
memoryLcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011df4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002d5d0  08011fa8  08011fa8  00021fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803f578  0803f578  000504d8  2**0
                  CONTENTS
  4 .ARM          00000008  0803f578  0803f578  0004f578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803f580  0803f580  000504d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803f580  0803f580  0004f580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803f584  0803f584  0004f584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004d8  20000000  0803f588  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000504d8  2**0
                  CONTENTS
 10 .bss          000032fc  200004d8  200004d8  000504d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200037d4  200037d4  000504d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000504d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ff4d  00000000  00000000  00050508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000555c  00000000  00000000  00070455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a8  00000000  00000000  000759b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001680  00000000  00000000  00077260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a26f  00000000  00000000  000788e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024981  00000000  00000000  000a2b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6ac5  00000000  00000000  000c74d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001adf95  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000824c  00000000  00000000  001adfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  001b6234  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  001b6300  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200004d8 	.word	0x200004d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011f8c 	.word	0x08011f8c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200004dc 	.word	0x200004dc
 80001ec:	08011f8c 	.word	0x08011f8c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strcmp>:
 80002a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a8:	2a01      	cmp	r2, #1
 80002aa:	bf28      	it	cs
 80002ac:	429a      	cmpcs	r2, r3
 80002ae:	d0f7      	beq.n	80002a0 <strcmp>
 80002b0:	1ad0      	subs	r0, r2, r3
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	; 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2f>:
 8000bdc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be4:	bf24      	itt	cs
 8000be6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bee:	d90d      	bls.n	8000c0c <__aeabi_d2f+0x30>
 8000bf0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bfc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c04:	bf08      	it	eq
 8000c06:	f020 0001 	biceq.w	r0, r0, #1
 8000c0a:	4770      	bx	lr
 8000c0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c10:	d121      	bne.n	8000c56 <__aeabi_d2f+0x7a>
 8000c12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c16:	bfbc      	itt	lt
 8000c18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c1c:	4770      	bxlt	lr
 8000c1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c26:	f1c2 0218 	rsb	r2, r2, #24
 8000c2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c32:	fa20 f002 	lsr.w	r0, r0, r2
 8000c36:	bf18      	it	ne
 8000c38:	f040 0001 	orrne.w	r0, r0, #1
 8000c3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c48:	ea40 000c 	orr.w	r0, r0, ip
 8000c4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c54:	e7cc      	b.n	8000bf0 <__aeabi_d2f+0x14>
 8000c56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5a:	d107      	bne.n	8000c6c <__aeabi_d2f+0x90>
 8000c5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c60:	bf1e      	ittt	ne
 8000c62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6a:	4770      	bxne	lr
 8000c6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__aeabi_uldivmod>:
 8000c7c:	b953      	cbnz	r3, 8000c94 <__aeabi_uldivmod+0x18>
 8000c7e:	b94a      	cbnz	r2, 8000c94 <__aeabi_uldivmod+0x18>
 8000c80:	2900      	cmp	r1, #0
 8000c82:	bf08      	it	eq
 8000c84:	2800      	cmpeq	r0, #0
 8000c86:	bf1c      	itt	ne
 8000c88:	f04f 31ff 	movne.w	r1, #4294967295
 8000c8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c90:	f000 b974 	b.w	8000f7c <__aeabi_idiv0>
 8000c94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c9c:	f000 f806 	bl	8000cac <__udivmoddi4>
 8000ca0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca8:	b004      	add	sp, #16
 8000caa:	4770      	bx	lr

08000cac <__udivmoddi4>:
 8000cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb0:	9d08      	ldr	r5, [sp, #32]
 8000cb2:	4604      	mov	r4, r0
 8000cb4:	468e      	mov	lr, r1
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d14d      	bne.n	8000d56 <__udivmoddi4+0xaa>
 8000cba:	428a      	cmp	r2, r1
 8000cbc:	4694      	mov	ip, r2
 8000cbe:	d969      	bls.n	8000d94 <__udivmoddi4+0xe8>
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	b152      	cbz	r2, 8000cdc <__udivmoddi4+0x30>
 8000cc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cca:	f1c2 0120 	rsb	r1, r2, #32
 8000cce:	fa20 f101 	lsr.w	r1, r0, r1
 8000cd2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd6:	ea41 0e03 	orr.w	lr, r1, r3
 8000cda:	4094      	lsls	r4, r2
 8000cdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce0:	0c21      	lsrs	r1, r4, #16
 8000ce2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce6:	fa1f f78c 	uxth.w	r7, ip
 8000cea:	fb08 e316 	mls	r3, r8, r6, lr
 8000cee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cf2:	fb06 f107 	mul.w	r1, r6, r7
 8000cf6:	4299      	cmp	r1, r3
 8000cf8:	d90a      	bls.n	8000d10 <__udivmoddi4+0x64>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d02:	f080 811f 	bcs.w	8000f44 <__udivmoddi4+0x298>
 8000d06:	4299      	cmp	r1, r3
 8000d08:	f240 811c 	bls.w	8000f44 <__udivmoddi4+0x298>
 8000d0c:	3e02      	subs	r6, #2
 8000d0e:	4463      	add	r3, ip
 8000d10:	1a5b      	subs	r3, r3, r1
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d18:	fb08 3310 	mls	r3, r8, r0, r3
 8000d1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d20:	fb00 f707 	mul.w	r7, r0, r7
 8000d24:	42a7      	cmp	r7, r4
 8000d26:	d90a      	bls.n	8000d3e <__udivmoddi4+0x92>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d30:	f080 810a 	bcs.w	8000f48 <__udivmoddi4+0x29c>
 8000d34:	42a7      	cmp	r7, r4
 8000d36:	f240 8107 	bls.w	8000f48 <__udivmoddi4+0x29c>
 8000d3a:	4464      	add	r4, ip
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d42:	1be4      	subs	r4, r4, r7
 8000d44:	2600      	movs	r6, #0
 8000d46:	b11d      	cbz	r5, 8000d50 <__udivmoddi4+0xa4>
 8000d48:	40d4      	lsrs	r4, r2
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d909      	bls.n	8000d6e <__udivmoddi4+0xc2>
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	f000 80ef 	beq.w	8000f3e <__udivmoddi4+0x292>
 8000d60:	2600      	movs	r6, #0
 8000d62:	e9c5 0100 	strd	r0, r1, [r5]
 8000d66:	4630      	mov	r0, r6
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	fab3 f683 	clz	r6, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d14a      	bne.n	8000e0c <__udivmoddi4+0x160>
 8000d76:	428b      	cmp	r3, r1
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xd4>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 80f9 	bhi.w	8000f72 <__udivmoddi4+0x2c6>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb61 0303 	sbc.w	r3, r1, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	469e      	mov	lr, r3
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e0      	beq.n	8000d50 <__udivmoddi4+0xa4>
 8000d8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d92:	e7dd      	b.n	8000d50 <__udivmoddi4+0xa4>
 8000d94:	b902      	cbnz	r2, 8000d98 <__udivmoddi4+0xec>
 8000d96:	deff      	udf	#255	; 0xff
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	2a00      	cmp	r2, #0
 8000d9e:	f040 8092 	bne.w	8000ec6 <__udivmoddi4+0x21a>
 8000da2:	eba1 010c 	sub.w	r1, r1, ip
 8000da6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000daa:	fa1f fe8c 	uxth.w	lr, ip
 8000dae:	2601      	movs	r6, #1
 8000db0:	0c20      	lsrs	r0, r4, #16
 8000db2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db6:	fb07 1113 	mls	r1, r7, r3, r1
 8000dba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbe:	fb0e f003 	mul.w	r0, lr, r3
 8000dc2:	4288      	cmp	r0, r1
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x12c>
 8000dc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x12a>
 8000dd0:	4288      	cmp	r0, r1
 8000dd2:	f200 80cb 	bhi.w	8000f6c <__udivmoddi4+0x2c0>
 8000dd6:	4643      	mov	r3, r8
 8000dd8:	1a09      	subs	r1, r1, r0
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de0:	fb07 1110 	mls	r1, r7, r0, r1
 8000de4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de8:	fb0e fe00 	mul.w	lr, lr, r0
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x156>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df8:	d202      	bcs.n	8000e00 <__udivmoddi4+0x154>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	f200 80bb 	bhi.w	8000f76 <__udivmoddi4+0x2ca>
 8000e00:	4608      	mov	r0, r1
 8000e02:	eba4 040e 	sub.w	r4, r4, lr
 8000e06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e0a:	e79c      	b.n	8000d46 <__udivmoddi4+0x9a>
 8000e0c:	f1c6 0720 	rsb	r7, r6, #32
 8000e10:	40b3      	lsls	r3, r6
 8000e12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e22:	431c      	orrs	r4, r3
 8000e24:	40f9      	lsrs	r1, r7
 8000e26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e32:	0c20      	lsrs	r0, r4, #16
 8000e34:	fa1f fe8c 	uxth.w	lr, ip
 8000e38:	fb09 1118 	mls	r1, r9, r8, r1
 8000e3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e40:	fb08 f00e 	mul.w	r0, r8, lr
 8000e44:	4288      	cmp	r0, r1
 8000e46:	fa02 f206 	lsl.w	r2, r2, r6
 8000e4a:	d90b      	bls.n	8000e64 <__udivmoddi4+0x1b8>
 8000e4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e54:	f080 8088 	bcs.w	8000f68 <__udivmoddi4+0x2bc>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f240 8085 	bls.w	8000f68 <__udivmoddi4+0x2bc>
 8000e5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e62:	4461      	add	r1, ip
 8000e64:	1a09      	subs	r1, r1, r0
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	458e      	cmp	lr, r1
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x1e2>
 8000e7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e84:	d26c      	bcs.n	8000f60 <__udivmoddi4+0x2b4>
 8000e86:	458e      	cmp	lr, r1
 8000e88:	d96a      	bls.n	8000f60 <__udivmoddi4+0x2b4>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	4461      	add	r1, ip
 8000e8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e92:	fba0 9402 	umull	r9, r4, r0, r2
 8000e96:	eba1 010e 	sub.w	r1, r1, lr
 8000e9a:	42a1      	cmp	r1, r4
 8000e9c:	46c8      	mov	r8, r9
 8000e9e:	46a6      	mov	lr, r4
 8000ea0:	d356      	bcc.n	8000f50 <__udivmoddi4+0x2a4>
 8000ea2:	d053      	beq.n	8000f4c <__udivmoddi4+0x2a0>
 8000ea4:	b15d      	cbz	r5, 8000ebe <__udivmoddi4+0x212>
 8000ea6:	ebb3 0208 	subs.w	r2, r3, r8
 8000eaa:	eb61 010e 	sbc.w	r1, r1, lr
 8000eae:	fa01 f707 	lsl.w	r7, r1, r7
 8000eb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb6:	40f1      	lsrs	r1, r6
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	e9c5 7100 	strd	r7, r1, [r5]
 8000ebe:	2600      	movs	r6, #0
 8000ec0:	4631      	mov	r1, r6
 8000ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec6:	f1c2 0320 	rsb	r3, r2, #32
 8000eca:	40d8      	lsrs	r0, r3
 8000ecc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed4:	4091      	lsls	r1, r2
 8000ed6:	4301      	orrs	r1, r0
 8000ed8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee8:	0c0b      	lsrs	r3, r1, #16
 8000eea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eee:	fb00 f60e 	mul.w	r6, r0, lr
 8000ef2:	429e      	cmp	r6, r3
 8000ef4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef8:	d908      	bls.n	8000f0c <__udivmoddi4+0x260>
 8000efa:	eb1c 0303 	adds.w	r3, ip, r3
 8000efe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f02:	d22f      	bcs.n	8000f64 <__udivmoddi4+0x2b8>
 8000f04:	429e      	cmp	r6, r3
 8000f06:	d92d      	bls.n	8000f64 <__udivmoddi4+0x2b8>
 8000f08:	3802      	subs	r0, #2
 8000f0a:	4463      	add	r3, ip
 8000f0c:	1b9b      	subs	r3, r3, r6
 8000f0e:	b289      	uxth	r1, r1
 8000f10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f14:	fb07 3316 	mls	r3, r7, r6, r3
 8000f18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x28a>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f2c:	d216      	bcs.n	8000f5c <__udivmoddi4+0x2b0>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d914      	bls.n	8000f5c <__udivmoddi4+0x2b0>
 8000f32:	3e02      	subs	r6, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f3c:	e738      	b.n	8000db0 <__udivmoddi4+0x104>
 8000f3e:	462e      	mov	r6, r5
 8000f40:	4628      	mov	r0, r5
 8000f42:	e705      	b.n	8000d50 <__udivmoddi4+0xa4>
 8000f44:	4606      	mov	r6, r0
 8000f46:	e6e3      	b.n	8000d10 <__udivmoddi4+0x64>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6f8      	b.n	8000d3e <__udivmoddi4+0x92>
 8000f4c:	454b      	cmp	r3, r9
 8000f4e:	d2a9      	bcs.n	8000ea4 <__udivmoddi4+0x1f8>
 8000f50:	ebb9 0802 	subs.w	r8, r9, r2
 8000f54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f58:	3801      	subs	r0, #1
 8000f5a:	e7a3      	b.n	8000ea4 <__udivmoddi4+0x1f8>
 8000f5c:	4646      	mov	r6, r8
 8000f5e:	e7ea      	b.n	8000f36 <__udivmoddi4+0x28a>
 8000f60:	4620      	mov	r0, r4
 8000f62:	e794      	b.n	8000e8e <__udivmoddi4+0x1e2>
 8000f64:	4640      	mov	r0, r8
 8000f66:	e7d1      	b.n	8000f0c <__udivmoddi4+0x260>
 8000f68:	46d0      	mov	r8, sl
 8000f6a:	e77b      	b.n	8000e64 <__udivmoddi4+0x1b8>
 8000f6c:	3b02      	subs	r3, #2
 8000f6e:	4461      	add	r1, ip
 8000f70:	e732      	b.n	8000dd8 <__udivmoddi4+0x12c>
 8000f72:	4630      	mov	r0, r6
 8000f74:	e709      	b.n	8000d8a <__udivmoddi4+0xde>
 8000f76:	4464      	add	r4, ip
 8000f78:	3802      	subs	r0, #2
 8000f7a:	e742      	b.n	8000e02 <__udivmoddi4+0x156>

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 8000f8e:	2332      	movs	r3, #50	; 0x32
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	2301      	movs	r3, #1
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	1dbb      	adds	r3, r7, #6
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	22d0      	movs	r2, #208	; 0xd0
 8000f9e:	21ef      	movs	r1, #239	; 0xef
 8000fa0:	4806      	ldr	r0, [pc, #24]	; (8000fbc <read_chip_id+0x3c>)
 8000fa2:	f005 f9f5 	bl	8006390 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8000fa6:	79bb      	ldrb	r3, [r7, #6]
 8000fa8:	2b55      	cmp	r3, #85	; 0x55
 8000faa:	d001      	beq.n	8000fb0 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000624 	.word	0x20000624

08000fc0 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af04      	add	r7, sp, #16
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8000fcc:	2300      	movs	r3, #0
 8000fce:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8000fd0:	78fb      	ldrb	r3, [r7, #3]
 8000fd2:	2b03      	cmp	r3, #3
 8000fd4:	d81a      	bhi.n	800100c <set_oss+0x4c>
 8000fd6:	a201      	add	r2, pc, #4	; (adr r2, 8000fdc <set_oss+0x1c>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08000fed 	.word	0x08000fed
 8000fe0:	08000ff5 	.word	0x08000ff5
 8000fe4:	08000ffd 	.word	0x08000ffd
 8000fe8:	08001005 	.word	0x08001005
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2205      	movs	r2, #5
 8000ff0:	705a      	strb	r2, [r3, #1]
			break;
 8000ff2:	e00f      	b.n	8001014 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	705a      	strb	r2, [r3, #1]
			break;
 8000ffa:	e00b      	b.n	8001014 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	220e      	movs	r2, #14
 8001000:	705a      	strb	r2, [r3, #1]
			break;
 8001002:	e007      	b.n	8001014 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	221a      	movs	r2, #26
 8001008:	705a      	strb	r2, [r3, #1]
			break;
 800100a:	e003      	b.n	8001014 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2208      	movs	r2, #8
 8001010:	705a      	strb	r2, [r3, #1]
			break;
 8001012:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	78fa      	ldrb	r2, [r7, #3]
 8001018:	701a      	strb	r2, [r3, #0]
	BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	019b      	lsls	r3, r3, #6
 800101e:	70fb      	strb	r3, [r7, #3]
 8001020:	78fb      	ldrb	r3, [r7, #3]
 8001022:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 8001024:	2332      	movs	r3, #50	; 0x32
 8001026:	9302      	str	r3, [sp, #8]
 8001028:	2302      	movs	r3, #2
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	22f4      	movs	r2, #244	; 0xf4
 8001036:	21ee      	movs	r1, #238	; 0xee
 8001038:	4803      	ldr	r0, [pc, #12]	; (8001048 <set_oss+0x88>)
 800103a:	f005 f8af 	bl	800619c <HAL_I2C_Mem_Write>
}
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000624 	.word	0x20000624

0800104c <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08e      	sub	sp, #56	; 0x38
 8001050:	af04      	add	r7, sp, #16
 8001052:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 8001054:	2300      	movs	r3, #0
 8001056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	f107 0310 	add.w	r3, r7, #16
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001074:	2301      	movs	r3, #1
 8001076:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 800107a:	2332      	movs	r3, #50	; 0x32
 800107c:	9302      	str	r3, [sp, #8]
 800107e:	2316      	movs	r3, #22
 8001080:	9301      	str	r3, [sp, #4]
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2301      	movs	r3, #1
 800108a:	22aa      	movs	r2, #170	; 0xaa
 800108c:	21ef      	movs	r1, #239	; 0xef
 800108e:	4827      	ldr	r0, [pc, #156]	; (800112c <read_calib_data+0xe0>)
 8001090:	f005 f97e 	bl	8006390 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001094:	2300      	movs	r3, #0
 8001096:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800109a:	e03c      	b.n	8001116 <read_calib_data+0xca>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 800109c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	3328      	adds	r3, #40	; 0x28
 80010a4:	443b      	add	r3, r7
 80010a6:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b219      	sxth	r1, r3
 80010ae:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80010b2:	3328      	adds	r3, #40	; 0x28
 80010b4:	443b      	add	r3, r7
 80010b6:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	4403      	add	r3, r0
 80010c6:	430a      	orrs	r2, r1
 80010c8:	b212      	sxth	r2, r2
 80010ca:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 80010cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	bf0c      	ite	eq
 80010de:	2301      	moveq	r3, #1
 80010e0:	2300      	movne	r3, #0
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	440b      	add	r3, r1
 80010ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f6:	bf0c      	ite	eq
 80010f8:	2301      	moveq	r3, #1
 80010fa:	2300      	movne	r3, #0
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d002      	beq.n	800110c <read_calib_data+0xc0>
		{
			ret_val = GET_CALIB_ERR;
 8001106:	2302      	movs	r3, #2
 8001108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800110c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001110:	3301      	adds	r3, #1
 8001112:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001116:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800111a:	2b0b      	cmp	r3, #11
 800111c:	d9be      	bls.n	800109c <read_calib_data+0x50>
		}
	}

	return ret_val;
 800111e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001122:	4618      	mov	r0, r3
 8001124:	3728      	adds	r7, #40	; 0x28
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000624 	.word	0x20000624

08001130 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2204      	movs	r2, #4
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f009 fc6a 	bl	800aa18 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 8001144:	687c      	ldr	r4, [r7, #4]
 8001146:	f7ff ff1b 	bl	8000f80 <read_chip_id>
 800114a:	4603      	mov	r3, r0
 800114c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	bmp->err = read_calib_data ((short *)&bmp->calib);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	687c      	ldr	r4, [r7, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff79 	bl	800104c <read_calib_data>
 800115a:	4603      	mov	r3, r0
 800115c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	set_oss (&bmp->oss, HIGH);       // set oversampling settings
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3340      	adds	r3, #64	; 0x40
 8001164:	2102      	movs	r1, #2
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ff2a 	bl	8000fc0 <set_oss>
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bd90      	pop	{r4, r7, pc}

08001174 <get_ut>:
* @brief:    - Get uncompensated temperature value. UT = temperature data (16 bit)
* @param[in] - None.
* @return    - uncompensated temp.
*/
int32_t get_ut (void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
 800117a:	232e      	movs	r3, #46	; 0x2e
 800117c:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800117e:	2332      	movs	r3, #50	; 0x32
 8001180:	9302      	str	r3, [sp, #8]
 8001182:	2301      	movs	r3, #1
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2301      	movs	r3, #1
 800118c:	22f4      	movs	r2, #244	; 0xf4
 800118e:	21ee      	movs	r1, #238	; 0xee
 8001190:	480c      	ldr	r0, [pc, #48]	; (80011c4 <get_ut+0x50>)
 8001192:	f005 f803 	bl	800619c <HAL_I2C_Mem_Write>
	HAL_Delay (BMP_TEMP_CONV_TIME);
 8001196:	2005      	movs	r0, #5
 8001198:	f004 fad8 	bl	800574c <HAL_Delay>
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800119c:	2332      	movs	r3, #50	; 0x32
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2302      	movs	r3, #2
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	22f6      	movs	r2, #246	; 0xf6
 80011ac:	21ef      	movs	r1, #239	; 0xef
 80011ae:	4805      	ldr	r0, [pc, #20]	; (80011c4 <get_ut+0x50>)
 80011b0:	f005 f8ee 	bl	8006390 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 80011b4:	793b      	ldrb	r3, [r7, #4]
 80011b6:	021b      	lsls	r3, r3, #8
 80011b8:	797a      	ldrb	r2, [r7, #5]
 80011ba:	4313      	orrs	r3, r2
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000624 	.word	0x20000624

080011c8 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b087      	sub	sp, #28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]
	float temp = 0;
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80011e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e8:	ee17 2a90 	vmov	r2, s15
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	895b      	ldrh	r3, [r3, #10]
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	8912      	ldrh	r2, [r2, #8]
 80011f6:	fb02 f303 	mul.w	r3, r2, r3
 80011fa:	13db      	asrs	r3, r3, #15
 80011fc:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001204:	02da      	lsls	r2, r3, #11
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800120c:	4619      	mov	r1, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	440b      	add	r3, r1
 8001212:	fb92 f3f3 	sdiv	r3, r2, r3
 8001216:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	441a      	add	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	635a      	str	r2, [r3, #52]	; 0x34
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001226:	3308      	adds	r3, #8
 8001228:	111b      	asrs	r3, r3, #4
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001232:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001280 <get_temp+0xb8>
 8001236:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123a:	edc7 7a03 	vstr	s15, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 800123e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001242:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001284 <get_temp+0xbc>
 8001246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	d908      	bls.n	8001262 <get_temp+0x9a>
 8001250:	edd7 7a03 	vldr	s15, [r7, #12]
 8001254:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001288 <get_temp+0xc0>
 8001258:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	db03      	blt.n	800126a <get_temp+0xa2>
	{
		bmp->err = GET_TEMP_ERR;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2203      	movs	r2, #3
 8001266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}

	return temp;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	ee07 3a90 	vmov	s15, r3
}
 8001270:	eeb0 0a67 	vmov.f32	s0, s15
 8001274:	371c      	adds	r7, #28
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	3dcccccd 	.word	0x3dcccccd
 8001284:	c2200000 	.word	0xc2200000
 8001288:	42aa0000 	.word	0x42aa0000

0800128c <get_up>:
* @brief:    - Get uncompensated pressure value. UP = pressure data (16 to 19 bit)
* @param[in] - struct of type oss_t
* @return    - uncompensated pressure.
*/
int32_t get_up (oss_t oss)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af04      	add	r7, sp, #16
 8001292:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8001294:	4b1c      	ldr	r3, [pc, #112]	; (8001308 <get_up+0x7c>)
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	813b      	strh	r3, [r7, #8]
 800129a:	2300      	movs	r3, #0
 800129c:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
 80012a2:	2334      	movs	r3, #52	; 0x34
 80012a4:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 80012a6:	2332      	movs	r3, #50	; 0x32
 80012a8:	9302      	str	r3, [sp, #8]
 80012aa:	2301      	movs	r3, #1
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	2301      	movs	r3, #1
 80012b6:	22f4      	movs	r2, #244	; 0xf4
 80012b8:	21ee      	movs	r1, #238	; 0xee
 80012ba:	4814      	ldr	r0, [pc, #80]	; (800130c <get_up+0x80>)
 80012bc:	f004 ff6e 	bl	800619c <HAL_I2C_Mem_Write>
	HAL_Delay (oss.wait_time);
 80012c0:	797b      	ldrb	r3, [r7, #5]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f004 fa42 	bl	800574c <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 80012c8:	2332      	movs	r3, #50	; 0x32
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	2303      	movs	r3, #3
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	f107 0308 	add.w	r3, r7, #8
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	2301      	movs	r3, #1
 80012d8:	22f6      	movs	r2, #246	; 0xf6
 80012da:	21ef      	movs	r1, #239	; 0xef
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <get_up+0x80>)
 80012de:	f005 f857 	bl	8006390 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80012e2:	7a3b      	ldrb	r3, [r7, #8]
 80012e4:	041a      	lsls	r2, r3, #16
 80012e6:	7a7b      	ldrb	r3, [r7, #9]
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	4413      	add	r3, r2
 80012ec:	7aba      	ldrb	r2, [r7, #10]
 80012ee:	441a      	add	r2, r3
 80012f0:	793b      	ldrb	r3, [r7, #4]
 80012f2:	f1c3 0308 	rsb	r3, r3, #8
 80012f6:	fa42 f303 	asr.w	r3, r2, r3
 80012fa:	60fb      	str	r3, [r7, #12]
	return up;
 80012fc:	68fb      	ldr	r3, [r7, #12]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	08011fa8 	.word	0x08011fa8
 800130c:	20000624 	.word	0x20000624

08001310 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 8001310:	b084      	sub	sp, #16
 8001312:	b480      	push	{r7}
 8001314:	b089      	sub	sp, #36	; 0x24
 8001316:	af00      	add	r7, sp, #0
 8001318:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 800131c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 8001328:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800132a:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 800132e:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 8001330:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001334:	461a      	mov	r2, r3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	fb03 f303 	mul.w	r3, r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	da01      	bge.n	8001344 <get_pressure+0x34>
 8001340:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001344:	131b      	asrs	r3, r3, #12
 8001346:	fb02 f303 	mul.w	r3, r2, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	da01      	bge.n	8001352 <get_pressure+0x42>
 800134e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001352:	12db      	asrs	r3, r3, #11
 8001354:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 8001356:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800135a:	461a      	mov	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fb02 f303 	mul.w	r3, r2, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	da01      	bge.n	800136a <get_pressure+0x5a>
 8001366:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800136a:	12db      	asrs	r3, r3, #11
 800136c:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	4413      	add	r3, r2
 8001374:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 8001376:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800137a:	009a      	lsls	r2, r3, #2
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	4413      	add	r3, r2
 8001380:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 8001384:	4093      	lsls	r3, r2
 8001386:	3302      	adds	r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	da00      	bge.n	800138e <get_pressure+0x7e>
 800138c:	3303      	adds	r3, #3
 800138e:	109b      	asrs	r3, r3, #2
 8001390:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 8001392:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001396:	461a      	mov	r2, r3
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	fb02 f303 	mul.w	r3, r2, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	da02      	bge.n	80013a8 <get_pressure+0x98>
 80013a2:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80013a6:	331f      	adds	r3, #31
 80013a8:	135b      	asrs	r3, r3, #13
 80013aa:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 80013ac:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80013b0:	461a      	mov	r2, r3
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	fb03 f303 	mul.w	r3, r3, r3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	da01      	bge.n	80013c0 <get_pressure+0xb0>
 80013bc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80013c0:	131b      	asrs	r3, r3, #12
 80013c2:	fb02 f303 	mul.w	r3, r2, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	da02      	bge.n	80013d0 <get_pressure+0xc0>
 80013ca:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80013ce:	33ff      	adds	r3, #255	; 0xff
 80013d0:	141b      	asrs	r3, r3, #16
 80013d2:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	4413      	add	r3, r2
 80013da:	3302      	adds	r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	da00      	bge.n	80013e2 <get_pressure+0xd2>
 80013e0:	3303      	adds	r3, #3
 80013e2:	109b      	asrs	r3, r3, #2
 80013e4:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80013e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80013e8:	461a      	mov	r2, r3
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013f0:	fb02 f303 	mul.w	r3, r2, r3
 80013f4:	0bdb      	lsrs	r3, r3, #15
 80013f6:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80013f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013fa:	461a      	mov	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 8001404:	4611      	mov	r1, r2
 8001406:	f24c 3250 	movw	r2, #50000	; 0xc350
 800140a:	410a      	asrs	r2, r1
 800140c:	fb02 f303 	mul.w	r3, r2, r3
 8001410:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	2b00      	cmp	r3, #0
 8001416:	db06      	blt.n	8001426 <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	005a      	lsls	r2, r3, #1
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001422:	61fb      	str	r3, [r7, #28]
 8001424:	e005      	b.n	8001432 <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	fbb2 f3f3 	udiv	r3, r2, r3
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	2b00      	cmp	r3, #0
 8001436:	da00      	bge.n	800143a <get_pressure+0x12a>
 8001438:	33ff      	adds	r3, #255	; 0xff
 800143a:	121b      	asrs	r3, r3, #8
 800143c:	461a      	mov	r2, r3
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	2b00      	cmp	r3, #0
 8001442:	da00      	bge.n	8001446 <get_pressure+0x136>
 8001444:	33ff      	adds	r3, #255	; 0xff
 8001446:	121b      	asrs	r3, r3, #8
 8001448:	fb02 f303 	mul.w	r3, r2, r3
 800144c:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	f640 32de 	movw	r2, #3038	; 0xbde
 8001454:	fb02 f303 	mul.w	r3, r2, r3
 8001458:	2b00      	cmp	r3, #0
 800145a:	da02      	bge.n	8001462 <get_pressure+0x152>
 800145c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001460:	33ff      	adds	r3, #255	; 0xff
 8001462:	141b      	asrs	r3, r3, #16
 8001464:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	4a0f      	ldr	r2, [pc, #60]	; (80014a8 <get_pressure+0x198>)
 800146a:	fb02 f303 	mul.w	r3, r2, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	da02      	bge.n	8001478 <get_pressure+0x168>
 8001472:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001476:	33ff      	adds	r3, #255	; 0xff
 8001478:	141b      	asrs	r3, r3, #16
 800147a:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4413      	add	r3, r2
 8001482:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001486:	2b00      	cmp	r3, #0
 8001488:	da00      	bge.n	800148c <get_pressure+0x17c>
 800148a:	330f      	adds	r3, #15
 800148c:	111b      	asrs	r3, r3, #4
 800148e:	461a      	mov	r2, r3
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	4413      	add	r3, r2
 8001494:	61fb      	str	r3, [r7, #28]

	return p;
 8001496:	69fb      	ldr	r3, [r7, #28]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3724      	adds	r7, #36	; 0x24
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	b004      	add	sp, #16
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	ffffe343 	.word	0xffffe343
 80014ac:	00000000 	.word	0x00000000

080014b0 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <get_altitude+0xb8>)
 80014cc:	edd3 7a00 	vldr	s15, [r3]
 80014d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014d4:	ee16 0a90 	vmov	r0, s13
 80014d8:	f7ff f850 	bl	800057c <__aeabi_f2d>
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8001558 <get_altitude+0xa8>
 80014e4:	ec43 2b10 	vmov	d0, r2, r3
 80014e8:	f00e f9de 	bl	800f8a8 <pow>
 80014ec:	ec53 2b10 	vmov	r2, r3, d0
 80014f0:	f04f 0000 	mov.w	r0, #0
 80014f4:	491d      	ldr	r1, [pc, #116]	; (800156c <get_altitude+0xbc>)
 80014f6:	f7fe fee1 	bl	80002bc <__aeabi_dsub>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	a317      	add	r3, pc, #92	; (adr r3, 8001560 <get_altitude+0xb0>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7ff f890 	bl	800062c <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f7ff fb62 	bl	8000bdc <__aeabi_d2f>
 8001518:	4603      	mov	r3, r0
 800151a:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 800151c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001520:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001570 <get_altitude+0xc0>
 8001524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152c:	d908      	bls.n	8001540 <get_altitude+0x90>
 800152e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001532:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001574 <get_altitude+0xc4>
 8001536:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153e:	db03      	blt.n	8001548 <get_altitude+0x98>
	{
		bmp->err = GET_ALTITUDE_ERR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2205      	movs	r2, #5
 8001544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}

	return altitude;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	ee07 3a90 	vmov	s15, r3
}
 800154e:	eeb0 0a67 	vmov.f32	s0, s15
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	ccd9456c 	.word	0xccd9456c
 800155c:	3fc85b95 	.word	0x3fc85b95
 8001560:	00000000 	.word	0x00000000
 8001564:	40e5a540 	.word	0x40e5a540
 8001568:	20000000 	.word	0x20000000
 800156c:	3ff00000 	.word	0x3ff00000
 8001570:	c3fa0000 	.word	0xc3fa0000
 8001574:	460ca000 	.word	0x460ca000

08001578 <get_slp>:
float get_slp (bmp_t * bmp)
{
 8001578:	b5b0      	push	{r4, r5, r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	float slp = 0;
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]

	slp = bmp->data.press/pow((1.0f - fixedAltitude/BMP_PRESS_CONST_COEFICIENT), 5.255);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ffe4 	bl	8000558 <__aeabi_i2d>
 8001590:	4604      	mov	r4, r0
 8001592:	460d      	mov	r5, r1
 8001594:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <get_slp+0x80>)
 8001596:	ed93 7a00 	vldr	s14, [r3]
 800159a:	eddf 6a18 	vldr	s13, [pc, #96]	; 80015fc <get_slp+0x84>
 800159e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015aa:	ee17 0a90 	vmov	r0, s15
 80015ae:	f7fe ffe5 	bl	800057c <__aeabi_f2d>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 80015f0 <get_slp+0x78>
 80015ba:	ec43 2b10 	vmov	d0, r2, r3
 80015be:	f00e f973 	bl	800f8a8 <pow>
 80015c2:	ec53 2b10 	vmov	r2, r3, d0
 80015c6:	4620      	mov	r0, r4
 80015c8:	4629      	mov	r1, r5
 80015ca:	f7ff f959 	bl	8000880 <__aeabi_ddiv>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff fb01 	bl	8000bdc <__aeabi_d2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	60fb      	str	r3, [r7, #12]

	return slp;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	ee07 3a90 	vmov	s15, r3
}
 80015e4:	eeb0 0a67 	vmov.f32	s0, s15
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bdb0      	pop	{r4, r5, r7, pc}
 80015ee:	bf00      	nop
 80015f0:	b851eb85 	.word	0xb851eb85
 80015f4:	4015051e 	.word	0x4015051e
 80015f8:	20000004 	.word	0x20000004
 80015fc:	472d2a00 	.word	0x472d2a00

08001600 <getBmpData>:


bmp_t bmp180module;
baroDataSet bmpData;

baroDataSet getBmpData(bmp_t* bmp180){
 8001600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001602:	b095      	sub	sp, #84	; 0x54
 8001604:	af0e      	add	r7, sp, #56	; 0x38
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
	bmp180->uncomp.temp = get_ut ();
 800160a:	f7ff fdb3 	bl	8001174 <get_ut>
 800160e:	ee07 0a90 	vmov	s15, r0
 8001612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	edc3 7a06 	vstr	s15, [r3, #24]
	bmp180->data.temp = get_temp(bmp180);
 800161c:	6838      	ldr	r0, [r7, #0]
 800161e:	f7ff fdd3 	bl	80011c8 <get_temp>
 8001622:	eef0 7a40 	vmov.f32	s15, s0
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	bmp180->uncomp.press = get_up(bmp180->oss);
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001630:	f7ff fe2c 	bl	800128c <get_up>
 8001634:	4602      	mov	r2, r0
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	61da      	str	r2, [r3, #28]
	bmp180->data.press = get_pressure(*bmp180);
 800163a:	683e      	ldr	r6, [r7, #0]
 800163c:	466d      	mov	r5, sp
 800163e:	f106 0410 	add.w	r4, r6, #16
 8001642:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001644:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001646:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001648:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800164a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800164c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800164e:	6823      	ldr	r3, [r4, #0]
 8001650:	602b      	str	r3, [r5, #0]
 8001652:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001656:	f7ff fe5b 	bl	8001310 <get_pressure>
 800165a:	4602      	mov	r2, r0
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	631a      	str	r2, [r3, #48]	; 0x30
	bmp180->data.slp = get_slp(bmp180);
 8001660:	6838      	ldr	r0, [r7, #0]
 8001662:	f7ff ff89 	bl	8001578 <get_slp>
 8001666:	eef0 7a40 	vmov.f32	s15, s0
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	bmp180->data.altitude = get_altitude(bmp180);
 8001670:	6838      	ldr	r0, [r7, #0]
 8001672:	f7ff ff1d 	bl	80014b0 <get_altitude>
 8001676:	eef0 7a40 	vmov.f32	s15, s0
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	baroDataSet result;
	result.altitude = bmp180->data.altitude;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001684:	613b      	str	r3, [r7, #16]
	result.pressure = bmp180->data.press;
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	60fb      	str	r3, [r7, #12]
	result.temperature = bmp180->data.temp;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001690:	60bb      	str	r3, [r7, #8]
	result.slpress = bmp180->data.slp;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001696:	617b      	str	r3, [r7, #20]
	return result;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	461c      	mov	r4, r3
 800169c:	f107 0308 	add.w	r3, r7, #8
 80016a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	371c      	adds	r7, #28
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080016b0 <initButtons>:
// initialization of all buttons
Button btn_BA, btn_BB, btn_BC, btn_B1, btn_B2, btn_B3;
GPIO_TypeDef* ports[6] = {BA_GPIO_Port, BB_GPIO_Port, BC_GPIO_Port, B1_GPIO_Port, B2_GPIO_Port, B3_GPIO_Port};
uint16_t pins[6] = {BA_Pin, BB_Pin, BC_Pin, B1_Pin, B2_Pin, B3_Pin};
Button* btnsPtrs[6] = {&btn_BA, &btn_BB, &btn_BC, &btn_B1, &btn_B2, &btn_B3};
void initButtons(Button* btns[6]){
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 80016bc:	e083      	b.n	80017c6 <initButtons+0x116>
		btns[i]->pin = pins[i];
 80016be:	7bfa      	ldrb	r2, [r7, #15]
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	440b      	add	r3, r1
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4944      	ldr	r1, [pc, #272]	; (80017dc <initButtons+0x12c>)
 80016cc:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80016d0:	809a      	strh	r2, [r3, #4]
		btns[i]->port = ports[i];
 80016d2:	7bfa      	ldrb	r2, [r7, #15]
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	440b      	add	r3, r1
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4940      	ldr	r1, [pc, #256]	; (80017e0 <initButtons+0x130>)
 80016e0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80016e4:	601a      	str	r2, [r3, #0]
		btns[i]->prevStatus = 0;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	7993      	ldrb	r3, [r2, #6]
 80016f2:	f36f 0300 	bfc	r3, #0, #1
 80016f6:	7193      	strb	r3, [r2, #6]
		btns[i]->currStatus = 0;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	7993      	ldrb	r3, [r2, #6]
 8001704:	f36f 0341 	bfc	r3, #1, #1
 8001708:	7193      	strb	r3, [r2, #6]
		// flags & counters
		btns[i]->shortSingleOn = 0;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2200      	movs	r2, #0
 8001716:	71da      	strb	r2, [r3, #7]
		btns[i]->shortSingleOff = 0;
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	4413      	add	r3, r2
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2200      	movs	r2, #0
 8001724:	721a      	strb	r2, [r3, #8]
		btns[i]->longSingleOn = 0;
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2200      	movs	r2, #0
 8001732:	725a      	strb	r2, [r3, #9]
		btns[i]->shortContinuous = 0;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	4413      	add	r3, r2
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2200      	movs	r2, #0
 8001740:	729a      	strb	r2, [r3, #10]
		btns[i]->longContinuous = 0;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2200      	movs	r2, #0
 800174e:	72da      	strb	r2, [r3, #11]
		btns[i]->shortSingleHandled = 0;
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	4413      	add	r3, r2
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2200      	movs	r2, #0
 800175c:	731a      	strb	r2, [r3, #12]
		btns[i]->longSingleHandled = 0;
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2200      	movs	r2, #0
 800176a:	735a      	strb	r2, [r3, #13]
		btns[i]->releaseHandled = 0;
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4413      	add	r3, r2
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2200      	movs	r2, #0
 8001778:	739a      	strb	r2, [r3, #14]
		// handlers
		btns[i]->onSinglePressHandler = NULL;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	4413      	add	r3, r2
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
		btns[i]->onSingleLongPressHandler = NULL;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
		btns[i]->onContinuousShortPressHandler = NULL;
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
		btns[i]->onContinuousLongPressHandler = NULL;
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
		btns[i]->onReleaseHandler = NULL;
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
//		btns[i]-> = NULL;
		i++;
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	3301      	adds	r3, #1
 80017c4:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	2b05      	cmp	r3, #5
 80017ca:	f67f af78 	bls.w	80016be <initButtons+0xe>
	}
}
 80017ce:	bf00      	nop
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	20000020 	.word	0x20000020
 80017e0:	20000008 	.word	0x20000008

080017e4 <resetButtonHandlers>:

void resetButtonHandlers(void){
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
	while(i < 6){
 80017ee:	e020      	b.n	8001832 <resetButtonHandlers+0x4e>
		btnsPtrs[i]->onSinglePressHandler = NULL;
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4a15      	ldr	r2, [pc, #84]	; (8001848 <resetButtonHandlers+0x64>)
 80017f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
		btnsPtrs[i]->onSingleLongPressHandler = NULL;
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	4a12      	ldr	r2, [pc, #72]	; (8001848 <resetButtonHandlers+0x64>)
 8001800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001804:	2200      	movs	r2, #0
 8001806:	615a      	str	r2, [r3, #20]
		btnsPtrs[i]->onContinuousShortPressHandler = NULL;
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	4a0f      	ldr	r2, [pc, #60]	; (8001848 <resetButtonHandlers+0x64>)
 800180c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
		btnsPtrs[i]->onContinuousLongPressHandler = NULL;
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <resetButtonHandlers+0x64>)
 8001818:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181c:	2200      	movs	r2, #0
 800181e:	61da      	str	r2, [r3, #28]
		btnsPtrs[i]->onReleaseHandler = NULL;
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4a09      	ldr	r2, [pc, #36]	; (8001848 <resetButtonHandlers+0x64>)
 8001824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
		i++;
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	3301      	adds	r3, #1
 8001830:	71fb      	strb	r3, [r7, #7]
	while(i < 6){
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	2b05      	cmp	r3, #5
 8001836:	d9db      	bls.n	80017f0 <resetButtonHandlers+0xc>
	}
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	2000002c 	.word	0x2000002c

0800184c <readButton>:
void setPressSetting(uint16_t shortPress, uint16_t longPressPulse){
	pressSetting.shortTreshold = shortPress;
	pressSetting.longPulseTreshold = longPressPulse;
}

uint8_t readButton(Button* btn){
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	return ((HAL_GPIO_ReadPin(btn->port, btn->pin) == 0));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	889b      	ldrh	r3, [r3, #4]
 800185c:	4619      	mov	r1, r3
 800185e:	4610      	mov	r0, r2
 8001860:	f004 fae8 	bl	8005e34 <HAL_GPIO_ReadPin>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	bf0c      	ite	eq
 800186a:	2301      	moveq	r3, #1
 800186c:	2300      	movne	r3, #0
 800186e:	b2db      	uxtb	r3, r3
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <scanButton>:

void scanButton(Button* btn){
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	uint8_t prevStatus = btn->currStatus;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	799b      	ldrb	r3, [r3, #6]
 8001884:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001888:	b2db      	uxtb	r3, r3
 800188a:	73fb      	strb	r3, [r7, #15]
	btn->prevStatus = prevStatus;
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	b2d9      	uxtb	r1, r3
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	7993      	ldrb	r3, [r2, #6]
 8001898:	f361 0300 	bfi	r3, r1, #0, #1
 800189c:	7193      	strb	r3, [r2, #6]
	uint8_t currStatus = readButton(btn);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ffd4 	bl	800184c <readButton>
 80018a4:	4603      	mov	r3, r0
 80018a6:	73bb      	strb	r3, [r7, #14]
	btn->currStatus = currStatus;
 80018a8:	7bbb      	ldrb	r3, [r7, #14]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	b2d9      	uxtb	r1, r3
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	7993      	ldrb	r3, [r2, #6]
 80018b4:	f361 0341 	bfi	r3, r1, #1, #1
 80018b8:	7193      	strb	r3, [r2, #6]
	if(currStatus == prevStatus){
 80018ba:	7bba      	ldrb	r2, [r7, #14]
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d150      	bne.n	8001964 <scanButton+0xec>
		// stable state pressed or released
		if(currStatus == 1){
 80018c2:	7bbb      	ldrb	r3, [r7, #14]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d146      	bne.n	8001956 <scanButton+0xde>
			// stable pressed state
			btn->shortContinuous++;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	7a9b      	ldrb	r3, [r3, #10]
 80018cc:	3301      	adds	r3, #1
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	729a      	strb	r2, [r3, #10]
			if(btn->shortContinuous >= 10000) btn->shortContinuous = pressSetting.shortTreshold;
			// short continuous press handler
			// ... 																<------ continuous press handler
			if(btn->onContinuousShortPressHandler != NULL){
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <scanButton+0x6c>
				btn->onContinuousShortPressHandler(NULL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	2000      	movs	r0, #0
 80018e2:	4798      	blx	r3
			}
			// press longer then threshold
			if(btn->shortContinuous >= pressSetting.shortTreshold){
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	7a9b      	ldrb	r3, [r3, #10]
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	4b3a      	ldr	r3, [pc, #232]	; (80019d4 <scanButton+0x15c>)
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d32d      	bcc.n	800194e <scanButton+0xd6>
				// single long press handler
				if(btn->longSingleHandled == 0){
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	7b5b      	ldrb	r3, [r3, #13]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d110      	bne.n	800191c <scanButton+0xa4>
					// stuff to do once when long pressed						<------ single hold handler
					if(btn->onSingleLongPressHandler != NULL){
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <scanButton+0x92>
						btn->onSingleLongPressHandler(NULL);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2000      	movs	r0, #0
 8001908:	4798      	blx	r3
					}
					btn->longSingleOn++;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	7a5b      	ldrb	r3, [r3, #9]
 800190e:	3301      	adds	r3, #1
 8001910:	b2da      	uxtb	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	725a      	strb	r2, [r3, #9]
					// set handled flag up
					btn->longSingleHandled = 1;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	735a      	strb	r2, [r3, #13]
				}
				if(btn->shortContinuous%pressSetting.longPulseTreshold == 0){
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7a9b      	ldrb	r3, [r3, #10]
 8001920:	4a2c      	ldr	r2, [pc, #176]	; (80019d4 <scanButton+0x15c>)
 8001922:	8852      	ldrh	r2, [r2, #2]
 8001924:	fb93 f1f2 	sdiv	r1, r3, r2
 8001928:	fb01 f202 	mul.w	r2, r1, r2
 800192c:	1a9b      	subs	r3, r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10d      	bne.n	800194e <scanButton+0xd6>
					//continuous long action handler							<------ continuous hold handler
					if(btn->onContinuousLongPressHandler != NULL){
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <scanButton+0xca>
						btn->onContinuousLongPressHandler(NULL);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	2000      	movs	r0, #0
 8001940:	4798      	blx	r3
					}
					btn->longContinuous++;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7adb      	ldrb	r3, [r3, #11]
 8001946:	3301      	adds	r3, #1
 8001948:	b2da      	uxtb	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	72da      	strb	r2, [r3, #11]
					if(btn->longContinuous >= 1000) btn->longContinuous = 1;
				}
			}
			// clear release handled flag: new release action will be possible
			btn->releaseHandled = 0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	739a      	strb	r2, [r3, #14]
				// set handled flag
				btn->releaseHandled = 1;
			}
		}
	}
}
 8001954:	e03a      	b.n	80019cc <scanButton+0x154>
			btn->shortSingleHandled = 0;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	731a      	strb	r2, [r3, #12]
			btn->longSingleHandled = 0;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	735a      	strb	r2, [r3, #13]
}
 8001962:	e033      	b.n	80019cc <scanButton+0x154>
		if(currStatus == 1){
 8001964:	7bbb      	ldrb	r3, [r7, #14]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d11b      	bne.n	80019a2 <scanButton+0x12a>
			btn->shortContinuous = 0;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	729a      	strb	r2, [r3, #10]
			btn->longContinuous = 0;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	72da      	strb	r2, [r3, #11]
			if(btn->shortSingleHandled == 0){
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	7b1b      	ldrb	r3, [r3, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d126      	bne.n	80019cc <scanButton+0x154>
				if(btn->onSinglePressHandler != NULL){
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <scanButton+0x116>
					btn->onSinglePressHandler(NULL);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	2000      	movs	r0, #0
 800198c:	4798      	blx	r3
				btn->shortSingleOn++;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	79db      	ldrb	r3, [r3, #7]
 8001992:	3301      	adds	r3, #1
 8001994:	b2da      	uxtb	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	71da      	strb	r2, [r3, #7]
				btn->shortSingleHandled = 1;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	731a      	strb	r2, [r3, #12]
}
 80019a0:	e014      	b.n	80019cc <scanButton+0x154>
			if(btn->releaseHandled == 0){
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7b9b      	ldrb	r3, [r3, #14]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d110      	bne.n	80019cc <scanButton+0x154>
				if(btn->onReleaseHandler != NULL){
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <scanButton+0x142>
					btn->onReleaseHandler(NULL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	2000      	movs	r0, #0
 80019b8:	4798      	blx	r3
				btn->shortSingleOff++;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	7a1b      	ldrb	r3, [r3, #8]
 80019be:	3301      	adds	r3, #1
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	721a      	strb	r2, [r3, #8]
				btn->releaseHandled = 1;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	739a      	strb	r2, [r3, #14]
}
 80019cc:	bf00      	nop
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000044 	.word	0x20000044

080019d8 <scanButtons>:

void scanButtons(Button* btns[6]){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 80019e4:	e00a      	b.n	80019fc <scanButtons+0x24>
		scanButton(btns[i]);
 80019e6:	7bfb      	ldrb	r3, [r7, #15]
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff41 	bl	8001878 <scanButton>
		i++;
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	3301      	adds	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b05      	cmp	r3, #5
 8001a00:	d9f1      	bls.n	80019e6 <scanButtons+0xe>
	}
}
 8001a02:	bf00      	nop
 8001a04:	bf00      	nop
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <initTimer>:
 *  Created on: Apr 11, 2022
 *      Author: wojch
 */
#include "customTimer.h"

void initTimer(void){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim11);
 8001a10:	4802      	ldr	r0, [pc, #8]	; (8001a1c <initTimer+0x10>)
 8001a12:	f006 fe9f 	bl	8008754 <HAL_TIM_Base_Init>
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20003680 	.word	0x20003680

08001a20 <setTimeout>:

void setTimeout(int count){
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	htim11.Init.Period = 65000;
 8001a28:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <setTimeout+0x1c>)
 8001a2a:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001a2e:	60da      	str	r2, [r3, #12]
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	20003680 	.word	0x20003680

08001a40 <startClock>:
void timerFunction(void){
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
//	stopMeasure();
}

void startClock(void){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim11);
 8001a44:	4802      	ldr	r0, [pc, #8]	; (8001a50 <startClock+0x10>)
 8001a46:	f006 fed5 	bl	80087f4 <HAL_TIM_Base_Start_IT>
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20003680 	.word	0x20003680

08001a54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08c      	sub	sp, #48	; 0x30
 8001a58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]
 8001a66:	60da      	str	r2, [r3, #12]
 8001a68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61bb      	str	r3, [r7, #24]
 8001a6e:	4b60      	ldr	r3, [pc, #384]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a5f      	ldr	r2, [pc, #380]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b5d      	ldr	r3, [pc, #372]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	61bb      	str	r3, [r7, #24]
 8001a84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	4b59      	ldr	r3, [pc, #356]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a58      	ldr	r2, [pc, #352]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b56      	ldr	r3, [pc, #344]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b52      	ldr	r3, [pc, #328]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a51      	ldr	r2, [pc, #324]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b4f      	ldr	r3, [pc, #316]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4b4b      	ldr	r3, [pc, #300]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a4a      	ldr	r2, [pc, #296]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b48      	ldr	r3, [pc, #288]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	4b44      	ldr	r3, [pc, #272]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	4a43      	ldr	r2, [pc, #268]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001ae4:	f043 0310 	orr.w	r3, r3, #16
 8001ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aea:	4b41      	ldr	r3, [pc, #260]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	f003 0310 	and.w	r3, r3, #16
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
 8001afa:	4b3d      	ldr	r3, [pc, #244]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	4a3c      	ldr	r2, [pc, #240]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001b00:	f043 0308 	orr.w	r3, r3, #8
 8001b04:	6313      	str	r3, [r2, #48]	; 0x30
 8001b06:	4b3a      	ldr	r3, [pc, #232]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	603b      	str	r3, [r7, #0]
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a35      	ldr	r2, [pc, #212]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b33      	ldr	r3, [pc, #204]	; (8001bf0 <MX_GPIO_Init+0x19c>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2140      	movs	r1, #64	; 0x40
 8001b32:	4830      	ldr	r0, [pc, #192]	; (8001bf4 <MX_GPIO_Init+0x1a0>)
 8001b34:	f004 f996 	bl	8005e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f244 0181 	movw	r1, #16513	; 0x4081
 8001b3e:	482e      	ldr	r0, [pc, #184]	; (8001bf8 <MX_GPIO_Init+0x1a4>)
 8001b40:	f004 f990 	bl	8005e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2140      	movs	r1, #64	; 0x40
 8001b48:	482c      	ldr	r0, [pc, #176]	; (8001bfc <MX_GPIO_Init+0x1a8>)
 8001b4a:	f004 f98b 	bl	8005e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001b4e:	2340      	movs	r3, #64	; 0x40
 8001b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001b5e:	f107 031c 	add.w	r3, r7, #28
 8001b62:	4619      	mov	r1, r3
 8001b64:	4823      	ldr	r0, [pc, #140]	; (8001bf4 <MX_GPIO_Init+0x1a0>)
 8001b66:	f003 ffb9 	bl	8005adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001b6a:	f244 0381 	movw	r3, #16513	; 0x4081
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	4619      	mov	r1, r3
 8001b82:	481d      	ldr	r0, [pc, #116]	; (8001bf8 <MX_GPIO_Init+0x1a4>)
 8001b84:	f003 ffaa 	bl	8005adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = BA_Pin|BB_Pin|B1_Pin|BC_Pin
 8001b88:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001b8c:	61fb      	str	r3, [r7, #28]
                          |B2_Pin|B3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b8e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b98:	f107 031c 	add.w	r3, r7, #28
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4818      	ldr	r0, [pc, #96]	; (8001c00 <MX_GPIO_Init+0x1ac>)
 8001ba0:	f003 ff9c 	bl	8005adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001ba4:	2340      	movs	r3, #64	; 0x40
 8001ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4810      	ldr	r0, [pc, #64]	; (8001bfc <MX_GPIO_Init+0x1a8>)
 8001bbc:	f003 ff8e 	bl	8005adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001bc0:	2380      	movs	r3, #128	; 0x80
 8001bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	480a      	ldr	r0, [pc, #40]	; (8001bfc <MX_GPIO_Init+0x1a8>)
 8001bd4:	f003 ff82 	bl	8005adc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2028      	movs	r0, #40	; 0x28
 8001bde:	f003 feb4 	bl	800594a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001be2:	2028      	movs	r0, #40	; 0x28
 8001be4:	f003 fecd 	bl	8005982 <HAL_NVIC_EnableIRQ>

}
 8001be8:	bf00      	nop
 8001bea:	3730      	adds	r7, #48	; 0x30
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020000 	.word	0x40020000
 8001bf8:	40020400 	.word	0x40020400
 8001bfc:	40021800 	.word	0x40021800
 8001c00:	40021000 	.word	0x40021000

08001c04 <getDataFromUart>:


//const uint8_t gpsCmds[] = {"GNGSA", "GNGLL", "GNGGA", "GPTXT", "GNZDA", "GNVTG", "GNRMC", "GPGSV", "BDGSV"};
char gpsBuffer[600] = {0};

void getDataFromUart(gpsDevice* gps){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	  HAL_UART_Receive(&huart6, &gps->buffer, 600, 1000);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	1d19      	adds	r1, r3, #4
 8001c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c14:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001c18:	4803      	ldr	r0, [pc, #12]	; (8001c28 <getDataFromUart+0x24>)
 8001c1a:	f007 fe76 	bl	800990a <HAL_UART_Receive>
//	  HAL_UART_Receive(&huart6, &gpsModule.buffer, 600, 1000);
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000370c 	.word	0x2000370c

08001c2c <initGps>:

gpsDevice initGps(UART_HandleTypeDef* uartPort){
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c38:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001c3c:	6018      	str	r0, [r3, #0]
 8001c3e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c42:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8001c46:	6019      	str	r1, [r3, #0]
	gpsDevice gpsModule;
	gpsModule.uartPort = uartPort;
 8001c48:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c4c:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001c50:	f507 721a 	add.w	r2, r7, #616	; 0x268
 8001c54:	f5a2 721a 	sub.w	r2, r2, #616	; 0x268
 8001c58:	6812      	ldr	r2, [r2, #0]
 8001c5a:	601a      	str	r2, [r3, #0]
	strncpy(&gpsModule.buffer, 0, 600);
 8001c5c:	f107 0308 	add.w	r3, r7, #8
 8001c60:	3304      	adds	r3, #4
 8001c62:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001c66:	2100      	movs	r1, #0
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f00a fdcf 	bl	800c80c <strncpy>
	gpsModule.getData = &getDataFromUart;
 8001c6e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c72:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001c76:	4a0e      	ldr	r2, [pc, #56]	; (8001cb0 <initGps+0x84>)
 8001c78:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	return(gpsModule);
 8001c7c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c80:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001c8a:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f44f 7318 	mov.w	r3, #608	; 0x260
 8001c96:	461a      	mov	r2, r3
 8001c98:	f008 feb0 	bl	800a9fc <memcpy>
}
 8001c9c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001ca0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	f507 771a 	add.w	r7, r7, #616	; 0x268
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	08001c05 	.word	0x08001c05

08001cb4 <prevPos>:
void (*moduleSetupPtr)(void) = faceSetup;
void (*currentModulePtr)(void) = faceMain;

uint8_t isModuleSet = 0;

void prevPos(void){
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	if(position>0){
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <prevPos+0x2c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d006      	beq.n	8001cce <prevPos+0x1a>
		position--;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <prevPos+0x2c>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <prevPos+0x2c>)
 8001cca:	701a      	strb	r2, [r3, #0]
	} else {
		position=MENU_ITEM_NUM-1;
	}
}
 8001ccc:	e002      	b.n	8001cd4 <prevPos+0x20>
		position=MENU_ITEM_NUM-1;
 8001cce:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <prevPos+0x2c>)
 8001cd0:	2205      	movs	r2, #5
 8001cd2:	701a      	strb	r2, [r3, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000620 	.word	0x20000620

08001ce4 <nextPos>:

void nextPos(void){
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
	if(position<(MENU_ITEM_NUM-1)){
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <nextPos+0x2c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d806      	bhi.n	8001cfe <nextPos+0x1a>
		position++;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <nextPos+0x2c>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <nextPos+0x2c>)
 8001cfa:	701a      	strb	r2, [r3, #0]
	} else {
		position=0;
	}
}
 8001cfc:	e002      	b.n	8001d04 <nextPos+0x20>
		position=0;
 8001cfe:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <nextPos+0x2c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000620 	.word	0x20000620

08001d14 <nextScreen>:

void nextScreen(void){
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	nextPos();
 8001d18:	f7ff ffe4 	bl	8001ce4 <nextPos>
	applySelectedScreen();
 8001d1c:	f000 f82c 	bl	8001d78 <applySelectedScreen>
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <prevScreen>:
void prevScreen(void){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	prevPos();
 8001d28:	f7ff ffc4 	bl	8001cb4 <prevPos>
	applySelectedScreen();
 8001d2c:	f000 f824 	bl	8001d78 <applySelectedScreen>
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <resetPos>:
void resetPos(void){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	position=0;
 8001d38:	4b03      	ldr	r3, [pc, #12]	; (8001d48 <resetPos+0x14>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
	applySelectedScreen();
 8001d3e:	f000 f81b 	bl	8001d78 <applySelectedScreen>
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000620 	.word	0x20000620

08001d4c <guiApplyView>:

void guiApplyView(struct Module *module){
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	moduleSetupPtr = module->setup;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	4a05      	ldr	r2, [pc, #20]	; (8001d70 <guiApplyView+0x24>)
 8001d5a:	6013      	str	r3, [r2, #0]
	moduleMainPtr = module->main;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d60:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <guiApplyView+0x28>)
 8001d62:	6013      	str	r3, [r2, #0]
	selectScreen();
 8001d64:	f000 f830 	bl	8001dc8 <selectScreen>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	2000013c 	.word	0x2000013c
 8001d74:	20000138 	.word	0x20000138

08001d78 <applySelectedScreen>:

void applySelectedScreen(void){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
//	moduleDescPtr = menuItems[position].description;
	moduleSetupPtr = menuItems[position].setup;
 8001d7c:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <applySelectedScreen+0x40>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	4619      	mov	r1, r3
 8001d82:	4a0e      	ldr	r2, [pc, #56]	; (8001dbc <applySelectedScreen+0x44>)
 8001d84:	460b      	mov	r3, r1
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	440b      	add	r3, r1
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3320      	adds	r3, #32
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <applySelectedScreen+0x48>)
 8001d94:	6013      	str	r3, [r2, #0]
	moduleMainPtr = menuItems[position].main;
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <applySelectedScreen+0x40>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4a07      	ldr	r2, [pc, #28]	; (8001dbc <applySelectedScreen+0x44>)
 8001d9e:	460b      	mov	r3, r1
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	4413      	add	r3, r2
 8001da8:	3324      	adds	r3, #36	; 0x24
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <applySelectedScreen+0x4c>)
 8001dae:	6013      	str	r3, [r2, #0]
	selectScreen();
 8001db0:	f000 f80a 	bl	8001dc8 <selectScreen>
}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000620 	.word	0x20000620
 8001dbc:	20000048 	.word	0x20000048
 8001dc0:	2000013c 	.word	0x2000013c
 8001dc4:	20000138 	.word	0x20000138

08001dc8 <selectScreen>:

void selectScreen(void){
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
//	lcdClearBuffer();
	resetButtonHandlers();
 8001dcc:	f7ff fd0a 	bl	80017e4 <resetButtonHandlers>
	isModuleSet = 0;
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <selectScreen+0x1c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]
	currentModulePtr = moduleMainPtr;
 8001dd6:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <selectScreen+0x20>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <selectScreen+0x24>)
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000621 	.word	0x20000621
 8001de8:	20000138 	.word	0x20000138
 8001dec:	20000140 	.word	0x20000140

08001df0 <showGui>:
// function to display alert message over current gui
void showAlert(){

}

void showGui(void){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	if(isModuleSet == 0){
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <showGui+0x30>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d105      	bne.n	8001e08 <showGui+0x18>
		moduleSetupPtr();
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <showGui+0x34>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4798      	blx	r3
		isModuleSet = 1;
 8001e02:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <showGui+0x30>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
	}
	if(currentModulePtr != NULL) currentModulePtr();
 8001e08:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <showGui+0x38>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d002      	beq.n	8001e16 <showGui+0x26>
 8001e10:	4b05      	ldr	r3, [pc, #20]	; (8001e28 <showGui+0x38>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4798      	blx	r3
	lcdRefresh();
 8001e16:	f000 faeb 	bl	80023f0 <lcdRefresh>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000621 	.word	0x20000621
 8001e24:	2000013c 	.word	0x2000013c
 8001e28:	20000140 	.word	0x20000140

08001e2c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e30:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e32:	4a1c      	ldr	r2, [pc, #112]	; (8001ea4 <MX_I2C1_Init+0x78>)
 8001e34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e36:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e38:	4a1b      	ldr	r2, [pc, #108]	; (8001ea8 <MX_I2C1_Init+0x7c>)
 8001e3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e3c:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e42:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e48:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e50:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e5c:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e68:	480d      	ldr	r0, [pc, #52]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e6a:	f004 f853 	bl	8005f14 <HAL_I2C_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e74:	f000 fc3e 	bl	80026f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e78:	2100      	movs	r1, #0
 8001e7a:	4809      	ldr	r0, [pc, #36]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e7c:	f005 f809 	bl	8006e92 <HAL_I2CEx_ConfigAnalogFilter>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001e86:	f000 fc35 	bl	80026f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	4804      	ldr	r0, [pc, #16]	; (8001ea0 <MX_I2C1_Init+0x74>)
 8001e8e:	f005 f83c 	bl	8006f0a <HAL_I2CEx_ConfigDigitalFilter>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001e98:	f000 fc2c 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000624 	.word	0x20000624
 8001ea4:	40005400 	.word	0x40005400
 8001ea8:	000186a0 	.word	0x000186a0

08001eac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	; 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a19      	ldr	r2, [pc, #100]	; (8001f30 <HAL_I2C_MspInit+0x84>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d12c      	bne.n	8001f28 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	4a17      	ldr	r2, [pc, #92]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef0:	2312      	movs	r3, #18
 8001ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001efc:	2304      	movs	r3, #4
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	480c      	ldr	r0, [pc, #48]	; (8001f38 <HAL_I2C_MspInit+0x8c>)
 8001f08:	f003 fde8 	bl	8005adc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	4a07      	ldr	r2, [pc, #28]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <HAL_I2C_MspInit+0x88>)
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	; 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40005400 	.word	0x40005400
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020400 	.word	0x40020400

08001f3c <reverse_uint8>:
void lcdClear(void){
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_SET);
  HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)clearCmd, 2, 150);
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_RESET);
}
uint8_t reverse_uint8(uint8_t re){
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
//	return(uint8_t)(__RBIT(re) >> 24);
	uint8_t times = 7;
 8001f46:	2307      	movs	r3, #7
 8001f48:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	737b      	strb	r3, [r7, #13]
	uint8_t result = re & 1;
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	73bb      	strb	r3, [r7, #14]
	while(times > 0){
 8001f56:	e010      	b.n	8001f7a <reverse_uint8+0x3e>
		result = result << 1;
 8001f58:	7bbb      	ldrb	r3, [r7, #14]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	73bb      	strb	r3, [r7, #14]
		re = re >> 1;
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	085b      	lsrs	r3, r3, #1
 8001f62:	71fb      	strb	r3, [r7, #7]
		tmp = re & 1;
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	737b      	strb	r3, [r7, #13]
		result |= tmp;
 8001f6c:	7bba      	ldrb	r2, [r7, #14]
 8001f6e:	7b7b      	ldrb	r3, [r7, #13]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	73bb      	strb	r3, [r7, #14]
		times--;
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
	while(times > 0){
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1eb      	bne.n	8001f58 <reverse_uint8+0x1c>
	}
	return((uint8_t)result);
 8001f80:	7bbb      	ldrb	r3, [r7, #14]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <lcdClearBuffer>:

static uint8_t lcdBuffer[(SCR_W * SCR_H) >> 3] = {0x00};
static uint8_t allowUpdate = 1;
uint8_t lineAddress1[2] = {0x80, 0x00};

void lcdClearBuffer(){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
	updateSetting(0);
 8001f96:	2000      	movs	r0, #0
 8001f98:	f000 f824 	bl	8001fe4 <updateSetting>
	for(uint8_t i = 0; i < SCR_H; i++){
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	71fb      	strb	r3, [r7, #7]
 8001fa0:	e014      	b.n	8001fcc <lcdClearBuffer+0x3c>
		for(uint16_t j = 0; j < SCR_W/8; j++){
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	80bb      	strh	r3, [r7, #4]
 8001fa6:	e00b      	b.n	8001fc0 <lcdClearBuffer+0x30>
			lcdBuffer[i*SCR_W/8+j] = 0xFF;
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
 8001faa:	2232      	movs	r2, #50	; 0x32
 8001fac:	fb03 f202 	mul.w	r2, r3, r2
 8001fb0:	88bb      	ldrh	r3, [r7, #4]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <lcdClearBuffer+0x50>)
 8001fb6:	21ff      	movs	r1, #255	; 0xff
 8001fb8:	54d1      	strb	r1, [r2, r3]
		for(uint16_t j = 0; j < SCR_W/8; j++){
 8001fba:	88bb      	ldrh	r3, [r7, #4]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	80bb      	strh	r3, [r7, #4]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	2b31      	cmp	r3, #49	; 0x31
 8001fc4:	d9f0      	bls.n	8001fa8 <lcdClearBuffer+0x18>
	for(uint8_t i = 0; i < SCR_H; i++){
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	71fb      	strb	r3, [r7, #7]
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	2bef      	cmp	r3, #239	; 0xef
 8001fd0:	d9e7      	bls.n	8001fa2 <lcdClearBuffer+0x12>
//			} else {
//				lcdBuffer[i*SCR_W/8+j] = 0x55;
//			}
		}
	}
	updateSetting(1);
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	f000 f806 	bl	8001fe4 <updateSetting>
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	2000067c 	.word	0x2000067c

08001fe4 <updateSetting>:

void updateSetting(uint8_t state){
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	71fb      	strb	r3, [r7, #7]
	allowUpdate = state;
 8001fee:	4a04      	ldr	r2, [pc, #16]	; (8002000 <updateSetting+0x1c>)
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	7013      	strb	r3, [r2, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	20000144 	.word	0x20000144

08002004 <lcdPutChar>:
		break;
	}
	lcdBuffer[y*SCR_W/8 + xBlock] = finalVal;
}

void lcdPutChar(uint16_t x, uint8_t y, char chr, const Font_TypeDef *font){
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	4603      	mov	r3, r0
 800200e:	80fb      	strh	r3, [r7, #6]
 8002010:	460b      	mov	r3, r1
 8002012:	717b      	strb	r3, [r7, #5]
 8002014:	4613      	mov	r3, r2
 8002016:	713b      	strb	r3, [r7, #4]
	// If the specified character code is out of bounds should substitute the code of the "unknown" character
	if ((chr < font->font_MinChar) || (chr > font->font_MaxChar)) {
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	795b      	ldrb	r3, [r3, #5]
 800201c:	793a      	ldrb	r2, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	d304      	bcc.n	800202c <lcdPutChar+0x28>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	799b      	ldrb	r3, [r3, #6]
 8002026:	793a      	ldrb	r2, [r7, #4]
 8002028:	429a      	cmp	r2, r3
 800202a:	d902      	bls.n	8002032 <lcdPutChar+0x2e>
		chr = font->font_UnknownChar;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	79db      	ldrb	r3, [r3, #7]
 8002030:	713b      	strb	r3, [r7, #4]
	}
	uint8_t offset = x % 8;
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	753b      	strb	r3, [r7, #20]
	uint8_t xBlock = x >> 3;
 800203c:	88fb      	ldrh	r3, [r7, #6]
 800203e:	08db      	lsrs	r3, r3, #3
 8002040:	b29b      	uxth	r3, r3
 8002042:	74fb      	strb	r3, [r7, #19]
	uint8_t bytesInLine = (font->font_BPC/font->font_Height);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	885b      	ldrh	r3, [r3, #2]
 8002048:	461a      	mov	r2, r3
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	785b      	ldrb	r3, [r3, #1]
 800204e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002052:	74bb      	strb	r3, [r7, #18]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 8002054:	2300      	movs	r3, #0
 8002056:	75fb      	strb	r3, [r7, #23]
 8002058:	e09b      	b.n	8002192 <lcdPutChar+0x18e>
		uint16_t bufferLoc = (y+j)*SCR_W/8+xBlock;
 800205a:	797a      	ldrb	r2, [r7, #5]
 800205c:	7dfb      	ldrb	r3, [r7, #23]
 800205e:	4413      	add	r3, r2
 8002060:	b29b      	uxth	r3, r3
 8002062:	461a      	mov	r2, r3
 8002064:	0092      	lsls	r2, r2, #2
 8002066:	4413      	add	r3, r2
 8002068:	461a      	mov	r2, r3
 800206a:	0091      	lsls	r1, r2, #2
 800206c:	461a      	mov	r2, r3
 800206e:	460b      	mov	r3, r1
 8002070:	4413      	add	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	b29a      	uxth	r2, r3
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	b29b      	uxth	r3, r3
 800207a:	4413      	add	r3, r2
 800207c:	823b      	strh	r3, [r7, #16]
		uint32_t characterLoc = (chr-(font->font_MinChar))*(font->font_BPC)+j*bytesInLine;
 800207e:	793b      	ldrb	r3, [r7, #4]
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	7952      	ldrb	r2, [r2, #5]
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	8852      	ldrh	r2, [r2, #2]
 800208a:	fb03 f202 	mul.w	r2, r3, r2
 800208e:	7dfb      	ldrb	r3, [r7, #23]
 8002090:	7cb9      	ldrb	r1, [r7, #18]
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
		uint8_t dataBlock = (font->font_Data[characterLoc]) >> offset;
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	3308      	adds	r3, #8
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	7d3b      	ldrb	r3, [r7, #20]
 80020a8:	fa42 f303 	asr.w	r3, r2, r3
 80020ac:	75bb      	strb	r3, [r7, #22]
		lcdBuffer[bufferLoc] &= ~dataBlock;
 80020ae:	8a3b      	ldrh	r3, [r7, #16]
 80020b0:	4a3e      	ldr	r2, [pc, #248]	; (80021ac <lcdPutChar+0x1a8>)
 80020b2:	5cd3      	ldrb	r3, [r2, r3]
 80020b4:	b25a      	sxtb	r2, r3
 80020b6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	b25b      	sxtb	r3, r3
 80020be:	4013      	ands	r3, r2
 80020c0:	b25a      	sxtb	r2, r3
 80020c2:	8a3b      	ldrh	r3, [r7, #16]
 80020c4:	b2d1      	uxtb	r1, r2
 80020c6:	4a39      	ldr	r2, [pc, #228]	; (80021ac <lcdPutChar+0x1a8>)
 80020c8:	54d1      	strb	r1, [r2, r3]
		dataBlock = (font->font_Data[characterLoc] & (0xFF >> (8 - offset)));
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4413      	add	r3, r2
 80020d0:	3308      	adds	r3, #8
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b25a      	sxtb	r2, r3
 80020d6:	7d3b      	ldrb	r3, [r7, #20]
 80020d8:	f1c3 0308 	rsb	r3, r3, #8
 80020dc:	21ff      	movs	r1, #255	; 0xff
 80020de:	fa41 f303 	asr.w	r3, r1, r3
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	4013      	ands	r3, r2
 80020e6:	b25b      	sxtb	r3, r3
 80020e8:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (font->font_Width + 7)>>3; i++){
 80020ea:	2301      	movs	r3, #1
 80020ec:	757b      	strb	r3, [r7, #21]
 80020ee:	e029      	b.n	8002144 <lcdPutChar+0x140>
			uint8_t newDataBlock = font->font_Data[characterLoc + i];
 80020f0:	7d7a      	ldrb	r2, [r7, #21]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4413      	add	r3, r2
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	4413      	add	r3, r2
 80020fa:	7a1b      	ldrb	r3, [r3, #8]
 80020fc:	72fb      	strb	r3, [r7, #11]
			lcdBuffer[bufferLoc + i] &= ~((dataBlock << (8 - offset)) | (newDataBlock >> offset));
 80020fe:	8a3a      	ldrh	r2, [r7, #16]
 8002100:	7d7b      	ldrb	r3, [r7, #21]
 8002102:	4413      	add	r3, r2
 8002104:	4a29      	ldr	r2, [pc, #164]	; (80021ac <lcdPutChar+0x1a8>)
 8002106:	5cd3      	ldrb	r3, [r2, r3]
 8002108:	b25a      	sxtb	r2, r3
 800210a:	7db9      	ldrb	r1, [r7, #22]
 800210c:	7d3b      	ldrb	r3, [r7, #20]
 800210e:	f1c3 0308 	rsb	r3, r3, #8
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	b259      	sxtb	r1, r3
 8002118:	7af8      	ldrb	r0, [r7, #11]
 800211a:	7d3b      	ldrb	r3, [r7, #20]
 800211c:	fa40 f303 	asr.w	r3, r0, r3
 8002120:	b25b      	sxtb	r3, r3
 8002122:	430b      	orrs	r3, r1
 8002124:	b25b      	sxtb	r3, r3
 8002126:	43db      	mvns	r3, r3
 8002128:	b25b      	sxtb	r3, r3
 800212a:	4013      	ands	r3, r2
 800212c:	b259      	sxtb	r1, r3
 800212e:	8a3a      	ldrh	r2, [r7, #16]
 8002130:	7d7b      	ldrb	r3, [r7, #21]
 8002132:	4413      	add	r3, r2
 8002134:	b2c9      	uxtb	r1, r1
 8002136:	4a1d      	ldr	r2, [pc, #116]	; (80021ac <lcdPutChar+0x1a8>)
 8002138:	54d1      	strb	r1, [r2, r3]
			dataBlock = newDataBlock;
 800213a:	7afb      	ldrb	r3, [r7, #11]
 800213c:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (font->font_Width + 7)>>3; i++){
 800213e:	7d7b      	ldrb	r3, [r7, #21]
 8002140:	3301      	adds	r3, #1
 8002142:	757b      	strb	r3, [r7, #21]
 8002144:	7d7a      	ldrb	r2, [r7, #21]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	3307      	adds	r3, #7
 800214c:	10db      	asrs	r3, r3, #3
 800214e:	429a      	cmp	r2, r3
 8002150:	dbce      	blt.n	80020f0 <lcdPutChar+0xec>
		}
		lcdBuffer[bufferLoc + ((font->font_Width+7)>>3)] &= ~(dataBlock << (8-offset));
 8002152:	8a3a      	ldrh	r2, [r7, #16]
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	3307      	adds	r3, #7
 800215a:	10db      	asrs	r3, r3, #3
 800215c:	4413      	add	r3, r2
 800215e:	4a13      	ldr	r2, [pc, #76]	; (80021ac <lcdPutChar+0x1a8>)
 8002160:	5cd3      	ldrb	r3, [r2, r3]
 8002162:	b25a      	sxtb	r2, r3
 8002164:	7db9      	ldrb	r1, [r7, #22]
 8002166:	7d3b      	ldrb	r3, [r7, #20]
 8002168:	f1c3 0308 	rsb	r3, r3, #8
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	b25b      	sxtb	r3, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	b25b      	sxtb	r3, r3
 8002176:	4013      	ands	r3, r2
 8002178:	b259      	sxtb	r1, r3
 800217a:	8a3a      	ldrh	r2, [r7, #16]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	3307      	adds	r3, #7
 8002182:	10db      	asrs	r3, r3, #3
 8002184:	4413      	add	r3, r2
 8002186:	b2c9      	uxtb	r1, r1
 8002188:	4a08      	ldr	r2, [pc, #32]	; (80021ac <lcdPutChar+0x1a8>)
 800218a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 800218c:	7dfb      	ldrb	r3, [r7, #23]
 800218e:	3301      	adds	r3, #1
 8002190:	75fb      	strb	r3, [r7, #23]
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	785b      	ldrb	r3, [r3, #1]
 8002196:	7dfa      	ldrb	r2, [r7, #23]
 8002198:	429a      	cmp	r2, r3
 800219a:	f4ff af5e 	bcc.w	800205a <lcdPutChar+0x56>
	}
}
 800219e:	bf00      	nop
 80021a0:	bf00      	nop
 80021a2:	371c      	adds	r7, #28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	2000067c 	.word	0x2000067c

080021b0 <lcdPutStr>:
		}
		lcdBuffer[bufferLoc + ((icon_Width+7)>>3)] &= ~(dataBlock << (8-offset));
	}
}

void lcdPutStr(uint16_t x, uint8_t y, const char *chr, const Font_TypeDef *font){
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60ba      	str	r2, [r7, #8]
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	4603      	mov	r3, r0
 80021bc:	81fb      	strh	r3, [r7, #14]
 80021be:	460b      	mov	r3, r1
 80021c0:	737b      	strb	r3, [r7, #13]
	for(uint8_t i = 0; i < strlen(chr); i++){
 80021c2:	2300      	movs	r3, #0
 80021c4:	75fb      	strb	r3, [r7, #23]
 80021c6:	e015      	b.n	80021f4 <lcdPutStr+0x44>
		// version with y meaning lcd row
		  lcdPutChar(x+font->font_Width*i, y, chr[i], font);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	7dfb      	ldrb	r3, [r7, #23]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	fb12 f303 	smulbb	r3, r2, r3
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	89fb      	ldrh	r3, [r7, #14]
 80021da:	4413      	add	r3, r2
 80021dc:	b298      	uxth	r0, r3
 80021de:	7dfb      	ldrb	r3, [r7, #23]
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	4413      	add	r3, r2
 80021e4:	781a      	ldrb	r2, [r3, #0]
 80021e6:	7b79      	ldrb	r1, [r7, #13]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f7ff ff0b 	bl	8002004 <lcdPutChar>
	for(uint8_t i = 0; i < strlen(chr); i++){
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	3301      	adds	r3, #1
 80021f2:	75fb      	strb	r3, [r7, #23]
 80021f4:	7dfc      	ldrb	r4, [r7, #23]
 80021f6:	68b8      	ldr	r0, [r7, #8]
 80021f8:	f7fd fffa 	bl	80001f0 <strlen>
 80021fc:	4603      	mov	r3, r0
 80021fe:	429c      	cmp	r4, r3
 8002200:	d3e2      	bcc.n	80021c8 <lcdPutStr+0x18>
		  // version with Y meaning line number
//		  lcdPutChar(x+font->font_Width*i, y*font->font_Height, chr[i], font);
//		  HAL_Delay(1);
		  }
}
 8002202:	bf00      	nop
 8002204:	bf00      	nop
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	bd90      	pop	{r4, r7, pc}

0800220c <lcdHLine>:

// Draw horizontal line - minimum width = 8px
void lcdHLine(uint16_t x1, uint16_t x2, uint8_t y, uint8_t mode){
 800220c:	b490      	push	{r4, r7}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	4604      	mov	r4, r0
 8002214:	4608      	mov	r0, r1
 8002216:	4611      	mov	r1, r2
 8002218:	461a      	mov	r2, r3
 800221a:	4623      	mov	r3, r4
 800221c:	80fb      	strh	r3, [r7, #6]
 800221e:	4603      	mov	r3, r0
 8002220:	80bb      	strh	r3, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	70fb      	strb	r3, [r7, #3]
 8002226:	4613      	mov	r3, r2
 8002228:	70bb      	strb	r3, [r7, #2]
	uint8_t x1block = x1/8;
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	08db      	lsrs	r3, r3, #3
 800222e:	b29b      	uxth	r3, r3
 8002230:	74bb      	strb	r3, [r7, #18]
	uint8_t offset1 = x1%8;
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	747b      	strb	r3, [r7, #17]
	uint8_t x2block = x2/8;
 800223c:	88bb      	ldrh	r3, [r7, #4]
 800223e:	08db      	lsrs	r3, r3, #3
 8002240:	b29b      	uxth	r3, r3
 8002242:	743b      	strb	r3, [r7, #16]
	uint8_t offset2 = x2%8;
 8002244:	88bb      	ldrh	r3, [r7, #4]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	73fb      	strb	r3, [r7, #15]
	uint8_t firstBlock = lcdBuffer[y*SCR_W/8+x1block];
 800224e:	78fb      	ldrb	r3, [r7, #3]
 8002250:	2232      	movs	r2, #50	; 0x32
 8002252:	fb03 f202 	mul.w	r2, r3, r2
 8002256:	7cbb      	ldrb	r3, [r7, #18]
 8002258:	4413      	add	r3, r2
 800225a:	4a64      	ldr	r2, [pc, #400]	; (80023ec <lcdHLine+0x1e0>)
 800225c:	5cd3      	ldrb	r3, [r2, r3]
 800225e:	75fb      	strb	r3, [r7, #23]
	uint8_t lastBlock = lcdBuffer[y*SCR_W/8+x1block+x2block];
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	2232      	movs	r2, #50	; 0x32
 8002264:	fb03 f202 	mul.w	r2, r3, r2
 8002268:	7cbb      	ldrb	r3, [r7, #18]
 800226a:	441a      	add	r2, r3
 800226c:	7c3b      	ldrb	r3, [r7, #16]
 800226e:	4413      	add	r3, r2
 8002270:	4a5e      	ldr	r2, [pc, #376]	; (80023ec <lcdHLine+0x1e0>)
 8002272:	5cd3      	ldrb	r3, [r2, r3]
 8002274:	75bb      	strb	r3, [r7, #22]
	switch(mode){
 8002276:	78bb      	ldrb	r3, [r7, #2]
 8002278:	2b02      	cmp	r3, #2
 800227a:	d067      	beq.n	800234c <lcdHLine+0x140>
 800227c:	2b02      	cmp	r3, #2
 800227e:	f300 809e 	bgt.w	80023be <lcdHLine+0x1b2>
 8002282:	2b00      	cmp	r3, #0
 8002284:	d002      	beq.n	800228c <lcdHLine+0x80>
 8002286:	2b01      	cmp	r3, #1
 8002288:	d02e      	beq.n	80022e8 <lcdHLine+0xdc>
 800228a:	e098      	b.n	80023be <lcdHLine+0x1b2>
	// clear
	case 0:
		firstBlock |= (0xFF >> offset1);
 800228c:	7c7b      	ldrb	r3, [r7, #17]
 800228e:	22ff      	movs	r2, #255	; 0xff
 8002290:	fa42 f303 	asr.w	r3, r2, r3
 8002294:	b25a      	sxtb	r2, r3
 8002296:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800229a:	4313      	orrs	r3, r2
 800229c:	b25b      	sxtb	r3, r3
 800229e:	75fb      	strb	r3, [r7, #23]
		lastBlock |= (0xFF << (8-offset2));
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	f1c3 0308 	rsb	r3, r3, #8
 80022a6:	22ff      	movs	r2, #255	; 0xff
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	b25a      	sxtb	r2, r3
 80022ae:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b25b      	sxtb	r3, r3
 80022b6:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 80022b8:	2301      	movs	r3, #1
 80022ba:	757b      	strb	r3, [r7, #21]
 80022bc:	e00d      	b.n	80022da <lcdHLine+0xce>
			lcdBuffer[y*SCR_W/8+x1block+i] |= 0xFF;
 80022be:	78fb      	ldrb	r3, [r7, #3]
 80022c0:	2232      	movs	r2, #50	; 0x32
 80022c2:	fb03 f202 	mul.w	r2, r3, r2
 80022c6:	7cbb      	ldrb	r3, [r7, #18]
 80022c8:	441a      	add	r2, r3
 80022ca:	7d7b      	ldrb	r3, [r7, #21]
 80022cc:	4413      	add	r3, r2
 80022ce:	4a47      	ldr	r2, [pc, #284]	; (80023ec <lcdHLine+0x1e0>)
 80022d0:	21ff      	movs	r1, #255	; 0xff
 80022d2:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 80022d4:	7d7b      	ldrb	r3, [r7, #21]
 80022d6:	3301      	adds	r3, #1
 80022d8:	757b      	strb	r3, [r7, #21]
 80022da:	7d7a      	ldrb	r2, [r7, #21]
 80022dc:	7c39      	ldrb	r1, [r7, #16]
 80022de:	7cbb      	ldrb	r3, [r7, #18]
 80022e0:	1acb      	subs	r3, r1, r3
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dbeb      	blt.n	80022be <lcdHLine+0xb2>
		}
		break;
 80022e6:	e06a      	b.n	80023be <lcdHLine+0x1b2>
	// fill
	case 1:
		firstBlock &= ~(0xFF >> offset1);
 80022e8:	7c7b      	ldrb	r3, [r7, #17]
 80022ea:	22ff      	movs	r2, #255	; 0xff
 80022ec:	fa42 f303 	asr.w	r3, r2, r3
 80022f0:	b25b      	sxtb	r3, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	b25a      	sxtb	r2, r3
 80022f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80022fa:	4013      	ands	r3, r2
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	75fb      	strb	r3, [r7, #23]
		lastBlock &= ~(0xFF << (8-offset2));
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	f1c3 0308 	rsb	r3, r3, #8
 8002306:	22ff      	movs	r2, #255	; 0xff
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	b25b      	sxtb	r3, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	b25a      	sxtb	r2, r3
 8002312:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002316:	4013      	ands	r3, r2
 8002318:	b25b      	sxtb	r3, r3
 800231a:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 800231c:	2301      	movs	r3, #1
 800231e:	753b      	strb	r3, [r7, #20]
 8002320:	e00d      	b.n	800233e <lcdHLine+0x132>
			lcdBuffer[y*SCR_W/8+x1block+i] &= 0x00;
 8002322:	78fb      	ldrb	r3, [r7, #3]
 8002324:	2232      	movs	r2, #50	; 0x32
 8002326:	fb03 f202 	mul.w	r2, r3, r2
 800232a:	7cbb      	ldrb	r3, [r7, #18]
 800232c:	441a      	add	r2, r3
 800232e:	7d3b      	ldrb	r3, [r7, #20]
 8002330:	4413      	add	r3, r2
 8002332:	4a2e      	ldr	r2, [pc, #184]	; (80023ec <lcdHLine+0x1e0>)
 8002334:	2100      	movs	r1, #0
 8002336:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 8002338:	7d3b      	ldrb	r3, [r7, #20]
 800233a:	3301      	adds	r3, #1
 800233c:	753b      	strb	r3, [r7, #20]
 800233e:	7d3a      	ldrb	r2, [r7, #20]
 8002340:	7c39      	ldrb	r1, [r7, #16]
 8002342:	7cbb      	ldrb	r3, [r7, #18]
 8002344:	1acb      	subs	r3, r1, r3
 8002346:	429a      	cmp	r2, r3
 8002348:	dbeb      	blt.n	8002322 <lcdHLine+0x116>
		}
		break;
 800234a:	e038      	b.n	80023be <lcdHLine+0x1b2>
	// revert
	case 2:
		firstBlock ^= (0xFF >> offset1);
 800234c:	7c7b      	ldrb	r3, [r7, #17]
 800234e:	22ff      	movs	r2, #255	; 0xff
 8002350:	fa42 f303 	asr.w	r3, r2, r3
 8002354:	b25a      	sxtb	r2, r3
 8002356:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800235a:	4053      	eors	r3, r2
 800235c:	b25b      	sxtb	r3, r3
 800235e:	75fb      	strb	r3, [r7, #23]
		lastBlock ^= (0xFF << (8-offset2));
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	f1c3 0308 	rsb	r3, r3, #8
 8002366:	22ff      	movs	r2, #255	; 0xff
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	b25a      	sxtb	r2, r3
 800236e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002372:	4053      	eors	r3, r2
 8002374:	b25b      	sxtb	r3, r3
 8002376:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 8002378:	2301      	movs	r3, #1
 800237a:	74fb      	strb	r3, [r7, #19]
 800237c:	e018      	b.n	80023b0 <lcdHLine+0x1a4>
			lcdBuffer[y*SCR_W/8+x1block+i] ^= 0xFF;
 800237e:	78fb      	ldrb	r3, [r7, #3]
 8002380:	2232      	movs	r2, #50	; 0x32
 8002382:	fb03 f202 	mul.w	r2, r3, r2
 8002386:	7cbb      	ldrb	r3, [r7, #18]
 8002388:	441a      	add	r2, r3
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	4413      	add	r3, r2
 800238e:	4a17      	ldr	r2, [pc, #92]	; (80023ec <lcdHLine+0x1e0>)
 8002390:	5cd2      	ldrb	r2, [r2, r3]
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	2132      	movs	r1, #50	; 0x32
 8002396:	fb03 f101 	mul.w	r1, r3, r1
 800239a:	7cbb      	ldrb	r3, [r7, #18]
 800239c:	4419      	add	r1, r3
 800239e:	7cfb      	ldrb	r3, [r7, #19]
 80023a0:	440b      	add	r3, r1
 80023a2:	43d2      	mvns	r2, r2
 80023a4:	b2d1      	uxtb	r1, r2
 80023a6:	4a11      	ldr	r2, [pc, #68]	; (80023ec <lcdHLine+0x1e0>)
 80023a8:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 80023aa:	7cfb      	ldrb	r3, [r7, #19]
 80023ac:	3301      	adds	r3, #1
 80023ae:	74fb      	strb	r3, [r7, #19]
 80023b0:	7cfa      	ldrb	r2, [r7, #19]
 80023b2:	7c39      	ldrb	r1, [r7, #16]
 80023b4:	7cbb      	ldrb	r3, [r7, #18]
 80023b6:	1acb      	subs	r3, r1, r3
 80023b8:	429a      	cmp	r2, r3
 80023ba:	dbe0      	blt.n	800237e <lcdHLine+0x172>
		}
		break;
 80023bc:	bf00      	nop
	}
	lcdBuffer[y*SCR_W/8+x1block] = firstBlock;
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	2232      	movs	r2, #50	; 0x32
 80023c2:	fb03 f202 	mul.w	r2, r3, r2
 80023c6:	7cbb      	ldrb	r3, [r7, #18]
 80023c8:	4413      	add	r3, r2
 80023ca:	4908      	ldr	r1, [pc, #32]	; (80023ec <lcdHLine+0x1e0>)
 80023cc:	7dfa      	ldrb	r2, [r7, #23]
 80023ce:	54ca      	strb	r2, [r1, r3]
	lcdBuffer[y*SCR_W/8+x2block] = lastBlock;
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	2232      	movs	r2, #50	; 0x32
 80023d4:	fb03 f202 	mul.w	r2, r3, r2
 80023d8:	7c3b      	ldrb	r3, [r7, #16]
 80023da:	4413      	add	r3, r2
 80023dc:	4903      	ldr	r1, [pc, #12]	; (80023ec <lcdHLine+0x1e0>)
 80023de:	7dba      	ldrb	r2, [r7, #22]
 80023e0:	54ca      	strb	r2, [r1, r3]
}
 80023e2:	bf00      	nop
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc90      	pop	{r4, r7}
 80023ea:	4770      	bx	lr
 80023ec:	2000067c 	.word	0x2000067c

080023f0 <lcdRefresh>:

void lcdRefresh(void){
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
	if(allowUpdate){
 80023f6:	4b1d      	ldr	r3, [pc, #116]	; (800246c <lcdRefresh+0x7c>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d032      	beq.n	8002464 <lcdRefresh+0x74>
		SMLCD_SCS_H;
 80023fe:	2201      	movs	r2, #1
 8002400:	2140      	movs	r1, #64	; 0x40
 8002402:	481b      	ldr	r0, [pc, #108]	; (8002470 <lcdRefresh+0x80>)
 8002404:	f003 fd2e 	bl	8005e64 <HAL_GPIO_WritePin>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 8002408:	2301      	movs	r3, #1
 800240a:	71fb      	strb	r3, [r7, #7]
 800240c:	e01c      	b.n	8002448 <lcdRefresh+0x58>
			lineAddress1[1] = reverse_uint8(i);
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fd93 	bl	8001f3c <reverse_uint8>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	4b16      	ldr	r3, [pc, #88]	; (8002474 <lcdRefresh+0x84>)
 800241c:	705a      	strb	r2, [r3, #1]
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)lineAddress1, 2, 150);
 800241e:	2396      	movs	r3, #150	; 0x96
 8002420:	2202      	movs	r2, #2
 8002422:	4914      	ldr	r1, [pc, #80]	; (8002474 <lcdRefresh+0x84>)
 8002424:	4814      	ldr	r0, [pc, #80]	; (8002478 <lcdRefresh+0x88>)
 8002426:	f005 ff8e 	bl	8008346 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)(&lcdBuffer[(i-1)*50]), 50, 150);
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	3b01      	subs	r3, #1
 800242e:	2232      	movs	r2, #50	; 0x32
 8002430:	fb02 f303 	mul.w	r3, r2, r3
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <lcdRefresh+0x8c>)
 8002436:	1899      	adds	r1, r3, r2
 8002438:	2396      	movs	r3, #150	; 0x96
 800243a:	2232      	movs	r2, #50	; 0x32
 800243c:	480e      	ldr	r0, [pc, #56]	; (8002478 <lcdRefresh+0x88>)
 800243e:	f005 ff82 	bl	8008346 <HAL_SPI_Transmit>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	3301      	adds	r3, #1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	2bf1      	cmp	r3, #241	; 0xf1
 800244c:	d9df      	bls.n	800240e <lcdRefresh+0x1e>
		}
		HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)dummyBytes, 2, 150);
 800244e:	2396      	movs	r3, #150	; 0x96
 8002450:	2202      	movs	r2, #2
 8002452:	490b      	ldr	r1, [pc, #44]	; (8002480 <lcdRefresh+0x90>)
 8002454:	4808      	ldr	r0, [pc, #32]	; (8002478 <lcdRefresh+0x88>)
 8002456:	f005 ff76 	bl	8008346 <HAL_SPI_Transmit>
		SMLCD_SCS_L;
 800245a:	2200      	movs	r2, #0
 800245c:	2140      	movs	r1, #64	; 0x40
 800245e:	4804      	ldr	r0, [pc, #16]	; (8002470 <lcdRefresh+0x80>)
 8002460:	f003 fd00 	bl	8005e64 <HAL_GPIO_WritePin>
	}
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000144 	.word	0x20000144
 8002470:	40020000 	.word	0x40020000
 8002474:	20000148 	.word	0x20000148
 8002478:	20003594 	.word	0x20003594
 800247c:	2000067c 	.word	0x2000067c
 8002480:	20000678 	.word	0x20000678

08002484 <lcdRect>:

void lcdRect(uint16_t x1, uint16_t x2, uint8_t y1, uint8_t y2, uint8_t mode){
 8002484:	b590      	push	{r4, r7, lr}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	4604      	mov	r4, r0
 800248c:	4608      	mov	r0, r1
 800248e:	4611      	mov	r1, r2
 8002490:	461a      	mov	r2, r3
 8002492:	4623      	mov	r3, r4
 8002494:	80fb      	strh	r3, [r7, #6]
 8002496:	4603      	mov	r3, r0
 8002498:	80bb      	strh	r3, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	70fb      	strb	r3, [r7, #3]
 800249e:	4613      	mov	r3, r2
 80024a0:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = y1; i <= y2; i++){
 80024a2:	78fb      	ldrb	r3, [r7, #3]
 80024a4:	73fb      	strb	r3, [r7, #15]
 80024a6:	e009      	b.n	80024bc <lcdRect+0x38>
		lcdHLine(x1, x2, i, mode);
 80024a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	88b9      	ldrh	r1, [r7, #4]
 80024b0:	88f8      	ldrh	r0, [r7, #6]
 80024b2:	f7ff feab 	bl	800220c <lcdHLine>
	for(uint8_t i = y1; i <= y2; i++){
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
 80024b8:	3301      	adds	r3, #1
 80024ba:	73fb      	strb	r3, [r7, #15]
 80024bc:	7bfa      	ldrb	r2, [r7, #15]
 80024be:	78bb      	ldrb	r3, [r7, #2]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d9f1      	bls.n	80024a8 <lcdRect+0x24>
	}
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd90      	pop	{r4, r7, pc}
	...

080024d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024d8:	f003 f8c6 	bl	8005668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024dc:	f000 f868 	bl	80025b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024e0:	f7ff fab8 	bl	8001a54 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80024e4:	f000 fca2 	bl	8002e2c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 80024e8:	f000 f96c 	bl	80027c4 <MX_SPI1_Init>
  MX_TIM1_Init();
 80024ec:	f000 fb0e 	bl	8002b0c <MX_TIM1_Init>
  MX_TIM10_Init();
 80024f0:	f000 fbae 	bl	8002c50 <MX_TIM10_Init>
  MX_USART6_UART_Init();
 80024f4:	f000 fcc4 	bl	8002e80 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 80024f8:	f7ff fc98 	bl	8001e2c <MX_I2C1_Init>
  MX_TIM11_Init();
 80024fc:	f000 fbcc 	bl	8002c98 <MX_TIM11_Init>
  MX_RTC_Init();
 8002500:	f000 f906 	bl	8002710 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_Receive_IT(&huart6, &znak, 1);

  //  Initialize VCOMIN pulse on CH1 (PIN PE9) for Sharp Memory LCD
  HAL_TIM_Base_Init(&htim1);
 8002504:	4821      	ldr	r0, [pc, #132]	; (800258c <main+0xbc>)
 8002506:	f006 f925 	bl	8008754 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 800250a:	4820      	ldr	r0, [pc, #128]	; (800258c <main+0xbc>)
 800250c:	f006 f972 	bl	80087f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002510:	2100      	movs	r1, #0
 8002512:	481e      	ldr	r0, [pc, #120]	; (800258c <main+0xbc>)
 8002514:	f006 fa38 	bl	8008988 <HAL_TIM_PWM_Start>
  // Initialize Timer 10 - generating LCD refresh Interrupt
  HAL_TIM_Base_Start_IT(&htim10);
 8002518:	481d      	ldr	r0, [pc, #116]	; (8002590 <main+0xc0>)
 800251a:	f006 f96b 	bl	80087f4 <HAL_TIM_Base_Start_IT>

  gpsDevice gpsModule;
  gpsModule = initGps(&huart6);
 800251e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002522:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8002526:	491b      	ldr	r1, [pc, #108]	; (8002594 <main+0xc4>)
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fb7f 	bl	8001c2c <initGps>

//  bmp_t bmp180module;
  // bmp180module defined inside of c file
  bmp_init(&bmp180module);
 800252e:	481a      	ldr	r0, [pc, #104]	; (8002598 <main+0xc8>)
 8002530:	f7fe fdfe 	bl	8001130 <bmp_init>

  initButtons(btnsPtrs);
 8002534:	4819      	ldr	r0, [pc, #100]	; (800259c <main+0xcc>)
 8002536:	f7ff f8bb 	bl	80016b0 <initButtons>

  initTimer();
 800253a:	f7ff fa67 	bl	8001a0c <initTimer>
  setTimeout(1);
 800253e:	2001      	movs	r0, #1
 8002540:	f7ff fa6e 	bl	8001a20 <setTimeout>
  startClock();
 8002544:	f7ff fa7c 	bl	8001a40 <startClock>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcdClearBuffer();
 8002548:	f7ff fd22 	bl	8001f90 <lcdClearBuffer>
  lcdRefresh();
 800254c:	f7ff ff50 	bl	80023f0 <lcdRefresh>
  while (1)
  {
	  // functions executed along with the menu
		bmpData = getBmpData(&bmp180module);
 8002550:	4c13      	ldr	r4, [pc, #76]	; (80025a0 <main+0xd0>)
 8002552:	463b      	mov	r3, r7
 8002554:	4910      	ldr	r1, [pc, #64]	; (8002598 <main+0xc8>)
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff f852 	bl	8001600 <getBmpData>
 800255c:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002560:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 8002564:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002566:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 800256a:	2200      	movs	r2, #0
 800256c:	490d      	ldr	r1, [pc, #52]	; (80025a4 <main+0xd4>)
 800256e:	480e      	ldr	r0, [pc, #56]	; (80025a8 <main+0xd8>)
 8002570:	f005 fc72 	bl	8007e58 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8002574:	2200      	movs	r2, #0
 8002576:	490d      	ldr	r1, [pc, #52]	; (80025ac <main+0xdc>)
 8002578:	480b      	ldr	r0, [pc, #44]	; (80025a8 <main+0xd8>)
 800257a:	f005 fd4f 	bl	800801c <HAL_RTC_GetDate>
	  lcdClearBuffer();
 800257e:	f7ff fd07 	bl	8001f90 <lcdClearBuffer>

	  // functions executed through GUI
	  showGui();
 8002582:	f7ff fc35 	bl	8001df0 <showGui>

	  lcdRefresh();
 8002586:	f7ff ff33 	bl	80023f0 <lcdRefresh>
		bmpData = getBmpData(&bmp180module);
 800258a:	e7e1      	b.n	8002550 <main+0x80>
 800258c:	200035f0 	.word	0x200035f0
 8002590:	20003638 	.word	0x20003638
 8002594:	2000370c 	.word	0x2000370c
 8002598:	200004f4 	.word	0x200004f4
 800259c:	2000002c 	.word	0x2000002c
 80025a0:	20000538 	.word	0x20000538
 80025a4:	2000355c 	.word	0x2000355c
 80025a8:	20003574 	.word	0x20003574
 80025ac:	20003570 	.word	0x20003570

080025b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b094      	sub	sp, #80	; 0x50
 80025b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025b6:	f107 0320 	add.w	r3, r7, #32
 80025ba:	2230      	movs	r2, #48	; 0x30
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f008 fa2a 	bl	800aa18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025c4:	f107 030c 	add.w	r3, r7, #12
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d4:	2300      	movs	r3, #0
 80025d6:	60bb      	str	r3, [r7, #8]
 80025d8:	4b29      	ldr	r3, [pc, #164]	; (8002680 <SystemClock_Config+0xd0>)
 80025da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025dc:	4a28      	ldr	r2, [pc, #160]	; (8002680 <SystemClock_Config+0xd0>)
 80025de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e2:	6413      	str	r3, [r2, #64]	; 0x40
 80025e4:	4b26      	ldr	r3, [pc, #152]	; (8002680 <SystemClock_Config+0xd0>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f0:	2300      	movs	r3, #0
 80025f2:	607b      	str	r3, [r7, #4]
 80025f4:	4b23      	ldr	r3, [pc, #140]	; (8002684 <SystemClock_Config+0xd4>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a22      	ldr	r2, [pc, #136]	; (8002684 <SystemClock_Config+0xd4>)
 80025fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025fe:	6013      	str	r3, [r2, #0]
 8002600:	4b20      	ldr	r3, [pc, #128]	; (8002684 <SystemClock_Config+0xd4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002608:	607b      	str	r3, [r7, #4]
 800260a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800260c:	2305      	movs	r3, #5
 800260e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002610:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002616:	2301      	movs	r3, #1
 8002618:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800261a:	2302      	movs	r3, #2
 800261c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800261e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002622:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002624:	2304      	movs	r3, #4
 8002626:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002628:	23a8      	movs	r3, #168	; 0xa8
 800262a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800262c:	2302      	movs	r3, #2
 800262e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002630:	2307      	movs	r3, #7
 8002632:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002634:	f107 0320 	add.w	r3, r7, #32
 8002638:	4618      	mov	r0, r3
 800263a:	f004 fca5 	bl	8006f88 <HAL_RCC_OscConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002644:	f000 f856 	bl	80026f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002648:	230f      	movs	r3, #15
 800264a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800264c:	2302      	movs	r3, #2
 800264e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002654:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002658:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800265a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800265e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	2105      	movs	r1, #5
 8002666:	4618      	mov	r0, r3
 8002668:	f004 ff06 	bl	8007478 <HAL_RCC_ClockConfig>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002672:	f000 f83f 	bl	80026f4 <Error_Handler>
  }
}
 8002676:	bf00      	nop
 8002678:	3750      	adds	r7, #80	; 0x50
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800
 8002684:	40007000 	.word	0x40007000

08002688 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	// APB2 168MHz -> after PSCL 100Hz
	if(htim->Instance == TIM10){
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a0d      	ldr	r2, [pc, #52]	; (80026cc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d10c      	bne.n	80026b4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		if(stwS.state){
 800269a:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800269c:	78db      	ldrb	r3, [r3, #3]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_TIM_PeriodElapsedCallback+0x2c>
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80026a8:	2101      	movs	r1, #1
 80026aa:	480a      	ldr	r0, [pc, #40]	; (80026d4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80026ac:	f003 fbf3 	bl	8005e96 <HAL_GPIO_TogglePin>
			stwTick();
 80026b0:	f000 f9d8 	bl	8002a64 <stwTick>
		}
	}
	if(htim->Instance == TIM11){
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a07      	ldr	r2, [pc, #28]	; (80026d8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d102      	bne.n	80026c4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		scanButtons(btnsPtrs);
 80026be:	4807      	ldr	r0, [pc, #28]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80026c0:	f7ff f98a 	bl	80019d8 <scanButtons>
	}
}
 80026c4:	bf00      	nop
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40014400 	.word	0x40014400
 80026d0:	200035ec 	.word	0x200035ec
 80026d4:	40020400 	.word	0x40020400
 80026d8:	40014800 	.word	0x40014800
 80026dc:	2000002c 	.word	0x2000002c

080026e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6){

	}
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026f8:	b672      	cpsid	i
}
 80026fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80026fc:	2201      	movs	r2, #1
 80026fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002702:	4802      	ldr	r0, [pc, #8]	; (800270c <Error_Handler+0x18>)
 8002704:	f003 fbae 	bl	8005e64 <HAL_GPIO_WritePin>
  while (1)
 8002708:	e7fe      	b.n	8002708 <Error_Handler+0x14>
 800270a:	bf00      	nop
 800270c:	40020400 	.word	0x40020400

08002710 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002716:	1d3b      	adds	r3, r7, #4
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002724:	2300      	movs	r3, #0
 8002726:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002728:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <MX_RTC_Init+0x58>)
 800272a:	4a10      	ldr	r2, [pc, #64]	; (800276c <MX_RTC_Init+0x5c>)
 800272c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800272e:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <MX_RTC_Init+0x58>)
 8002730:	2200      	movs	r2, #0
 8002732:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002734:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <MX_RTC_Init+0x58>)
 8002736:	227f      	movs	r2, #127	; 0x7f
 8002738:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800273a:	4b0b      	ldr	r3, [pc, #44]	; (8002768 <MX_RTC_Init+0x58>)
 800273c:	22ff      	movs	r2, #255	; 0xff
 800273e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002740:	4b09      	ldr	r3, [pc, #36]	; (8002768 <MX_RTC_Init+0x58>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002746:	4b08      	ldr	r3, [pc, #32]	; (8002768 <MX_RTC_Init+0x58>)
 8002748:	2200      	movs	r2, #0
 800274a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800274c:	4b06      	ldr	r3, [pc, #24]	; (8002768 <MX_RTC_Init+0x58>)
 800274e:	2200      	movs	r2, #0
 8002750:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002752:	4805      	ldr	r0, [pc, #20]	; (8002768 <MX_RTC_Init+0x58>)
 8002754:	f005 fa70 	bl	8007c38 <HAL_RTC_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800275e:	f7ff ffc9 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20003574 	.word	0x20003574
 800276c:	40002800 	.word	0x40002800

08002770 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08e      	sub	sp, #56	; 0x38
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002778:	f107 0308 	add.w	r3, r7, #8
 800277c:	2230      	movs	r2, #48	; 0x30
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f008 f949 	bl	800aa18 <memset>
  if(rtcHandle->Instance==RTC)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a0c      	ldr	r2, [pc, #48]	; (80027bc <HAL_RTC_MspInit+0x4c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d111      	bne.n	80027b4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002790:	2320      	movs	r3, #32
 8002792:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002794:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002798:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800279a:	f107 0308 	add.w	r3, r7, #8
 800279e:	4618      	mov	r0, r3
 80027a0:	f005 f88a 	bl	80078b8 <HAL_RCCEx_PeriphCLKConfig>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80027aa:	f7ff ffa3 	bl	80026f4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027ae:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <HAL_RTC_MspInit+0x50>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80027b4:	bf00      	nop
 80027b6:	3738      	adds	r7, #56	; 0x38
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40002800 	.word	0x40002800
 80027c0:	42470e3c 	.word	0x42470e3c

080027c4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80027c8:	4b17      	ldr	r3, [pc, #92]	; (8002828 <MX_SPI1_Init+0x64>)
 80027ca:	4a18      	ldr	r2, [pc, #96]	; (800282c <MX_SPI1_Init+0x68>)
 80027cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027ce:	4b16      	ldr	r3, [pc, #88]	; (8002828 <MX_SPI1_Init+0x64>)
 80027d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027d6:	4b14      	ldr	r3, [pc, #80]	; (8002828 <MX_SPI1_Init+0x64>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <MX_SPI1_Init+0x64>)
 80027de:	2200      	movs	r2, #0
 80027e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027e2:	4b11      	ldr	r3, [pc, #68]	; (8002828 <MX_SPI1_Init+0x64>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <MX_SPI1_Init+0x64>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027ee:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <MX_SPI1_Init+0x64>)
 80027f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80027f6:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <MX_SPI1_Init+0x64>)
 80027f8:	2220      	movs	r2, #32
 80027fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <MX_SPI1_Init+0x64>)
 80027fe:	2200      	movs	r2, #0
 8002800:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <MX_SPI1_Init+0x64>)
 8002804:	2200      	movs	r2, #0
 8002806:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002808:	4b07      	ldr	r3, [pc, #28]	; (8002828 <MX_SPI1_Init+0x64>)
 800280a:	2200      	movs	r2, #0
 800280c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <MX_SPI1_Init+0x64>)
 8002810:	220a      	movs	r2, #10
 8002812:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002814:	4804      	ldr	r0, [pc, #16]	; (8002828 <MX_SPI1_Init+0x64>)
 8002816:	f005 fd0d 	bl	8008234 <HAL_SPI_Init>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002820:	f7ff ff68 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20003594 	.word	0x20003594
 800282c:	40013000 	.word	0x40013000

08002830 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08a      	sub	sp, #40	; 0x28
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]
 8002846:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a19      	ldr	r2, [pc, #100]	; (80028b4 <HAL_SPI_MspInit+0x84>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d12b      	bne.n	80028aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	4a17      	ldr	r2, [pc, #92]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 800285c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002860:	6453      	str	r3, [r2, #68]	; 0x44
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800288a:	23a0      	movs	r3, #160	; 0xa0
 800288c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800289a:	2305      	movs	r3, #5
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289e:	f107 0314 	add.w	r3, r7, #20
 80028a2:	4619      	mov	r1, r3
 80028a4:	4805      	ldr	r0, [pc, #20]	; (80028bc <HAL_SPI_MspInit+0x8c>)
 80028a6:	f003 f919 	bl	8005adc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028aa:	bf00      	nop
 80028ac:	3728      	adds	r7, #40	; 0x28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40013000 	.word	0x40013000
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40020000 	.word	0x40020000

080028c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	4b10      	ldr	r3, [pc, #64]	; (800290c <HAL_MspInit+0x4c>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ce:	4a0f      	ldr	r2, [pc, #60]	; (800290c <HAL_MspInit+0x4c>)
 80028d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d4:	6453      	str	r3, [r2, #68]	; 0x44
 80028d6:	4b0d      	ldr	r3, [pc, #52]	; (800290c <HAL_MspInit+0x4c>)
 80028d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	603b      	str	r3, [r7, #0]
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_MspInit+0x4c>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	4a08      	ldr	r2, [pc, #32]	; (800290c <HAL_MspInit+0x4c>)
 80028ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f0:	6413      	str	r3, [r2, #64]	; 0x40
 80028f2:	4b06      	ldr	r3, [pc, #24]	; (800290c <HAL_MspInit+0x4c>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028fa:	603b      	str	r3, [r7, #0]
 80028fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40023800 	.word	0x40023800

08002910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002914:	e7fe      	b.n	8002914 <NMI_Handler+0x4>

08002916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	printf("HARD FAULT! chksum value: %d", chksum);
	Error_Handler();
 800291a:	f7ff feeb 	bl	80026f4 <Error_Handler>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800291e:	e7fe      	b.n	800291e <HardFault_Handler+0x8>

08002920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002924:	e7fe      	b.n	8002924 <MemManage_Handler+0x4>

08002926 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002926:	b480      	push	{r7}
 8002928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800292a:	e7fe      	b.n	800292a <BusFault_Handler+0x4>

0800292c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002930:	e7fe      	b.n	8002930 <UsageFault_Handler+0x4>

08002932 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002932:	b480      	push	{r7}
 8002934:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002960:	f002 fed4 	bl	800570c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002964:	bf00      	nop
 8002966:	bd80      	pop	{r7, pc}

08002968 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800296c:	4803      	ldr	r0, [pc, #12]	; (800297c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800296e:	f006 f8d3 	bl	8008b18 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002972:	4803      	ldr	r0, [pc, #12]	; (8002980 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002974:	f006 f8d0 	bl	8008b18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	200035f0 	.word	0x200035f0
 8002980:	20003638 	.word	0x20003638

08002984 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002988:	4803      	ldr	r0, [pc, #12]	; (8002998 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800298a:	f006 f8c5 	bl	8008b18 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800298e:	4803      	ldr	r0, [pc, #12]	; (800299c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002990:	f006 f8c2 	bl	8008b18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}
 8002998:	200035f0 	.word	0x200035f0
 800299c:	20003680 	.word	0x20003680

080029a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BA_Pin);
 80029a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80029a8:	f003 fa90 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BB_Pin);
 80029ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029b0:	f003 fa8c 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80029b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80029b8:	f003 fa88 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BC_Pin);
 80029bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029c0:	f003 fa84 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 80029c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80029c8:	f003 fa80 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 80029cc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80029d0:	f003 fa7c 	bl	8005ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029d4:	bf00      	nop
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80029dc:	4802      	ldr	r0, [pc, #8]	; (80029e8 <USART6_IRQHandler+0x10>)
 80029de:	f007 f837 	bl	8009a50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	2000370c 	.word	0x2000370c

080029ec <clearTable>:

stw_struct stwS = {0, 0};

stwTable stwT = {{0}, 0, &clearTable, &addItem};

void clearTable(void){
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
	memset(stwT.stwArray, 0, sizeof stwT.stwArray);
 80029f0:	2228      	movs	r2, #40	; 0x28
 80029f2:	2100      	movs	r1, #0
 80029f4:	4804      	ldr	r0, [pc, #16]	; (8002a08 <clearTable+0x1c>)
 80029f6:	f008 f80f 	bl	800aa18 <memset>
	stwT.position = 0;
 80029fa:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <clearTable+0x1c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	2000014c 	.word	0x2000014c

08002a0c <addItem>:
void addItem(stw_struct stwS){
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
	stwT.stwArray[stwT.position] = stwS.cnt;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f3c3 0117 	ubfx	r1, r3, #0, #24
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <addItem+0x38>)
 8002a1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <addItem+0x38>)
 8002a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	stwT.position++;
 8002a28:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <addItem+0x38>)
 8002a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a2e:	3301      	adds	r3, #1
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <addItem+0x38>)
 8002a34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	2000014c 	.word	0x2000014c

08002a48 <stwStart>:

void stwStart(void){
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
	stwS.state = STW_STATE_ENABLED;
 8002a4c:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <stwStart+0x18>)
 8002a4e:	78d3      	ldrb	r3, [r2, #3]
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	70d3      	strb	r3, [r2, #3]
}
 8002a56:	bf00      	nop
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	200035ec 	.word	0x200035ec

08002a64 <stwTick>:
void stwTick(void){
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
	stwS.cnt++;
 8002a68:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <stwTick+0x28>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002a76:	4905      	ldr	r1, [pc, #20]	; (8002a8c <stwTick+0x28>)
 8002a78:	680b      	ldr	r3, [r1, #0]
 8002a7a:	f362 0317 	bfi	r3, r2, #0, #24
 8002a7e:	600b      	str	r3, [r1, #0]
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	200035ec 	.word	0x200035ec

08002a90 <stwStop>:
void stwStop(void){
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
	stwS.state = STW_STATE_DISABLED;
 8002a94:	4a04      	ldr	r2, [pc, #16]	; (8002aa8 <stwStop+0x18>)
 8002a96:	78d3      	ldrb	r3, [r2, #3]
 8002a98:	f36f 0300 	bfc	r3, #0, #1
 8002a9c:	70d3      	strb	r3, [r2, #3]
}
 8002a9e:	bf00      	nop
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	200035ec 	.word	0x200035ec

08002aac <stwClear>:
void stwClear(void){
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
	stwS.cnt = 0;
 8002ab0:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <stwClear+0x18>)
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	f36f 0317 	bfc	r3, #0, #24
 8002ab8:	6013      	str	r3, [r2, #0]
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	200035ec 	.word	0x200035ec

08002ac8 <stwSave>:
void stwSave(void){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
	// timesnapshot
	stwT.add(stwS.cnt);
 8002acc:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <stwSave+0x18>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <stwSave+0x1c>)
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	f3c2 0217 	ubfx	r2, r2, #0, #24
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4798      	blx	r3
}
 8002adc:	bf00      	nop
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	2000014c 	.word	0x2000014c
 8002ae4:	200035ec 	.word	0x200035ec

08002ae8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <SystemInit+0x20>)
 8002aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af2:	4a05      	ldr	r2, [pc, #20]	; (8002b08 <SystemInit+0x20>)
 8002af4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002af8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b096      	sub	sp, #88	; 0x58
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b12:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b16:	2200      	movs	r2, #0
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	605a      	str	r2, [r3, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
 8002b1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b20:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	609a      	str	r2, [r3, #8]
 8002b36:	60da      	str	r2, [r3, #12]
 8002b38:	611a      	str	r2, [r3, #16]
 8002b3a:	615a      	str	r2, [r3, #20]
 8002b3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	2220      	movs	r2, #32
 8002b42:	2100      	movs	r1, #0
 8002b44:	4618      	mov	r0, r3
 8002b46:	f007 ff67 	bl	800aa18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b4a:	4b3f      	ldr	r3, [pc, #252]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b4c:	4a3f      	ldr	r2, [pc, #252]	; (8002c4c <MX_TIM1_Init+0x140>)
 8002b4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2047;
 8002b50:	4b3d      	ldr	r3, [pc, #244]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b52:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002b56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b58:	4b3b      	ldr	r3, [pc, #236]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 8002b5e:	4b3a      	ldr	r3, [pc, #232]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002b64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b66:	4b38      	ldr	r3, [pc, #224]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b6c:	4b36      	ldr	r3, [pc, #216]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b72:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b74:	2280      	movs	r2, #128	; 0x80
 8002b76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b78:	4833      	ldr	r0, [pc, #204]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b7a:	f005 fdeb 	bl	8008754 <HAL_TIM_Base_Init>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002b84:	f7ff fdb6 	bl	80026f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b8c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b8e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b92:	4619      	mov	r1, r3
 8002b94:	482c      	ldr	r0, [pc, #176]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002b96:	f006 f989 	bl	8008eac <HAL_TIM_ConfigClockSource>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002ba0:	f7ff fda8 	bl	80026f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ba4:	4828      	ldr	r0, [pc, #160]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002ba6:	f005 fe95 	bl	80088d4 <HAL_TIM_PWM_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002bb0:	f7ff fda0 	bl	80026f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bbc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4821      	ldr	r0, [pc, #132]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002bc4:	f006 fd72 	bl	80096ac <HAL_TIMEx_MasterConfigSynchronization>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8002bce:	f7ff fd91 	bl	80026f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bd2:	2360      	movs	r3, #96	; 0x60
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002bde:	2300      	movs	r3, #0
 8002be0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002be2:	2300      	movs	r3, #0
 8002be4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bea:	2300      	movs	r3, #0
 8002bec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4814      	ldr	r0, [pc, #80]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002bf8:	f006 f896 	bl	8008d28 <HAL_TIM_PWM_ConfigChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002c02:	f7ff fd77 	bl	80026f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c06:	2300      	movs	r3, #0
 8002c08:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c1e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c20:	2300      	movs	r3, #0
 8002c22:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c24:	1d3b      	adds	r3, r7, #4
 8002c26:	4619      	mov	r1, r3
 8002c28:	4807      	ldr	r0, [pc, #28]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002c2a:	f006 fdbb 	bl	80097a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8002c34:	f7ff fd5e 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c38:	4803      	ldr	r0, [pc, #12]	; (8002c48 <MX_TIM1_Init+0x13c>)
 8002c3a:	f000 f8bd 	bl	8002db8 <HAL_TIM_MspPostInit>

}
 8002c3e:	bf00      	nop
 8002c40:	3758      	adds	r7, #88	; 0x58
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	200035f0 	.word	0x200035f0
 8002c4c:	40010000 	.word	0x40010000

08002c50 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002c54:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c56:	4a0f      	ldr	r2, [pc, #60]	; (8002c94 <MX_TIM10_Init+0x44>)
 8002c58:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16799;
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c5c:	f244 129f 	movw	r2, #16799	; 0x419f
 8002c60:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 99;
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c6a:	2263      	movs	r2, #99	; 0x63
 8002c6c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c76:	2280      	movs	r2, #128	; 0x80
 8002c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002c7a:	4805      	ldr	r0, [pc, #20]	; (8002c90 <MX_TIM10_Init+0x40>)
 8002c7c:	f005 fd6a 	bl	8008754 <HAL_TIM_Base_Init>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002c86:	f7ff fd35 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20003638 	.word	0x20003638
 8002c94:	40014400 	.word	0x40014400

08002c98 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002c9c:	4b0e      	ldr	r3, [pc, #56]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002c9e:	4a0f      	ldr	r2, [pc, #60]	; (8002cdc <MX_TIM11_Init+0x44>)
 8002ca0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16799;
 8002ca2:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002ca4:	f244 129f 	movw	r2, #16799	; 0x419f
 8002ca8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002caa:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 499;
 8002cb0:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002cb2:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002cb6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb8:	4b07      	ldr	r3, [pc, #28]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cbe:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002cc0:	2280      	movs	r2, #128	; 0x80
 8002cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002cc4:	4804      	ldr	r0, [pc, #16]	; (8002cd8 <MX_TIM11_Init+0x40>)
 8002cc6:	f005 fd45 	bl	8008754 <HAL_TIM_Base_Init>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8002cd0:	f7ff fd10 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002cd4:	bf00      	nop
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	20003680 	.word	0x20003680
 8002cdc:	40014800 	.word	0x40014800

08002ce0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a2e      	ldr	r2, [pc, #184]	; (8002da8 <HAL_TIM_Base_MspInit+0xc8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d11e      	bne.n	8002d30 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfa:	4a2c      	ldr	r2, [pc, #176]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6453      	str	r3, [r2, #68]	; 0x44
 8002d02:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2100      	movs	r1, #0
 8002d12:	2019      	movs	r0, #25
 8002d14:	f002 fe19 	bl	800594a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d18:	2019      	movs	r0, #25
 8002d1a:	f002 fe32 	bl	8005982 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2100      	movs	r1, #0
 8002d22:	201a      	movs	r0, #26
 8002d24:	f002 fe11 	bl	800594a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002d28:	201a      	movs	r0, #26
 8002d2a:	f002 fe2a 	bl	8005982 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002d2e:	e036      	b.n	8002d9e <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM10)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a1e      	ldr	r2, [pc, #120]	; (8002db0 <HAL_TIM_Base_MspInit+0xd0>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d116      	bne.n	8002d68 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	4a1a      	ldr	r2, [pc, #104]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d48:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4a:	4b18      	ldr	r3, [pc, #96]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2019      	movs	r0, #25
 8002d5c:	f002 fdf5 	bl	800594a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d60:	2019      	movs	r0, #25
 8002d62:	f002 fe0e 	bl	8005982 <HAL_NVIC_EnableIRQ>
}
 8002d66:	e01a      	b.n	8002d9e <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM11)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a11      	ldr	r2, [pc, #68]	; (8002db4 <HAL_TIM_Base_MspInit+0xd4>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d115      	bne.n	8002d9e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d80:	6453      	str	r3, [r2, #68]	; 0x44
 8002d82:	4b0a      	ldr	r3, [pc, #40]	; (8002dac <HAL_TIM_Base_MspInit+0xcc>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2100      	movs	r1, #0
 8002d92:	201a      	movs	r0, #26
 8002d94:	f002 fdd9 	bl	800594a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002d98:	201a      	movs	r0, #26
 8002d9a:	f002 fdf2 	bl	8005982 <HAL_NVIC_EnableIRQ>
}
 8002d9e:	bf00      	nop
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40010000 	.word	0x40010000
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40014400 	.word	0x40014400
 8002db4:	40014800 	.word	0x40014800

08002db8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 030c 	add.w	r3, r7, #12
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
 8002dce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <HAL_TIM_MspPostInit+0x68>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d11e      	bne.n	8002e18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60bb      	str	r3, [r7, #8]
 8002dde:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <HAL_TIM_MspPostInit+0x6c>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	4a10      	ldr	r2, [pc, #64]	; (8002e24 <HAL_TIM_MspPostInit+0x6c>)
 8002de4:	f043 0310 	orr.w	r3, r3, #16
 8002de8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dea:	4b0e      	ldr	r3, [pc, #56]	; (8002e24 <HAL_TIM_MspPostInit+0x6c>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002df6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e0c:	f107 030c 	add.w	r3, r7, #12
 8002e10:	4619      	mov	r1, r3
 8002e12:	4805      	ldr	r0, [pc, #20]	; (8002e28 <HAL_TIM_MspPostInit+0x70>)
 8002e14:	f002 fe62 	bl	8005adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e18:	bf00      	nop
 8002e1a:	3720      	adds	r7, #32
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40010000 	.word	0x40010000
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40021000 	.word	0x40021000

08002e2c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <MX_USART3_UART_Init+0x50>)
 8002e34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e52:	220c      	movs	r2, #12
 8002e54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e56:	4b08      	ldr	r3, [pc, #32]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e62:	4805      	ldr	r0, [pc, #20]	; (8002e78 <MX_USART3_UART_Init+0x4c>)
 8002e64:	f006 fd04 	bl	8009870 <HAL_UART_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e6e:	f7ff fc41 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200036c8 	.word	0x200036c8
 8002e7c:	40004800 	.word	0x40004800

08002e80 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002e84:	4b11      	ldr	r3, [pc, #68]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002e86:	4a12      	ldr	r2, [pc, #72]	; (8002ed0 <MX_USART6_UART_Init+0x50>)
 8002e88:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002e8a:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002e8c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e90:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002e92:	4b0e      	ldr	r3, [pc, #56]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002e9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8002ea4:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002ea6:	2204      	movs	r2, #4
 8002ea8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eaa:	4b08      	ldr	r3, [pc, #32]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002eb6:	4805      	ldr	r0, [pc, #20]	; (8002ecc <MX_USART6_UART_Init+0x4c>)
 8002eb8:	f006 fcda 	bl	8009870 <HAL_UART_Init>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002ec2:	f7ff fc17 	bl	80026f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	2000370c 	.word	0x2000370c
 8002ed0:	40011400 	.word	0x40011400

08002ed4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b08c      	sub	sp, #48	; 0x30
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002edc:	f107 031c 	add.w	r3, r7, #28
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	60da      	str	r2, [r3, #12]
 8002eea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a36      	ldr	r2, [pc, #216]	; (8002fcc <HAL_UART_MspInit+0xf8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d12d      	bne.n	8002f52 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
 8002efa:	4b35      	ldr	r3, [pc, #212]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	4a34      	ldr	r2, [pc, #208]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f04:	6413      	str	r3, [r2, #64]	; 0x40
 8002f06:	4b32      	ldr	r3, [pc, #200]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	4b2e      	ldr	r3, [pc, #184]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f1c:	f043 0308 	orr.w	r3, r3, #8
 8002f20:	6313      	str	r3, [r2, #48]	; 0x30
 8002f22:	4b2b      	ldr	r3, [pc, #172]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002f2e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f34:	2302      	movs	r3, #2
 8002f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f40:	2307      	movs	r3, #7
 8002f42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f44:	f107 031c 	add.w	r3, r7, #28
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4822      	ldr	r0, [pc, #136]	; (8002fd4 <HAL_UART_MspInit+0x100>)
 8002f4c:	f002 fdc6 	bl	8005adc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002f50:	e038      	b.n	8002fc4 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART6)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <HAL_UART_MspInit+0x104>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d133      	bne.n	8002fc4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	4b1b      	ldr	r3, [pc, #108]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f64:	4a1a      	ldr	r2, [pc, #104]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f66:	f043 0320 	orr.w	r3, r3, #32
 8002f6a:	6453      	str	r3, [r2, #68]	; 0x44
 8002f6c:	4b18      	ldr	r3, [pc, #96]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	4b14      	ldr	r3, [pc, #80]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f80:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f82:	f043 0304 	orr.w	r3, r3, #4
 8002f86:	6313      	str	r3, [r2, #48]	; 0x30
 8002f88:	4b11      	ldr	r3, [pc, #68]	; (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f94:	23c0      	movs	r3, #192	; 0xc0
 8002f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002fa4:	2308      	movs	r3, #8
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fa8:	f107 031c 	add.w	r3, r7, #28
 8002fac:	4619      	mov	r1, r3
 8002fae:	480b      	ldr	r0, [pc, #44]	; (8002fdc <HAL_UART_MspInit+0x108>)
 8002fb0:	f002 fd94 	bl	8005adc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	2047      	movs	r0, #71	; 0x47
 8002fba:	f002 fcc6 	bl	800594a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002fbe:	2047      	movs	r0, #71	; 0x47
 8002fc0:	f002 fcdf 	bl	8005982 <HAL_NVIC_EnableIRQ>
}
 8002fc4:	bf00      	nop
 8002fc6:	3730      	adds	r7, #48	; 0x30
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40004800 	.word	0x40004800
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40020c00 	.word	0x40020c00
 8002fd8:	40011400 	.word	0x40011400
 8002fdc:	40020800 	.word	0x40020800

08002fe0 <setDefaultClbcks>:


// fixed alt = 0/fixed baro = 1 mode
uint8_t baroMode = 0;

static void setDefaultClbcks(void){
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
//	btn_B2.onSinglePressHandler = &returnToMenu;
	btn_BA.onSinglePressHandler = &nextScreen;
 8002fe4:	4b09      	ldr	r3, [pc, #36]	; (800300c <setDefaultClbcks+0x2c>)
 8002fe6:	4a0a      	ldr	r2, [pc, #40]	; (8003010 <setDefaultClbcks+0x30>)
 8002fe8:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8002fea:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <setDefaultClbcks+0x34>)
 8002fec:	4a0a      	ldr	r2, [pc, #40]	; (8003018 <setDefaultClbcks+0x38>)
 8002fee:	611a      	str	r2, [r3, #16]
	btn_BB.onSingleLongPressHandler = &changeBaroMode;
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	; (800301c <setDefaultClbcks+0x3c>)
 8002ff2:	4a0b      	ldr	r2, [pc, #44]	; (8003020 <setDefaultClbcks+0x40>)
 8002ff4:	615a      	str	r2, [r3, #20]
	btn_B3.onContinuousShortPressHandler = &addBaro;
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <setDefaultClbcks+0x44>)
 8002ff8:	4a0b      	ldr	r2, [pc, #44]	; (8003028 <setDefaultClbcks+0x48>)
 8002ffa:	619a      	str	r2, [r3, #24]
	btn_B1.onContinuousShortPressHandler = &remBaro;
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <setDefaultClbcks+0x4c>)
 8002ffe:	4a0c      	ldr	r2, [pc, #48]	; (8003030 <setDefaultClbcks+0x50>)
 8003000:	619a      	str	r2, [r3, #24]
}
 8003002:	bf00      	nop
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	20000548 	.word	0x20000548
 8003010:	08001d15 	.word	0x08001d15
 8003014:	20000590 	.word	0x20000590
 8003018:	08001d25 	.word	0x08001d25
 800301c:	2000056c 	.word	0x2000056c
 8003020:	080031b1 	.word	0x080031b1
 8003024:	200005fc 	.word	0x200005fc
 8003028:	080031f5 	.word	0x080031f5
 800302c:	200005b4 	.word	0x200005b4
 8003030:	08003241 	.word	0x08003241

08003034 <baroSetup>:

// function executed once on module load
void baroSetup(void){
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8003038:	f7ff ffd2 	bl	8002fe0 <setDefaultClbcks>
}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}

08003040 <baroMain>:

// main function
void baroMain(void){
 8003040:	b580      	push	{r7, lr}
 8003042:	b0a8      	sub	sp, #160	; 0xa0
 8003044:	af00      	add	r7, sp, #0
	char str1[50] = {0};
 8003046:	2300      	movs	r3, #0
 8003048:	66fb      	str	r3, [r7, #108]	; 0x6c
 800304a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800304e:	222e      	movs	r2, #46	; 0x2e
 8003050:	2100      	movs	r1, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f007 fce0 	bl	800aa18 <memset>
	char str3[50] = {0};
 8003058:	2300      	movs	r3, #0
 800305a:	63bb      	str	r3, [r7, #56]	; 0x38
 800305c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003060:	222e      	movs	r2, #46	; 0x2e
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f007 fcd7 	bl	800aa18 <memset>
	char str4[50] = {0};
 800306a:	2300      	movs	r3, #0
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	f107 0308 	add.w	r3, r7, #8
 8003072:	222e      	movs	r2, #46	; 0x2e
 8003074:	2100      	movs	r1, #0
 8003076:	4618      	mov	r0, r3
 8003078:	f007 fcce 	bl	800aa18 <memset>
	sprintf(&str1, "%4.1f`C", bmpData.temperature);
 800307c:	4b40      	ldr	r3, [pc, #256]	; (8003180 <baroMain+0x140>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4618      	mov	r0, r3
 8003082:	f7fd fa7b 	bl	800057c <__aeabi_f2d>
 8003086:	4602      	mov	r2, r0
 8003088:	460b      	mov	r3, r1
 800308a:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800308e:	493d      	ldr	r1, [pc, #244]	; (8003184 <baroMain+0x144>)
 8003090:	f008 fdf0 	bl	800bc74 <siprintf>
	lcdPutStr(10, 14, str1, zekton24font);
 8003094:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8003098:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <baroMain+0x148>)
 800309a:	210e      	movs	r1, #14
 800309c:	200a      	movs	r0, #10
 800309e:	f7ff f887 	bl	80021b0 <lcdPutStr>
	sprintf(&str1, "%04.1fhPa", (float)bmpData.pressure/100);
 80030a2:	4b37      	ldr	r3, [pc, #220]	; (8003180 <baroMain+0x140>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	ee07 3a90 	vmov	s15, r3
 80030aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ae:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800318c <baroMain+0x14c>
 80030b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80030b6:	ee16 0a90 	vmov	r0, s13
 80030ba:	f7fd fa5f 	bl	800057c <__aeabi_f2d>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 80030c6:	4932      	ldr	r1, [pc, #200]	; (8003190 <baroMain+0x150>)
 80030c8:	f008 fdd4 	bl	800bc74 <siprintf>
	lcdPutStr(215, 14, str1, zekton24font);
 80030cc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80030d0:	4b2d      	ldr	r3, [pc, #180]	; (8003188 <baroMain+0x148>)
 80030d2:	210e      	movs	r1, #14
 80030d4:	20d7      	movs	r0, #215	; 0xd7
 80030d6:	f7ff f86b 	bl	80021b0 <lcdPutStr>
	if(baroMode == 0){
 80030da:	4b2e      	ldr	r3, [pc, #184]	; (8003194 <baroMain+0x154>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d11e      	bne.n	8003120 <baroMain+0xe0>
		sprintf(&str1, "%6.1f hPa@sl", bmpData.slpress/100);
 80030e2:	4b27      	ldr	r3, [pc, #156]	; (8003180 <baroMain+0x140>)
 80030e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80030e8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800318c <baroMain+0x14c>
 80030ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80030f0:	ee16 0a90 	vmov	r0, s13
 80030f4:	f7fd fa42 	bl	800057c <__aeabi_f2d>
 80030f8:	4602      	mov	r2, r0
 80030fa:	460b      	mov	r3, r1
 80030fc:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8003100:	4925      	ldr	r1, [pc, #148]	; (8003198 <baroMain+0x158>)
 8003102:	f008 fdb7 	bl	800bc74 <siprintf>
		sprintf(&str3, "At const %.0fm asl", fixedAltitude);
 8003106:	4b25      	ldr	r3, [pc, #148]	; (800319c <baroMain+0x15c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f7fd fa36 	bl	800057c <__aeabi_f2d>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003118:	4921      	ldr	r1, [pc, #132]	; (80031a0 <baroMain+0x160>)
 800311a:	f008 fdab 	bl	800bc74 <siprintf>
 800311e:	e01d      	b.n	800315c <baroMain+0x11c>
	} else {
		sprintf(&str1, "Altitude %5.1fm asl", bmpData.altitude);
 8003120:	4b17      	ldr	r3, [pc, #92]	; (8003180 <baroMain+0x140>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd fa29 	bl	800057c <__aeabi_f2d>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8003132:	491c      	ldr	r1, [pc, #112]	; (80031a4 <baroMain+0x164>)
 8003134:	f008 fd9e 	bl	800bc74 <siprintf>
		sprintf(&str3, "For const %6.1fhPa", (BMP_PRESS_CONST_SEA_LEVEL/100));
 8003138:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <baroMain+0x168>)
 800313a:	edd3 7a00 	vldr	s15, [r3]
 800313e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800318c <baroMain+0x14c>
 8003142:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003146:	ee16 0a90 	vmov	r0, s13
 800314a:	f7fd fa17 	bl	800057c <__aeabi_f2d>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003156:	4915      	ldr	r1, [pc, #84]	; (80031ac <baroMain+0x16c>)
 8003158:	f008 fd8c 	bl	800bc74 <siprintf>
	}
	lcdPutStr(10, 100, str1, zekton24font);
 800315c:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8003160:	4b09      	ldr	r3, [pc, #36]	; (8003188 <baroMain+0x148>)
 8003162:	2164      	movs	r1, #100	; 0x64
 8003164:	200a      	movs	r0, #10
 8003166:	f7ff f823 	bl	80021b0 <lcdPutStr>
	lcdPutStr(10, 150, str3, zekton24font);
 800316a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <baroMain+0x148>)
 8003170:	2196      	movs	r1, #150	; 0x96
 8003172:	200a      	movs	r0, #10
 8003174:	f7ff f81c 	bl	80021b0 <lcdPutStr>
}
 8003178:	bf00      	nop
 800317a:	37a0      	adds	r7, #160	; 0xa0
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000538 	.word	0x20000538
 8003184:	08012064 	.word	0x08012064
 8003188:	080127ac 	.word	0x080127ac
 800318c:	42c80000 	.word	0x42c80000
 8003190:	0801206c 	.word	0x0801206c
 8003194:	20003750 	.word	0x20003750
 8003198:	08012078 	.word	0x08012078
 800319c:	20000004 	.word	0x20000004
 80031a0:	08012088 	.word	0x08012088
 80031a4:	0801209c 	.word	0x0801209c
 80031a8:	20000000 	.word	0x20000000
 80031ac:	080120b0 	.word	0x080120b0

080031b0 <changeBaroMode>:

void changeBaroMode(void){
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
	if(baroMode == 0){
 80031b4:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <changeBaroMode+0x34>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d107      	bne.n	80031cc <changeBaroMode+0x1c>
		BMP_PRESS_CONST_SEA_LEVEL = bmpData.slpress;
 80031bc:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <changeBaroMode+0x38>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <changeBaroMode+0x3c>)
 80031c2:	6013      	str	r3, [r2, #0]
		baroMode = 1;
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <changeBaroMode+0x34>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	701a      	strb	r2, [r3, #0]
	} else {
		fixedAltitude = bmpData.altitude;
		baroMode = 0;
	}
}
 80031ca:	e006      	b.n	80031da <changeBaroMode+0x2a>
		fixedAltitude = bmpData.altitude;
 80031cc:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <changeBaroMode+0x38>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a07      	ldr	r2, [pc, #28]	; (80031f0 <changeBaroMode+0x40>)
 80031d2:	6013      	str	r3, [r2, #0]
		baroMode = 0;
 80031d4:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <changeBaroMode+0x34>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
}
 80031da:	bf00      	nop
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	20003750 	.word	0x20003750
 80031e8:	20000538 	.word	0x20000538
 80031ec:	20000000 	.word	0x20000000
 80031f0:	20000004 	.word	0x20000004

080031f4 <addBaro>:
void addBaro(void){
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
	if(baroMode == 0){
 80031f8:	4b0e      	ldr	r3, [pc, #56]	; (8003234 <addBaro+0x40>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10a      	bne.n	8003216 <addBaro+0x22>
			fixedAltitude += 1;
 8003200:	4b0d      	ldr	r3, [pc, #52]	; (8003238 <addBaro+0x44>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800320a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800320e:	4b0a      	ldr	r3, [pc, #40]	; (8003238 <addBaro+0x44>)
 8003210:	edc3 7a00 	vstr	s15, [r3]
		} else {
			BMP_PRESS_CONST_SEA_LEVEL += 10;
		}
}
 8003214:	e009      	b.n	800322a <addBaro+0x36>
			BMP_PRESS_CONST_SEA_LEVEL += 10;
 8003216:	4b09      	ldr	r3, [pc, #36]	; (800323c <addBaro+0x48>)
 8003218:	edd3 7a00 	vldr	s15, [r3]
 800321c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003220:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003224:	4b05      	ldr	r3, [pc, #20]	; (800323c <addBaro+0x48>)
 8003226:	edc3 7a00 	vstr	s15, [r3]
}
 800322a:	bf00      	nop
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr
 8003234:	20003750 	.word	0x20003750
 8003238:	20000004 	.word	0x20000004
 800323c:	20000000 	.word	0x20000000

08003240 <remBaro>:
void remBaro(void){
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
	if(baroMode == 0){
 8003244:	4b0e      	ldr	r3, [pc, #56]	; (8003280 <remBaro+0x40>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d10a      	bne.n	8003262 <remBaro+0x22>
			fixedAltitude -= 1;
 800324c:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <remBaro+0x44>)
 800324e:	edd3 7a00 	vldr	s15, [r3]
 8003252:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003256:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <remBaro+0x44>)
 800325c:	edc3 7a00 	vstr	s15, [r3]
		} else {
			BMP_PRESS_CONST_SEA_LEVEL -= 10;
		}
}
 8003260:	e009      	b.n	8003276 <remBaro+0x36>
			BMP_PRESS_CONST_SEA_LEVEL -= 10;
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <remBaro+0x48>)
 8003264:	edd3 7a00 	vldr	s15, [r3]
 8003268:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800326c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003270:	4b05      	ldr	r3, [pc, #20]	; (8003288 <remBaro+0x48>)
 8003272:	edc3 7a00 	vstr	s15, [r3]
}
 8003276:	bf00      	nop
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	20003750 	.word	0x20003750
 8003284:	20000004 	.word	0x20000004
 8003288:	20000000 	.word	0x20000000

0800328c <setupCntxMenu>:

uint8_t actionsNum = 3;

// method for initialization the context menu from the module
//void setupCntxMenu(void (*defClbckPtr)(void), struct ContextActions act[], uint8_t num){
void setupCntxMenu(void (*defClbckPtr)(void)){
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
	prevClbcks = defClbckPtr;
 8003294:	4a04      	ldr	r2, [pc, #16]	; (80032a8 <setupCntxMenu+0x1c>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6013      	str	r3, [r2, #0]
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20003754 	.word	0x20003754

080032ac <cntxSelect>:

uint8_t actionIndex = 0;
void cntxSelect(void){
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
	hideCntxMenu();
 80032b0:	f000 f87e 	bl	80033b0 <hideCntxMenu>
	// execute selected action
//	(*cntxActions2[cntxPosition]).main();
	ContextActions[cntxPosition]->main();
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <cntxSelect+0x1c>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <cntxSelect+0x20>)
 80032bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	4798      	blx	r3
}
 80032c4:	bf00      	nop
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20003752 	.word	0x20003752
 80032cc:	200001dc 	.word	0x200001dc

080032d0 <nextItem>:

void nextItem(void){
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
	if(cntxPosition < actionsNum-1){
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <nextItem+0x34>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <nextItem+0x38>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	3b01      	subs	r3, #1
 80032e0:	429a      	cmp	r2, r3
 80032e2:	da06      	bge.n	80032f2 <nextItem+0x22>
		cntxPosition++;
 80032e4:	4b07      	ldr	r3, [pc, #28]	; (8003304 <nextItem+0x34>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	3301      	adds	r3, #1
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	4b05      	ldr	r3, [pc, #20]	; (8003304 <nextItem+0x34>)
 80032ee:	701a      	strb	r2, [r3, #0]
	} else {
		cntxPosition = 0;
	}
}
 80032f0:	e002      	b.n	80032f8 <nextItem+0x28>
		cntxPosition = 0;
 80032f2:	4b04      	ldr	r3, [pc, #16]	; (8003304 <nextItem+0x34>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	701a      	strb	r2, [r3, #0]
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	20003752 	.word	0x20003752
 8003308:	20000184 	.word	0x20000184

0800330c <prevItem>:
void prevItem(void){
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
	if(cntxPosition > 0){
 8003310:	4b0a      	ldr	r3, [pc, #40]	; (800333c <prevItem+0x30>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d006      	beq.n	8003326 <prevItem+0x1a>
		cntxPosition--;
 8003318:	4b08      	ldr	r3, [pc, #32]	; (800333c <prevItem+0x30>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	3b01      	subs	r3, #1
 800331e:	b2da      	uxtb	r2, r3
 8003320:	4b06      	ldr	r3, [pc, #24]	; (800333c <prevItem+0x30>)
 8003322:	701a      	strb	r2, [r3, #0]
	} else {
		cntxPosition = actionsNum-1;
	}
}
 8003324:	e005      	b.n	8003332 <prevItem+0x26>
		cntxPosition = actionsNum-1;
 8003326:	4b06      	ldr	r3, [pc, #24]	; (8003340 <prevItem+0x34>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	3b01      	subs	r3, #1
 800332c:	b2da      	uxtb	r2, r3
 800332e:	4b03      	ldr	r3, [pc, #12]	; (800333c <prevItem+0x30>)
 8003330:	701a      	strb	r2, [r3, #0]
}
 8003332:	bf00      	nop
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	20003752 	.word	0x20003752
 8003340:	20000184 	.word	0x20000184

08003344 <setDefaultClbcks>:

static void setDefaultClbcks(void){
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
	btn_B3.onSinglePressHandler = &hideCntxMenu;
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <setDefaultClbcks+0x34>)
 800334a:	4a0c      	ldr	r2, [pc, #48]	; (800337c <setDefaultClbcks+0x38>)
 800334c:	611a      	str	r2, [r3, #16]

	btn_BC.onSinglePressHandler = &prevItem;
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <setDefaultClbcks+0x3c>)
 8003350:	4a0c      	ldr	r2, [pc, #48]	; (8003384 <setDefaultClbcks+0x40>)
 8003352:	611a      	str	r2, [r3, #16]
	btn_BC.onContinuousLongPressHandler = &prevItem;
 8003354:	4b0a      	ldr	r3, [pc, #40]	; (8003380 <setDefaultClbcks+0x3c>)
 8003356:	4a0b      	ldr	r2, [pc, #44]	; (8003384 <setDefaultClbcks+0x40>)
 8003358:	61da      	str	r2, [r3, #28]
	btn_BB.onSinglePressHandler = &cntxSelect;
 800335a:	4b0b      	ldr	r3, [pc, #44]	; (8003388 <setDefaultClbcks+0x44>)
 800335c:	4a0b      	ldr	r2, [pc, #44]	; (800338c <setDefaultClbcks+0x48>)
 800335e:	611a      	str	r2, [r3, #16]
	btn_BA.onSinglePressHandler = &nextItem;
 8003360:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <setDefaultClbcks+0x4c>)
 8003362:	4a0c      	ldr	r2, [pc, #48]	; (8003394 <setDefaultClbcks+0x50>)
 8003364:	611a      	str	r2, [r3, #16]
	btn_BA.onContinuousLongPressHandler = &nextItem;
 8003366:	4b0a      	ldr	r3, [pc, #40]	; (8003390 <setDefaultClbcks+0x4c>)
 8003368:	4a0a      	ldr	r2, [pc, #40]	; (8003394 <setDefaultClbcks+0x50>)
 800336a:	61da      	str	r2, [r3, #28]
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	200005fc 	.word	0x200005fc
 800337c:	080033b1 	.word	0x080033b1
 8003380:	20000590 	.word	0x20000590
 8003384:	0800330d 	.word	0x0800330d
 8003388:	2000056c 	.word	0x2000056c
 800338c:	080032ad 	.word	0x080032ad
 8003390:	20000548 	.word	0x20000548
 8003394:	080032d1 	.word	0x080032d1

08003398 <showCntxMenu>:

void showCntxMenu(void){
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
	//set up context callbacks
//	resetButtonHandlers();
	setDefaultClbcks();
 800339c:	f7ff ffd2 	bl	8003344 <setDefaultClbcks>
	isCntxOpen = 1;
 80033a0:	4b02      	ldr	r3, [pc, #8]	; (80033ac <showCntxMenu+0x14>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	701a      	strb	r2, [r3, #0]
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20003751 	.word	0x20003751

080033b0 <hideCntxMenu>:
void hideCntxMenu(void){
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
	//bring back module callbacks
	resetButtonHandlers();
 80033b4:	f7fe fa16 	bl	80017e4 <resetButtonHandlers>
	(*prevClbcks)();
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <hideCntxMenu+0x18>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4798      	blx	r3
	isCntxOpen = 0;
 80033be:	4b03      	ldr	r3, [pc, #12]	; (80033cc <hideCntxMenu+0x1c>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	701a      	strb	r2, [r3, #0]
}
 80033c4:	bf00      	nop
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20003754 	.word	0x20003754
 80033cc:	20003751 	.word	0x20003751

080033d0 <enableCntxMenu>:

// drawing routine
void enableCntxMenu(void){
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b08a      	sub	sp, #40	; 0x28
 80033d4:	af02      	add	r7, sp, #8
	if(isCntxOpen){
 80033d6:	4b36      	ldr	r3, [pc, #216]	; (80034b0 <enableCntxMenu+0xe0>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d063      	beq.n	80034a6 <enableCntxMenu+0xd6>
//		clear rect
		lcdRect(0, 200, 5, 8+(*zekton24font.font_Height)*(actionsNum-1)+28, 0);
 80033de:	231b      	movs	r3, #27
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b34      	ldr	r3, [pc, #208]	; (80034b4 <enableCntxMenu+0xe4>)
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
 80033ec:	3324      	adds	r3, #36	; 0x24
 80033ee:	2200      	movs	r2, #0
 80033f0:	9200      	str	r2, [sp, #0]
 80033f2:	2205      	movs	r2, #5
 80033f4:	21c8      	movs	r1, #200	; 0xc8
 80033f6:	2000      	movs	r0, #0
 80033f8:	f7ff f844 	bl	8002484 <lcdRect>
//		draw frame
		lcdHLine(0, 200, 6, 1);
 80033fc:	2301      	movs	r3, #1
 80033fe:	2206      	movs	r2, #6
 8003400:	21c8      	movs	r1, #200	; 0xc8
 8003402:	2000      	movs	r0, #0
 8003404:	f7fe ff02 	bl	800220c <lcdHLine>
		lcdHLine(0, 200, 8+(*zekton24font.font_Height)*(actionsNum-1)+28, 1);
 8003408:	231b      	movs	r3, #27
 800340a:	461a      	mov	r2, r3
 800340c:	4b29      	ldr	r3, [pc, #164]	; (80034b4 <enableCntxMenu+0xe4>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	3b01      	subs	r3, #1
 8003412:	fb02 f303 	mul.w	r3, r2, r3
 8003416:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800341a:	2301      	movs	r3, #1
 800341c:	21c8      	movs	r1, #200	; 0xc8
 800341e:	2000      	movs	r0, #0
 8003420:	f7fe fef4 	bl	800220c <lcdHLine>
//		create list
		char item[30] = {0};
 8003424:	2300      	movs	r3, #0
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	1d3b      	adds	r3, r7, #4
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	605a      	str	r2, [r3, #4]
 8003430:	609a      	str	r2, [r3, #8]
 8003432:	60da      	str	r2, [r3, #12]
 8003434:	611a      	str	r2, [r3, #16]
 8003436:	615a      	str	r2, [r3, #20]
 8003438:	831a      	strh	r2, [r3, #24]
		for(uint8_t i = 0; i < actionsNum; i++){
 800343a:	2300      	movs	r3, #0
 800343c:	77fb      	strb	r3, [r7, #31]
 800343e:	e018      	b.n	8003472 <enableCntxMenu+0xa2>
			sprintf(&item, ContextActions[i]->name);
 8003440:	7ffb      	ldrb	r3, [r7, #31]
 8003442:	4a1d      	ldr	r2, [pc, #116]	; (80034b8 <enableCntxMenu+0xe8>)
 8003444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003448:	461a      	mov	r2, r3
 800344a:	463b      	mov	r3, r7
 800344c:	4611      	mov	r1, r2
 800344e:	4618      	mov	r0, r3
 8003450:	f008 fc10 	bl	800bc74 <siprintf>
			lcdPutStr(5, 10+(*zekton24font.font_Height)*i, item, zekton24font);
 8003454:	221b      	movs	r2, #27
 8003456:	7ffb      	ldrb	r3, [r7, #31]
 8003458:	fb13 f302 	smulbb	r3, r3, r2
 800345c:	b2db      	uxtb	r3, r3
 800345e:	330a      	adds	r3, #10
 8003460:	b2d9      	uxtb	r1, r3
 8003462:	463a      	mov	r2, r7
 8003464:	4b15      	ldr	r3, [pc, #84]	; (80034bc <enableCntxMenu+0xec>)
 8003466:	2005      	movs	r0, #5
 8003468:	f7fe fea2 	bl	80021b0 <lcdPutStr>
		for(uint8_t i = 0; i < actionsNum; i++){
 800346c:	7ffb      	ldrb	r3, [r7, #31]
 800346e:	3301      	adds	r3, #1
 8003470:	77fb      	strb	r3, [r7, #31]
 8003472:	4b10      	ldr	r3, [pc, #64]	; (80034b4 <enableCntxMenu+0xe4>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	7ffa      	ldrb	r2, [r7, #31]
 8003478:	429a      	cmp	r2, r3
 800347a:	d3e1      	bcc.n	8003440 <enableCntxMenu+0x70>
		}
//		indicate selection
		lcdRect(0, 200, 8+(*zekton24font.font_Height)*cntxPosition, 33+(*zekton24font.font_Height)*cntxPosition, 2);
 800347c:	231b      	movs	r3, #27
 800347e:	461a      	mov	r2, r3
 8003480:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <enableCntxMenu+0xf0>)
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	f103 0208 	add.w	r2, r3, #8
 800348c:	231b      	movs	r3, #27
 800348e:	4619      	mov	r1, r3
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <enableCntxMenu+0xf0>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	fb01 f303 	mul.w	r3, r1, r3
 8003498:	3321      	adds	r3, #33	; 0x21
 800349a:	2102      	movs	r1, #2
 800349c:	9100      	str	r1, [sp, #0]
 800349e:	21c8      	movs	r1, #200	; 0xc8
 80034a0:	2000      	movs	r0, #0
 80034a2:	f7fe ffef 	bl	8002484 <lcdRect>

	}
}
 80034a6:	bf00      	nop
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20003751 	.word	0x20003751
 80034b4:	20000184 	.word	0x20000184
 80034b8:	200001dc 	.word	0x200001dc
 80034bc:	08014614 	.word	0x08014614
 80034c0:	20003752 	.word	0x20003752

080034c4 <setDefaultClbcks>:

#include "gpsModule.h"
#include "font13.h"
#include "digits5x9.h"

static void setDefaultClbcks(void){
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
//	btn_B2.onSinglePressHandler = &returnToMenu;
	btn_BA.onSinglePressHandler = &nextScreen;
 80034c8:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <setDefaultClbcks+0x1c>)
 80034ca:	4a06      	ldr	r2, [pc, #24]	; (80034e4 <setDefaultClbcks+0x20>)
 80034cc:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 80034ce:	4b06      	ldr	r3, [pc, #24]	; (80034e8 <setDefaultClbcks+0x24>)
 80034d0:	4a06      	ldr	r2, [pc, #24]	; (80034ec <setDefaultClbcks+0x28>)
 80034d2:	611a      	str	r2, [r3, #16]
}
 80034d4:	bf00      	nop
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20000548 	.word	0x20000548
 80034e4:	08001d15 	.word	0x08001d15
 80034e8:	20000590 	.word	0x20000590
 80034ec:	08001d25 	.word	0x08001d25

080034f0 <gpsSetup>:

void gpsSetup(void){
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 80034f4:	f7ff ffe6 	bl	80034c4 <setDefaultClbcks>

}
 80034f8:	bf00      	nop
 80034fa:	bd80      	pop	{r7, pc}

080034fc <gpsMain>:

void gpsMain(void){
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
	char tempStr[30] = {0};
 8003502:	2300      	movs	r3, #0
 8003504:	603b      	str	r3, [r7, #0]
 8003506:	1d3b      	adds	r3, r7, #4
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
 8003514:	615a      	str	r2, [r3, #20]
 8003516:	831a      	strh	r2, [r3, #24]
	sprintf(&tempStr, "GPS will be shown");
 8003518:	463b      	mov	r3, r7
 800351a:	4907      	ldr	r1, [pc, #28]	; (8003538 <gpsMain+0x3c>)
 800351c:	4618      	mov	r0, r3
 800351e:	f008 fba9 	bl	800bc74 <siprintf>
	lcdPutStr(0, 0, tempStr, font13);
 8003522:	463a      	mov	r2, r7
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <gpsMain+0x40>)
 8003526:	2100      	movs	r1, #0
 8003528:	2000      	movs	r0, #0
 800352a:	f7fe fe41 	bl	80021b0 <lcdPutStr>
}
 800352e:	bf00      	nop
 8003530:	3720      	adds	r7, #32
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	0801217c 	.word	0x0801217c
 800353c:	0801647c 	.word	0x0801647c

08003540 <prevMonth>:
#include "fonts/smallestFont.h"
#include "fonts/zekton24.h"
#include "fonts/zekton84.h"
#include <fonts/zekton45.h>

void prevMonth(void){
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
	RtcDate.Month--;
 8003544:	4b08      	ldr	r3, [pc, #32]	; (8003568 <prevMonth+0x28>)
 8003546:	785b      	ldrb	r3, [r3, #1]
 8003548:	3b01      	subs	r3, #1
 800354a:	b2da      	uxtb	r2, r3
 800354c:	4b06      	ldr	r3, [pc, #24]	; (8003568 <prevMonth+0x28>)
 800354e:	705a      	strb	r2, [r3, #1]
	if (HAL_RTC_SetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN) != HAL_OK)
 8003550:	2200      	movs	r2, #0
 8003552:	4905      	ldr	r1, [pc, #20]	; (8003568 <prevMonth+0x28>)
 8003554:	4805      	ldr	r0, [pc, #20]	; (800356c <prevMonth+0x2c>)
 8003556:	f004 fcdd 	bl	8007f14 <HAL_RTC_SetDate>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <prevMonth+0x24>
	{
	Error_Handler();
 8003560:	f7ff f8c8 	bl	80026f4 <Error_Handler>
	}
}
 8003564:	bf00      	nop
 8003566:	bd80      	pop	{r7, pc}
 8003568:	20003570 	.word	0x20003570
 800356c:	20003574 	.word	0x20003574

08003570 <addDay>:

struct tm testTime;

void addDay(){
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
	testTime.tm_mday++;
 8003574:	4b04      	ldr	r3, [pc, #16]	; (8003588 <addDay+0x18>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	3301      	adds	r3, #1
 800357a:	4a03      	ldr	r2, [pc, #12]	; (8003588 <addDay+0x18>)
 800357c:	60d3      	str	r3, [r2, #12]
	mktime(&testTime);
 800357e:	4802      	ldr	r0, [pc, #8]	; (8003588 <addDay+0x18>)
 8003580:	f007 fb2a 	bl	800abd8 <mktime>

}
 8003584:	bf00      	nop
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20003758 	.word	0x20003758

0800358c <remDay>:
void remDay(){
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
	testTime.tm_mday--;
 8003590:	4b04      	ldr	r3, [pc, #16]	; (80035a4 <remDay+0x18>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	3b01      	subs	r3, #1
 8003596:	4a03      	ldr	r2, [pc, #12]	; (80035a4 <remDay+0x18>)
 8003598:	60d3      	str	r3, [r2, #12]
	mktime(&testTime);
 800359a:	4802      	ldr	r0, [pc, #8]	; (80035a4 <remDay+0x18>)
 800359c:	f007 fb1c 	bl	800abd8 <mktime>

}
 80035a0:	bf00      	nop
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20003758 	.word	0x20003758

080035a8 <setDefaultClbcks>:

static void setDefaultClbcks(void){
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
	// module callbacks
	btn_BA.onSinglePressHandler = &nextScreen;
 80035ac:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <setDefaultClbcks+0x2c>)
 80035ae:	4a0a      	ldr	r2, [pc, #40]	; (80035d8 <setDefaultClbcks+0x30>)
 80035b0:	611a      	str	r2, [r3, #16]
	btn_BB.onSinglePressHandler = &prevMonth;
 80035b2:	4b0a      	ldr	r3, [pc, #40]	; (80035dc <setDefaultClbcks+0x34>)
 80035b4:	4a0a      	ldr	r2, [pc, #40]	; (80035e0 <setDefaultClbcks+0x38>)
 80035b6:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <setDefaultClbcks+0x3c>)
 80035ba:	4a0b      	ldr	r2, [pc, #44]	; (80035e8 <setDefaultClbcks+0x40>)
 80035bc:	611a      	str	r2, [r3, #16]
	btn_B1.onContinuousShortPressHandler = &addDay;
 80035be:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <setDefaultClbcks+0x44>)
 80035c0:	4a0b      	ldr	r2, [pc, #44]	; (80035f0 <setDefaultClbcks+0x48>)
 80035c2:	619a      	str	r2, [r3, #24]
	btn_B3.onContinuousShortPressHandler = &remDay;
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <setDefaultClbcks+0x4c>)
 80035c6:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <setDefaultClbcks+0x50>)
 80035c8:	619a      	str	r2, [r3, #24]
}
 80035ca:	bf00      	nop
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	20000548 	.word	0x20000548
 80035d8:	08001d15 	.word	0x08001d15
 80035dc:	2000056c 	.word	0x2000056c
 80035e0:	08003541 	.word	0x08003541
 80035e4:	20000590 	.word	0x20000590
 80035e8:	08001d25 	.word	0x08001d25
 80035ec:	200005b4 	.word	0x200005b4
 80035f0:	08003571 	.word	0x08003571
 80035f4:	200005fc 	.word	0x200005fc
 80035f8:	0800358d 	.word	0x0800358d

080035fc <localSetup>:
void localSetup(void){
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8003600:	f7ff ffd2 	bl	80035a8 <setDefaultClbcks>
	testTime.tm_hour = 15;
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <localSetup+0x38>)
 8003606:	220f      	movs	r2, #15
 8003608:	609a      	str	r2, [r3, #8]
	testTime.tm_min = 56;
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <localSetup+0x38>)
 800360c:	2238      	movs	r2, #56	; 0x38
 800360e:	605a      	str	r2, [r3, #4]
	testTime.tm_sec = 0;
 8003610:	4b08      	ldr	r3, [pc, #32]	; (8003634 <localSetup+0x38>)
 8003612:	2200      	movs	r2, #0
 8003614:	601a      	str	r2, [r3, #0]
	testTime.tm_mday = 3 ;
 8003616:	4b07      	ldr	r3, [pc, #28]	; (8003634 <localSetup+0x38>)
 8003618:	2203      	movs	r2, #3
 800361a:	60da      	str	r2, [r3, #12]
	testTime.tm_mon = 1-1;
 800361c:	4b05      	ldr	r3, [pc, #20]	; (8003634 <localSetup+0x38>)
 800361e:	2200      	movs	r2, #0
 8003620:	611a      	str	r2, [r3, #16]
	testTime.tm_year = 2022-1900;
 8003622:	4b04      	ldr	r3, [pc, #16]	; (8003634 <localSetup+0x38>)
 8003624:	227a      	movs	r2, #122	; 0x7a
 8003626:	615a      	str	r2, [r3, #20]
//	testTime.tm_wday = zellerCongruence(10, 10, 2022);
//	testTime.tm_yday = 10;
	mktime(&testTime);
 8003628:	4802      	ldr	r0, [pc, #8]	; (8003634 <localSetup+0x38>)
 800362a:	f007 fad5 	bl	800abd8 <mktime>
}
 800362e:	bf00      	nop
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20003758 	.word	0x20003758

08003638 <localMain>:


void localMain(void){
 8003638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800363c:	b0b8      	sub	sp, #224	; 0xe0
 800363e:	af06      	add	r7, sp, #24
	char textBuffer[50] = {0};
 8003640:	2300      	movs	r3, #0
 8003642:	637b      	str	r3, [r7, #52]	; 0x34
 8003644:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003648:	222e      	movs	r2, #46	; 0x2e
 800364a:	2100      	movs	r1, #0
 800364c:	4618      	mov	r0, r3
 800364e:	f007 f9e3 	bl	800aa18 <memset>
	char textBuffer2[50] = {0};
 8003652:	2300      	movs	r3, #0
 8003654:	603b      	str	r3, [r7, #0]
 8003656:	1d3b      	adds	r3, r7, #4
 8003658:	222e      	movs	r2, #46	; 0x2e
 800365a:	2100      	movs	r1, #0
 800365c:	4618      	mov	r0, r3
 800365e:	f007 f9db 	bl	800aa18 <memset>
	uint8_t shiftedWeekDay = (testTime.tm_wday+7-1)%7+1;
 8003662:	4be9      	ldr	r3, [pc, #932]	; (8003a08 <localMain+0x3d0>)
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	1d9a      	adds	r2, r3, #6
 8003668:	4be8      	ldr	r3, [pc, #928]	; (8003a0c <localMain+0x3d4>)
 800366a:	fb83 1302 	smull	r1, r3, r3, r2
 800366e:	4413      	add	r3, r2
 8003670:	1099      	asrs	r1, r3, #2
 8003672:	17d3      	asrs	r3, r2, #31
 8003674:	1ac9      	subs	r1, r1, r3
 8003676:	460b      	mov	r3, r1
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	1a5b      	subs	r3, r3, r1
 800367c:	1ad1      	subs	r1, r2, r3
 800367e:	b2cb      	uxtb	r3, r1
 8003680:	3301      	adds	r3, #1
 8003682:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	uint8_t weekOfTheYear = (testTime.tm_yday+1+7-shiftedWeekDay)/7;
 8003686:	4be0      	ldr	r3, [pc, #896]	; (8003a08 <localMain+0x3d0>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f103 0208 	add.w	r2, r3, #8
 800368e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	4add      	ldr	r2, [pc, #884]	; (8003a0c <localMain+0x3d4>)
 8003696:	fb82 1203 	smull	r1, r2, r2, r3
 800369a:	441a      	add	r2, r3
 800369c:	1092      	asrs	r2, r2, #2
 800369e:	17db      	asrs	r3, r3, #31
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	sprintf(&textBuffer, "week %d, day %d", weekOfTheYear, testTime.tm_yday+1);
 80036a6:	f897 20c6 	ldrb.w	r2, [r7, #198]	; 0xc6
 80036aa:	4bd7      	ldr	r3, [pc, #860]	; (8003a08 <localMain+0x3d0>)
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	3301      	adds	r3, #1
 80036b0:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80036b4:	49d6      	ldr	r1, [pc, #856]	; (8003a10 <localMain+0x3d8>)
 80036b6:	f008 fadd 	bl	800bc74 <siprintf>
	lcdPutStr(10, 10, textBuffer, zekton24font);
 80036ba:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80036be:	4bd5      	ldr	r3, [pc, #852]	; (8003a14 <localMain+0x3dc>)
 80036c0:	210a      	movs	r1, #10
 80036c2:	200a      	movs	r0, #10
 80036c4:	f7fe fd74 	bl	80021b0 <lcdPutStr>

	sprintf(&textBuffer, asctime(&testTime));
 80036c8:	48cf      	ldr	r0, [pc, #828]	; (8003a08 <localMain+0x3d0>)
 80036ca:	f007 f8eb 	bl	800a8a4 <asctime>
 80036ce:	4602      	mov	r2, r0
 80036d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80036d4:	4611      	mov	r1, r2
 80036d6:	4618      	mov	r0, r3
 80036d8:	f008 facc 	bl	800bc74 <siprintf>
	lcdPutStr(10, 160, textBuffer, smallestFont);
 80036dc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80036e0:	4bcd      	ldr	r3, [pc, #820]	; (8003a18 <localMain+0x3e0>)
 80036e2:	21a0      	movs	r1, #160	; 0xa0
 80036e4:	200a      	movs	r0, #10
 80036e6:	f7fe fd63 	bl	80021b0 <lcdPutStr>
	strftime(&textBuffer, 40, "%Z day:%j week:%U", &testTime);
 80036ea:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80036ee:	4bc6      	ldr	r3, [pc, #792]	; (8003a08 <localMain+0x3d0>)
 80036f0:	4aca      	ldr	r2, [pc, #808]	; (8003a1c <localMain+0x3e4>)
 80036f2:	2128      	movs	r1, #40	; 0x28
 80036f4:	f009 f888 	bl	800c808 <strftime>
	lcdPutStr(10, 170, textBuffer, smallestFont);
 80036f8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80036fc:	4bc6      	ldr	r3, [pc, #792]	; (8003a18 <localMain+0x3e0>)
 80036fe:	21aa      	movs	r1, #170	; 0xaa
 8003700:	200a      	movs	r0, #10
 8003702:	f7fe fd55 	bl	80021b0 <lcdPutStr>

	uint8_t hhour = testTime.tm_hour;
 8003706:	4bc0      	ldr	r3, [pc, #768]	; (8003a08 <localMain+0x3d0>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
	uint8_t mmin = testTime.tm_min;
 800370e:	4bbe      	ldr	r3, [pc, #760]	; (8003a08 <localMain+0x3d0>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f887 30c4 	strb.w	r3, [r7, #196]	; 0xc4
	uint8_t ssec = testTime.tm_sec;
 8003716:	4bbc      	ldr	r3, [pc, #752]	; (8003a08 <localMain+0x3d0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
	int dayOfTheYear = testTime.tm_yday+1;
 800371e:	4bba      	ldr	r3, [pc, #744]	; (8003a08 <localMain+0x3d0>)
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	3301      	adds	r3, #1
 8003724:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	float fyear = (2*3.1415/365)*(dayOfTheYear-1+(hhour-12)/24);
 8003728:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800372c:	1e5a      	subs	r2, r3, #1
 800372e:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003732:	3b0c      	subs	r3, #12
 8003734:	49ba      	ldr	r1, [pc, #744]	; (8003a20 <localMain+0x3e8>)
 8003736:	fb81 0103 	smull	r0, r1, r1, r3
 800373a:	1089      	asrs	r1, r1, #2
 800373c:	17db      	asrs	r3, r3, #31
 800373e:	1acb      	subs	r3, r1, r3
 8003740:	4413      	add	r3, r2
 8003742:	4618      	mov	r0, r3
 8003744:	f7fc ff08 	bl	8000558 <__aeabi_i2d>
 8003748:	a395      	add	r3, pc, #596	; (adr r3, 80039a0 <localMain+0x368>)
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	f7fc ff6d 	bl	800062c <__aeabi_dmul>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4610      	mov	r0, r2
 8003758:	4619      	mov	r1, r3
 800375a:	f7fd fa3f 	bl	8000bdc <__aeabi_d2f>
 800375e:	4603      	mov	r3, r0
 8003760:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	float eqtime = 229.18*(0.000075+0.001868*cos(fyear)-0.032077*sin(fyear)-0.014615*cos(2*fyear)-0.040849*sin(2*fyear));
 8003764:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8003768:	f7fc ff08 	bl	800057c <__aeabi_f2d>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	ec43 2b10 	vmov	d0, r2, r3
 8003774:	f00b ff84 	bl	800f680 <cos>
 8003778:	ec51 0b10 	vmov	r0, r1, d0
 800377c:	a38a      	add	r3, pc, #552	; (adr r3, 80039a8 <localMain+0x370>)
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	f7fc ff53 	bl	800062c <__aeabi_dmul>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	4610      	mov	r0, r2
 800378c:	4619      	mov	r1, r3
 800378e:	a388      	add	r3, pc, #544	; (adr r3, 80039b0 <localMain+0x378>)
 8003790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003794:	f7fc fd94 	bl	80002c0 <__adddf3>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4690      	mov	r8, r2
 800379e:	4699      	mov	r9, r3
 80037a0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80037a4:	f7fc feea 	bl	800057c <__aeabi_f2d>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	ec43 2b10 	vmov	d0, r2, r3
 80037b0:	f00b ffba 	bl	800f728 <sin>
 80037b4:	ec51 0b10 	vmov	r0, r1, d0
 80037b8:	a37f      	add	r3, pc, #508	; (adr r3, 80039b8 <localMain+0x380>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	f7fc ff35 	bl	800062c <__aeabi_dmul>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4640      	mov	r0, r8
 80037c8:	4649      	mov	r1, r9
 80037ca:	f7fc fd77 	bl	80002bc <__aeabi_dsub>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4690      	mov	r8, r2
 80037d4:	4699      	mov	r9, r3
 80037d6:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80037da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80037de:	ee17 0a90 	vmov	r0, s15
 80037e2:	f7fc fecb 	bl	800057c <__aeabi_f2d>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	ec43 2b10 	vmov	d0, r2, r3
 80037ee:	f00b ff47 	bl	800f680 <cos>
 80037f2:	ec51 0b10 	vmov	r0, r1, d0
 80037f6:	a372      	add	r3, pc, #456	; (adr r3, 80039c0 <localMain+0x388>)
 80037f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fc:	f7fc ff16 	bl	800062c <__aeabi_dmul>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4640      	mov	r0, r8
 8003806:	4649      	mov	r1, r9
 8003808:	f7fc fd58 	bl	80002bc <__aeabi_dsub>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4690      	mov	r8, r2
 8003812:	4699      	mov	r9, r3
 8003814:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8003818:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800381c:	ee17 0a90 	vmov	r0, s15
 8003820:	f7fc feac 	bl	800057c <__aeabi_f2d>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	ec43 2b10 	vmov	d0, r2, r3
 800382c:	f00b ff7c 	bl	800f728 <sin>
 8003830:	ec51 0b10 	vmov	r0, r1, d0
 8003834:	a364      	add	r3, pc, #400	; (adr r3, 80039c8 <localMain+0x390>)
 8003836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383a:	f7fc fef7 	bl	800062c <__aeabi_dmul>
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4640      	mov	r0, r8
 8003844:	4649      	mov	r1, r9
 8003846:	f7fc fd39 	bl	80002bc <__aeabi_dsub>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4610      	mov	r0, r2
 8003850:	4619      	mov	r1, r3
 8003852:	a35f      	add	r3, pc, #380	; (adr r3, 80039d0 <localMain+0x398>)
 8003854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003858:	f7fc fee8 	bl	800062c <__aeabi_dmul>
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	4610      	mov	r0, r2
 8003862:	4619      	mov	r1, r3
 8003864:	f7fd f9ba 	bl	8000bdc <__aeabi_d2f>
 8003868:	4603      	mov	r3, r0
 800386a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	float decl = 0.006918-0.399912*cos(fyear)+0.070257*sin(fyear)-0.006758*cos(2*fyear)+0.000907*sin(2*fyear)-0.002697*cos(3*fyear)+0.00148*sin(3*fyear);
 800386e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8003872:	f7fc fe83 	bl	800057c <__aeabi_f2d>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	ec43 2b10 	vmov	d0, r2, r3
 800387e:	f00b feff 	bl	800f680 <cos>
 8003882:	ec51 0b10 	vmov	r0, r1, d0
 8003886:	a354      	add	r3, pc, #336	; (adr r3, 80039d8 <localMain+0x3a0>)
 8003888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388c:	f7fc fece 	bl	800062c <__aeabi_dmul>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	a152      	add	r1, pc, #328	; (adr r1, 80039e0 <localMain+0x3a8>)
 8003896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800389a:	f7fc fd0f 	bl	80002bc <__aeabi_dsub>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4690      	mov	r8, r2
 80038a4:	4699      	mov	r9, r3
 80038a6:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80038aa:	f7fc fe67 	bl	800057c <__aeabi_f2d>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	ec43 2b10 	vmov	d0, r2, r3
 80038b6:	f00b ff37 	bl	800f728 <sin>
 80038ba:	ec51 0b10 	vmov	r0, r1, d0
 80038be:	a34a      	add	r3, pc, #296	; (adr r3, 80039e8 <localMain+0x3b0>)
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f7fc feb2 	bl	800062c <__aeabi_dmul>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4640      	mov	r0, r8
 80038ce:	4649      	mov	r1, r9
 80038d0:	f7fc fcf6 	bl	80002c0 <__adddf3>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4690      	mov	r8, r2
 80038da:	4699      	mov	r9, r3
 80038dc:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80038e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80038e4:	ee17 0a90 	vmov	r0, s15
 80038e8:	f7fc fe48 	bl	800057c <__aeabi_f2d>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	ec43 2b10 	vmov	d0, r2, r3
 80038f4:	f00b fec4 	bl	800f680 <cos>
 80038f8:	ec51 0b10 	vmov	r0, r1, d0
 80038fc:	a33c      	add	r3, pc, #240	; (adr r3, 80039f0 <localMain+0x3b8>)
 80038fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003902:	f7fc fe93 	bl	800062c <__aeabi_dmul>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4640      	mov	r0, r8
 800390c:	4649      	mov	r1, r9
 800390e:	f7fc fcd5 	bl	80002bc <__aeabi_dsub>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	4690      	mov	r8, r2
 8003918:	4699      	mov	r9, r3
 800391a:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800391e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003922:	ee17 0a90 	vmov	r0, s15
 8003926:	f7fc fe29 	bl	800057c <__aeabi_f2d>
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	ec43 2b10 	vmov	d0, r2, r3
 8003932:	f00b fef9 	bl	800f728 <sin>
 8003936:	ec51 0b10 	vmov	r0, r1, d0
 800393a:	a32f      	add	r3, pc, #188	; (adr r3, 80039f8 <localMain+0x3c0>)
 800393c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003940:	f7fc fe74 	bl	800062c <__aeabi_dmul>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	4640      	mov	r0, r8
 800394a:	4649      	mov	r1, r9
 800394c:	f7fc fcb8 	bl	80002c0 <__adddf3>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	4690      	mov	r8, r2
 8003956:	4699      	mov	r9, r3
 8003958:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800395c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003964:	ee17 0a90 	vmov	r0, s15
 8003968:	f7fc fe08 	bl	800057c <__aeabi_f2d>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	ec43 2b10 	vmov	d0, r2, r3
 8003974:	f00b fe84 	bl	800f680 <cos>
 8003978:	ec51 0b10 	vmov	r0, r1, d0
 800397c:	a320      	add	r3, pc, #128	; (adr r3, 8003a00 <localMain+0x3c8>)
 800397e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003982:	f7fc fe53 	bl	800062c <__aeabi_dmul>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	4640      	mov	r0, r8
 800398c:	4649      	mov	r1, r9
 800398e:	f7fc fc95 	bl	80002bc <__aeabi_dsub>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	4690      	mov	r8, r2
 8003998:	4699      	mov	r9, r3
 800399a:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800399e:	e041      	b.n	8003a24 <localMain+0x3ec>
 80039a0:	c2a3783d 	.word	0xc2a3783d
 80039a4:	3f91a077 	.word	0x3f91a077
 80039a8:	ba2be059 	.word	0xba2be059
 80039ac:	3f5e9af5 	.word	0x3f5e9af5
 80039b0:	30553261 	.word	0x30553261
 80039b4:	3f13a92a 	.word	0x3f13a92a
 80039b8:	83e8576d 	.word	0x83e8576d
 80039bc:	3fa06c65 	.word	0x3fa06c65
 80039c0:	183f91e6 	.word	0x183f91e6
 80039c4:	3f8dee78 	.word	0x3f8dee78
 80039c8:	fe260b2d 	.word	0xfe260b2d
 80039cc:	3fa4ea28 	.word	0x3fa4ea28
 80039d0:	8f5c28f6 	.word	0x8f5c28f6
 80039d4:	406ca5c2 	.word	0x406ca5c2
 80039d8:	8051c9f7 	.word	0x8051c9f7
 80039dc:	3fd99828 	.word	0x3fd99828
 80039e0:	7c0f4517 	.word	0x7c0f4517
 80039e4:	3f7c560c 	.word	0x3f7c560c
 80039e8:	dd50a88f 	.word	0xdd50a88f
 80039ec:	3fb1fc5c 	.word	0x3fb1fc5c
 80039f0:	cfc829d0 	.word	0xcfc829d0
 80039f4:	3f7bae46 	.word	0x3f7bae46
 80039f8:	ab324852 	.word	0xab324852
 80039fc:	3f4db877 	.word	0x3f4db877
 8003a00:	d9839475 	.word	0xd9839475
 8003a04:	3f661804 	.word	0x3f661804
 8003a08:	20003758 	.word	0x20003758
 8003a0c:	92492493 	.word	0x92492493
 8003a10:	08012248 	.word	0x08012248
 8003a14:	08017954 	.word	0x08017954
 8003a18:	080174d8 	.word	0x080174d8
 8003a1c:	08012258 	.word	0x08012258
 8003a20:	2aaaaaab 	.word	0x2aaaaaab
 8003a24:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a2c:	ee17 0a90 	vmov	r0, s15
 8003a30:	f7fc fda4 	bl	800057c <__aeabi_f2d>
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	ec43 2b10 	vmov	d0, r2, r3
 8003a3c:	f00b fe74 	bl	800f728 <sin>
 8003a40:	ec51 0b10 	vmov	r0, r1, d0
 8003a44:	a3fa      	add	r3, pc, #1000	; (adr r3, 8003e30 <localMain+0x7f8>)
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f7fc fdef 	bl	800062c <__aeabi_dmul>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4640      	mov	r0, r8
 8003a54:	4649      	mov	r1, r9
 8003a56:	f7fc fc33 	bl	80002c0 <__adddf3>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4610      	mov	r0, r2
 8003a60:	4619      	mov	r1, r3
 8003a62:	f7fd f8bb 	bl	8000bdc <__aeabi_d2f>
 8003a66:	4603      	mov	r3, r0
 8003a68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	double longitude = 17;
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	4be9      	ldr	r3, [pc, #932]	; (8003e18 <localMain+0x7e0>)
 8003a72:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	double latitude = 51;
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	4be8      	ldr	r3, [pc, #928]	; (8003e1c <localMain+0x7e4>)
 8003a7c:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int timezone = 1;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float time_off = eqtime+4*longitude-60*timezone;
 8003a86:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8003a8a:	f7fc fd77 	bl	800057c <__aeabi_f2d>
 8003a8e:	4680      	mov	r8, r0
 8003a90:	4689      	mov	r9, r1
 8003a92:	f04f 0200 	mov.w	r2, #0
 8003a96:	4be2      	ldr	r3, [pc, #904]	; (8003e20 <localMain+0x7e8>)
 8003a98:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8003a9c:	f7fc fdc6 	bl	800062c <__aeabi_dmul>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4640      	mov	r0, r8
 8003aa6:	4649      	mov	r1, r9
 8003aa8:	f7fc fc0a 	bl	80002c0 <__adddf3>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4690      	mov	r8, r2
 8003ab2:	4699      	mov	r9, r3
 8003ab4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003ab8:	4613      	mov	r3, r2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	1a9b      	subs	r3, r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fc fd49 	bl	8000558 <__aeabi_i2d>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	460b      	mov	r3, r1
 8003aca:	4640      	mov	r0, r8
 8003acc:	4649      	mov	r1, r9
 8003ace:	f7fc fbf5 	bl	80002bc <__aeabi_dsub>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	4610      	mov	r0, r2
 8003ad8:	4619      	mov	r1, r3
 8003ada:	f7fd f87f 	bl	8000bdc <__aeabi_d2f>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float tst = hhour*60+mmin+(float)ssec/60+time_off;
 8003ae4:	f897 20c5 	ldrb.w	r2, [r7, #197]	; 0xc5
 8003ae8:	4613      	mov	r3, r2
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	1a9b      	subs	r3, r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	461a      	mov	r2, r3
 8003af2:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 8003af6:	4413      	add	r3, r2
 8003af8:	ee07 3a90 	vmov	s15, r3
 8003afc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b00:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8003b04:	ee07 3a90 	vmov	s15, r3
 8003b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b0c:	ed9f 6ac5 	vldr	s12, [pc, #788]	; 8003e24 <localMain+0x7ec>
 8003b10:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b18:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003b1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b20:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float sha = (tst/4)-180;
 8003b24:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8003b28:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8003b2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b30:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8003e28 <localMain+0x7f0>
 8003b34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003b38:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float cosphi = sin(latitude*3.1415/180)*sin(decl)+cos(latitude*3.1415/180)*cos(decl)*cos(sha*3.1415/180);
 8003b3c:	a3b4      	add	r3, pc, #720	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003b46:	f7fc fd71 	bl	800062c <__aeabi_dmul>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4610      	mov	r0, r2
 8003b50:	4619      	mov	r1, r3
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	4bb5      	ldr	r3, [pc, #724]	; (8003e2c <localMain+0x7f4>)
 8003b58:	f7fc fe92 	bl	8000880 <__aeabi_ddiv>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	ec43 2b17 	vmov	d7, r2, r3
 8003b64:	eeb0 0a47 	vmov.f32	s0, s14
 8003b68:	eef0 0a67 	vmov.f32	s1, s15
 8003b6c:	f00b fddc 	bl	800f728 <sin>
 8003b70:	ec59 8b10 	vmov	r8, r9, d0
 8003b74:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003b78:	f7fc fd00 	bl	800057c <__aeabi_f2d>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	ec43 2b10 	vmov	d0, r2, r3
 8003b84:	f00b fdd0 	bl	800f728 <sin>
 8003b88:	ec53 2b10 	vmov	r2, r3, d0
 8003b8c:	4640      	mov	r0, r8
 8003b8e:	4649      	mov	r1, r9
 8003b90:	f7fc fd4c 	bl	800062c <__aeabi_dmul>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4690      	mov	r8, r2
 8003b9a:	4699      	mov	r9, r3
 8003b9c:	a39c      	add	r3, pc, #624	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003ba6:	f7fc fd41 	bl	800062c <__aeabi_dmul>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4610      	mov	r0, r2
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	4b9d      	ldr	r3, [pc, #628]	; (8003e2c <localMain+0x7f4>)
 8003bb8:	f7fc fe62 	bl	8000880 <__aeabi_ddiv>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	ec43 2b17 	vmov	d7, r2, r3
 8003bc4:	eeb0 0a47 	vmov.f32	s0, s14
 8003bc8:	eef0 0a67 	vmov.f32	s1, s15
 8003bcc:	f00b fd58 	bl	800f680 <cos>
 8003bd0:	ec5b ab10 	vmov	sl, fp, d0
 8003bd4:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003bd8:	f7fc fcd0 	bl	800057c <__aeabi_f2d>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	ec43 2b10 	vmov	d0, r2, r3
 8003be4:	f00b fd4c 	bl	800f680 <cos>
 8003be8:	ec53 2b10 	vmov	r2, r3, d0
 8003bec:	4650      	mov	r0, sl
 8003bee:	4659      	mov	r1, fp
 8003bf0:	f7fc fd1c 	bl	800062c <__aeabi_dmul>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4692      	mov	sl, r2
 8003bfa:	469b      	mov	fp, r3
 8003bfc:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8003c00:	f7fc fcbc 	bl	800057c <__aeabi_f2d>
 8003c04:	a382      	add	r3, pc, #520	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0a:	f7fc fd0f 	bl	800062c <__aeabi_dmul>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	4610      	mov	r0, r2
 8003c14:	4619      	mov	r1, r3
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	4b84      	ldr	r3, [pc, #528]	; (8003e2c <localMain+0x7f4>)
 8003c1c:	f7fc fe30 	bl	8000880 <__aeabi_ddiv>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	ec43 2b17 	vmov	d7, r2, r3
 8003c28:	eeb0 0a47 	vmov.f32	s0, s14
 8003c2c:	eef0 0a67 	vmov.f32	s1, s15
 8003c30:	f00b fd26 	bl	800f680 <cos>
 8003c34:	ec53 2b10 	vmov	r2, r3, d0
 8003c38:	4650      	mov	r0, sl
 8003c3a:	4659      	mov	r1, fp
 8003c3c:	f7fc fcf6 	bl	800062c <__aeabi_dmul>
 8003c40:	4602      	mov	r2, r0
 8003c42:	460b      	mov	r3, r1
 8003c44:	4640      	mov	r0, r8
 8003c46:	4649      	mov	r1, r9
 8003c48:	f7fc fb3a 	bl	80002c0 <__adddf3>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4610      	mov	r0, r2
 8003c52:	4619      	mov	r1, r3
 8003c54:	f7fc ffc2 	bl	8000bdc <__aeabi_d2f>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	float phi = acos(cosphi);
 8003c5e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8003c62:	f7fc fc8b 	bl	800057c <__aeabi_f2d>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	ec43 2b10 	vmov	d0, r2, r3
 8003c6e:	f00b fde7 	bl	800f840 <acos>
 8003c72:	ec53 2b10 	vmov	r2, r3, d0
 8003c76:	4610      	mov	r0, r2
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f7fc ffaf 	bl	8000bdc <__aeabi_d2f>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float sinphi = sqrt(1-cosphi*cosphi);
 8003c84:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003c88:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003c8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c94:	ee17 0a90 	vmov	r0, s15
 8003c98:	f7fc fc70 	bl	800057c <__aeabi_f2d>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	ec43 2b10 	vmov	d0, r2, r3
 8003ca4:	f00b fe70 	bl	800f988 <sqrt>
 8003ca8:	ec53 2b10 	vmov	r2, r3, d0
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	f7fc ff94 	bl	8000bdc <__aeabi_d2f>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	float sa = -acos(-(sin(latitude*3.1415/180)*cosphi-sin(decl))/(cos(latitude*3.1415/180)*sinphi));
 8003cba:	a355      	add	r3, pc, #340	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003cc4:	f7fc fcb2 	bl	800062c <__aeabi_dmul>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	4b55      	ldr	r3, [pc, #340]	; (8003e2c <localMain+0x7f4>)
 8003cd6:	f7fc fdd3 	bl	8000880 <__aeabi_ddiv>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	ec43 2b17 	vmov	d7, r2, r3
 8003ce2:	eeb0 0a47 	vmov.f32	s0, s14
 8003ce6:	eef0 0a67 	vmov.f32	s1, s15
 8003cea:	f00b fd1d 	bl	800f728 <sin>
 8003cee:	ec59 8b10 	vmov	r8, r9, d0
 8003cf2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8003cf6:	f7fc fc41 	bl	800057c <__aeabi_f2d>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4640      	mov	r0, r8
 8003d00:	4649      	mov	r1, r9
 8003d02:	f7fc fc93 	bl	800062c <__aeabi_dmul>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4690      	mov	r8, r2
 8003d0c:	4699      	mov	r9, r3
 8003d0e:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003d12:	f7fc fc33 	bl	800057c <__aeabi_f2d>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	ec43 2b10 	vmov	d0, r2, r3
 8003d1e:	f00b fd03 	bl	800f728 <sin>
 8003d22:	ec53 2b10 	vmov	r2, r3, d0
 8003d26:	4640      	mov	r0, r8
 8003d28:	4649      	mov	r1, r9
 8003d2a:	f7fc fac7 	bl	80002bc <__aeabi_dsub>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4614      	mov	r4, r2
 8003d34:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003d38:	a335      	add	r3, pc, #212	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003d42:	f7fc fc73 	bl	800062c <__aeabi_dmul>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	4b36      	ldr	r3, [pc, #216]	; (8003e2c <localMain+0x7f4>)
 8003d54:	f7fc fd94 	bl	8000880 <__aeabi_ddiv>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	ec43 2b17 	vmov	d7, r2, r3
 8003d60:	eeb0 0a47 	vmov.f32	s0, s14
 8003d64:	eef0 0a67 	vmov.f32	s1, s15
 8003d68:	f00b fc8a 	bl	800f680 <cos>
 8003d6c:	ec59 8b10 	vmov	r8, r9, d0
 8003d70:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8003d74:	f7fc fc02 	bl	800057c <__aeabi_f2d>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4640      	mov	r0, r8
 8003d7e:	4649      	mov	r1, r9
 8003d80:	f7fc fc54 	bl	800062c <__aeabi_dmul>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4620      	mov	r0, r4
 8003d8a:	4629      	mov	r1, r5
 8003d8c:	f7fc fd78 	bl	8000880 <__aeabi_ddiv>
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	ec43 2b17 	vmov	d7, r2, r3
 8003d98:	eeb0 0a47 	vmov.f32	s0, s14
 8003d9c:	eef0 0a67 	vmov.f32	s1, s15
 8003da0:	f00b fd4e 	bl	800f840 <acos>
 8003da4:	ec53 2b10 	vmov	r2, r3, d0
 8003da8:	4610      	mov	r0, r2
 8003daa:	4619      	mov	r1, r3
 8003dac:	f7fc ff16 	bl	8000bdc <__aeabi_d2f>
 8003db0:	4603      	mov	r3, r0
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef1 7a67 	vneg.f32	s15, s15
 8003dba:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80


//	double zenith = 90.833*3.1415/180;
//	double zenith = (90.833+6)*3.1415/180;
	double zenith = (0)*3.1415/180;
 8003dbe:	f04f 0200 	mov.w	r2, #0
 8003dc2:	f04f 0300 	mov.w	r3, #0
 8003dc6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	float cha = acos(cos(zenith)/(cos(latitude*3.1415/180)*cos(decl))-tan(latitude*3.1415/180)*tan(decl));
 8003dca:	ed97 0b1e 	vldr	d0, [r7, #120]	; 0x78
 8003dce:	f00b fc57 	bl	800f680 <cos>
 8003dd2:	ec55 4b10 	vmov	r4, r5, d0
 8003dd6:	a30e      	add	r3, pc, #56	; (adr r3, 8003e10 <localMain+0x7d8>)
 8003dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ddc:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003de0:	f7fc fc24 	bl	800062c <__aeabi_dmul>
 8003de4:	4602      	mov	r2, r0
 8003de6:	460b      	mov	r3, r1
 8003de8:	4610      	mov	r0, r2
 8003dea:	4619      	mov	r1, r3
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <localMain+0x7f4>)
 8003df2:	f7fc fd45 	bl	8000880 <__aeabi_ddiv>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	ec43 2b17 	vmov	d7, r2, r3
 8003dfe:	eeb0 0a47 	vmov.f32	s0, s14
 8003e02:	eef0 0a67 	vmov.f32	s1, s15
 8003e06:	f00b fc3b 	bl	800f680 <cos>
 8003e0a:	ec59 8b10 	vmov	r8, r9, d0
 8003e0e:	e013      	b.n	8003e38 <localMain+0x800>
 8003e10:	c083126f 	.word	0xc083126f
 8003e14:	400921ca 	.word	0x400921ca
 8003e18:	40310000 	.word	0x40310000
 8003e1c:	40498000 	.word	0x40498000
 8003e20:	40100000 	.word	0x40100000
 8003e24:	42700000 	.word	0x42700000
 8003e28:	43340000 	.word	0x43340000
 8003e2c:	40668000 	.word	0x40668000
 8003e30:	e646f156 	.word	0xe646f156
 8003e34:	3f583f91 	.word	0x3f583f91
 8003e38:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003e3c:	f7fc fb9e 	bl	800057c <__aeabi_f2d>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	ec43 2b10 	vmov	d0, r2, r3
 8003e48:	f00b fc1a 	bl	800f680 <cos>
 8003e4c:	ec53 2b10 	vmov	r2, r3, d0
 8003e50:	4640      	mov	r0, r8
 8003e52:	4649      	mov	r1, r9
 8003e54:	f7fc fbea 	bl	800062c <__aeabi_dmul>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	4629      	mov	r1, r5
 8003e60:	f7fc fd0e 	bl	8000880 <__aeabi_ddiv>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4614      	mov	r4, r2
 8003e6a:	461d      	mov	r5, r3
 8003e6c:	a3e8      	add	r3, pc, #928	; (adr r3, 8004210 <localMain+0xbd8>)
 8003e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e72:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003e76:	f7fc fbd9 	bl	800062c <__aeabi_dmul>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	4610      	mov	r0, r2
 8003e80:	4619      	mov	r1, r3
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	4be4      	ldr	r3, [pc, #912]	; (8004218 <localMain+0xbe0>)
 8003e88:	f7fc fcfa 	bl	8000880 <__aeabi_ddiv>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	ec43 2b17 	vmov	d7, r2, r3
 8003e94:	eeb0 0a47 	vmov.f32	s0, s14
 8003e98:	eef0 0a67 	vmov.f32	s1, s15
 8003e9c:	f00b fc9c 	bl	800f7d8 <tan>
 8003ea0:	ec59 8b10 	vmov	r8, r9, d0
 8003ea4:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003ea8:	f7fc fb68 	bl	800057c <__aeabi_f2d>
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	ec43 2b10 	vmov	d0, r2, r3
 8003eb4:	f00b fc90 	bl	800f7d8 <tan>
 8003eb8:	ec53 2b10 	vmov	r2, r3, d0
 8003ebc:	4640      	mov	r0, r8
 8003ebe:	4649      	mov	r1, r9
 8003ec0:	f7fc fbb4 	bl	800062c <__aeabi_dmul>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4620      	mov	r0, r4
 8003eca:	4629      	mov	r1, r5
 8003ecc:	f7fc f9f6 	bl	80002bc <__aeabi_dsub>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	ec43 2b17 	vmov	d7, r2, r3
 8003ed8:	eeb0 0a47 	vmov.f32	s0, s14
 8003edc:	eef0 0a67 	vmov.f32	s1, s15
 8003ee0:	f00b fcae 	bl	800f840 <acos>
 8003ee4:	ec53 2b10 	vmov	r2, r3, d0
 8003ee8:	4610      	mov	r0, r2
 8003eea:	4619      	mov	r1, r3
 8003eec:	f7fc fe76 	bl	8000bdc <__aeabi_d2f>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	677b      	str	r3, [r7, #116]	; 0x74

	int sunrise = 720-4*(longitude+cha*180/3.1415)-eqtime+60*timezone;
 8003ef4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003ef8:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 800421c <localMain+0xbe4>
 8003efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f00:	ee17 0a90 	vmov	r0, s15
 8003f04:	f7fc fb3a 	bl	800057c <__aeabi_f2d>
 8003f08:	a3c1      	add	r3, pc, #772	; (adr r3, 8004210 <localMain+0xbd8>)
 8003f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0e:	f7fc fcb7 	bl	8000880 <__aeabi_ddiv>
 8003f12:	4602      	mov	r2, r0
 8003f14:	460b      	mov	r3, r1
 8003f16:	4610      	mov	r0, r2
 8003f18:	4619      	mov	r1, r3
 8003f1a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003f1e:	f7fc f9cf 	bl	80002c0 <__adddf3>
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4610      	mov	r0, r2
 8003f28:	4619      	mov	r1, r3
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	4bbc      	ldr	r3, [pc, #752]	; (8004220 <localMain+0xbe8>)
 8003f30:	f7fc fb7c 	bl	800062c <__aeabi_dmul>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	f04f 0000 	mov.w	r0, #0
 8003f3c:	49b9      	ldr	r1, [pc, #740]	; (8004224 <localMain+0xbec>)
 8003f3e:	f7fc f9bd 	bl	80002bc <__aeabi_dsub>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4614      	mov	r4, r2
 8003f48:	461d      	mov	r5, r3
 8003f4a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8003f4e:	f7fc fb15 	bl	800057c <__aeabi_f2d>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4620      	mov	r0, r4
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f7fc f9af 	bl	80002bc <__aeabi_dsub>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	4614      	mov	r4, r2
 8003f64:	461d      	mov	r5, r3
 8003f66:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc faf0 	bl	8000558 <__aeabi_i2d>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4620      	mov	r0, r4
 8003f7e:	4629      	mov	r1, r5
 8003f80:	f7fc f99e 	bl	80002c0 <__adddf3>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4610      	mov	r0, r2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	f7fc fdfe 	bl	8000b8c <__aeabi_d2iz>
 8003f90:	4603      	mov	r3, r0
 8003f92:	673b      	str	r3, [r7, #112]	; 0x70
	int sunset = 720-4*(longitude-cha*180/3.1415)-eqtime+60*timezone;
 8003f94:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003f98:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 800421c <localMain+0xbe4>
 8003f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fa0:	ee17 0a90 	vmov	r0, s15
 8003fa4:	f7fc faea 	bl	800057c <__aeabi_f2d>
 8003fa8:	a399      	add	r3, pc, #612	; (adr r3, 8004210 <localMain+0xbd8>)
 8003faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fae:	f7fc fc67 	bl	8000880 <__aeabi_ddiv>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8003fba:	f7fc f97f 	bl	80002bc <__aeabi_dsub>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4610      	mov	r0, r2
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	f04f 0200 	mov.w	r2, #0
 8003fca:	4b95      	ldr	r3, [pc, #596]	; (8004220 <localMain+0xbe8>)
 8003fcc:	f7fc fb2e 	bl	800062c <__aeabi_dmul>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	f04f 0000 	mov.w	r0, #0
 8003fd8:	4992      	ldr	r1, [pc, #584]	; (8004224 <localMain+0xbec>)
 8003fda:	f7fc f96f 	bl	80002bc <__aeabi_dsub>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	4614      	mov	r4, r2
 8003fe4:	461d      	mov	r5, r3
 8003fe6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8003fea:	f7fc fac7 	bl	800057c <__aeabi_f2d>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	4629      	mov	r1, r5
 8003ff6:	f7fc f961 	bl	80002bc <__aeabi_dsub>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4614      	mov	r4, r2
 8004000:	461d      	mov	r5, r3
 8004002:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8004006:	4613      	mov	r3, r2
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4618      	mov	r0, r3
 8004010:	f7fc faa2 	bl	8000558 <__aeabi_i2d>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4620      	mov	r0, r4
 800401a:	4629      	mov	r1, r5
 800401c:	f7fc f950 	bl	80002c0 <__adddf3>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4610      	mov	r0, r2
 8004026:	4619      	mov	r1, r3
 8004028:	f7fc fdb0 	bl	8000b8c <__aeabi_d2iz>
 800402c:	4603      	mov	r3, r0
 800402e:	66fb      	str	r3, [r7, #108]	; 0x6c
	int noon = 720-4*longitude-eqtime+60*timezone;
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	4b7a      	ldr	r3, [pc, #488]	; (8004220 <localMain+0xbe8>)
 8004036:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800403a:	f7fc faf7 	bl	800062c <__aeabi_dmul>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	f04f 0000 	mov.w	r0, #0
 8004046:	4977      	ldr	r1, [pc, #476]	; (8004224 <localMain+0xbec>)
 8004048:	f7fc f938 	bl	80002bc <__aeabi_dsub>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4614      	mov	r4, r2
 8004052:	461d      	mov	r5, r3
 8004054:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8004058:	f7fc fa90 	bl	800057c <__aeabi_f2d>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	4620      	mov	r0, r4
 8004062:	4629      	mov	r1, r5
 8004064:	f7fc f92a 	bl	80002bc <__aeabi_dsub>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4614      	mov	r4, r2
 800406e:	461d      	mov	r5, r3
 8004070:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8004074:	4613      	mov	r3, r2
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4618      	mov	r0, r3
 800407e:	f7fc fa6b 	bl	8000558 <__aeabi_i2d>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4620      	mov	r0, r4
 8004088:	4629      	mov	r1, r5
 800408a:	f7fc f919 	bl	80002c0 <__adddf3>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4610      	mov	r0, r2
 8004094:	4619      	mov	r1, r3
 8004096:	f7fc fd79 	bl	8000b8c <__aeabi_d2iz>
 800409a:	4603      	mov	r3, r0
 800409c:	66bb      	str	r3, [r7, #104]	; 0x68

	sprintf(&textBuffer, "g:%f et:%f decl:%f to:%0.2f", fyear, eqtime, decl, time_off);
 800409e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80040a2:	f7fc fa6b 	bl	800057c <__aeabi_f2d>
 80040a6:	4682      	mov	sl, r0
 80040a8:	468b      	mov	fp, r1
 80040aa:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80040ae:	f7fc fa65 	bl	800057c <__aeabi_f2d>
 80040b2:	4604      	mov	r4, r0
 80040b4:	460d      	mov	r5, r1
 80040b6:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80040ba:	f7fc fa5f 	bl	800057c <__aeabi_f2d>
 80040be:	4680      	mov	r8, r0
 80040c0:	4689      	mov	r9, r1
 80040c2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80040c6:	f7fc fa59 	bl	800057c <__aeabi_f2d>
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80040d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80040d6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80040da:	e9cd 4500 	strd	r4, r5, [sp]
 80040de:	4652      	mov	r2, sl
 80040e0:	465b      	mov	r3, fp
 80040e2:	4951      	ldr	r1, [pc, #324]	; (8004228 <localMain+0xbf0>)
 80040e4:	f007 fdc6 	bl	800bc74 <siprintf>
	lcdPutStr(0, 190, textBuffer, smallestFont);
 80040e8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80040ec:	4b4f      	ldr	r3, [pc, #316]	; (800422c <localMain+0xbf4>)
 80040ee:	21be      	movs	r1, #190	; 0xbe
 80040f0:	2000      	movs	r0, #0
 80040f2:	f7fe f85d 	bl	80021b0 <lcdPutStr>
	sprintf(&textBuffer2, "tst:%f sha:%f cosphi:%f", tst, sha, cosphi);
 80040f6:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80040fa:	f7fc fa3f 	bl	800057c <__aeabi_f2d>
 80040fe:	4680      	mov	r8, r0
 8004100:	4689      	mov	r9, r1
 8004102:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8004106:	f7fc fa39 	bl	800057c <__aeabi_f2d>
 800410a:	4604      	mov	r4, r0
 800410c:	460d      	mov	r5, r1
 800410e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004112:	f7fc fa33 	bl	800057c <__aeabi_f2d>
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	4638      	mov	r0, r7
 800411c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004120:	e9cd 4500 	strd	r4, r5, [sp]
 8004124:	4642      	mov	r2, r8
 8004126:	464b      	mov	r3, r9
 8004128:	4941      	ldr	r1, [pc, #260]	; (8004230 <localMain+0xbf8>)
 800412a:	f007 fda3 	bl	800bc74 <siprintf>
	lcdPutStr(0, 200, textBuffer2, smallestFont);
 800412e:	463a      	mov	r2, r7
 8004130:	4b3e      	ldr	r3, [pc, #248]	; (800422c <localMain+0xbf4>)
 8004132:	21c8      	movs	r1, #200	; 0xc8
 8004134:	2000      	movs	r0, #0
 8004136:	f7fe f83b 	bl	80021b0 <lcdPutStr>
	sprintf(&textBuffer, "sa:%f cha:%f", sa, cha);
 800413a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800413e:	f7fc fa1d 	bl	800057c <__aeabi_f2d>
 8004142:	4604      	mov	r4, r0
 8004144:	460d      	mov	r5, r1
 8004146:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004148:	f7fc fa18 	bl	800057c <__aeabi_f2d>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8004154:	e9cd 2300 	strd	r2, r3, [sp]
 8004158:	4622      	mov	r2, r4
 800415a:	462b      	mov	r3, r5
 800415c:	4935      	ldr	r1, [pc, #212]	; (8004234 <localMain+0xbfc>)
 800415e:	f007 fd89 	bl	800bc74 <siprintf>
	lcdPutStr(0, 210, textBuffer, smallestFont);
 8004162:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004166:	4b31      	ldr	r3, [pc, #196]	; (800422c <localMain+0xbf4>)
 8004168:	21d2      	movs	r1, #210	; 0xd2
 800416a:	2000      	movs	r0, #0
 800416c:	f7fe f820 	bl	80021b0 <lcdPutStr>

	sprintf(&textBuffer, "Sunrise: %02d:%02d", sunrise/60, sunrise%60);
 8004170:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004172:	4a31      	ldr	r2, [pc, #196]	; (8004238 <localMain+0xc00>)
 8004174:	fb82 1203 	smull	r1, r2, r2, r3
 8004178:	441a      	add	r2, r3
 800417a:	1152      	asrs	r2, r2, #5
 800417c:	17db      	asrs	r3, r3, #31
 800417e:	1ad4      	subs	r4, r2, r3
 8004180:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004182:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <localMain+0xc00>)
 8004184:	fb83 1302 	smull	r1, r3, r3, r2
 8004188:	4413      	add	r3, r2
 800418a:	1159      	asrs	r1, r3, #5
 800418c:	17d3      	asrs	r3, r2, #31
 800418e:	1ac9      	subs	r1, r1, r3
 8004190:	460b      	mov	r3, r1
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a5b      	subs	r3, r3, r1
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	1ad1      	subs	r1, r2, r3
 800419a:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800419e:	460b      	mov	r3, r1
 80041a0:	4622      	mov	r2, r4
 80041a2:	4926      	ldr	r1, [pc, #152]	; (800423c <localMain+0xc04>)
 80041a4:	f007 fd66 	bl	800bc74 <siprintf>
	lcdPutStr(10, 70, textBuffer, zekton24font);
 80041a8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80041ac:	4b24      	ldr	r3, [pc, #144]	; (8004240 <localMain+0xc08>)
 80041ae:	2146      	movs	r1, #70	; 0x46
 80041b0:	200a      	movs	r0, #10
 80041b2:	f7fd fffd 	bl	80021b0 <lcdPutStr>
	sprintf(&textBuffer, "Noon: %02d:%02d", noon/60, noon%60);
 80041b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041b8:	4a1f      	ldr	r2, [pc, #124]	; (8004238 <localMain+0xc00>)
 80041ba:	fb82 1203 	smull	r1, r2, r2, r3
 80041be:	441a      	add	r2, r3
 80041c0:	1152      	asrs	r2, r2, #5
 80041c2:	17db      	asrs	r3, r3, #31
 80041c4:	1ad4      	subs	r4, r2, r3
 80041c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041c8:	4b1b      	ldr	r3, [pc, #108]	; (8004238 <localMain+0xc00>)
 80041ca:	fb83 1302 	smull	r1, r3, r3, r2
 80041ce:	4413      	add	r3, r2
 80041d0:	1159      	asrs	r1, r3, #5
 80041d2:	17d3      	asrs	r3, r2, #31
 80041d4:	1ac9      	subs	r1, r1, r3
 80041d6:	460b      	mov	r3, r1
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	1a5b      	subs	r3, r3, r1
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	1ad1      	subs	r1, r2, r3
 80041e0:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80041e4:	460b      	mov	r3, r1
 80041e6:	4622      	mov	r2, r4
 80041e8:	4916      	ldr	r1, [pc, #88]	; (8004244 <localMain+0xc0c>)
 80041ea:	f007 fd43 	bl	800bc74 <siprintf>
	lcdPutStr(10, 100, textBuffer, zekton24font);
 80041ee:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80041f2:	4b13      	ldr	r3, [pc, #76]	; (8004240 <localMain+0xc08>)
 80041f4:	2164      	movs	r1, #100	; 0x64
 80041f6:	200a      	movs	r0, #10
 80041f8:	f7fd ffda 	bl	80021b0 <lcdPutStr>
	sprintf(&textBuffer, "Sunset: %02d:%02d", sunset/60, sunset%60);
 80041fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041fe:	4a0e      	ldr	r2, [pc, #56]	; (8004238 <localMain+0xc00>)
 8004200:	fb82 1203 	smull	r1, r2, r2, r3
 8004204:	441a      	add	r2, r3
 8004206:	1152      	asrs	r2, r2, #5
 8004208:	e01e      	b.n	8004248 <localMain+0xc10>
 800420a:	bf00      	nop
 800420c:	f3af 8000 	nop.w
 8004210:	c083126f 	.word	0xc083126f
 8004214:	400921ca 	.word	0x400921ca
 8004218:	40668000 	.word	0x40668000
 800421c:	43340000 	.word	0x43340000
 8004220:	40100000 	.word	0x40100000
 8004224:	40868000 	.word	0x40868000
 8004228:	0801226c 	.word	0x0801226c
 800422c:	080174d8 	.word	0x080174d8
 8004230:	08012288 	.word	0x08012288
 8004234:	080122a0 	.word	0x080122a0
 8004238:	88888889 	.word	0x88888889
 800423c:	080122b0 	.word	0x080122b0
 8004240:	08017954 	.word	0x08017954
 8004244:	080122c4 	.word	0x080122c4
 8004248:	17db      	asrs	r3, r3, #31
 800424a:	1ad4      	subs	r4, r2, r3
 800424c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <localMain+0xc54>)
 8004250:	fb83 1302 	smull	r1, r3, r3, r2
 8004254:	4413      	add	r3, r2
 8004256:	1159      	asrs	r1, r3, #5
 8004258:	17d3      	asrs	r3, r2, #31
 800425a:	1ac9      	subs	r1, r1, r3
 800425c:	460b      	mov	r3, r1
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	1a5b      	subs	r3, r3, r1
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	1ad1      	subs	r1, r2, r3
 8004266:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800426a:	460b      	mov	r3, r1
 800426c:	4622      	mov	r2, r4
 800426e:	4908      	ldr	r1, [pc, #32]	; (8004290 <localMain+0xc58>)
 8004270:	f007 fd00 	bl	800bc74 <siprintf>
	lcdPutStr(10, 130, textBuffer, zekton24font);
 8004274:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004278:	4b06      	ldr	r3, [pc, #24]	; (8004294 <localMain+0xc5c>)
 800427a:	2182      	movs	r1, #130	; 0x82
 800427c:	200a      	movs	r0, #10
 800427e:	f7fd ff97 	bl	80021b0 <lcdPutStr>
}
 8004282:	bf00      	nop
 8004284:	37c8      	adds	r7, #200	; 0xc8
 8004286:	46bd      	mov	sp, r7
 8004288:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800428c:	88888889 	.word	0x88888889
 8004290:	080122d4 	.word	0x080122d4
 8004294:	08017954 	.word	0x08017954

08004298 <prevPage>:
#include "fonts/ocrFont.h"

uint8_t currentPage = 0;
uint8_t PAGES_NUM = 6;

void prevPage(void){
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
	if(currentPage>0){
 800429c:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <prevPage+0x30>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d006      	beq.n	80042b2 <prevPage+0x1a>
		currentPage--;
 80042a4:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <prevPage+0x30>)
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <prevPage+0x30>)
 80042ae:	701a      	strb	r2, [r3, #0]
	} else {
		currentPage=PAGES_NUM-1;
	}
}
 80042b0:	e005      	b.n	80042be <prevPage+0x26>
		currentPage=PAGES_NUM-1;
 80042b2:	4b06      	ldr	r3, [pc, #24]	; (80042cc <prevPage+0x34>)
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <prevPage+0x30>)
 80042bc:	701a      	strb	r2, [r3, #0]
}
 80042be:	bf00      	nop
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	2000377c 	.word	0x2000377c
 80042cc:	20000185 	.word	0x20000185

080042d0 <nextPage>:
void nextPage(void){
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
	if(currentPage<(PAGES_NUM-1)){
 80042d4:	4b0b      	ldr	r3, [pc, #44]	; (8004304 <nextPage+0x34>)
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <nextPage+0x38>)
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	3b01      	subs	r3, #1
 80042e0:	429a      	cmp	r2, r3
 80042e2:	da06      	bge.n	80042f2 <nextPage+0x22>
		currentPage++;
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <nextPage+0x34>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	3301      	adds	r3, #1
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <nextPage+0x34>)
 80042ee:	701a      	strb	r2, [r3, #0]
	} else {
		currentPage=0;
	}
}
 80042f0:	e002      	b.n	80042f8 <nextPage+0x28>
		currentPage=0;
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <nextPage+0x34>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	2000377c 	.word	0x2000377c
 8004308:	20000185 	.word	0x20000185

0800430c <showPage1>:

void showPage1(void){
 800430c:	b580      	push	{r7, lr}
 800430e:	b090      	sub	sp, #64	; 0x40
 8004310:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 8004312:	2300      	movs	r3, #0
 8004314:	623b      	str	r3, [r7, #32]
 8004316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	605a      	str	r2, [r3, #4]
 8004320:	609a      	str	r2, [r3, #8]
 8004322:	60da      	str	r2, [r3, #12]
 8004324:	611a      	str	r2, [r3, #16]
 8004326:	615a      	str	r2, [r3, #20]
 8004328:	831a      	strh	r2, [r3, #24]
		char timeStr[30] = {0};
 800432a:	2300      	movs	r3, #0
 800432c:	603b      	str	r3, [r7, #0]
 800432e:	1d3b      	adds	r3, r7, #4
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	609a      	str	r2, [r3, #8]
 8004338:	60da      	str	r2, [r3, #12]
 800433a:	611a      	str	r2, [r3, #16]
 800433c:	615a      	str	r2, [r3, #20]
 800433e:	831a      	strh	r2, [r3, #24]

	//	sprintf(&timeStr, "a%02d:%02d.%02d", RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
		sprintf(&timeStr, "%02d%02d", RtcTime.Hours, RtcTime.Minutes);
 8004340:	4b11      	ldr	r3, [pc, #68]	; (8004388 <showPage1+0x7c>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b10      	ldr	r3, [pc, #64]	; (8004388 <showPage1+0x7c>)
 8004348:	785b      	ldrb	r3, [r3, #1]
 800434a:	4638      	mov	r0, r7
 800434c:	490f      	ldr	r1, [pc, #60]	; (800438c <showPage1+0x80>)
 800434e:	f007 fc91 	bl	800bc74 <siprintf>
	//	sprintf(&fracStr, "%02d", 100*(RtcTime.SecondFraction - RtcTime.SubSeconds)/RtcTime.SecondFraction);
		sprintf(&fracStr, "%02d", RtcTime.Seconds);
 8004352:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <showPage1+0x7c>)
 8004354:	789b      	ldrb	r3, [r3, #2]
 8004356:	461a      	mov	r2, r3
 8004358:	f107 0320 	add.w	r3, r7, #32
 800435c:	490c      	ldr	r1, [pc, #48]	; (8004390 <showPage1+0x84>)
 800435e:	4618      	mov	r0, r3
 8004360:	f007 fc88 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, timeStr, bigDigitsLarabie);
 8004364:	463a      	mov	r2, r7
 8004366:	4b0b      	ldr	r3, [pc, #44]	; (8004394 <showPage1+0x88>)
 8004368:	2100      	movs	r1, #0
 800436a:	2000      	movs	r0, #0
 800436c:	f7fd ff20 	bl	80021b0 <lcdPutStr>
		lcdPutStr(300, 0, fracStr, fontLarabieMedium);
 8004370:	f107 0220 	add.w	r2, r7, #32
 8004374:	4b08      	ldr	r3, [pc, #32]	; (8004398 <showPage1+0x8c>)
 8004376:	2100      	movs	r1, #0
 8004378:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800437c:	f7fd ff18 	bl	80021b0 <lcdPutStr>
}
 8004380:	bf00      	nop
 8004382:	3740      	adds	r7, #64	; 0x40
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	2000355c 	.word	0x2000355c
 800438c:	080123a0 	.word	0x080123a0
 8004390:	080123ac 	.word	0x080123ac
 8004394:	0801a818 	.word	0x0801a818
 8004398:	0801e934 	.word	0x0801e934

0800439c <showPage2>:
void showPage2(void){
 800439c:	b580      	push	{r7, lr}
 800439e:	b088      	sub	sp, #32
 80043a0:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 80043a2:	2300      	movs	r3, #0
 80043a4:	603b      	str	r3, [r7, #0]
 80043a6:	1d3b      	adds	r3, r7, #4
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]
 80043ac:	605a      	str	r2, [r3, #4]
 80043ae:	609a      	str	r2, [r3, #8]
 80043b0:	60da      	str	r2, [r3, #12]
 80043b2:	611a      	str	r2, [r3, #16]
 80043b4:	615a      	str	r2, [r3, #20]
 80043b6:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 2: STW");
 80043b8:	463b      	mov	r3, r7
 80043ba:	4907      	ldr	r1, [pc, #28]	; (80043d8 <showPage2+0x3c>)
 80043bc:	4618      	mov	r0, r3
 80043be:	f007 fc59 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, fracStr, fontLarabieMedium);
 80043c2:	463a      	mov	r2, r7
 80043c4:	4b05      	ldr	r3, [pc, #20]	; (80043dc <showPage2+0x40>)
 80043c6:	2100      	movs	r1, #0
 80043c8:	2000      	movs	r0, #0
 80043ca:	f7fd fef1 	bl	80021b0 <lcdPutStr>
}
 80043ce:	bf00      	nop
 80043d0:	3720      	adds	r7, #32
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	080123b4 	.word	0x080123b4
 80043dc:	0801e934 	.word	0x0801e934

080043e0 <showPage3>:
void showPage3(void){
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b088      	sub	sp, #32
 80043e4:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 80043e6:	2300      	movs	r3, #0
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	1d3b      	adds	r3, r7, #4
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	609a      	str	r2, [r3, #8]
 80043f4:	60da      	str	r2, [r3, #12]
 80043f6:	611a      	str	r2, [r3, #16]
 80043f8:	615a      	str	r2, [r3, #20]
 80043fa:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 3: TMR");
 80043fc:	463b      	mov	r3, r7
 80043fe:	4907      	ldr	r1, [pc, #28]	; (800441c <showPage3+0x3c>)
 8004400:	4618      	mov	r0, r3
 8004402:	f007 fc37 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, fracStr, fontLarabieMedium);
 8004406:	463a      	mov	r2, r7
 8004408:	4b05      	ldr	r3, [pc, #20]	; (8004420 <showPage3+0x40>)
 800440a:	2100      	movs	r1, #0
 800440c:	2000      	movs	r0, #0
 800440e:	f7fd fecf 	bl	80021b0 <lcdPutStr>
}
 8004412:	bf00      	nop
 8004414:	3720      	adds	r7, #32
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	080123c0 	.word	0x080123c0
 8004420:	0801e934 	.word	0x0801e934

08004424 <showPage4>:
void showPage4(void){
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 800442a:	2300      	movs	r3, #0
 800442c:	603b      	str	r3, [r7, #0]
 800442e:	1d3b      	adds	r3, r7, #4
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	605a      	str	r2, [r3, #4]
 8004436:	609a      	str	r2, [r3, #8]
 8004438:	60da      	str	r2, [r3, #12]
 800443a:	611a      	str	r2, [r3, #16]
 800443c:	615a      	str	r2, [r3, #20]
 800443e:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 4: CAL");
 8004440:	463b      	mov	r3, r7
 8004442:	4907      	ldr	r1, [pc, #28]	; (8004460 <showPage4+0x3c>)
 8004444:	4618      	mov	r0, r3
 8004446:	f007 fc15 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, fracStr, fontLarabieMedium);
 800444a:	463a      	mov	r2, r7
 800444c:	4b05      	ldr	r3, [pc, #20]	; (8004464 <showPage4+0x40>)
 800444e:	2100      	movs	r1, #0
 8004450:	2000      	movs	r0, #0
 8004452:	f7fd fead 	bl	80021b0 <lcdPutStr>
}
 8004456:	bf00      	nop
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	080123cc 	.word	0x080123cc
 8004464:	0801e934 	.word	0x0801e934

08004468 <showPage5>:
void showPage5(void){
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 800446e:	2300      	movs	r3, #0
 8004470:	603b      	str	r3, [r7, #0]
 8004472:	1d3b      	adds	r3, r7, #4
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
 8004480:	615a      	str	r2, [r3, #20]
 8004482:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 5: WRLD");
 8004484:	463b      	mov	r3, r7
 8004486:	4907      	ldr	r1, [pc, #28]	; (80044a4 <showPage5+0x3c>)
 8004488:	4618      	mov	r0, r3
 800448a:	f007 fbf3 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, fracStr, fontLarabieMedium);
 800448e:	463a      	mov	r2, r7
 8004490:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <showPage5+0x40>)
 8004492:	2100      	movs	r1, #0
 8004494:	2000      	movs	r0, #0
 8004496:	f7fd fe8b 	bl	80021b0 <lcdPutStr>
}
 800449a:	bf00      	nop
 800449c:	3720      	adds	r7, #32
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	080123d8 	.word	0x080123d8
 80044a8:	0801e934 	.word	0x0801e934

080044ac <showPage6>:
void showPage6(void){
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 80044b2:	2300      	movs	r3, #0
 80044b4:	603b      	str	r3, [r7, #0]
 80044b6:	1d3b      	adds	r3, r7, #4
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	605a      	str	r2, [r3, #4]
 80044be:	609a      	str	r2, [r3, #8]
 80044c0:	60da      	str	r2, [r3, #12]
 80044c2:	611a      	str	r2, [r3, #16]
 80044c4:	615a      	str	r2, [r3, #20]
 80044c6:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 6: DLT");
 80044c8:	463b      	mov	r3, r7
 80044ca:	4907      	ldr	r1, [pc, #28]	; (80044e8 <showPage6+0x3c>)
 80044cc:	4618      	mov	r0, r3
 80044ce:	f007 fbd1 	bl	800bc74 <siprintf>
		lcdPutStr(0, 0, fracStr, fontLarabieMedium);
 80044d2:	463a      	mov	r2, r7
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <showPage6+0x40>)
 80044d6:	2100      	movs	r1, #0
 80044d8:	2000      	movs	r0, #0
 80044da:	f7fd fe69 	bl	80021b0 <lcdPutStr>
}
 80044de:	bf00      	nop
 80044e0:	3720      	adds	r7, #32
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	080123e8 	.word	0x080123e8
 80044ec:	0801e934 	.word	0x0801e934

080044f0 <showPage>:

void showPage(uint8_t pageNum){
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	71fb      	strb	r3, [r7, #7]
	switch(pageNum){
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	2b05      	cmp	r3, #5
 80044fe:	d821      	bhi.n	8004544 <showPage+0x54>
 8004500:	a201      	add	r2, pc, #4	; (adr r2, 8004508 <showPage+0x18>)
 8004502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004506:	bf00      	nop
 8004508:	08004521 	.word	0x08004521
 800450c:	08004527 	.word	0x08004527
 8004510:	0800452d 	.word	0x0800452d
 8004514:	08004533 	.word	0x08004533
 8004518:	08004539 	.word	0x08004539
 800451c:	0800453f 	.word	0x0800453f
	case 0:
		showPage1();
 8004520:	f7ff fef4 	bl	800430c <showPage1>
		break;
 8004524:	e00e      	b.n	8004544 <showPage+0x54>
	case 1:
		showPage2();
 8004526:	f7ff ff39 	bl	800439c <showPage2>
		break;
 800452a:	e00b      	b.n	8004544 <showPage+0x54>
	case 2:
		showPage3();
 800452c:	f7ff ff58 	bl	80043e0 <showPage3>
		break;
 8004530:	e008      	b.n	8004544 <showPage+0x54>
	case 3:
		showPage4();
 8004532:	f7ff ff77 	bl	8004424 <showPage4>
		break;
 8004536:	e005      	b.n	8004544 <showPage+0x54>
	case 4:
		showPage5();
 8004538:	f7ff ff96 	bl	8004468 <showPage5>
		break;
 800453c:	e002      	b.n	8004544 <showPage+0x54>
	case 5:
		showPage6();
 800453e:	f7ff ffb5 	bl	80044ac <showPage6>
		break;
 8004542:	bf00      	nop
	}
}
 8004544:	bf00      	nop
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <setDefaultClbcks>:

static void setDefaultClbcks(void){
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
//	btn_B2.onSinglePressHandler = &returnToMenu;
	btn_BA.onSinglePressHandler = &nextScreen;
 8004550:	4b08      	ldr	r3, [pc, #32]	; (8004574 <setDefaultClbcks+0x28>)
 8004552:	4a09      	ldr	r2, [pc, #36]	; (8004578 <setDefaultClbcks+0x2c>)
 8004554:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8004556:	4b09      	ldr	r3, [pc, #36]	; (800457c <setDefaultClbcks+0x30>)
 8004558:	4a09      	ldr	r2, [pc, #36]	; (8004580 <setDefaultClbcks+0x34>)
 800455a:	611a      	str	r2, [r3, #16]
	btn_B3.onSinglePressHandler = &prevPage;
 800455c:	4b09      	ldr	r3, [pc, #36]	; (8004584 <setDefaultClbcks+0x38>)
 800455e:	4a0a      	ldr	r2, [pc, #40]	; (8004588 <setDefaultClbcks+0x3c>)
 8004560:	611a      	str	r2, [r3, #16]
	btn_B1.onSinglePressHandler = &nextPage;
 8004562:	4b0a      	ldr	r3, [pc, #40]	; (800458c <setDefaultClbcks+0x40>)
 8004564:	4a0a      	ldr	r2, [pc, #40]	; (8004590 <setDefaultClbcks+0x44>)
 8004566:	611a      	str	r2, [r3, #16]
//	btn_BB.onSinglePressHandler = &showOptions;
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	20000548 	.word	0x20000548
 8004578:	08001d15 	.word	0x08001d15
 800457c:	20000590 	.word	0x20000590
 8004580:	08001d25 	.word	0x08001d25
 8004584:	200005fc 	.word	0x200005fc
 8004588:	08004299 	.word	0x08004299
 800458c:	200005b4 	.word	0x200005b4
 8004590:	080042d1 	.word	0x080042d1

08004594 <settingsSetup>:


void settingsSetup(void){
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8004598:	f7ff ffd8 	bl	800454c <setDefaultClbcks>
}
 800459c:	bf00      	nop
 800459e:	bd80      	pop	{r7, pc}

080045a0 <settingsMain>:

void settingsMain(void){
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
	char tempStr[30] = {0};
 80045a6:	2300      	movs	r3, #0
 80045a8:	603b      	str	r3, [r7, #0]
 80045aa:	1d3b      	adds	r3, r7, #4
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	605a      	str	r2, [r3, #4]
 80045b2:	609a      	str	r2, [r3, #8]
 80045b4:	60da      	str	r2, [r3, #12]
 80045b6:	611a      	str	r2, [r3, #16]
 80045b8:	615a      	str	r2, [r3, #20]
 80045ba:	831a      	strh	r2, [r3, #24]
	sprintf(&tempStr, "Settings will be shown");
 80045bc:	463b      	mov	r3, r7
 80045be:	4909      	ldr	r1, [pc, #36]	; (80045e4 <settingsMain+0x44>)
 80045c0:	4618      	mov	r0, r3
 80045c2:	f007 fb57 	bl	800bc74 <siprintf>
	lcdPutStr(0, 0, tempStr, font13);
 80045c6:	463a      	mov	r2, r7
 80045c8:	4b07      	ldr	r3, [pc, #28]	; (80045e8 <settingsMain+0x48>)
 80045ca:	2100      	movs	r1, #0
 80045cc:	2000      	movs	r0, #0
 80045ce:	f7fd fdef 	bl	80021b0 <lcdPutStr>
	showPage(currentPage);
 80045d2:	4b06      	ldr	r3, [pc, #24]	; (80045ec <settingsMain+0x4c>)
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7ff ff8a 	bl	80044f0 <showPage>

}
 80045dc:	bf00      	nop
 80045de:	3720      	adds	r7, #32
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	080123f4 	.word	0x080123f4
 80045e8:	080197bc 	.word	0x080197bc
 80045ec:	2000377c 	.word	0x2000377c

080045f0 <startStopwatch>:
#include "fonts/zekton24.h"

#include <fonts/zekton45.h>
#include "stopwatchModule.h"

void startStopwatch(){
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
	stwStart();
 80045f4:	f7fe fa28 	bl	8002a48 <stwStart>
	btn_BB.onSinglePressHandler = &stopStopwatch;
 80045f8:	4b03      	ldr	r3, [pc, #12]	; (8004608 <startStopwatch+0x18>)
 80045fa:	4a04      	ldr	r2, [pc, #16]	; (800460c <startStopwatch+0x1c>)
 80045fc:	611a      	str	r2, [r3, #16]
	btn_B2.onSinglePressHandler = &saveStopwatch;
 80045fe:	4b04      	ldr	r3, [pc, #16]	; (8004610 <startStopwatch+0x20>)
 8004600:	4a04      	ldr	r2, [pc, #16]	; (8004614 <startStopwatch+0x24>)
 8004602:	611a      	str	r2, [r3, #16]
}
 8004604:	bf00      	nop
 8004606:	bd80      	pop	{r7, pc}
 8004608:	2000056c 	.word	0x2000056c
 800460c:	08004619 	.word	0x08004619
 8004610:	200005d8 	.word	0x200005d8
 8004614:	08004659 	.word	0x08004659

08004618 <stopStopwatch>:
void stopStopwatch(){
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
	stwStop();
 800461c:	f7fe fa38 	bl	8002a90 <stwStop>
	btn_BB.onSinglePressHandler = &startStopwatch;
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <stopStopwatch+0x18>)
 8004622:	4a04      	ldr	r2, [pc, #16]	; (8004634 <stopStopwatch+0x1c>)
 8004624:	611a      	str	r2, [r3, #16]
	btn_B2.onSinglePressHandler = &resetStopwatch;
 8004626:	4b04      	ldr	r3, [pc, #16]	; (8004638 <stopStopwatch+0x20>)
 8004628:	4a04      	ldr	r2, [pc, #16]	; (800463c <stopStopwatch+0x24>)
 800462a:	611a      	str	r2, [r3, #16]
}
 800462c:	bf00      	nop
 800462e:	bd80      	pop	{r7, pc}
 8004630:	2000056c 	.word	0x2000056c
 8004634:	080045f1 	.word	0x080045f1
 8004638:	200005d8 	.word	0x200005d8
 800463c:	08004641 	.word	0x08004641

08004640 <resetStopwatch>:
void resetStopwatch(){
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
	stwClear();
 8004644:	f7fe fa32 	bl	8002aac <stwClear>
	stwT.clear();
 8004648:	4b02      	ldr	r3, [pc, #8]	; (8004654 <resetStopwatch+0x14>)
 800464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464c:	4798      	blx	r3
}
 800464e:	bf00      	nop
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	2000014c 	.word	0x2000014c

08004658 <saveStopwatch>:
void saveStopwatch(){
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
	stwSave();
 800465c:	f7fe fa34 	bl	8002ac8 <stwSave>
}
 8004660:	bf00      	nop
 8004662:	bd80      	pop	{r7, pc}

08004664 <setDefaultClbcks>:

static void setDefaultClbcks(void){
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
//	btn_B3.onSingleLongPressHandler = &returnToMenu;
	btn_B3.onSinglePressHandler = &resetPos;
 8004668:	4b10      	ldr	r3, [pc, #64]	; (80046ac <setDefaultClbcks+0x48>)
 800466a:	4a11      	ldr	r2, [pc, #68]	; (80046b0 <setDefaultClbcks+0x4c>)
 800466c:	611a      	str	r2, [r3, #16]
	btn_BA.onSinglePressHandler = &nextScreen;
 800466e:	4b11      	ldr	r3, [pc, #68]	; (80046b4 <setDefaultClbcks+0x50>)
 8004670:	4a11      	ldr	r2, [pc, #68]	; (80046b8 <setDefaultClbcks+0x54>)
 8004672:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8004674:	4b11      	ldr	r3, [pc, #68]	; (80046bc <setDefaultClbcks+0x58>)
 8004676:	4a12      	ldr	r2, [pc, #72]	; (80046c0 <setDefaultClbcks+0x5c>)
 8004678:	611a      	str	r2, [r3, #16]
	// Start/pause stw
	if(stwS.state){
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <setDefaultClbcks+0x60>)
 800467c:	78db      	ldrb	r3, [r3, #3]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b00      	cmp	r3, #0
 8004686:	d006      	beq.n	8004696 <setDefaultClbcks+0x32>
		btn_BB.onSinglePressHandler = &stopStopwatch;
 8004688:	4b0f      	ldr	r3, [pc, #60]	; (80046c8 <setDefaultClbcks+0x64>)
 800468a:	4a10      	ldr	r2, [pc, #64]	; (80046cc <setDefaultClbcks+0x68>)
 800468c:	611a      	str	r2, [r3, #16]
		btn_B2.onSinglePressHandler = &saveStopwatch;
 800468e:	4b10      	ldr	r3, [pc, #64]	; (80046d0 <setDefaultClbcks+0x6c>)
 8004690:	4a10      	ldr	r2, [pc, #64]	; (80046d4 <setDefaultClbcks+0x70>)
 8004692:	611a      	str	r2, [r3, #16]
	} else {
		btn_BB.onSinglePressHandler = &startStopwatch;
		btn_B2.onSinglePressHandler = &resetStopwatch;
	}
}
 8004694:	e005      	b.n	80046a2 <setDefaultClbcks+0x3e>
		btn_BB.onSinglePressHandler = &startStopwatch;
 8004696:	4b0c      	ldr	r3, [pc, #48]	; (80046c8 <setDefaultClbcks+0x64>)
 8004698:	4a0f      	ldr	r2, [pc, #60]	; (80046d8 <setDefaultClbcks+0x74>)
 800469a:	611a      	str	r2, [r3, #16]
		btn_B2.onSinglePressHandler = &resetStopwatch;
 800469c:	4b0c      	ldr	r3, [pc, #48]	; (80046d0 <setDefaultClbcks+0x6c>)
 800469e:	4a0f      	ldr	r2, [pc, #60]	; (80046dc <setDefaultClbcks+0x78>)
 80046a0:	611a      	str	r2, [r3, #16]
}
 80046a2:	bf00      	nop
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	200005fc 	.word	0x200005fc
 80046b0:	08001d35 	.word	0x08001d35
 80046b4:	20000548 	.word	0x20000548
 80046b8:	08001d15 	.word	0x08001d15
 80046bc:	20000590 	.word	0x20000590
 80046c0:	08001d25 	.word	0x08001d25
 80046c4:	200035ec 	.word	0x200035ec
 80046c8:	2000056c 	.word	0x2000056c
 80046cc:	08004619 	.word	0x08004619
 80046d0:	200005d8 	.word	0x200005d8
 80046d4:	08004659 	.word	0x08004659
 80046d8:	080045f1 	.word	0x080045f1
 80046dc:	08004641 	.word	0x08004641

080046e0 <convertTicks>:

struct stopwatch_t stw_val = {0, 0, 0, 0};

struct stopwatch_t convertTicks(uint32_t ticks){
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	struct stopwatch_t bff = {
		ticks/(100*60*60),
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	099b      	lsrs	r3, r3, #6
 80046ec:	4a22      	ldr	r2, [pc, #136]	; (8004778 <convertTicks+0x98>)
 80046ee:	fba2 2303 	umull	r2, r3, r2, r3
 80046f2:	089b      	lsrs	r3, r3, #2
	struct stopwatch_t bff = {
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	723b      	strb	r3, [r7, #8]
		ticks%(100*60*60)/(60*100),
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	0993      	lsrs	r3, r2, #6
 80046fc:	491e      	ldr	r1, [pc, #120]	; (8004778 <convertTicks+0x98>)
 80046fe:	fba1 1303 	umull	r1, r3, r1, r3
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	491d      	ldr	r1, [pc, #116]	; (800477c <convertTicks+0x9c>)
 8004706:	fb01 f303 	mul.w	r3, r1, r3
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	4a1c      	ldr	r2, [pc, #112]	; (8004780 <convertTicks+0xa0>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	09db      	lsrs	r3, r3, #7
	struct stopwatch_t bff = {
 8004714:	b2db      	uxtb	r3, r3
 8004716:	727b      	strb	r3, [r7, #9]
		ticks%(60*100)/(100),
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	4b19      	ldr	r3, [pc, #100]	; (8004780 <convertTicks+0xa0>)
 800471c:	fba3 1302 	umull	r1, r3, r3, r2
 8004720:	09db      	lsrs	r3, r3, #7
 8004722:	f241 7170 	movw	r1, #6000	; 0x1770
 8004726:	fb01 f303 	mul.w	r3, r1, r3
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	4a15      	ldr	r2, [pc, #84]	; (8004784 <convertTicks+0xa4>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	095b      	lsrs	r3, r3, #5
	struct stopwatch_t bff = {
 8004734:	b2db      	uxtb	r3, r3
 8004736:	72bb      	strb	r3, [r7, #10]
		ticks%100
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	4b12      	ldr	r3, [pc, #72]	; (8004784 <convertTicks+0xa4>)
 800473c:	fba3 1302 	umull	r1, r3, r3, r2
 8004740:	095b      	lsrs	r3, r3, #5
 8004742:	2164      	movs	r1, #100	; 0x64
 8004744:	fb01 f303 	mul.w	r3, r1, r3
 8004748:	1ad3      	subs	r3, r2, r3
	struct stopwatch_t bff = {
 800474a:	b2db      	uxtb	r3, r3
 800474c:	72fb      	strb	r3, [r7, #11]
	};
	return bff;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	2300      	movs	r3, #0
 8004754:	7b3a      	ldrb	r2, [r7, #12]
 8004756:	f362 0307 	bfi	r3, r2, #0, #8
 800475a:	7b7a      	ldrb	r2, [r7, #13]
 800475c:	f362 230f 	bfi	r3, r2, #8, #8
 8004760:	7bba      	ldrb	r2, [r7, #14]
 8004762:	f362 4317 	bfi	r3, r2, #16, #8
 8004766:	7bfa      	ldrb	r2, [r7, #15]
 8004768:	f362 631f 	bfi	r3, r2, #24, #8
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	002e9a77 	.word	0x002e9a77
 800477c:	00057e40 	.word	0x00057e40
 8004780:	057619f1 	.word	0x057619f1
 8004784:	51eb851f 	.word	0x51eb851f

08004788 <stwString>:

uint8_t* stwString(struct stopwatch_t stw, char* str){
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af02      	add	r7, sp, #8
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
	sprintf(str, "%dh%02d'%02d.%02d\"", stw.hours, stw.min, stw.sec, stw.csec);
 8004792:	793b      	ldrb	r3, [r7, #4]
 8004794:	4619      	mov	r1, r3
 8004796:	797b      	ldrb	r3, [r7, #5]
 8004798:	4618      	mov	r0, r3
 800479a:	79bb      	ldrb	r3, [r7, #6]
 800479c:	79fa      	ldrb	r2, [r7, #7]
 800479e:	9201      	str	r2, [sp, #4]
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	4603      	mov	r3, r0
 80047a4:	460a      	mov	r2, r1
 80047a6:	4904      	ldr	r1, [pc, #16]	; (80047b8 <stwString+0x30>)
 80047a8:	6838      	ldr	r0, [r7, #0]
 80047aa:	f007 fa63 	bl	800bc74 <siprintf>
	return str;
 80047ae:	683b      	ldr	r3, [r7, #0]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	080124c4 	.word	0x080124c4

080047bc <updateStopwatch>:
void updateStopwatch(void){
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
	stw_val.hours = stwS.cnt/(100*60*60);
 80047c0:	4b2a      	ldr	r3, [pc, #168]	; (800486c <updateStopwatch+0xb0>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f3c3 0317 	ubfx	r3, r3, #0, #24
 80047c8:	4a29      	ldr	r2, [pc, #164]	; (8004870 <updateStopwatch+0xb4>)
 80047ca:	fb82 1203 	smull	r1, r2, r2, r3
 80047ce:	1452      	asrs	r2, r2, #17
 80047d0:	17db      	asrs	r3, r3, #31
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	4b27      	ldr	r3, [pc, #156]	; (8004874 <updateStopwatch+0xb8>)
 80047d8:	701a      	strb	r2, [r3, #0]
	stw_val.min = stwS.cnt%(100*60*60)/(60*100);
 80047da:	4b24      	ldr	r3, [pc, #144]	; (800486c <updateStopwatch+0xb0>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f3c3 0317 	ubfx	r3, r3, #0, #24
 80047e2:	461a      	mov	r2, r3
 80047e4:	4b22      	ldr	r3, [pc, #136]	; (8004870 <updateStopwatch+0xb4>)
 80047e6:	fb83 1302 	smull	r1, r3, r3, r2
 80047ea:	1459      	asrs	r1, r3, #17
 80047ec:	17d3      	asrs	r3, r2, #31
 80047ee:	1acb      	subs	r3, r1, r3
 80047f0:	4921      	ldr	r1, [pc, #132]	; (8004878 <updateStopwatch+0xbc>)
 80047f2:	fb01 f303 	mul.w	r3, r1, r3
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	4a20      	ldr	r2, [pc, #128]	; (800487c <updateStopwatch+0xc0>)
 80047fa:	fb82 1203 	smull	r1, r2, r2, r3
 80047fe:	11d2      	asrs	r2, r2, #7
 8004800:	17db      	asrs	r3, r3, #31
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	b2da      	uxtb	r2, r3
 8004806:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <updateStopwatch+0xb8>)
 8004808:	705a      	strb	r2, [r3, #1]
	stw_val.sec = stwS.cnt%(60*100)/(100);
 800480a:	4b18      	ldr	r3, [pc, #96]	; (800486c <updateStopwatch+0xb0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8004812:	461a      	mov	r2, r3
 8004814:	4b19      	ldr	r3, [pc, #100]	; (800487c <updateStopwatch+0xc0>)
 8004816:	fb83 1302 	smull	r1, r3, r3, r2
 800481a:	11d9      	asrs	r1, r3, #7
 800481c:	17d3      	asrs	r3, r2, #31
 800481e:	1acb      	subs	r3, r1, r3
 8004820:	f241 7170 	movw	r1, #6000	; 0x1770
 8004824:	fb01 f303 	mul.w	r3, r1, r3
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	4a15      	ldr	r2, [pc, #84]	; (8004880 <updateStopwatch+0xc4>)
 800482c:	fb82 1203 	smull	r1, r2, r2, r3
 8004830:	1152      	asrs	r2, r2, #5
 8004832:	17db      	asrs	r3, r3, #31
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	b2da      	uxtb	r2, r3
 8004838:	4b0e      	ldr	r3, [pc, #56]	; (8004874 <updateStopwatch+0xb8>)
 800483a:	709a      	strb	r2, [r3, #2]
	stw_val.csec = stwS.cnt%100;
 800483c:	4b0b      	ldr	r3, [pc, #44]	; (800486c <updateStopwatch+0xb0>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8004844:	461a      	mov	r2, r3
 8004846:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <updateStopwatch+0xc4>)
 8004848:	fb83 1302 	smull	r1, r3, r3, r2
 800484c:	1159      	asrs	r1, r3, #5
 800484e:	17d3      	asrs	r3, r2, #31
 8004850:	1acb      	subs	r3, r1, r3
 8004852:	2164      	movs	r1, #100	; 0x64
 8004854:	fb01 f303 	mul.w	r3, r1, r3
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	b2da      	uxtb	r2, r3
 800485c:	4b05      	ldr	r3, [pc, #20]	; (8004874 <updateStopwatch+0xb8>)
 800485e:	70da      	strb	r2, [r3, #3]
}
 8004860:	bf00      	nop
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	200035ec 	.word	0x200035ec
 8004870:	5d34edef 	.word	0x5d34edef
 8004874:	20003780 	.word	0x20003780
 8004878:	00057e40 	.word	0x00057e40
 800487c:	057619f1 	.word	0x057619f1
 8004880:	51eb851f 	.word	0x51eb851f

08004884 <stwSetup>:

void stwSetup(void){
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8004888:	f7ff feec 	bl	8004664 <setDefaultClbcks>
}
 800488c:	bf00      	nop
 800488e:	bd80      	pop	{r7, pc}

08004890 <stwMain>:


// functions to execute when menu item entered
void stwMain(void){
 8004890:	b590      	push	{r4, r7, lr}
 8004892:	b091      	sub	sp, #68	; 0x44
 8004894:	af02      	add	r7, sp, #8
	char guiPos[6] = {0};
 8004896:	2300      	movs	r3, #0
 8004898:	623b      	str	r3, [r7, #32]
 800489a:	2300      	movs	r3, #0
 800489c:	84bb      	strh	r3, [r7, #36]	; 0x24
	sprintf(&guiPos, "%02d:%02d", RtcTime.Hours, RtcTime.Minutes);
 800489e:	4b7c      	ldr	r3, [pc, #496]	; (8004a90 <stwMain+0x200>)
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	4b7a      	ldr	r3, [pc, #488]	; (8004a90 <stwMain+0x200>)
 80048a6:	785b      	ldrb	r3, [r3, #1]
 80048a8:	f107 0020 	add.w	r0, r7, #32
 80048ac:	4979      	ldr	r1, [pc, #484]	; (8004a94 <stwMain+0x204>)
 80048ae:	f007 f9e1 	bl	800bc74 <siprintf>
	lcdPutStr(400 - 10 - (*zekton24font.font_Width) * strlen(guiPos), 10, guiPos, zekton24font);
 80048b2:	2314      	movs	r3, #20
 80048b4:	b29c      	uxth	r4, r3
 80048b6:	f107 0320 	add.w	r3, r7, #32
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fb fc98 	bl	80001f0 <strlen>
 80048c0:	4603      	mov	r3, r0
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	fb14 f303 	smulbb	r3, r4, r3
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	f5c3 73c3 	rsb	r3, r3, #390	; 0x186
 80048ce:	b298      	uxth	r0, r3
 80048d0:	f107 0220 	add.w	r2, r7, #32
 80048d4:	4b70      	ldr	r3, [pc, #448]	; (8004a98 <stwMain+0x208>)
 80048d6:	210a      	movs	r1, #10
 80048d8:	f7fd fc6a 	bl	80021b0 <lcdPutStr>

	updateStopwatch();
 80048dc:	f7ff ff6e 	bl	80047bc <updateStopwatch>
	char tempStr2[30] = {0};
 80048e0:	2300      	movs	r3, #0
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	1d3b      	adds	r3, r7, #4
 80048e6:	2200      	movs	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	605a      	str	r2, [r3, #4]
 80048ec:	609a      	str	r2, [r3, #8]
 80048ee:	60da      	str	r2, [r3, #12]
 80048f0:	611a      	str	r2, [r3, #16]
 80048f2:	615a      	str	r2, [r3, #20]
 80048f4:	831a      	strh	r2, [r3, #24]
	if(stw_val.hours != 0){
 80048f6:	4b69      	ldr	r3, [pc, #420]	; (8004a9c <stwMain+0x20c>)
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d007      	beq.n	800490e <stwMain+0x7e>
		sprintf(&tempStr2, "%01dh", stw_val.hours);
 80048fe:	4b67      	ldr	r3, [pc, #412]	; (8004a9c <stwMain+0x20c>)
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	461a      	mov	r2, r3
 8004904:	463b      	mov	r3, r7
 8004906:	4966      	ldr	r1, [pc, #408]	; (8004aa0 <stwMain+0x210>)
 8004908:	4618      	mov	r0, r3
 800490a:	f007 f9b3 	bl	800bc74 <siprintf>
	}
	lcdPutStr(20, 95, tempStr2, zekton24font);
 800490e:	463a      	mov	r2, r7
 8004910:	4b61      	ldr	r3, [pc, #388]	; (8004a98 <stwMain+0x208>)
 8004912:	215f      	movs	r1, #95	; 0x5f
 8004914:	2014      	movs	r0, #20
 8004916:	f7fd fc4b 	bl	80021b0 <lcdPutStr>
	sprintf(&tempStr2, "%02d'%02d.%02d\"", stw_val.min, stw_val.sec, stw_val.csec);
 800491a:	4b60      	ldr	r3, [pc, #384]	; (8004a9c <stwMain+0x20c>)
 800491c:	785b      	ldrb	r3, [r3, #1]
 800491e:	461a      	mov	r2, r3
 8004920:	4b5e      	ldr	r3, [pc, #376]	; (8004a9c <stwMain+0x20c>)
 8004922:	789b      	ldrb	r3, [r3, #2]
 8004924:	4619      	mov	r1, r3
 8004926:	4b5d      	ldr	r3, [pc, #372]	; (8004a9c <stwMain+0x20c>)
 8004928:	78db      	ldrb	r3, [r3, #3]
 800492a:	4638      	mov	r0, r7
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	460b      	mov	r3, r1
 8004930:	495c      	ldr	r1, [pc, #368]	; (8004aa4 <stwMain+0x214>)
 8004932:	f007 f99f 	bl	800bc74 <siprintf>
	lcdPutStr(380-(*(zekton45font.font_Width)*strlen(tempStr2)), 76, tempStr2, zekton45font);
 8004936:	2322      	movs	r3, #34	; 0x22
 8004938:	b29c      	uxth	r4, r3
 800493a:	463b      	mov	r3, r7
 800493c:	4618      	mov	r0, r3
 800493e:	f7fb fc57 	bl	80001f0 <strlen>
 8004942:	4603      	mov	r3, r0
 8004944:	b29b      	uxth	r3, r3
 8004946:	fb14 f303 	smulbb	r3, r4, r3
 800494a:	b29b      	uxth	r3, r3
 800494c:	f5c3 73be 	rsb	r3, r3, #380	; 0x17c
 8004950:	b298      	uxth	r0, r3
 8004952:	463a      	mov	r2, r7
 8004954:	4b54      	ldr	r3, [pc, #336]	; (8004aa8 <stwMain+0x218>)
 8004956:	214c      	movs	r1, #76	; 0x4c
 8004958:	f7fd fc2a 	bl	80021b0 <lcdPutStr>
	for(uint8_t i = 0; i < 7; i++){
 800495c:	2300      	movs	r3, #0
 800495e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004962:	e08b      	b.n	8004a7c <stwMain+0x1ec>
//		sprintf(&tempStr2, "%d. %d\"", i, stwT.stwArray[i]%(60*100)/100);
//		sprintf(&tempStr2, "%d. %s", i, stwString(convertTicks(stwT.stwArray[i])));
		if(stwT.stwArray[i] != 0){
 8004964:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004968:	4a50      	ldr	r2, [pc, #320]	; (8004aac <stwMain+0x21c>)
 800496a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d07f      	beq.n	8004a72 <stwMain+0x1e2>
			sprintf(&tempStr2, "Lap %d:", i+1);
 8004972:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	463b      	mov	r3, r7
 800497a:	494d      	ldr	r1, [pc, #308]	; (8004ab0 <stwMain+0x220>)
 800497c:	4618      	mov	r0, r3
 800497e:	f007 f979 	bl	800bc74 <siprintf>
			lcdPutStr(0, 130+i*16, tempStr2, zekton12font);
 8004982:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	b2db      	uxtb	r3, r3
 800498a:	3b7e      	subs	r3, #126	; 0x7e
 800498c:	b2d9      	uxtb	r1, r3
 800498e:	463a      	mov	r2, r7
 8004990:	4b48      	ldr	r3, [pc, #288]	; (8004ab4 <stwMain+0x224>)
 8004992:	2000      	movs	r0, #0
 8004994:	f7fd fc0c 	bl	80021b0 <lcdPutStr>
			if(i>0){
 8004998:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800499c:	2b00      	cmp	r3, #0
 800499e:	d022      	beq.n	80049e6 <stwMain+0x156>
				lcdPutStr(55, 130+i*16, stwString(convertTicks(stwT.stwArray[i]-stwT.stwArray[i-1]), &tempStr2), zekton12font);
 80049a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049a4:	011b      	lsls	r3, r3, #4
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	3b7e      	subs	r3, #126	; 0x7e
 80049aa:	b2dc      	uxtb	r4, r3
 80049ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049b0:	4a3e      	ldr	r2, [pc, #248]	; (8004aac <stwMain+0x21c>)
 80049b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80049b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049ba:	3b01      	subs	r3, #1
 80049bc:	493b      	ldr	r1, [pc, #236]	; (8004aac <stwMain+0x21c>)
 80049be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff fe8b 	bl	80046e0 <convertTicks>
 80049ca:	4603      	mov	r3, r0
 80049cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80049ce:	463b      	mov	r3, r7
 80049d0:	4619      	mov	r1, r3
 80049d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049d4:	f7ff fed8 	bl	8004788 <stwString>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b36      	ldr	r3, [pc, #216]	; (8004ab4 <stwMain+0x224>)
 80049dc:	4621      	mov	r1, r4
 80049de:	2037      	movs	r0, #55	; 0x37
 80049e0:	f7fd fbe6 	bl	80021b0 <lcdPutStr>
 80049e4:	e01a      	b.n	8004a1c <stwMain+0x18c>
			} else {
				lcdPutStr(55, 130+i*16, stwString(convertTicks(stwT.stwArray[i]), &tempStr2), zekton12font);
 80049e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049ea:	011b      	lsls	r3, r3, #4
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	3b7e      	subs	r3, #126	; 0x7e
 80049f0:	b2dc      	uxtb	r4, r3
 80049f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049f6:	4a2d      	ldr	r2, [pc, #180]	; (8004aac <stwMain+0x21c>)
 80049f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fe6f 	bl	80046e0 <convertTicks>
 8004a02:	4603      	mov	r3, r0
 8004a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a06:	463b      	mov	r3, r7
 8004a08:	4619      	mov	r1, r3
 8004a0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a0c:	f7ff febc 	bl	8004788 <stwString>
 8004a10:	4602      	mov	r2, r0
 8004a12:	4b28      	ldr	r3, [pc, #160]	; (8004ab4 <stwMain+0x224>)
 8004a14:	4621      	mov	r1, r4
 8004a16:	2037      	movs	r0, #55	; 0x37
 8004a18:	f7fd fbca 	bl	80021b0 <lcdPutStr>
			}
			sprintf(&tempStr2, "Split:");
 8004a1c:	463b      	mov	r3, r7
 8004a1e:	4926      	ldr	r1, [pc, #152]	; (8004ab8 <stwMain+0x228>)
 8004a20:	4618      	mov	r0, r3
 8004a22:	f007 f927 	bl	800bc74 <siprintf>
			lcdPutStr(165, 130+i*16, tempStr2, zekton12font);
 8004a26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	3b7e      	subs	r3, #126	; 0x7e
 8004a30:	b2d9      	uxtb	r1, r3
 8004a32:	463a      	mov	r2, r7
 8004a34:	4b1f      	ldr	r3, [pc, #124]	; (8004ab4 <stwMain+0x224>)
 8004a36:	20a5      	movs	r0, #165	; 0xa5
 8004a38:	f7fd fbba 	bl	80021b0 <lcdPutStr>
			lcdPutStr(225, 130+i*16, stwString(convertTicks(stwT.stwArray[i]), &tempStr2), zekton12font);
 8004a3c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	3b7e      	subs	r3, #126	; 0x7e
 8004a46:	b2dc      	uxtb	r4, r3
 8004a48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004a4c:	4a17      	ldr	r2, [pc, #92]	; (8004aac <stwMain+0x21c>)
 8004a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff fe44 	bl	80046e0 <convertTicks>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	633b      	str	r3, [r7, #48]	; 0x30
 8004a5c:	463b      	mov	r3, r7
 8004a5e:	4619      	mov	r1, r3
 8004a60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a62:	f7ff fe91 	bl	8004788 <stwString>
 8004a66:	4602      	mov	r2, r0
 8004a68:	4b12      	ldr	r3, [pc, #72]	; (8004ab4 <stwMain+0x224>)
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	20e1      	movs	r0, #225	; 0xe1
 8004a6e:	f7fd fb9f 	bl	80021b0 <lcdPutStr>
	for(uint8_t i = 0; i < 7; i++){
 8004a72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004a76:	3301      	adds	r3, #1
 8004a78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004a7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004a80:	2b06      	cmp	r3, #6
 8004a82:	f67f af6f 	bls.w	8004964 <stwMain+0xd4>

//	sprintf(&tempStr2, "%d", stwS.cnt);
//	lcdPutStr(0, 130, tempStr2, zecton45font);
//	sprintf(&tempStr2, "%d", stwS.state);
//	lcdPutStr(0, 184, tempStr2, zecton45font);
}
 8004a86:	bf00      	nop
 8004a88:	bf00      	nop
 8004a8a:	373c      	adds	r7, #60	; 0x3c
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd90      	pop	{r4, r7, pc}
 8004a90:	2000355c 	.word	0x2000355c
 8004a94:	080124d8 	.word	0x080124d8
 8004a98:	08024eb0 	.word	0x08024eb0
 8004a9c:	20003780 	.word	0x20003780
 8004aa0:	080124e4 	.word	0x080124e4
 8004aa4:	080124ec 	.word	0x080124ec
 8004aa8:	08026d18 	.word	0x08026d18
 8004aac:	2000014c 	.word	0x2000014c
 8004ab0:	080124fc 	.word	0x080124fc
 8004ab4:	08024428 	.word	0x08024428
 8004ab8:	08012504 	.word	0x08012504

08004abc <setDefaultClbcks>:
#include "fonts/zekton84.h"
#include <fonts/zekton45.h>



static void setDefaultClbcks(void){
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
	// module callbacks
	btn_B2.onSinglePressHandler = &showCntxMenu;
 8004ac0:	4b06      	ldr	r3, [pc, #24]	; (8004adc <setDefaultClbcks+0x20>)
 8004ac2:	4a07      	ldr	r2, [pc, #28]	; (8004ae0 <setDefaultClbcks+0x24>)
 8004ac4:	611a      	str	r2, [r3, #16]
	btn_BA.onSinglePressHandler = &nextScreen;
 8004ac6:	4b07      	ldr	r3, [pc, #28]	; (8004ae4 <setDefaultClbcks+0x28>)
 8004ac8:	4a07      	ldr	r2, [pc, #28]	; (8004ae8 <setDefaultClbcks+0x2c>)
 8004aca:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <setDefaultClbcks+0x30>)
 8004ace:	4a08      	ldr	r2, [pc, #32]	; (8004af0 <setDefaultClbcks+0x34>)
 8004ad0:	611a      	str	r2, [r3, #16]
}
 8004ad2:	bf00      	nop
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	200005d8 	.word	0x200005d8
 8004ae0:	08003399 	.word	0x08003399
 8004ae4:	20000548 	.word	0x20000548
 8004ae8:	08001d15 	.word	0x08001d15
 8004aec:	20000590 	.word	0x20000590
 8004af0:	08001d25 	.word	0x08001d25

08004af4 <setTimeAction>:

static void setTimeAction(void){
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
	guiApplyView(&timeInputModule);
 8004af8:	4802      	ldr	r0, [pc, #8]	; (8004b04 <setTimeAction+0x10>)
 8004afa:	f7fd f927 	bl	8001d4c <guiApplyView>
}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	20000274 	.word	0x20000274

08004b08 <setDateAction>:
static void setDateAction(void){
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
	guiApplyView(&dateInputModule);
 8004b0c:	4802      	ldr	r0, [pc, #8]	; (8004b18 <setDateAction+0x10>)
 8004b0e:	f7fd f91d 	bl	8001d4c <guiApplyView>
}
 8004b12:	bf00      	nop
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	20000240 	.word	0x20000240

08004b1c <faceSetup>:
const struct ContextAction action2 = {"Set date", &setDateAction};
const struct ContextAction action3 = {"Customize", &setTimeAction};
const struct ContextAction action4 = {"Lock", &setTimeAction};
struct ContextAction* ContextActions[] = {&action1, &action2, &action3, &action4};

void faceSetup(void){
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8004b20:	f7ff ffcc 	bl	8004abc <setDefaultClbcks>
	setupCntxMenu(&setDefaultClbcks);
 8004b24:	4802      	ldr	r0, [pc, #8]	; (8004b30 <faceSetup+0x14>)
 8004b26:	f7fe fbb1 	bl	800328c <setupCntxMenu>
//	setupCntxMenu(&setDefaultClbcks, cntxActions, 3);
}
 8004b2a:	bf00      	nop
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	08004abd 	.word	0x08004abd

08004b34 <faceMain>:

void faceMain(void){
 8004b34:	b590      	push	{r4, r7, lr}
 8004b36:	b0b1      	sub	sp, #196	; 0xc4
 8004b38:	af00      	add	r7, sp, #0
	char temperature[30] = {0};
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b40:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	605a      	str	r2, [r3, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
 8004b4c:	60da      	str	r2, [r3, #12]
 8004b4e:	611a      	str	r2, [r3, #16]
 8004b50:	615a      	str	r2, [r3, #20]
 8004b52:	831a      	strh	r2, [r3, #24]
	sprintf(&temperature, "%4.1f`C", bmpData.temperature);
 8004b54:	4b83      	ldr	r3, [pc, #524]	; (8004d64 <faceMain+0x230>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7fb fd0f 	bl	800057c <__aeabi_f2d>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8004b66:	4980      	ldr	r1, [pc, #512]	; (8004d68 <faceMain+0x234>)
 8004b68:	f007 f884 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(temperature))), 14, temperature, zekton24font);
 8004b6c:	2314      	movs	r3, #20
 8004b6e:	b29c      	uxth	r4, r3
 8004b70:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7fb fb3b 	bl	80001f0 <strlen>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	f1c3 030d 	rsb	r3, r3, #13
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	fb14 f303 	smulbb	r3, r4, r3
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	3323      	adds	r3, #35	; 0x23
 8004b8a:	b298      	uxth	r0, r3
 8004b8c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8004b90:	4b76      	ldr	r3, [pc, #472]	; (8004d6c <faceMain+0x238>)
 8004b92:	210e      	movs	r1, #14
 8004b94:	f7fd fb0c 	bl	80021b0 <lcdPutStr>
	char baroStr[30] = {0};
 8004b98:	2300      	movs	r3, #0
 8004b9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004b9e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
 8004ba6:	605a      	str	r2, [r3, #4]
 8004ba8:	609a      	str	r2, [r3, #8]
 8004baa:	60da      	str	r2, [r3, #12]
 8004bac:	611a      	str	r2, [r3, #16]
 8004bae:	615a      	str	r2, [r3, #20]
 8004bb0:	831a      	strh	r2, [r3, #24]
	sprintf(&baroStr, "%04.1f hPa", ((float)bmpData.pressure/100));
 8004bb2:	4b6c      	ldr	r3, [pc, #432]	; (8004d64 <faceMain+0x230>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	ee07 3a90 	vmov	s15, r3
 8004bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bbe:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8004d70 <faceMain+0x23c>
 8004bc2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004bc6:	ee16 0a90 	vmov	r0, s13
 8004bca:	f7fb fcd7 	bl	800057c <__aeabi_f2d>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8004bd6:	4967      	ldr	r1, [pc, #412]	; (8004d74 <faceMain+0x240>)
 8004bd8:	f007 f84c 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(baroStr))), 42, baroStr, zekton24font);
 8004bdc:	2314      	movs	r3, #20
 8004bde:	b29c      	uxth	r4, r3
 8004be0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fb fb03 	bl	80001f0 <strlen>
 8004bea:	4603      	mov	r3, r0
 8004bec:	f1c3 030d 	rsb	r3, r3, #13
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	fb14 f303 	smulbb	r3, r4, r3
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	3323      	adds	r3, #35	; 0x23
 8004bfa:	b298      	uxth	r0, r3
 8004bfc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8004c00:	4b5a      	ldr	r3, [pc, #360]	; (8004d6c <faceMain+0x238>)
 8004c02:	212a      	movs	r1, #42	; 0x2a
 8004c04:	f7fd fad4 	bl	80021b0 <lcdPutStr>

	char fracStr[30] = {0};
 8004c08:	2300      	movs	r3, #0
 8004c0a:	663b      	str	r3, [r7, #96]	; 0x60
 8004c0c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	605a      	str	r2, [r3, #4]
 8004c16:	609a      	str	r2, [r3, #8]
 8004c18:	60da      	str	r2, [r3, #12]
 8004c1a:	611a      	str	r2, [r3, #16]
 8004c1c:	615a      	str	r2, [r3, #20]
 8004c1e:	831a      	strh	r2, [r3, #24]
	char timeStr[30] = {0};
 8004c20:	2300      	movs	r3, #0
 8004c22:	643b      	str	r3, [r7, #64]	; 0x40
 8004c24:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004c28:	2200      	movs	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	605a      	str	r2, [r3, #4]
 8004c2e:	609a      	str	r2, [r3, #8]
 8004c30:	60da      	str	r2, [r3, #12]
 8004c32:	611a      	str	r2, [r3, #16]
 8004c34:	615a      	str	r2, [r3, #20]
 8004c36:	831a      	strh	r2, [r3, #24]
	char timeStr2[30] = {0};
 8004c38:	2300      	movs	r3, #0
 8004c3a:	623b      	str	r3, [r7, #32]
 8004c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	605a      	str	r2, [r3, #4]
 8004c46:	609a      	str	r2, [r3, #8]
 8004c48:	60da      	str	r2, [r3, #12]
 8004c4a:	611a      	str	r2, [r3, #16]
 8004c4c:	615a      	str	r2, [r3, #20]
 8004c4e:	831a      	strh	r2, [r3, #24]
	sprintf(&timeStr, "%02d", RtcTime.Hours);
 8004c50:	4b49      	ldr	r3, [pc, #292]	; (8004d78 <faceMain+0x244>)
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	461a      	mov	r2, r3
 8004c56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004c5a:	4948      	ldr	r1, [pc, #288]	; (8004d7c <faceMain+0x248>)
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f007 f809 	bl	800bc74 <siprintf>
	sprintf(&timeStr2, "%02d", RtcTime.Minutes);
 8004c62:	4b45      	ldr	r3, [pc, #276]	; (8004d78 <faceMain+0x244>)
 8004c64:	785b      	ldrb	r3, [r3, #1]
 8004c66:	461a      	mov	r2, r3
 8004c68:	f107 0320 	add.w	r3, r7, #32
 8004c6c:	4943      	ldr	r1, [pc, #268]	; (8004d7c <faceMain+0x248>)
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f007 f800 	bl	800bc74 <siprintf>
	sprintf(&fracStr, "%02d", RtcTime.Seconds);
 8004c74:	4b40      	ldr	r3, [pc, #256]	; (8004d78 <faceMain+0x244>)
 8004c76:	789b      	ldrb	r3, [r3, #2]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004c7e:	493f      	ldr	r1, [pc, #252]	; (8004d7c <faceMain+0x248>)
 8004c80:	4618      	mov	r0, r3
 8004c82:	f006 fff7 	bl	800bc74 <siprintf>
	lcdPutStr(20, 76, timeStr, zekton84font);
 8004c86:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004c8a:	4b3d      	ldr	r3, [pc, #244]	; (8004d80 <faceMain+0x24c>)
 8004c8c:	214c      	movs	r1, #76	; 0x4c
 8004c8e:	2014      	movs	r0, #20
 8004c90:	f7fd fa8e 	bl	80021b0 <lcdPutStr>
	lcdPutStr(170, 76, timeStr2, zekton84font);
 8004c94:	f107 0220 	add.w	r2, r7, #32
 8004c98:	4b39      	ldr	r3, [pc, #228]	; (8004d80 <faceMain+0x24c>)
 8004c9a:	214c      	movs	r1, #76	; 0x4c
 8004c9c:	20aa      	movs	r0, #170	; 0xaa
 8004c9e:	f7fd fa87 	bl	80021b0 <lcdPutStr>
	lcdPutStr(315, 76, fracStr, zekton45font);
 8004ca2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004ca6:	4b37      	ldr	r3, [pc, #220]	; (8004d84 <faceMain+0x250>)
 8004ca8:	214c      	movs	r1, #76	; 0x4c
 8004caa:	f240 103b 	movw	r0, #315	; 0x13b
 8004cae:	f7fd fa7f 	bl	80021b0 <lcdPutStr>

	char buffString[30] = {0};
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	603b      	str	r3, [r7, #0]
 8004cb6:	1d3b      	adds	r3, r7, #4
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	605a      	str	r2, [r3, #4]
 8004cbe:	609a      	str	r2, [r3, #8]
 8004cc0:	60da      	str	r2, [r3, #12]
 8004cc2:	611a      	str	r2, [r3, #16]
 8004cc4:	615a      	str	r2, [r3, #20]
 8004cc6:	831a      	strh	r2, [r3, #24]
	sprintf(&buffString, "September 2022");
 8004cc8:	463b      	mov	r3, r7
 8004cca:	492f      	ldr	r1, [pc, #188]	; (8004d88 <faceMain+0x254>)
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f006 ffd1 	bl	800bc74 <siprintf>
	sprintf(&buffString, "%s %d", months[RtcDate.Month], 2000+RtcDate.Year);
 8004cd2:	4b2e      	ldr	r3, [pc, #184]	; (8004d8c <faceMain+0x258>)
 8004cd4:	785b      	ldrb	r3, [r3, #1]
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	4b2d      	ldr	r3, [pc, #180]	; (8004d90 <faceMain+0x25c>)
 8004cda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004cde:	4b2b      	ldr	r3, [pc, #172]	; (8004d8c <faceMain+0x258>)
 8004ce0:	78db      	ldrb	r3, [r3, #3]
 8004ce2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	492a      	ldr	r1, [pc, #168]	; (8004d94 <faceMain+0x260>)
 8004cea:	f006 ffc3 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 174, buffString, zekton24font);
 8004cee:	2314      	movs	r3, #20
 8004cf0:	b29c      	uxth	r4, r3
 8004cf2:	463b      	mov	r3, r7
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7fb fa7b 	bl	80001f0 <strlen>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f1c3 030d 	rsb	r3, r3, #13
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	fb14 f303 	smulbb	r3, r4, r3
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3323      	adds	r3, #35	; 0x23
 8004d0a:	b298      	uxth	r0, r3
 8004d0c:	463a      	mov	r2, r7
 8004d0e:	4b17      	ldr	r3, [pc, #92]	; (8004d6c <faceMain+0x238>)
 8004d10:	21ae      	movs	r1, #174	; 0xae
 8004d12:	f7fd fa4d 	bl	80021b0 <lcdPutStr>
	sprintf(&buffString, "%s %d", weekDays[RtcDate.WeekDay], RtcDate.Date);
 8004d16:	4b1d      	ldr	r3, [pc, #116]	; (8004d8c <faceMain+0x258>)
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	4b1e      	ldr	r3, [pc, #120]	; (8004d98 <faceMain+0x264>)
 8004d1e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d22:	4b1a      	ldr	r3, [pc, #104]	; (8004d8c <faceMain+0x258>)
 8004d24:	789b      	ldrb	r3, [r3, #2]
 8004d26:	4638      	mov	r0, r7
 8004d28:	491a      	ldr	r1, [pc, #104]	; (8004d94 <faceMain+0x260>)
 8004d2a:	f006 ffa3 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 200, buffString, zekton24font);
 8004d2e:	2314      	movs	r3, #20
 8004d30:	b29c      	uxth	r4, r3
 8004d32:	463b      	mov	r3, r7
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fb fa5b 	bl	80001f0 <strlen>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	f1c3 030d 	rsb	r3, r3, #13
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	fb14 f303 	smulbb	r3, r4, r3
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3323      	adds	r3, #35	; 0x23
 8004d4a:	b298      	uxth	r0, r3
 8004d4c:	463a      	mov	r2, r7
 8004d4e:	4b07      	ldr	r3, [pc, #28]	; (8004d6c <faceMain+0x238>)
 8004d50:	21c8      	movs	r1, #200	; 0xc8
 8004d52:	f7fd fa2d 	bl	80021b0 <lcdPutStr>

	enableCntxMenu();
 8004d56:	f7fe fb3b 	bl	80033d0 <enableCntxMenu>
}
 8004d5a:	bf00      	nop
 8004d5c:	37c4      	adds	r7, #196	; 0xc4
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd90      	pop	{r4, r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000538 	.word	0x20000538
 8004d68:	080125c4 	.word	0x080125c4
 8004d6c:	0802c360 	.word	0x0802c360
 8004d70:	42c80000 	.word	0x42c80000
 8004d74:	080125cc 	.word	0x080125cc
 8004d78:	2000355c 	.word	0x2000355c
 8004d7c:	080125d8 	.word	0x080125d8
 8004d80:	0802e1c8 	.word	0x0802e1c8
 8004d84:	080300c0 	.word	0x080300c0
 8004d88:	080125e0 	.word	0x080125e0
 8004d8c:	20003570 	.word	0x20003570
 8004d90:	200001a8 	.word	0x200001a8
 8004d94:	080125f0 	.word	0x080125f0
 8004d98:	20000188 	.word	0x20000188

08004d9c <setDefaultClbcks>:

static uint8_t curPosition = 0;
static uint8_t valDatePos[3] = {0, 0, 0};
static uint16_t cursorXarr[5] = {20, 85, 170, 235, 315};

static void setDefaultClbcks(void){
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
// exit edit mode
	btn_B3.onSinglePressHandler = &exit;
 8004da0:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <setDefaultClbcks+0x34>)
 8004da2:	4a0c      	ldr	r2, [pc, #48]	; (8004dd4 <setDefaultClbcks+0x38>)
 8004da4:	611a      	str	r2, [r3, #16]
//	cursor left
	btn_B2.onSinglePressHandler = &cursorPrev;
 8004da6:	4b0c      	ldr	r3, [pc, #48]	; (8004dd8 <setDefaultClbcks+0x3c>)
 8004da8:	4a0c      	ldr	r2, [pc, #48]	; (8004ddc <setDefaultClbcks+0x40>)
 8004daa:	611a      	str	r2, [r3, #16]
//	btn_B2.onContinuousShortPressHandler = &cursorPrev;
//	accept
	btn_B1.onSinglePressHandler = &accept;
 8004dac:	4b0c      	ldr	r3, [pc, #48]	; (8004de0 <setDefaultClbcks+0x44>)
 8004dae:	4a0d      	ldr	r2, [pc, #52]	; (8004de4 <setDefaultClbcks+0x48>)
 8004db0:	611a      	str	r2, [r3, #16]
//	reduce
	btn_BA.onSinglePressHandler = &decrement;
 8004db2:	4b0d      	ldr	r3, [pc, #52]	; (8004de8 <setDefaultClbcks+0x4c>)
 8004db4:	4a0d      	ldr	r2, [pc, #52]	; (8004dec <setDefaultClbcks+0x50>)
 8004db6:	611a      	str	r2, [r3, #16]
//	cursor right
	btn_BB.onSinglePressHandler = &cursorNext;
 8004db8:	4b0d      	ldr	r3, [pc, #52]	; (8004df0 <setDefaultClbcks+0x54>)
 8004dba:	4a0e      	ldr	r2, [pc, #56]	; (8004df4 <setDefaultClbcks+0x58>)
 8004dbc:	611a      	str	r2, [r3, #16]
//	btn_BB.onContinuousShortPressHandler = &cursorNext;
//	increase
	btn_BC.onSinglePressHandler = &increment;
 8004dbe:	4b0e      	ldr	r3, [pc, #56]	; (8004df8 <setDefaultClbcks+0x5c>)
 8004dc0:	4a0e      	ldr	r2, [pc, #56]	; (8004dfc <setDefaultClbcks+0x60>)
 8004dc2:	611a      	str	r2, [r3, #16]
}
 8004dc4:	bf00      	nop
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	200005fc 	.word	0x200005fc
 8004dd4:	080050e5 	.word	0x080050e5
 8004dd8:	200005d8 	.word	0x200005d8
 8004ddc:	08004f29 	.word	0x08004f29
 8004de0:	200005b4 	.word	0x200005b4
 8004de4:	080050f1 	.word	0x080050f1
 8004de8:	20000548 	.word	0x20000548
 8004dec:	08005015 	.word	0x08005015
 8004df0:	2000056c 	.word	0x2000056c
 8004df4:	08004ef9 	.word	0x08004ef9
 8004df8:	20000590 	.word	0x20000590
 8004dfc:	08004f59 	.word	0x08004f59

08004e00 <dateInputSetup>:

void dateInputConfigure(void);
void dateInputSetup(void){
 8004e00:	b580      	push	{r7, lr}
 8004e02:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8004e04:	f7ff ffca 	bl	8004d9c <setDefaultClbcks>
	valDatePos[0] = RtcTime.Hours;
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <dateInputSetup+0x24>)
 8004e0a:	781a      	ldrb	r2, [r3, #0]
 8004e0c:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <dateInputSetup+0x28>)
 8004e0e:	701a      	strb	r2, [r3, #0]
	valDatePos[1] = RtcTime.Minutes;
 8004e10:	4b04      	ldr	r3, [pc, #16]	; (8004e24 <dateInputSetup+0x24>)
 8004e12:	785a      	ldrb	r2, [r3, #1]
 8004e14:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <dateInputSetup+0x28>)
 8004e16:	705a      	strb	r2, [r3, #1]
	valDatePos[2] = RtcTime.Seconds;
 8004e18:	4b02      	ldr	r3, [pc, #8]	; (8004e24 <dateInputSetup+0x24>)
 8004e1a:	789a      	ldrb	r2, [r3, #2]
 8004e1c:	4b02      	ldr	r3, [pc, #8]	; (8004e28 <dateInputSetup+0x28>)
 8004e1e:	709a      	strb	r2, [r3, #2]
}
 8004e20:	bf00      	nop
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	2000355c 	.word	0x2000355c
 8004e28:	20003788 	.word	0x20003788

08004e2c <dateInputMain>:

void dateInputMain(void){
 8004e2c:	b590      	push	{r4, r7, lr}
 8004e2e:	b089      	sub	sp, #36	; 0x24
 8004e30:	af00      	add	r7, sp, #0
	char buffString[30] = {0};
 8004e32:	2300      	movs	r3, #0
 8004e34:	603b      	str	r3, [r7, #0]
 8004e36:	1d3b      	adds	r3, r7, #4
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	605a      	str	r2, [r3, #4]
 8004e3e:	609a      	str	r2, [r3, #8]
 8004e40:	60da      	str	r2, [r3, #12]
 8004e42:	611a      	str	r2, [r3, #16]
 8004e44:	615a      	str	r2, [r3, #20]
 8004e46:	831a      	strh	r2, [r3, #24]
	sprintf(&buffString, "September 2022");
 8004e48:	463b      	mov	r3, r7
 8004e4a:	4925      	ldr	r1, [pc, #148]	; (8004ee0 <dateInputMain+0xb4>)
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f006 ff11 	bl	800bc74 <siprintf>
	sprintf(&buffString, "%s %d", months[RtcDate.Month], 2000+RtcDate.Year);
 8004e52:	4b24      	ldr	r3, [pc, #144]	; (8004ee4 <dateInputMain+0xb8>)
 8004e54:	785b      	ldrb	r3, [r3, #1]
 8004e56:	461a      	mov	r2, r3
 8004e58:	4b23      	ldr	r3, [pc, #140]	; (8004ee8 <dateInputMain+0xbc>)
 8004e5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004e5e:	4b21      	ldr	r3, [pc, #132]	; (8004ee4 <dateInputMain+0xb8>)
 8004e60:	78db      	ldrb	r3, [r3, #3]
 8004e62:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004e66:	4638      	mov	r0, r7
 8004e68:	4920      	ldr	r1, [pc, #128]	; (8004eec <dateInputMain+0xc0>)
 8004e6a:	f006 ff03 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 174, buffString, zekton24font);
 8004e6e:	2314      	movs	r3, #20
 8004e70:	b29c      	uxth	r4, r3
 8004e72:	463b      	mov	r3, r7
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7fb f9bb 	bl	80001f0 <strlen>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f1c3 030d 	rsb	r3, r3, #13
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	fb14 f303 	smulbb	r3, r4, r3
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3323      	adds	r3, #35	; 0x23
 8004e8a:	b298      	uxth	r0, r3
 8004e8c:	463a      	mov	r2, r7
 8004e8e:	4b18      	ldr	r3, [pc, #96]	; (8004ef0 <dateInputMain+0xc4>)
 8004e90:	21ae      	movs	r1, #174	; 0xae
 8004e92:	f7fd f98d 	bl	80021b0 <lcdPutStr>
	sprintf(&buffString, "%s %d", weekDays[RtcDate.WeekDay], RtcDate.Date);
 8004e96:	4b13      	ldr	r3, [pc, #76]	; (8004ee4 <dateInputMain+0xb8>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	4b15      	ldr	r3, [pc, #84]	; (8004ef4 <dateInputMain+0xc8>)
 8004e9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ea2:	4b10      	ldr	r3, [pc, #64]	; (8004ee4 <dateInputMain+0xb8>)
 8004ea4:	789b      	ldrb	r3, [r3, #2]
 8004ea6:	4638      	mov	r0, r7
 8004ea8:	4910      	ldr	r1, [pc, #64]	; (8004eec <dateInputMain+0xc0>)
 8004eaa:	f006 fee3 	bl	800bc74 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 200, buffString, zekton24font);
 8004eae:	2314      	movs	r3, #20
 8004eb0:	b29c      	uxth	r4, r3
 8004eb2:	463b      	mov	r3, r7
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fb f99b 	bl	80001f0 <strlen>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	f1c3 030d 	rsb	r3, r3, #13
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	fb14 f303 	smulbb	r3, r4, r3
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	3323      	adds	r3, #35	; 0x23
 8004eca:	b298      	uxth	r0, r3
 8004ecc:	463a      	mov	r2, r7
 8004ece:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <dateInputMain+0xc4>)
 8004ed0:	21c8      	movs	r1, #200	; 0xc8
 8004ed2:	f7fd f96d 	bl	80021b0 <lcdPutStr>
}
 8004ed6:	bf00      	nop
 8004ed8:	3724      	adds	r7, #36	; 0x24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd90      	pop	{r4, r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	080126b0 	.word	0x080126b0
 8004ee4:	20003570 	.word	0x20003570
 8004ee8:	2000020c 	.word	0x2000020c
 8004eec:	080126c0 	.word	0x080126c0
 8004ef0:	08035798 	.word	0x08035798
 8004ef4:	200001ec 	.word	0x200001ec

08004ef8 <cursorNext>:

static void cursorNext(void){
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
	if(curPosition < 4)	curPosition++;
 8004efc:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <cursorNext+0x2c>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	d806      	bhi.n	8004f12 <cursorNext+0x1a>
 8004f04:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <cursorNext+0x2c>)
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	3301      	adds	r3, #1
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <cursorNext+0x2c>)
 8004f0e:	701a      	strb	r2, [r3, #0]
	else curPosition = 0;
}
 8004f10:	e002      	b.n	8004f18 <cursorNext+0x20>
	else curPosition = 0;
 8004f12:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <cursorNext+0x2c>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	701a      	strb	r2, [r3, #0]
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	20003784 	.word	0x20003784

08004f28 <cursorPrev>:
static void cursorPrev(void){
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
	if(curPosition > 0)	curPosition--;
 8004f2c:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <cursorPrev+0x2c>)
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d006      	beq.n	8004f42 <cursorPrev+0x1a>
 8004f34:	4b07      	ldr	r3, [pc, #28]	; (8004f54 <cursorPrev+0x2c>)
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	4b05      	ldr	r3, [pc, #20]	; (8004f54 <cursorPrev+0x2c>)
 8004f3e:	701a      	strb	r2, [r3, #0]
	else curPosition = 4;
}
 8004f40:	e002      	b.n	8004f48 <cursorPrev+0x20>
	else curPosition = 4;
 8004f42:	4b04      	ldr	r3, [pc, #16]	; (8004f54 <cursorPrev+0x2c>)
 8004f44:	2204      	movs	r2, #4
 8004f46:	701a      	strb	r2, [r3, #0]
}
 8004f48:	bf00      	nop
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20003784 	.word	0x20003784

08004f58 <increment>:
static void increment(void){
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
	switch(curPosition){
 8004f5c:	4b2b      	ldr	r3, [pc, #172]	; (800500c <increment+0xb4>)
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d84d      	bhi.n	8005000 <increment+0xa8>
 8004f64:	a201      	add	r2, pc, #4	; (adr r2, 8004f6c <increment+0x14>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004f81 	.word	0x08004f81
 8004f70:	08004f9f 	.word	0x08004f9f
 8004f74:	08004fbd 	.word	0x08004fbd
 8004f78:	08004fdb 	.word	0x08004fdb
 8004f7c:	08004ff9 	.word	0x08004ff9
		case 0:
			if(valDatePos[0] < 13 ) valDatePos[0]+=10;
 8004f80:	4b23      	ldr	r3, [pc, #140]	; (8005010 <increment+0xb8>)
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	2b0c      	cmp	r3, #12
 8004f86:	d806      	bhi.n	8004f96 <increment+0x3e>
 8004f88:	4b21      	ldr	r3, [pc, #132]	; (8005010 <increment+0xb8>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	330a      	adds	r3, #10
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	4b1f      	ldr	r3, [pc, #124]	; (8005010 <increment+0xb8>)
 8004f92:	701a      	strb	r2, [r3, #0]
			else valDatePos[0] = 20;
			break;
 8004f94:	e034      	b.n	8005000 <increment+0xa8>
			else valDatePos[0] = 20;
 8004f96:	4b1e      	ldr	r3, [pc, #120]	; (8005010 <increment+0xb8>)
 8004f98:	2214      	movs	r2, #20
 8004f9a:	701a      	strb	r2, [r3, #0]
			break;
 8004f9c:	e030      	b.n	8005000 <increment+0xa8>
		case 1:
			if(valDatePos[0] <= 23 ) valDatePos[0]++;
 8004f9e:	4b1c      	ldr	r3, [pc, #112]	; (8005010 <increment+0xb8>)
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	2b17      	cmp	r3, #23
 8004fa4:	d806      	bhi.n	8004fb4 <increment+0x5c>
 8004fa6:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <increment+0xb8>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	4b18      	ldr	r3, [pc, #96]	; (8005010 <increment+0xb8>)
 8004fb0:	701a      	strb	r2, [r3, #0]
			else valDatePos[0] = 0;
			break;
 8004fb2:	e025      	b.n	8005000 <increment+0xa8>
			else valDatePos[0] = 0;
 8004fb4:	4b16      	ldr	r3, [pc, #88]	; (8005010 <increment+0xb8>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	701a      	strb	r2, [r3, #0]
			break;
 8004fba:	e021      	b.n	8005000 <increment+0xa8>
		case 2:
			if(valDatePos[1] < 49 ) valDatePos[1]+=10;
 8004fbc:	4b14      	ldr	r3, [pc, #80]	; (8005010 <increment+0xb8>)
 8004fbe:	785b      	ldrb	r3, [r3, #1]
 8004fc0:	2b30      	cmp	r3, #48	; 0x30
 8004fc2:	d806      	bhi.n	8004fd2 <increment+0x7a>
 8004fc4:	4b12      	ldr	r3, [pc, #72]	; (8005010 <increment+0xb8>)
 8004fc6:	785b      	ldrb	r3, [r3, #1]
 8004fc8:	330a      	adds	r3, #10
 8004fca:	b2da      	uxtb	r2, r3
 8004fcc:	4b10      	ldr	r3, [pc, #64]	; (8005010 <increment+0xb8>)
 8004fce:	705a      	strb	r2, [r3, #1]
			else valDatePos[1] = 0;
			break;
 8004fd0:	e016      	b.n	8005000 <increment+0xa8>
			else valDatePos[1] = 0;
 8004fd2:	4b0f      	ldr	r3, [pc, #60]	; (8005010 <increment+0xb8>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	705a      	strb	r2, [r3, #1]
			break;
 8004fd8:	e012      	b.n	8005000 <increment+0xa8>
		case 3:
			if(valDatePos[1] < 59 ) valDatePos[1]++;
 8004fda:	4b0d      	ldr	r3, [pc, #52]	; (8005010 <increment+0xb8>)
 8004fdc:	785b      	ldrb	r3, [r3, #1]
 8004fde:	2b3a      	cmp	r3, #58	; 0x3a
 8004fe0:	d806      	bhi.n	8004ff0 <increment+0x98>
 8004fe2:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <increment+0xb8>)
 8004fe4:	785b      	ldrb	r3, [r3, #1]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	4b09      	ldr	r3, [pc, #36]	; (8005010 <increment+0xb8>)
 8004fec:	705a      	strb	r2, [r3, #1]
			else valDatePos[1] = 0;
			break;
 8004fee:	e007      	b.n	8005000 <increment+0xa8>
			else valDatePos[1] = 0;
 8004ff0:	4b07      	ldr	r3, [pc, #28]	; (8005010 <increment+0xb8>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	705a      	strb	r2, [r3, #1]
			break;
 8004ff6:	e003      	b.n	8005000 <increment+0xa8>
		case 4:
			valDatePos[2] = 0;
 8004ff8:	4b05      	ldr	r3, [pc, #20]	; (8005010 <increment+0xb8>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	709a      	strb	r2, [r3, #2]
			break;
 8004ffe:	bf00      	nop
	}
}
 8005000:	bf00      	nop
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	20003784 	.word	0x20003784
 8005010:	20003788 	.word	0x20003788

08005014 <decrement>:
static void decrement(void){
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
	switch(curPosition){
 8005018:	4b2e      	ldr	r3, [pc, #184]	; (80050d4 <decrement+0xc0>)
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2b04      	cmp	r3, #4
 800501e:	d857      	bhi.n	80050d0 <decrement+0xbc>
 8005020:	a201      	add	r2, pc, #4	; (adr r2, 8005028 <decrement+0x14>)
 8005022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005026:	bf00      	nop
 8005028:	0800503d 	.word	0x0800503d
 800502c:	0800505b 	.word	0x0800505b
 8005030:	08005079 	.word	0x08005079
 8005034:	08005097 	.word	0x08005097
 8005038:	080050b5 	.word	0x080050b5
			case 0:
				if(valDatePos[0] > 9 ) valDatePos[0]-=10;
 800503c:	4b26      	ldr	r3, [pc, #152]	; (80050d8 <decrement+0xc4>)
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	2b09      	cmp	r3, #9
 8005042:	d906      	bls.n	8005052 <decrement+0x3e>
 8005044:	4b24      	ldr	r3, [pc, #144]	; (80050d8 <decrement+0xc4>)
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	3b0a      	subs	r3, #10
 800504a:	b2da      	uxtb	r2, r3
 800504c:	4b22      	ldr	r3, [pc, #136]	; (80050d8 <decrement+0xc4>)
 800504e:	701a      	strb	r2, [r3, #0]
				else valDatePos[0] = 0;
				break;
 8005050:	e03e      	b.n	80050d0 <decrement+0xbc>
				else valDatePos[0] = 0;
 8005052:	4b21      	ldr	r3, [pc, #132]	; (80050d8 <decrement+0xc4>)
 8005054:	2200      	movs	r2, #0
 8005056:	701a      	strb	r2, [r3, #0]
				break;
 8005058:	e03a      	b.n	80050d0 <decrement+0xbc>
			case 1:
				if(valDatePos[0] > 0 ) valDatePos[0]--;
 800505a:	4b1f      	ldr	r3, [pc, #124]	; (80050d8 <decrement+0xc4>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d006      	beq.n	8005070 <decrement+0x5c>
 8005062:	4b1d      	ldr	r3, [pc, #116]	; (80050d8 <decrement+0xc4>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	3b01      	subs	r3, #1
 8005068:	b2da      	uxtb	r2, r3
 800506a:	4b1b      	ldr	r3, [pc, #108]	; (80050d8 <decrement+0xc4>)
 800506c:	701a      	strb	r2, [r3, #0]
				else valDatePos[0] = 23;
				break;
 800506e:	e02f      	b.n	80050d0 <decrement+0xbc>
				else valDatePos[0] = 23;
 8005070:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <decrement+0xc4>)
 8005072:	2217      	movs	r2, #23
 8005074:	701a      	strb	r2, [r3, #0]
				break;
 8005076:	e02b      	b.n	80050d0 <decrement+0xbc>
			case 2:
				if(valDatePos[1] > 9 ) valDatePos[1]-=10;
 8005078:	4b17      	ldr	r3, [pc, #92]	; (80050d8 <decrement+0xc4>)
 800507a:	785b      	ldrb	r3, [r3, #1]
 800507c:	2b09      	cmp	r3, #9
 800507e:	d906      	bls.n	800508e <decrement+0x7a>
 8005080:	4b15      	ldr	r3, [pc, #84]	; (80050d8 <decrement+0xc4>)
 8005082:	785b      	ldrb	r3, [r3, #1]
 8005084:	3b0a      	subs	r3, #10
 8005086:	b2da      	uxtb	r2, r3
 8005088:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <decrement+0xc4>)
 800508a:	705a      	strb	r2, [r3, #1]
				else valDatePos[1] = 0;
				break;
 800508c:	e020      	b.n	80050d0 <decrement+0xbc>
				else valDatePos[1] = 0;
 800508e:	4b12      	ldr	r3, [pc, #72]	; (80050d8 <decrement+0xc4>)
 8005090:	2200      	movs	r2, #0
 8005092:	705a      	strb	r2, [r3, #1]
				break;
 8005094:	e01c      	b.n	80050d0 <decrement+0xbc>
			case 3:
				if(valDatePos[1] > 0 ) valDatePos[1]--;
 8005096:	4b10      	ldr	r3, [pc, #64]	; (80050d8 <decrement+0xc4>)
 8005098:	785b      	ldrb	r3, [r3, #1]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d006      	beq.n	80050ac <decrement+0x98>
 800509e:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <decrement+0xc4>)
 80050a0:	785b      	ldrb	r3, [r3, #1]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4b0c      	ldr	r3, [pc, #48]	; (80050d8 <decrement+0xc4>)
 80050a8:	705a      	strb	r2, [r3, #1]
				else valDatePos[1] = 59;
				break;
 80050aa:	e011      	b.n	80050d0 <decrement+0xbc>
				else valDatePos[1] = 59;
 80050ac:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <decrement+0xc4>)
 80050ae:	223b      	movs	r2, #59	; 0x3b
 80050b0:	705a      	strb	r2, [r3, #1]
				break;
 80050b2:	e00d      	b.n	80050d0 <decrement+0xbc>
			case 4:
//				val[2] = 0;
				RtcTime.Seconds = 0;
 80050b4:	4b09      	ldr	r3, [pc, #36]	; (80050dc <decrement+0xc8>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	709a      	strb	r2, [r3, #2]
				if (HAL_RTC_SetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN) != HAL_OK)
 80050ba:	2200      	movs	r2, #0
 80050bc:	4907      	ldr	r1, [pc, #28]	; (80050dc <decrement+0xc8>)
 80050be:	4808      	ldr	r0, [pc, #32]	; (80050e0 <decrement+0xcc>)
 80050c0:	f002 fe30 	bl	8007d24 <HAL_RTC_SetTime>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <decrement+0xba>
					{
						Error_Handler();
 80050ca:	f7fd fb13 	bl	80026f4 <Error_Handler>
					}
				break;
 80050ce:	bf00      	nop
		}
}
 80050d0:	bf00      	nop
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20003784 	.word	0x20003784
 80050d8:	20003788 	.word	0x20003788
 80050dc:	2000355c 	.word	0x2000355c
 80050e0:	20003574 	.word	0x20003574

080050e4 <exit>:
static void exit(void){
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
	applySelectedScreen();
 80050e8:	f7fc fe46 	bl	8001d78 <applySelectedScreen>
}
 80050ec:	bf00      	nop
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <accept>:
static void accept(void){
 80050f0:	b580      	push	{r7, lr}
 80050f2:	af00      	add	r7, sp, #0
//	RtcTime.StoreOperation = RTC_STOREOPERATION_RESET;
//	if (HAL_RTC_SetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN) != HAL_OK)
//	{
//	Error_Handler();
//	}
	RtcDate.Month = 7;
 80050f4:	4b13      	ldr	r3, [pc, #76]	; (8005144 <accept+0x54>)
 80050f6:	2207      	movs	r2, #7
 80050f8:	705a      	strb	r2, [r3, #1]
	RtcDate.Date = 25;
 80050fa:	4b12      	ldr	r3, [pc, #72]	; (8005144 <accept+0x54>)
 80050fc:	2219      	movs	r2, #25
 80050fe:	709a      	strb	r2, [r3, #2]
	RtcDate.Year = 22;
 8005100:	4b10      	ldr	r3, [pc, #64]	; (8005144 <accept+0x54>)
 8005102:	2216      	movs	r2, #22
 8005104:	70da      	strb	r2, [r3, #3]
	RtcDate.WeekDay = zellerCongruence(RtcDate.Date, RtcDate.Month, 2000+RtcDate.Year);
 8005106:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <accept+0x54>)
 8005108:	7898      	ldrb	r0, [r3, #2]
 800510a:	4b0e      	ldr	r3, [pc, #56]	; (8005144 <accept+0x54>)
 800510c:	7859      	ldrb	r1, [r3, #1]
 800510e:	4b0d      	ldr	r3, [pc, #52]	; (8005144 <accept+0x54>)
 8005110:	78db      	ldrb	r3, [r3, #3]
 8005112:	b29b      	uxth	r3, r3
 8005114:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005118:	b29b      	uxth	r3, r3
 800511a:	461a      	mov	r2, r3
 800511c:	f000 fa02 	bl	8005524 <zellerCongruence>
 8005120:	4603      	mov	r3, r0
 8005122:	461a      	mov	r2, r3
 8005124:	4b07      	ldr	r3, [pc, #28]	; (8005144 <accept+0x54>)
 8005126:	701a      	strb	r2, [r3, #0]

	if (HAL_RTC_SetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN) != HAL_OK)
 8005128:	2200      	movs	r2, #0
 800512a:	4906      	ldr	r1, [pc, #24]	; (8005144 <accept+0x54>)
 800512c:	4806      	ldr	r0, [pc, #24]	; (8005148 <accept+0x58>)
 800512e:	f002 fef1 	bl	8007f14 <HAL_RTC_SetDate>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <accept+0x4c>
	{
	Error_Handler();
 8005138:	f7fd fadc 	bl	80026f4 <Error_Handler>
	}
	exit();
 800513c:	f7ff ffd2 	bl	80050e4 <exit>
}
 8005140:	bf00      	nop
 8005142:	bd80      	pop	{r7, pc}
 8005144:	20003570 	.word	0x20003570
 8005148:	20003574 	.word	0x20003574

0800514c <setDefaultClbcks>:
#include <fonts/zekton45.h>
static uint8_t curPosition = 0;
static uint8_t valTimePos[3] = {0, 0, 0};
static uint16_t cursorXarr[5] = {20, 85, 170, 235, 315};

static void setDefaultClbcks(void){
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
// exit edit mode
	btn_B3.onSinglePressHandler = &exit;
 8005150:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <setDefaultClbcks+0x34>)
 8005152:	4a0c      	ldr	r2, [pc, #48]	; (8005184 <setDefaultClbcks+0x38>)
 8005154:	611a      	str	r2, [r3, #16]
//	cursor left
	btn_B2.onSinglePressHandler = &cursorPrev;
 8005156:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <setDefaultClbcks+0x3c>)
 8005158:	4a0c      	ldr	r2, [pc, #48]	; (800518c <setDefaultClbcks+0x40>)
 800515a:	611a      	str	r2, [r3, #16]
//	btn_B2.onContinuousShortPressHandler = &cursorPrev;
//	accept
	btn_B1.onSinglePressHandler = &accept;
 800515c:	4b0c      	ldr	r3, [pc, #48]	; (8005190 <setDefaultClbcks+0x44>)
 800515e:	4a0d      	ldr	r2, [pc, #52]	; (8005194 <setDefaultClbcks+0x48>)
 8005160:	611a      	str	r2, [r3, #16]
//	reduce
	btn_BA.onSinglePressHandler = &decrement;
 8005162:	4b0d      	ldr	r3, [pc, #52]	; (8005198 <setDefaultClbcks+0x4c>)
 8005164:	4a0d      	ldr	r2, [pc, #52]	; (800519c <setDefaultClbcks+0x50>)
 8005166:	611a      	str	r2, [r3, #16]
//	cursor right
	btn_BB.onSinglePressHandler = &cursorNext;
 8005168:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <setDefaultClbcks+0x54>)
 800516a:	4a0e      	ldr	r2, [pc, #56]	; (80051a4 <setDefaultClbcks+0x58>)
 800516c:	611a      	str	r2, [r3, #16]
//	btn_BB.onContinuousShortPressHandler = &cursorNext;
//	increase
	btn_BC.onSinglePressHandler = &increment;
 800516e:	4b0e      	ldr	r3, [pc, #56]	; (80051a8 <setDefaultClbcks+0x5c>)
 8005170:	4a0e      	ldr	r2, [pc, #56]	; (80051ac <setDefaultClbcks+0x60>)
 8005172:	611a      	str	r2, [r3, #16]
}
 8005174:	bf00      	nop
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	200005fc 	.word	0x200005fc
 8005184:	080054d1 	.word	0x080054d1
 8005188:	200005d8 	.word	0x200005d8
 800518c:	08005315 	.word	0x08005315
 8005190:	200005b4 	.word	0x200005b4
 8005194:	080054dd 	.word	0x080054dd
 8005198:	20000548 	.word	0x20000548
 800519c:	08005401 	.word	0x08005401
 80051a0:	2000056c 	.word	0x2000056c
 80051a4:	080052e5 	.word	0x080052e5
 80051a8:	20000590 	.word	0x20000590
 80051ac:	08005345 	.word	0x08005345

080051b0 <timeInputSetup>:

void timeInputConfigure(void);
void timeInputSetup(void){
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 80051b4:	f7ff ffca 	bl	800514c <setDefaultClbcks>
	valTimePos[0] = RtcTime.Hours;
 80051b8:	4b06      	ldr	r3, [pc, #24]	; (80051d4 <timeInputSetup+0x24>)
 80051ba:	781a      	ldrb	r2, [r3, #0]
 80051bc:	4b06      	ldr	r3, [pc, #24]	; (80051d8 <timeInputSetup+0x28>)
 80051be:	701a      	strb	r2, [r3, #0]
	valTimePos[1] = RtcTime.Minutes;
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <timeInputSetup+0x24>)
 80051c2:	785a      	ldrb	r2, [r3, #1]
 80051c4:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <timeInputSetup+0x28>)
 80051c6:	705a      	strb	r2, [r3, #1]
	valTimePos[2] = RtcTime.Seconds;
 80051c8:	4b02      	ldr	r3, [pc, #8]	; (80051d4 <timeInputSetup+0x24>)
 80051ca:	789a      	ldrb	r2, [r3, #2]
 80051cc:	4b02      	ldr	r3, [pc, #8]	; (80051d8 <timeInputSetup+0x28>)
 80051ce:	709a      	strb	r2, [r3, #2]
}
 80051d0:	bf00      	nop
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	2000355c 	.word	0x2000355c
 80051d8:	2000378c 	.word	0x2000378c

080051dc <timeInputMain>:

void timeInputMain(void){
 80051dc:	b580      	push	{r7, lr}
 80051de:	b088      	sub	sp, #32
 80051e0:	af00      	add	r7, sp, #0
		char bufStr[30] = {0};
 80051e2:	2300      	movs	r3, #0
 80051e4:	603b      	str	r3, [r7, #0]
 80051e6:	1d3b      	adds	r3, r7, #4
 80051e8:	2200      	movs	r2, #0
 80051ea:	601a      	str	r2, [r3, #0]
 80051ec:	605a      	str	r2, [r3, #4]
 80051ee:	609a      	str	r2, [r3, #8]
 80051f0:	60da      	str	r2, [r3, #12]
 80051f2:	611a      	str	r2, [r3, #16]
 80051f4:	615a      	str	r2, [r3, #20]
 80051f6:	831a      	strh	r2, [r3, #24]
		sprintf(&bufStr, "%02d", valTimePos[0]);
 80051f8:	4b33      	ldr	r3, [pc, #204]	; (80052c8 <timeInputMain+0xec>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	463b      	mov	r3, r7
 8005200:	4932      	ldr	r1, [pc, #200]	; (80052cc <timeInputMain+0xf0>)
 8005202:	4618      	mov	r0, r3
 8005204:	f006 fd36 	bl	800bc74 <siprintf>
		lcdPutStr(20, 76, bufStr, zekton84font);
 8005208:	463a      	mov	r2, r7
 800520a:	4b31      	ldr	r3, [pc, #196]	; (80052d0 <timeInputMain+0xf4>)
 800520c:	214c      	movs	r1, #76	; 0x4c
 800520e:	2014      	movs	r0, #20
 8005210:	f7fc ffce 	bl	80021b0 <lcdPutStr>
		sprintf(&bufStr, "%02d", valTimePos[1]);
 8005214:	4b2c      	ldr	r3, [pc, #176]	; (80052c8 <timeInputMain+0xec>)
 8005216:	785b      	ldrb	r3, [r3, #1]
 8005218:	461a      	mov	r2, r3
 800521a:	463b      	mov	r3, r7
 800521c:	492b      	ldr	r1, [pc, #172]	; (80052cc <timeInputMain+0xf0>)
 800521e:	4618      	mov	r0, r3
 8005220:	f006 fd28 	bl	800bc74 <siprintf>
		lcdPutStr(170, 76, bufStr, zekton84font);
 8005224:	463a      	mov	r2, r7
 8005226:	4b2a      	ldr	r3, [pc, #168]	; (80052d0 <timeInputMain+0xf4>)
 8005228:	214c      	movs	r1, #76	; 0x4c
 800522a:	20aa      	movs	r0, #170	; 0xaa
 800522c:	f7fc ffc0 	bl	80021b0 <lcdPutStr>
		sprintf(&bufStr, "%02d", RtcTime.Seconds);
 8005230:	4b28      	ldr	r3, [pc, #160]	; (80052d4 <timeInputMain+0xf8>)
 8005232:	789b      	ldrb	r3, [r3, #2]
 8005234:	461a      	mov	r2, r3
 8005236:	463b      	mov	r3, r7
 8005238:	4924      	ldr	r1, [pc, #144]	; (80052cc <timeInputMain+0xf0>)
 800523a:	4618      	mov	r0, r3
 800523c:	f006 fd1a 	bl	800bc74 <siprintf>
		lcdPutStr(315, 76, bufStr, zekton45font);
 8005240:	463a      	mov	r2, r7
 8005242:	4b25      	ldr	r3, [pc, #148]	; (80052d8 <timeInputMain+0xfc>)
 8005244:	214c      	movs	r1, #76	; 0x4c
 8005246:	f240 103b 	movw	r0, #315	; 0x13b
 800524a:	f7fc ffb1 	bl	80021b0 <lcdPutStr>
		lcdHLine(cursorXarr[curPosition], cursorXarr[curPosition]+60, 175, 1);
 800524e:	4b23      	ldr	r3, [pc, #140]	; (80052dc <timeInputMain+0x100>)
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	4b22      	ldr	r3, [pc, #136]	; (80052e0 <timeInputMain+0x104>)
 8005256:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800525a:	4618      	mov	r0, r3
 800525c:	4b1f      	ldr	r3, [pc, #124]	; (80052dc <timeInputMain+0x100>)
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	461a      	mov	r2, r3
 8005262:	4b1f      	ldr	r3, [pc, #124]	; (80052e0 <timeInputMain+0x104>)
 8005264:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005268:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800526c:	2301      	movs	r3, #1
 800526e:	22af      	movs	r2, #175	; 0xaf
 8005270:	f7fc ffcc 	bl	800220c <lcdHLine>
		lcdHLine(cursorXarr[curPosition], cursorXarr[curPosition]+60, 176, 1);
 8005274:	4b19      	ldr	r3, [pc, #100]	; (80052dc <timeInputMain+0x100>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	461a      	mov	r2, r3
 800527a:	4b19      	ldr	r3, [pc, #100]	; (80052e0 <timeInputMain+0x104>)
 800527c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005280:	4618      	mov	r0, r3
 8005282:	4b16      	ldr	r3, [pc, #88]	; (80052dc <timeInputMain+0x100>)
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	4b15      	ldr	r3, [pc, #84]	; (80052e0 <timeInputMain+0x104>)
 800528a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800528e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005292:	2301      	movs	r3, #1
 8005294:	22b0      	movs	r2, #176	; 0xb0
 8005296:	f7fc ffb9 	bl	800220c <lcdHLine>
		lcdHLine(cursorXarr[curPosition], cursorXarr[curPosition]+60, 177, 1);
 800529a:	4b10      	ldr	r3, [pc, #64]	; (80052dc <timeInputMain+0x100>)
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	461a      	mov	r2, r3
 80052a0:	4b0f      	ldr	r3, [pc, #60]	; (80052e0 <timeInputMain+0x104>)
 80052a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80052a6:	4618      	mov	r0, r3
 80052a8:	4b0c      	ldr	r3, [pc, #48]	; (80052dc <timeInputMain+0x100>)
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	461a      	mov	r2, r3
 80052ae:	4b0c      	ldr	r3, [pc, #48]	; (80052e0 <timeInputMain+0x104>)
 80052b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80052b4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80052b8:	2301      	movs	r3, #1
 80052ba:	22b1      	movs	r2, #177	; 0xb1
 80052bc:	f7fc ffa6 	bl	800220c <lcdHLine>
}
 80052c0:	bf00      	nop
 80052c2:	3720      	adds	r7, #32
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	2000378c 	.word	0x2000378c
 80052cc:	08012780 	.word	0x08012780
 80052d0:	08037600 	.word	0x08037600
 80052d4:	2000355c 	.word	0x2000355c
 80052d8:	080394f8 	.word	0x080394f8
 80052dc:	2000378b 	.word	0x2000378b
 80052e0:	20000268 	.word	0x20000268

080052e4 <cursorNext>:

static void cursorNext(void){
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
	if(curPosition < 4)	curPosition++;
 80052e8:	4b09      	ldr	r3, [pc, #36]	; (8005310 <cursorNext+0x2c>)
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d806      	bhi.n	80052fe <cursorNext+0x1a>
 80052f0:	4b07      	ldr	r3, [pc, #28]	; (8005310 <cursorNext+0x2c>)
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	3301      	adds	r3, #1
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <cursorNext+0x2c>)
 80052fa:	701a      	strb	r2, [r3, #0]
	else curPosition = 0;
}
 80052fc:	e002      	b.n	8005304 <cursorNext+0x20>
	else curPosition = 0;
 80052fe:	4b04      	ldr	r3, [pc, #16]	; (8005310 <cursorNext+0x2c>)
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]
}
 8005304:	bf00      	nop
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	2000378b 	.word	0x2000378b

08005314 <cursorPrev>:
static void cursorPrev(void){
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
	if(curPosition > 0)	curPosition--;
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <cursorPrev+0x2c>)
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d006      	beq.n	800532e <cursorPrev+0x1a>
 8005320:	4b07      	ldr	r3, [pc, #28]	; (8005340 <cursorPrev+0x2c>)
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	3b01      	subs	r3, #1
 8005326:	b2da      	uxtb	r2, r3
 8005328:	4b05      	ldr	r3, [pc, #20]	; (8005340 <cursorPrev+0x2c>)
 800532a:	701a      	strb	r2, [r3, #0]
	else curPosition = 4;
}
 800532c:	e002      	b.n	8005334 <cursorPrev+0x20>
	else curPosition = 4;
 800532e:	4b04      	ldr	r3, [pc, #16]	; (8005340 <cursorPrev+0x2c>)
 8005330:	2204      	movs	r2, #4
 8005332:	701a      	strb	r2, [r3, #0]
}
 8005334:	bf00      	nop
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	2000378b 	.word	0x2000378b

08005344 <increment>:
static void increment(void){
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
	switch(curPosition){
 8005348:	4b2b      	ldr	r3, [pc, #172]	; (80053f8 <increment+0xb4>)
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b04      	cmp	r3, #4
 800534e:	d84d      	bhi.n	80053ec <increment+0xa8>
 8005350:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <increment+0x14>)
 8005352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005356:	bf00      	nop
 8005358:	0800536d 	.word	0x0800536d
 800535c:	0800538b 	.word	0x0800538b
 8005360:	080053a9 	.word	0x080053a9
 8005364:	080053c7 	.word	0x080053c7
 8005368:	080053e5 	.word	0x080053e5
		case 0:
			if(valTimePos[0] < 13 ) valTimePos[0]+=10;
 800536c:	4b23      	ldr	r3, [pc, #140]	; (80053fc <increment+0xb8>)
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	2b0c      	cmp	r3, #12
 8005372:	d806      	bhi.n	8005382 <increment+0x3e>
 8005374:	4b21      	ldr	r3, [pc, #132]	; (80053fc <increment+0xb8>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	330a      	adds	r3, #10
 800537a:	b2da      	uxtb	r2, r3
 800537c:	4b1f      	ldr	r3, [pc, #124]	; (80053fc <increment+0xb8>)
 800537e:	701a      	strb	r2, [r3, #0]
			else valTimePos[0] = 20;
			break;
 8005380:	e034      	b.n	80053ec <increment+0xa8>
			else valTimePos[0] = 20;
 8005382:	4b1e      	ldr	r3, [pc, #120]	; (80053fc <increment+0xb8>)
 8005384:	2214      	movs	r2, #20
 8005386:	701a      	strb	r2, [r3, #0]
			break;
 8005388:	e030      	b.n	80053ec <increment+0xa8>
		case 1:
			if(valTimePos[0] <= 23 ) valTimePos[0]++;
 800538a:	4b1c      	ldr	r3, [pc, #112]	; (80053fc <increment+0xb8>)
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	2b17      	cmp	r3, #23
 8005390:	d806      	bhi.n	80053a0 <increment+0x5c>
 8005392:	4b1a      	ldr	r3, [pc, #104]	; (80053fc <increment+0xb8>)
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	3301      	adds	r3, #1
 8005398:	b2da      	uxtb	r2, r3
 800539a:	4b18      	ldr	r3, [pc, #96]	; (80053fc <increment+0xb8>)
 800539c:	701a      	strb	r2, [r3, #0]
			else valTimePos[0] = 0;
			break;
 800539e:	e025      	b.n	80053ec <increment+0xa8>
			else valTimePos[0] = 0;
 80053a0:	4b16      	ldr	r3, [pc, #88]	; (80053fc <increment+0xb8>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	701a      	strb	r2, [r3, #0]
			break;
 80053a6:	e021      	b.n	80053ec <increment+0xa8>
		case 2:
			if(valTimePos[1] < 49 ) valTimePos[1]+=10;
 80053a8:	4b14      	ldr	r3, [pc, #80]	; (80053fc <increment+0xb8>)
 80053aa:	785b      	ldrb	r3, [r3, #1]
 80053ac:	2b30      	cmp	r3, #48	; 0x30
 80053ae:	d806      	bhi.n	80053be <increment+0x7a>
 80053b0:	4b12      	ldr	r3, [pc, #72]	; (80053fc <increment+0xb8>)
 80053b2:	785b      	ldrb	r3, [r3, #1]
 80053b4:	330a      	adds	r3, #10
 80053b6:	b2da      	uxtb	r2, r3
 80053b8:	4b10      	ldr	r3, [pc, #64]	; (80053fc <increment+0xb8>)
 80053ba:	705a      	strb	r2, [r3, #1]
			else valTimePos[1] = 0;
			break;
 80053bc:	e016      	b.n	80053ec <increment+0xa8>
			else valTimePos[1] = 0;
 80053be:	4b0f      	ldr	r3, [pc, #60]	; (80053fc <increment+0xb8>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	705a      	strb	r2, [r3, #1]
			break;
 80053c4:	e012      	b.n	80053ec <increment+0xa8>
		case 3:
			if(valTimePos[1] < 59 ) valTimePos[1]++;
 80053c6:	4b0d      	ldr	r3, [pc, #52]	; (80053fc <increment+0xb8>)
 80053c8:	785b      	ldrb	r3, [r3, #1]
 80053ca:	2b3a      	cmp	r3, #58	; 0x3a
 80053cc:	d806      	bhi.n	80053dc <increment+0x98>
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <increment+0xb8>)
 80053d0:	785b      	ldrb	r3, [r3, #1]
 80053d2:	3301      	adds	r3, #1
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	4b09      	ldr	r3, [pc, #36]	; (80053fc <increment+0xb8>)
 80053d8:	705a      	strb	r2, [r3, #1]
			else valTimePos[1] = 0;
			break;
 80053da:	e007      	b.n	80053ec <increment+0xa8>
			else valTimePos[1] = 0;
 80053dc:	4b07      	ldr	r3, [pc, #28]	; (80053fc <increment+0xb8>)
 80053de:	2200      	movs	r2, #0
 80053e0:	705a      	strb	r2, [r3, #1]
			break;
 80053e2:	e003      	b.n	80053ec <increment+0xa8>
		case 4:
			valTimePos[2] = 0;
 80053e4:	4b05      	ldr	r3, [pc, #20]	; (80053fc <increment+0xb8>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	709a      	strb	r2, [r3, #2]
			break;
 80053ea:	bf00      	nop
	}
}
 80053ec:	bf00      	nop
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	2000378b 	.word	0x2000378b
 80053fc:	2000378c 	.word	0x2000378c

08005400 <decrement>:
static void decrement(void){
 8005400:	b580      	push	{r7, lr}
 8005402:	af00      	add	r7, sp, #0
	switch(curPosition){
 8005404:	4b2e      	ldr	r3, [pc, #184]	; (80054c0 <decrement+0xc0>)
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	2b04      	cmp	r3, #4
 800540a:	d857      	bhi.n	80054bc <decrement+0xbc>
 800540c:	a201      	add	r2, pc, #4	; (adr r2, 8005414 <decrement+0x14>)
 800540e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005412:	bf00      	nop
 8005414:	08005429 	.word	0x08005429
 8005418:	08005447 	.word	0x08005447
 800541c:	08005465 	.word	0x08005465
 8005420:	08005483 	.word	0x08005483
 8005424:	080054a1 	.word	0x080054a1
			case 0:
				if(valTimePos[0] > 9 ) valTimePos[0]-=10;
 8005428:	4b26      	ldr	r3, [pc, #152]	; (80054c4 <decrement+0xc4>)
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	2b09      	cmp	r3, #9
 800542e:	d906      	bls.n	800543e <decrement+0x3e>
 8005430:	4b24      	ldr	r3, [pc, #144]	; (80054c4 <decrement+0xc4>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	3b0a      	subs	r3, #10
 8005436:	b2da      	uxtb	r2, r3
 8005438:	4b22      	ldr	r3, [pc, #136]	; (80054c4 <decrement+0xc4>)
 800543a:	701a      	strb	r2, [r3, #0]
				else valTimePos[0] = 0;
				break;
 800543c:	e03e      	b.n	80054bc <decrement+0xbc>
				else valTimePos[0] = 0;
 800543e:	4b21      	ldr	r3, [pc, #132]	; (80054c4 <decrement+0xc4>)
 8005440:	2200      	movs	r2, #0
 8005442:	701a      	strb	r2, [r3, #0]
				break;
 8005444:	e03a      	b.n	80054bc <decrement+0xbc>
			case 1:
				if(valTimePos[0] > 0 ) valTimePos[0]--;
 8005446:	4b1f      	ldr	r3, [pc, #124]	; (80054c4 <decrement+0xc4>)
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d006      	beq.n	800545c <decrement+0x5c>
 800544e:	4b1d      	ldr	r3, [pc, #116]	; (80054c4 <decrement+0xc4>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	3b01      	subs	r3, #1
 8005454:	b2da      	uxtb	r2, r3
 8005456:	4b1b      	ldr	r3, [pc, #108]	; (80054c4 <decrement+0xc4>)
 8005458:	701a      	strb	r2, [r3, #0]
				else valTimePos[0] = 23;
				break;
 800545a:	e02f      	b.n	80054bc <decrement+0xbc>
				else valTimePos[0] = 23;
 800545c:	4b19      	ldr	r3, [pc, #100]	; (80054c4 <decrement+0xc4>)
 800545e:	2217      	movs	r2, #23
 8005460:	701a      	strb	r2, [r3, #0]
				break;
 8005462:	e02b      	b.n	80054bc <decrement+0xbc>
			case 2:
				if(valTimePos[1] > 9 ) valTimePos[1]-=10;
 8005464:	4b17      	ldr	r3, [pc, #92]	; (80054c4 <decrement+0xc4>)
 8005466:	785b      	ldrb	r3, [r3, #1]
 8005468:	2b09      	cmp	r3, #9
 800546a:	d906      	bls.n	800547a <decrement+0x7a>
 800546c:	4b15      	ldr	r3, [pc, #84]	; (80054c4 <decrement+0xc4>)
 800546e:	785b      	ldrb	r3, [r3, #1]
 8005470:	3b0a      	subs	r3, #10
 8005472:	b2da      	uxtb	r2, r3
 8005474:	4b13      	ldr	r3, [pc, #76]	; (80054c4 <decrement+0xc4>)
 8005476:	705a      	strb	r2, [r3, #1]
				else valTimePos[1] = 0;
				break;
 8005478:	e020      	b.n	80054bc <decrement+0xbc>
				else valTimePos[1] = 0;
 800547a:	4b12      	ldr	r3, [pc, #72]	; (80054c4 <decrement+0xc4>)
 800547c:	2200      	movs	r2, #0
 800547e:	705a      	strb	r2, [r3, #1]
				break;
 8005480:	e01c      	b.n	80054bc <decrement+0xbc>
			case 3:
				if(valTimePos[1] > 0 ) valTimePos[1]--;
 8005482:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <decrement+0xc4>)
 8005484:	785b      	ldrb	r3, [r3, #1]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d006      	beq.n	8005498 <decrement+0x98>
 800548a:	4b0e      	ldr	r3, [pc, #56]	; (80054c4 <decrement+0xc4>)
 800548c:	785b      	ldrb	r3, [r3, #1]
 800548e:	3b01      	subs	r3, #1
 8005490:	b2da      	uxtb	r2, r3
 8005492:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <decrement+0xc4>)
 8005494:	705a      	strb	r2, [r3, #1]
				else valTimePos[1] = 59;
				break;
 8005496:	e011      	b.n	80054bc <decrement+0xbc>
				else valTimePos[1] = 59;
 8005498:	4b0a      	ldr	r3, [pc, #40]	; (80054c4 <decrement+0xc4>)
 800549a:	223b      	movs	r2, #59	; 0x3b
 800549c:	705a      	strb	r2, [r3, #1]
				break;
 800549e:	e00d      	b.n	80054bc <decrement+0xbc>
			case 4:
//				val[2] = 0;
				RtcTime.Seconds = 0;
 80054a0:	4b09      	ldr	r3, [pc, #36]	; (80054c8 <decrement+0xc8>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	709a      	strb	r2, [r3, #2]
				if (HAL_RTC_SetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN) != HAL_OK)
 80054a6:	2200      	movs	r2, #0
 80054a8:	4907      	ldr	r1, [pc, #28]	; (80054c8 <decrement+0xc8>)
 80054aa:	4808      	ldr	r0, [pc, #32]	; (80054cc <decrement+0xcc>)
 80054ac:	f002 fc3a 	bl	8007d24 <HAL_RTC_SetTime>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <decrement+0xba>
					{
						Error_Handler();
 80054b6:	f7fd f91d 	bl	80026f4 <Error_Handler>
					}
				break;
 80054ba:	bf00      	nop
		}
}
 80054bc:	bf00      	nop
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	2000378b 	.word	0x2000378b
 80054c4:	2000378c 	.word	0x2000378c
 80054c8:	2000355c 	.word	0x2000355c
 80054cc:	20003574 	.word	0x20003574

080054d0 <exit>:
static void exit(void){
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
	applySelectedScreen();
 80054d4:	f7fc fc50 	bl	8001d78 <applySelectedScreen>
}
 80054d8:	bf00      	nop
 80054da:	bd80      	pop	{r7, pc}

080054dc <accept>:
static void accept(void){
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
	RtcTime.Hours = valTimePos[0];
 80054e0:	4b0d      	ldr	r3, [pc, #52]	; (8005518 <accept+0x3c>)
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	4b0d      	ldr	r3, [pc, #52]	; (800551c <accept+0x40>)
 80054e6:	701a      	strb	r2, [r3, #0]
	RtcTime.Minutes = valTimePos[1];
 80054e8:	4b0b      	ldr	r3, [pc, #44]	; (8005518 <accept+0x3c>)
 80054ea:	785a      	ldrb	r2, [r3, #1]
 80054ec:	4b0b      	ldr	r3, [pc, #44]	; (800551c <accept+0x40>)
 80054ee:	705a      	strb	r2, [r3, #1]
//	RtcTime.Seconds = val[2];
	RtcTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80054f0:	4b0a      	ldr	r3, [pc, #40]	; (800551c <accept+0x40>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	60da      	str	r2, [r3, #12]
	RtcTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80054f6:	4b09      	ldr	r3, [pc, #36]	; (800551c <accept+0x40>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	611a      	str	r2, [r3, #16]
	if (HAL_RTC_SetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN) != HAL_OK)
 80054fc:	2200      	movs	r2, #0
 80054fe:	4907      	ldr	r1, [pc, #28]	; (800551c <accept+0x40>)
 8005500:	4807      	ldr	r0, [pc, #28]	; (8005520 <accept+0x44>)
 8005502:	f002 fc0f 	bl	8007d24 <HAL_RTC_SetTime>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <accept+0x34>
	{
	Error_Handler();
 800550c:	f7fd f8f2 	bl	80026f4 <Error_Handler>
//
//	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
//	{
//	Error_Handler();
//	}
	exit();
 8005510:	f7ff ffde 	bl	80054d0 <exit>
}
 8005514:	bf00      	nop
 8005516:	bd80      	pop	{r7, pc}
 8005518:	2000378c 	.word	0x2000378c
 800551c:	2000355c 	.word	0x2000355c
 8005520:	20003574 	.word	0x20003574

08005524 <zellerCongruence>:
 *      Author: wojch
 */

#include "timeUtils.h"

uint8_t zellerCongruence(uint8_t day, uint8_t month, uint16_t year){
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	4603      	mov	r3, r0
 800552c:	71fb      	strb	r3, [r7, #7]
 800552e:	460b      	mov	r3, r1
 8005530:	71bb      	strb	r3, [r7, #6]
 8005532:	4613      	mov	r3, r2
 8005534:	80bb      	strh	r3, [r7, #4]
	if (month == 1) {
 8005536:	79bb      	ldrb	r3, [r7, #6]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d104      	bne.n	8005546 <zellerCongruence+0x22>
	        month = 13;
 800553c:	230d      	movs	r3, #13
 800553e:	71bb      	strb	r3, [r7, #6]
	        year--;
 8005540:	88bb      	ldrh	r3, [r7, #4]
 8005542:	3b01      	subs	r3, #1
 8005544:	80bb      	strh	r3, [r7, #4]
	    }
	    if (month == 2) {
 8005546:	79bb      	ldrb	r3, [r7, #6]
 8005548:	2b02      	cmp	r3, #2
 800554a:	d104      	bne.n	8005556 <zellerCongruence+0x32>
	        month = 14;
 800554c:	230e      	movs	r3, #14
 800554e:	71bb      	strb	r3, [r7, #6]
	        year--;
 8005550:	88bb      	ldrh	r3, [r7, #4]
 8005552:	3b01      	subs	r3, #1
 8005554:	80bb      	strh	r3, [r7, #4]
	    }
	    uint8_t q = day;
 8005556:	79fb      	ldrb	r3, [r7, #7]
 8005558:	73fb      	strb	r3, [r7, #15]
	    uint8_t m = month;
 800555a:	79bb      	ldrb	r3, [r7, #6]
 800555c:	73bb      	strb	r3, [r7, #14]
	    uint8_t k = year % 100;
 800555e:	88bb      	ldrh	r3, [r7, #4]
 8005560:	4a29      	ldr	r2, [pc, #164]	; (8005608 <zellerCongruence+0xe4>)
 8005562:	fba2 1203 	umull	r1, r2, r2, r3
 8005566:	0952      	lsrs	r2, r2, #5
 8005568:	2164      	movs	r1, #100	; 0x64
 800556a:	fb01 f202 	mul.w	r2, r1, r2
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	b29b      	uxth	r3, r3
 8005572:	737b      	strb	r3, [r7, #13]
	    uint8_t j = year / 100;
 8005574:	88bb      	ldrh	r3, [r7, #4]
 8005576:	4a24      	ldr	r2, [pc, #144]	; (8005608 <zellerCongruence+0xe4>)
 8005578:	fba2 2303 	umull	r2, r3, r2, r3
 800557c:	095b      	lsrs	r3, r3, #5
 800557e:	b29b      	uxth	r3, r3
 8005580:	733b      	strb	r3, [r7, #12]
	    int h = q + 13 * (m + 1) / 5 + k + k / 4 +
 8005582:	7bf9      	ldrb	r1, [r7, #15]
 8005584:	7bbb      	ldrb	r3, [r7, #14]
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	4613      	mov	r3, r2
 800558a:	005b      	lsls	r3, r3, #1
 800558c:	4413      	add	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	4a1e      	ldr	r2, [pc, #120]	; (800560c <zellerCongruence+0xe8>)
 8005594:	fb82 0203 	smull	r0, r2, r2, r3
 8005598:	1052      	asrs	r2, r2, #1
 800559a:	17db      	asrs	r3, r3, #31
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	18ca      	adds	r2, r1, r3
 80055a0:	7b7b      	ldrb	r3, [r7, #13]
 80055a2:	4413      	add	r3, r2
 80055a4:	7b7a      	ldrb	r2, [r7, #13]
 80055a6:	0892      	lsrs	r2, r2, #2
 80055a8:	b2d2      	uxtb	r2, r2
 80055aa:	4413      	add	r3, r2
	                              j / 4 + 5 * j;
 80055ac:	7b3a      	ldrb	r2, [r7, #12]
 80055ae:	0892      	lsrs	r2, r2, #2
 80055b0:	b2d2      	uxtb	r2, r2
	    int h = q + 13 * (m + 1) / 5 + k + k / 4 +
 80055b2:	1899      	adds	r1, r3, r2
	                              j / 4 + 5 * j;
 80055b4:	7b3a      	ldrb	r2, [r7, #12]
 80055b6:	4613      	mov	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
	    int h = q + 13 * (m + 1) / 5 + k + k / 4 +
 80055bc:	440b      	add	r3, r1
 80055be:	60bb      	str	r3, [r7, #8]
	    h = h % 7;
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	4b13      	ldr	r3, [pc, #76]	; (8005610 <zellerCongruence+0xec>)
 80055c4:	fb83 1302 	smull	r1, r3, r3, r2
 80055c8:	4413      	add	r3, r2
 80055ca:	1099      	asrs	r1, r3, #2
 80055cc:	17d3      	asrs	r3, r2, #31
 80055ce:	1ac9      	subs	r1, r1, r3
 80055d0:	460b      	mov	r3, r1
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	1a5b      	subs	r3, r3, r1
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	60bb      	str	r3, [r7, #8]
	    return (h+5)%7 + 1;
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	1d5a      	adds	r2, r3, #5
 80055de:	4b0c      	ldr	r3, [pc, #48]	; (8005610 <zellerCongruence+0xec>)
 80055e0:	fb83 1302 	smull	r1, r3, r3, r2
 80055e4:	4413      	add	r3, r2
 80055e6:	1099      	asrs	r1, r3, #2
 80055e8:	17d3      	asrs	r3, r2, #31
 80055ea:	1ac9      	subs	r1, r1, r3
 80055ec:	460b      	mov	r3, r1
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	1a5b      	subs	r3, r3, r1
 80055f2:	1ad1      	subs	r1, r2, r3
 80055f4:	b2cb      	uxtb	r3, r1
 80055f6:	3301      	adds	r3, #1
 80055f8:	b2db      	uxtb	r3, r3
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	51eb851f 	.word	0x51eb851f
 800560c:	66666667 	.word	0x66666667
 8005610:	92492493 	.word	0x92492493

08005614 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8005614:	f8df d034 	ldr.w	sp, [pc, #52]	; 800564c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005618:	480d      	ldr	r0, [pc, #52]	; (8005650 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800561a:	490e      	ldr	r1, [pc, #56]	; (8005654 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800561c:	4a0e      	ldr	r2, [pc, #56]	; (8005658 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800561e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005620:	e002      	b.n	8005628 <LoopCopyDataInit>

08005622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005626:	3304      	adds	r3, #4

08005628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800562a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800562c:	d3f9      	bcc.n	8005622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800562e:	4a0b      	ldr	r2, [pc, #44]	; (800565c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005630:	4c0b      	ldr	r4, [pc, #44]	; (8005660 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005634:	e001      	b.n	800563a <LoopFillZerobss>

08005636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005638:	3204      	adds	r2, #4

0800563a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800563a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800563c:	d3fb      	bcc.n	8005636 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800563e:	f7fd fa53 	bl	8002ae8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005642:	f005 f9a7 	bl	800a994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005646:	f7fc ff43 	bl	80024d0 <main>
  bx  lr    
 800564a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800564c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8005650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005654:	200004d8 	.word	0x200004d8
  ldr r2, =_sidata
 8005658:	0803f588 	.word	0x0803f588
  ldr r2, =_sbss
 800565c:	200004d8 	.word	0x200004d8
  ldr r4, =_ebss
 8005660:	200037d4 	.word	0x200037d4

08005664 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005664:	e7fe      	b.n	8005664 <ADC_IRQHandler>
	...

08005668 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800566c:	4b0e      	ldr	r3, [pc, #56]	; (80056a8 <HAL_Init+0x40>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a0d      	ldr	r2, [pc, #52]	; (80056a8 <HAL_Init+0x40>)
 8005672:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005676:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005678:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <HAL_Init+0x40>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a0a      	ldr	r2, [pc, #40]	; (80056a8 <HAL_Init+0x40>)
 800567e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005682:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005684:	4b08      	ldr	r3, [pc, #32]	; (80056a8 <HAL_Init+0x40>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a07      	ldr	r2, [pc, #28]	; (80056a8 <HAL_Init+0x40>)
 800568a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800568e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005690:	2003      	movs	r0, #3
 8005692:	f000 f94f 	bl	8005934 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005696:	2000      	movs	r0, #0
 8005698:	f000 f808 	bl	80056ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800569c:	f7fd f910 	bl	80028c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	40023c00 	.word	0x40023c00

080056ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80056b4:	4b12      	ldr	r3, [pc, #72]	; (8005700 <HAL_InitTick+0x54>)
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	4b12      	ldr	r3, [pc, #72]	; (8005704 <HAL_InitTick+0x58>)
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	4619      	mov	r1, r3
 80056be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80056c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 f967 	bl	800599e <HAL_SYSTICK_Config>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e00e      	b.n	80056f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b0f      	cmp	r3, #15
 80056de:	d80a      	bhi.n	80056f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056e0:	2200      	movs	r2, #0
 80056e2:	6879      	ldr	r1, [r7, #4]
 80056e4:	f04f 30ff 	mov.w	r0, #4294967295
 80056e8:	f000 f92f 	bl	800594a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056ec:	4a06      	ldr	r2, [pc, #24]	; (8005708 <HAL_InitTick+0x5c>)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e000      	b.n	80056f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	20000180 	.word	0x20000180
 8005704:	200002a0 	.word	0x200002a0
 8005708:	2000029c 	.word	0x2000029c

0800570c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005710:	4b06      	ldr	r3, [pc, #24]	; (800572c <HAL_IncTick+0x20>)
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	4b06      	ldr	r3, [pc, #24]	; (8005730 <HAL_IncTick+0x24>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4413      	add	r3, r2
 800571c:	4a04      	ldr	r2, [pc, #16]	; (8005730 <HAL_IncTick+0x24>)
 800571e:	6013      	str	r3, [r2, #0]
}
 8005720:	bf00      	nop
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	200002a0 	.word	0x200002a0
 8005730:	20003790 	.word	0x20003790

08005734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  return uwTick;
 8005738:	4b03      	ldr	r3, [pc, #12]	; (8005748 <HAL_GetTick+0x14>)
 800573a:	681b      	ldr	r3, [r3, #0]
}
 800573c:	4618      	mov	r0, r3
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	20003790 	.word	0x20003790

0800574c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005754:	f7ff ffee 	bl	8005734 <HAL_GetTick>
 8005758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005764:	d005      	beq.n	8005772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005766:	4b0a      	ldr	r3, [pc, #40]	; (8005790 <HAL_Delay+0x44>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4413      	add	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005772:	bf00      	nop
 8005774:	f7ff ffde 	bl	8005734 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	429a      	cmp	r2, r3
 8005782:	d8f7      	bhi.n	8005774 <HAL_Delay+0x28>
  {
  }
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	200002a0 	.word	0x200002a0

08005794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f003 0307 	and.w	r3, r3, #7
 80057a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057a4:	4b0c      	ldr	r3, [pc, #48]	; (80057d8 <__NVIC_SetPriorityGrouping+0x44>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057b0:	4013      	ands	r3, r2
 80057b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057c6:	4a04      	ldr	r2, [pc, #16]	; (80057d8 <__NVIC_SetPriorityGrouping+0x44>)
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	60d3      	str	r3, [r2, #12]
}
 80057cc:	bf00      	nop
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	e000ed00 	.word	0xe000ed00

080057dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057e0:	4b04      	ldr	r3, [pc, #16]	; (80057f4 <__NVIC_GetPriorityGrouping+0x18>)
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	0a1b      	lsrs	r3, r3, #8
 80057e6:	f003 0307 	and.w	r3, r3, #7
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	e000ed00 	.word	0xe000ed00

080057f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	4603      	mov	r3, r0
 8005800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005806:	2b00      	cmp	r3, #0
 8005808:	db0b      	blt.n	8005822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	f003 021f 	and.w	r2, r3, #31
 8005810:	4907      	ldr	r1, [pc, #28]	; (8005830 <__NVIC_EnableIRQ+0x38>)
 8005812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	2001      	movs	r0, #1
 800581a:	fa00 f202 	lsl.w	r2, r0, r2
 800581e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005822:	bf00      	nop
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	e000e100 	.word	0xe000e100

08005834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	6039      	str	r1, [r7, #0]
 800583e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005844:	2b00      	cmp	r3, #0
 8005846:	db0a      	blt.n	800585e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	b2da      	uxtb	r2, r3
 800584c:	490c      	ldr	r1, [pc, #48]	; (8005880 <__NVIC_SetPriority+0x4c>)
 800584e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005852:	0112      	lsls	r2, r2, #4
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	440b      	add	r3, r1
 8005858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800585c:	e00a      	b.n	8005874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	b2da      	uxtb	r2, r3
 8005862:	4908      	ldr	r1, [pc, #32]	; (8005884 <__NVIC_SetPriority+0x50>)
 8005864:	79fb      	ldrb	r3, [r7, #7]
 8005866:	f003 030f 	and.w	r3, r3, #15
 800586a:	3b04      	subs	r3, #4
 800586c:	0112      	lsls	r2, r2, #4
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	440b      	add	r3, r1
 8005872:	761a      	strb	r2, [r3, #24]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	e000e100 	.word	0xe000e100
 8005884:	e000ed00 	.word	0xe000ed00

08005888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005888:	b480      	push	{r7}
 800588a:	b089      	sub	sp, #36	; 0x24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f003 0307 	and.w	r3, r3, #7
 800589a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f1c3 0307 	rsb	r3, r3, #7
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	bf28      	it	cs
 80058a6:	2304      	movcs	r3, #4
 80058a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	3304      	adds	r3, #4
 80058ae:	2b06      	cmp	r3, #6
 80058b0:	d902      	bls.n	80058b8 <NVIC_EncodePriority+0x30>
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	3b03      	subs	r3, #3
 80058b6:	e000      	b.n	80058ba <NVIC_EncodePriority+0x32>
 80058b8:	2300      	movs	r3, #0
 80058ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058bc:	f04f 32ff 	mov.w	r2, #4294967295
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	43da      	mvns	r2, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	401a      	ands	r2, r3
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058d0:	f04f 31ff 	mov.w	r1, #4294967295
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	fa01 f303 	lsl.w	r3, r1, r3
 80058da:	43d9      	mvns	r1, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058e0:	4313      	orrs	r3, r2
         );
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3724      	adds	r7, #36	; 0x24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
	...

080058f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005900:	d301      	bcc.n	8005906 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005902:	2301      	movs	r3, #1
 8005904:	e00f      	b.n	8005926 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005906:	4a0a      	ldr	r2, [pc, #40]	; (8005930 <SysTick_Config+0x40>)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3b01      	subs	r3, #1
 800590c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800590e:	210f      	movs	r1, #15
 8005910:	f04f 30ff 	mov.w	r0, #4294967295
 8005914:	f7ff ff8e 	bl	8005834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005918:	4b05      	ldr	r3, [pc, #20]	; (8005930 <SysTick_Config+0x40>)
 800591a:	2200      	movs	r2, #0
 800591c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800591e:	4b04      	ldr	r3, [pc, #16]	; (8005930 <SysTick_Config+0x40>)
 8005920:	2207      	movs	r2, #7
 8005922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	e000e010 	.word	0xe000e010

08005934 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7ff ff29 	bl	8005794 <__NVIC_SetPriorityGrouping>
}
 8005942:	bf00      	nop
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}

0800594a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800594a:	b580      	push	{r7, lr}
 800594c:	b086      	sub	sp, #24
 800594e:	af00      	add	r7, sp, #0
 8005950:	4603      	mov	r3, r0
 8005952:	60b9      	str	r1, [r7, #8]
 8005954:	607a      	str	r2, [r7, #4]
 8005956:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800595c:	f7ff ff3e 	bl	80057dc <__NVIC_GetPriorityGrouping>
 8005960:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	6978      	ldr	r0, [r7, #20]
 8005968:	f7ff ff8e 	bl	8005888 <NVIC_EncodePriority>
 800596c:	4602      	mov	r2, r0
 800596e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005972:	4611      	mov	r1, r2
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff ff5d 	bl	8005834 <__NVIC_SetPriority>
}
 800597a:	bf00      	nop
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b082      	sub	sp, #8
 8005986:	af00      	add	r7, sp, #0
 8005988:	4603      	mov	r3, r0
 800598a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800598c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff ff31 	bl	80057f8 <__NVIC_EnableIRQ>
}
 8005996:	bf00      	nop
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b082      	sub	sp, #8
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7ff ffa2 	bl	80058f0 <SysTick_Config>
 80059ac:	4603      	mov	r3, r0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80059c4:	f7ff feb6 	bl	8005734 <HAL_GetTick>
 80059c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d008      	beq.n	80059e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2280      	movs	r2, #128	; 0x80
 80059da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e052      	b.n	8005a8e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0216 	bic.w	r2, r2, #22
 80059f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	695a      	ldr	r2, [r3, #20]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a06:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d103      	bne.n	8005a18 <HAL_DMA_Abort+0x62>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d007      	beq.n	8005a28 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0208 	bic.w	r2, r2, #8
 8005a26:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0201 	bic.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a38:	e013      	b.n	8005a62 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a3a:	f7ff fe7b 	bl	8005734 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b05      	cmp	r3, #5
 8005a46:	d90c      	bls.n	8005a62 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2203      	movs	r2, #3
 8005a52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e015      	b.n	8005a8e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1e4      	bne.n	8005a3a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a74:	223f      	movs	r2, #63	; 0x3f
 8005a76:	409a      	lsls	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a96:	b480      	push	{r7}
 8005a98:	b083      	sub	sp, #12
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d004      	beq.n	8005ab4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2280      	movs	r2, #128	; 0x80
 8005aae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e00c      	b.n	8005ace <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2205      	movs	r2, #5
 8005ab8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0201 	bic.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
	...

08005adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b089      	sub	sp, #36	; 0x24
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	e177      	b.n	8005de8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005af8:	2201      	movs	r2, #1
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	f040 8166 	bne.w	8005de2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d005      	beq.n	8005b2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d130      	bne.n	8005b90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	2203      	movs	r2, #3
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	43db      	mvns	r3, r3
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	4013      	ands	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b64:	2201      	movs	r2, #1
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6c:	43db      	mvns	r3, r3
 8005b6e:	69ba      	ldr	r2, [r7, #24]
 8005b70:	4013      	ands	r3, r2
 8005b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	091b      	lsrs	r3, r3, #4
 8005b7a:	f003 0201 	and.w	r2, r3, #1
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	2b03      	cmp	r3, #3
 8005b9a:	d017      	beq.n	8005bcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	005b      	lsls	r3, r3, #1
 8005ba6:	2203      	movs	r2, #3
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	43db      	mvns	r3, r3
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f003 0303 	and.w	r3, r3, #3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d123      	bne.n	8005c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	08da      	lsrs	r2, r3, #3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3208      	adds	r2, #8
 8005be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	220f      	movs	r2, #15
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	08da      	lsrs	r2, r3, #3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	3208      	adds	r2, #8
 8005c1a:	69b9      	ldr	r1, [r7, #24]
 8005c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	2203      	movs	r2, #3
 8005c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c30:	43db      	mvns	r3, r3
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	4013      	ands	r3, r2
 8005c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f003 0203 	and.w	r2, r3, #3
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	fa02 f303 	lsl.w	r3, r2, r3
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80c0 	beq.w	8005de2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c62:	2300      	movs	r3, #0
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	4b66      	ldr	r3, [pc, #408]	; (8005e00 <HAL_GPIO_Init+0x324>)
 8005c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6a:	4a65      	ldr	r2, [pc, #404]	; (8005e00 <HAL_GPIO_Init+0x324>)
 8005c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c70:	6453      	str	r3, [r2, #68]	; 0x44
 8005c72:	4b63      	ldr	r3, [pc, #396]	; (8005e00 <HAL_GPIO_Init+0x324>)
 8005c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c7e:	4a61      	ldr	r2, [pc, #388]	; (8005e04 <HAL_GPIO_Init+0x328>)
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	089b      	lsrs	r3, r3, #2
 8005c84:	3302      	adds	r3, #2
 8005c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f003 0303 	and.w	r3, r3, #3
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	220f      	movs	r2, #15
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	43db      	mvns	r3, r3
 8005c9c:	69ba      	ldr	r2, [r7, #24]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a58      	ldr	r2, [pc, #352]	; (8005e08 <HAL_GPIO_Init+0x32c>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d037      	beq.n	8005d1a <HAL_GPIO_Init+0x23e>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a57      	ldr	r2, [pc, #348]	; (8005e0c <HAL_GPIO_Init+0x330>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d031      	beq.n	8005d16 <HAL_GPIO_Init+0x23a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a56      	ldr	r2, [pc, #344]	; (8005e10 <HAL_GPIO_Init+0x334>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d02b      	beq.n	8005d12 <HAL_GPIO_Init+0x236>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a55      	ldr	r2, [pc, #340]	; (8005e14 <HAL_GPIO_Init+0x338>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d025      	beq.n	8005d0e <HAL_GPIO_Init+0x232>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a54      	ldr	r2, [pc, #336]	; (8005e18 <HAL_GPIO_Init+0x33c>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d01f      	beq.n	8005d0a <HAL_GPIO_Init+0x22e>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a53      	ldr	r2, [pc, #332]	; (8005e1c <HAL_GPIO_Init+0x340>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d019      	beq.n	8005d06 <HAL_GPIO_Init+0x22a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a52      	ldr	r2, [pc, #328]	; (8005e20 <HAL_GPIO_Init+0x344>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d013      	beq.n	8005d02 <HAL_GPIO_Init+0x226>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a51      	ldr	r2, [pc, #324]	; (8005e24 <HAL_GPIO_Init+0x348>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00d      	beq.n	8005cfe <HAL_GPIO_Init+0x222>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a50      	ldr	r2, [pc, #320]	; (8005e28 <HAL_GPIO_Init+0x34c>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d007      	beq.n	8005cfa <HAL_GPIO_Init+0x21e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a4f      	ldr	r2, [pc, #316]	; (8005e2c <HAL_GPIO_Init+0x350>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d101      	bne.n	8005cf6 <HAL_GPIO_Init+0x21a>
 8005cf2:	2309      	movs	r3, #9
 8005cf4:	e012      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005cf6:	230a      	movs	r3, #10
 8005cf8:	e010      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005cfa:	2308      	movs	r3, #8
 8005cfc:	e00e      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005cfe:	2307      	movs	r3, #7
 8005d00:	e00c      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d02:	2306      	movs	r3, #6
 8005d04:	e00a      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d06:	2305      	movs	r3, #5
 8005d08:	e008      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d0a:	2304      	movs	r3, #4
 8005d0c:	e006      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e004      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d12:	2302      	movs	r3, #2
 8005d14:	e002      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <HAL_GPIO_Init+0x240>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	69fa      	ldr	r2, [r7, #28]
 8005d1e:	f002 0203 	and.w	r2, r2, #3
 8005d22:	0092      	lsls	r2, r2, #2
 8005d24:	4093      	lsls	r3, r2
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d2c:	4935      	ldr	r1, [pc, #212]	; (8005e04 <HAL_GPIO_Init+0x328>)
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	089b      	lsrs	r3, r3, #2
 8005d32:	3302      	adds	r3, #2
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d3a:	4b3d      	ldr	r3, [pc, #244]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	43db      	mvns	r3, r3
 8005d44:	69ba      	ldr	r2, [r7, #24]
 8005d46:	4013      	ands	r3, r2
 8005d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d5e:	4a34      	ldr	r2, [pc, #208]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d64:	4b32      	ldr	r3, [pc, #200]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	43db      	mvns	r3, r3
 8005d6e:	69ba      	ldr	r2, [r7, #24]
 8005d70:	4013      	ands	r3, r2
 8005d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d88:	4a29      	ldr	r2, [pc, #164]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d8e:	4b28      	ldr	r3, [pc, #160]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	43db      	mvns	r3, r3
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005daa:	69ba      	ldr	r2, [r7, #24]
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005db2:	4a1f      	ldr	r2, [pc, #124]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005db8:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	43db      	mvns	r3, r3
 8005dc2:	69ba      	ldr	r2, [r7, #24]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ddc:	4a14      	ldr	r2, [pc, #80]	; (8005e30 <HAL_GPIO_Init+0x354>)
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	3301      	adds	r3, #1
 8005de6:	61fb      	str	r3, [r7, #28]
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	2b0f      	cmp	r3, #15
 8005dec:	f67f ae84 	bls.w	8005af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	3724      	adds	r7, #36	; 0x24
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40023800 	.word	0x40023800
 8005e04:	40013800 	.word	0x40013800
 8005e08:	40020000 	.word	0x40020000
 8005e0c:	40020400 	.word	0x40020400
 8005e10:	40020800 	.word	0x40020800
 8005e14:	40020c00 	.word	0x40020c00
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	40021400 	.word	0x40021400
 8005e20:	40021800 	.word	0x40021800
 8005e24:	40021c00 	.word	0x40021c00
 8005e28:	40022000 	.word	0x40022000
 8005e2c:	40022400 	.word	0x40022400
 8005e30:	40013c00 	.word	0x40013c00

08005e34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	691a      	ldr	r2, [r3, #16]
 8005e44:	887b      	ldrh	r3, [r7, #2]
 8005e46:	4013      	ands	r3, r2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d002      	beq.n	8005e52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	73fb      	strb	r3, [r7, #15]
 8005e50:	e001      	b.n	8005e56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e52:	2300      	movs	r3, #0
 8005e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	807b      	strh	r3, [r7, #2]
 8005e70:	4613      	mov	r3, r2
 8005e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e74:	787b      	ldrb	r3, [r7, #1]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d003      	beq.n	8005e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e7a:	887a      	ldrh	r2, [r7, #2]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e80:	e003      	b.n	8005e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e82:	887b      	ldrh	r3, [r7, #2]
 8005e84:	041a      	lsls	r2, r3, #16
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	619a      	str	r2, [r3, #24]
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b085      	sub	sp, #20
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ea8:	887a      	ldrh	r2, [r7, #2]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	4013      	ands	r3, r2
 8005eae:	041a      	lsls	r2, r3, #16
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	43d9      	mvns	r1, r3
 8005eb4:	887b      	ldrh	r3, [r7, #2]
 8005eb6:	400b      	ands	r3, r1
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	619a      	str	r2, [r3, #24]
}
 8005ebe:	bf00      	nop
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
	...

08005ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005ed6:	4b08      	ldr	r3, [pc, #32]	; (8005ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	88fb      	ldrh	r3, [r7, #6]
 8005edc:	4013      	ands	r3, r2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d006      	beq.n	8005ef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ee2:	4a05      	ldr	r2, [pc, #20]	; (8005ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ee4:	88fb      	ldrh	r3, [r7, #6]
 8005ee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ee8:	88fb      	ldrh	r3, [r7, #6]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 f806 	bl	8005efc <HAL_GPIO_EXTI_Callback>
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	40013c00 	.word	0x40013c00

08005efc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	4603      	mov	r3, r0
 8005f04:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e12b      	b.n	800617e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d106      	bne.n	8005f40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7fb ffb6 	bl	8001eac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2224      	movs	r2, #36	; 0x24
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0201 	bic.w	r2, r2, #1
 8005f56:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f66:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f76:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005f78:	f001 fc76 	bl	8007868 <HAL_RCC_GetPCLK1Freq>
 8005f7c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	4a81      	ldr	r2, [pc, #516]	; (8006188 <HAL_I2C_Init+0x274>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d807      	bhi.n	8005f98 <HAL_I2C_Init+0x84>
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4a80      	ldr	r2, [pc, #512]	; (800618c <HAL_I2C_Init+0x278>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	bf94      	ite	ls
 8005f90:	2301      	movls	r3, #1
 8005f92:	2300      	movhi	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	e006      	b.n	8005fa6 <HAL_I2C_Init+0x92>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4a7d      	ldr	r2, [pc, #500]	; (8006190 <HAL_I2C_Init+0x27c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	bf94      	ite	ls
 8005fa0:	2301      	movls	r3, #1
 8005fa2:	2300      	movhi	r3, #0
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e0e7      	b.n	800617e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	4a78      	ldr	r2, [pc, #480]	; (8006194 <HAL_I2C_Init+0x280>)
 8005fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb6:	0c9b      	lsrs	r3, r3, #18
 8005fb8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68ba      	ldr	r2, [r7, #8]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	4a6a      	ldr	r2, [pc, #424]	; (8006188 <HAL_I2C_Init+0x274>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d802      	bhi.n	8005fe8 <HAL_I2C_Init+0xd4>
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	e009      	b.n	8005ffc <HAL_I2C_Init+0xe8>
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005fee:	fb02 f303 	mul.w	r3, r2, r3
 8005ff2:	4a69      	ldr	r2, [pc, #420]	; (8006198 <HAL_I2C_Init+0x284>)
 8005ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff8:	099b      	lsrs	r3, r3, #6
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	6812      	ldr	r2, [r2, #0]
 8006000:	430b      	orrs	r3, r1
 8006002:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800600e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	495c      	ldr	r1, [pc, #368]	; (8006188 <HAL_I2C_Init+0x274>)
 8006018:	428b      	cmp	r3, r1
 800601a:	d819      	bhi.n	8006050 <HAL_I2C_Init+0x13c>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	1e59      	subs	r1, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	005b      	lsls	r3, r3, #1
 8006026:	fbb1 f3f3 	udiv	r3, r1, r3
 800602a:	1c59      	adds	r1, r3, #1
 800602c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006030:	400b      	ands	r3, r1
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00a      	beq.n	800604c <HAL_I2C_Init+0x138>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	1e59      	subs	r1, r3, #1
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	fbb1 f3f3 	udiv	r3, r1, r3
 8006044:	3301      	adds	r3, #1
 8006046:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800604a:	e051      	b.n	80060f0 <HAL_I2C_Init+0x1dc>
 800604c:	2304      	movs	r3, #4
 800604e:	e04f      	b.n	80060f0 <HAL_I2C_Init+0x1dc>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d111      	bne.n	800607c <HAL_I2C_Init+0x168>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	1e58      	subs	r0, r3, #1
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6859      	ldr	r1, [r3, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	005b      	lsls	r3, r3, #1
 8006064:	440b      	add	r3, r1
 8006066:	fbb0 f3f3 	udiv	r3, r0, r3
 800606a:	3301      	adds	r3, #1
 800606c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006070:	2b00      	cmp	r3, #0
 8006072:	bf0c      	ite	eq
 8006074:	2301      	moveq	r3, #1
 8006076:	2300      	movne	r3, #0
 8006078:	b2db      	uxtb	r3, r3
 800607a:	e012      	b.n	80060a2 <HAL_I2C_Init+0x18e>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	1e58      	subs	r0, r3, #1
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6859      	ldr	r1, [r3, #4]
 8006084:	460b      	mov	r3, r1
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	440b      	add	r3, r1
 800608a:	0099      	lsls	r1, r3, #2
 800608c:	440b      	add	r3, r1
 800608e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006092:	3301      	adds	r3, #1
 8006094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006098:	2b00      	cmp	r3, #0
 800609a:	bf0c      	ite	eq
 800609c:	2301      	moveq	r3, #1
 800609e:	2300      	movne	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <HAL_I2C_Init+0x196>
 80060a6:	2301      	movs	r3, #1
 80060a8:	e022      	b.n	80060f0 <HAL_I2C_Init+0x1dc>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10e      	bne.n	80060d0 <HAL_I2C_Init+0x1bc>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	1e58      	subs	r0, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6859      	ldr	r1, [r3, #4]
 80060ba:	460b      	mov	r3, r1
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	440b      	add	r3, r1
 80060c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80060c4:	3301      	adds	r3, #1
 80060c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060ce:	e00f      	b.n	80060f0 <HAL_I2C_Init+0x1dc>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	1e58      	subs	r0, r3, #1
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6859      	ldr	r1, [r3, #4]
 80060d8:	460b      	mov	r3, r1
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	440b      	add	r3, r1
 80060de:	0099      	lsls	r1, r3, #2
 80060e0:	440b      	add	r3, r1
 80060e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80060e6:	3301      	adds	r3, #1
 80060e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	6809      	ldr	r1, [r1, #0]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	69da      	ldr	r2, [r3, #28]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	431a      	orrs	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	430a      	orrs	r2, r1
 8006112:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800611e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6911      	ldr	r1, [r2, #16]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	68d2      	ldr	r2, [r2, #12]
 800612a:	4311      	orrs	r1, r2
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	6812      	ldr	r2, [r2, #0]
 8006130:	430b      	orrs	r3, r1
 8006132:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	695a      	ldr	r2, [r3, #20]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f042 0201 	orr.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	000186a0 	.word	0x000186a0
 800618c:	001e847f 	.word	0x001e847f
 8006190:	003d08ff 	.word	0x003d08ff
 8006194:	431bde83 	.word	0x431bde83
 8006198:	10624dd3 	.word	0x10624dd3

0800619c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	4608      	mov	r0, r1
 80061a6:	4611      	mov	r1, r2
 80061a8:	461a      	mov	r2, r3
 80061aa:	4603      	mov	r3, r0
 80061ac:	817b      	strh	r3, [r7, #10]
 80061ae:	460b      	mov	r3, r1
 80061b0:	813b      	strh	r3, [r7, #8]
 80061b2:	4613      	mov	r3, r2
 80061b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061b6:	f7ff fabd 	bl	8005734 <HAL_GetTick>
 80061ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b20      	cmp	r3, #32
 80061c6:	f040 80d9 	bne.w	800637c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	2319      	movs	r3, #25
 80061d0:	2201      	movs	r2, #1
 80061d2:	496d      	ldr	r1, [pc, #436]	; (8006388 <HAL_I2C_Mem_Write+0x1ec>)
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fc7f 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80061e0:	2302      	movs	r3, #2
 80061e2:	e0cc      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d101      	bne.n	80061f2 <HAL_I2C_Mem_Write+0x56>
 80061ee:	2302      	movs	r3, #2
 80061f0:	e0c5      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d007      	beq.n	8006218 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0201 	orr.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006226:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2221      	movs	r2, #33	; 0x21
 800622c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2240      	movs	r2, #64	; 0x40
 8006234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a3a      	ldr	r2, [r7, #32]
 8006242:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006248:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4a4d      	ldr	r2, [pc, #308]	; (800638c <HAL_I2C_Mem_Write+0x1f0>)
 8006258:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800625a:	88f8      	ldrh	r0, [r7, #6]
 800625c:	893a      	ldrh	r2, [r7, #8]
 800625e:	8979      	ldrh	r1, [r7, #10]
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	9301      	str	r3, [sp, #4]
 8006264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	4603      	mov	r3, r0
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f000 fab6 	bl	80067dc <I2C_RequestMemoryWrite>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d052      	beq.n	800631c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e081      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 fd00 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00d      	beq.n	80062a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	2b04      	cmp	r3, #4
 8006290:	d107      	bne.n	80062a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e06b      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062aa:	781a      	ldrb	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c0:	3b01      	subs	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	3b01      	subs	r3, #1
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	f003 0304 	and.w	r3, r3, #4
 80062e0:	2b04      	cmp	r3, #4
 80062e2:	d11b      	bne.n	800631c <HAL_I2C_Mem_Write+0x180>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d017      	beq.n	800631c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	781a      	ldrb	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fc:	1c5a      	adds	r2, r3, #1
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006312:	b29b      	uxth	r3, r3
 8006314:	3b01      	subs	r3, #1
 8006316:	b29a      	uxth	r2, r3
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1aa      	bne.n	800627a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 fcec 	bl	8006d06 <I2C_WaitOnBTFFlagUntilTimeout>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00d      	beq.n	8006350 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006338:	2b04      	cmp	r3, #4
 800633a:	d107      	bne.n	800634c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800634a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e016      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800635e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2220      	movs	r2, #32
 8006364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006378:	2300      	movs	r3, #0
 800637a:	e000      	b.n	800637e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800637c:	2302      	movs	r3, #2
  }
}
 800637e:	4618      	mov	r0, r3
 8006380:	3718      	adds	r7, #24
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	00100002 	.word	0x00100002
 800638c:	ffff0000 	.word	0xffff0000

08006390 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08c      	sub	sp, #48	; 0x30
 8006394:	af02      	add	r7, sp, #8
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	4608      	mov	r0, r1
 800639a:	4611      	mov	r1, r2
 800639c:	461a      	mov	r2, r3
 800639e:	4603      	mov	r3, r0
 80063a0:	817b      	strh	r3, [r7, #10]
 80063a2:	460b      	mov	r3, r1
 80063a4:	813b      	strh	r3, [r7, #8]
 80063a6:	4613      	mov	r3, r2
 80063a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80063aa:	f7ff f9c3 	bl	8005734 <HAL_GetTick>
 80063ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	2b20      	cmp	r3, #32
 80063ba:	f040 8208 	bne.w	80067ce <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	2319      	movs	r3, #25
 80063c4:	2201      	movs	r2, #1
 80063c6:	497b      	ldr	r1, [pc, #492]	; (80065b4 <HAL_I2C_Mem_Read+0x224>)
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fb85 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80063d4:	2302      	movs	r3, #2
 80063d6:	e1fb      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d101      	bne.n	80063e6 <HAL_I2C_Mem_Read+0x56>
 80063e2:	2302      	movs	r3, #2
 80063e4:	e1f4      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d007      	beq.n	800640c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0201 	orr.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800641a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2222      	movs	r2, #34	; 0x22
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2240      	movs	r2, #64	; 0x40
 8006428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006436:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800643c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006442:	b29a      	uxth	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	4a5b      	ldr	r2, [pc, #364]	; (80065b8 <HAL_I2C_Mem_Read+0x228>)
 800644c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800644e:	88f8      	ldrh	r0, [r7, #6]
 8006450:	893a      	ldrh	r2, [r7, #8]
 8006452:	8979      	ldrh	r1, [r7, #10]
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	9301      	str	r3, [sp, #4]
 8006458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	4603      	mov	r3, r0
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 fa52 	bl	8006908 <I2C_RequestMemoryRead>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e1b0      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006472:	2b00      	cmp	r3, #0
 8006474:	d113      	bne.n	800649e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006476:	2300      	movs	r3, #0
 8006478:	623b      	str	r3, [r7, #32]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	623b      	str	r3, [r7, #32]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	623b      	str	r3, [r7, #32]
 800648a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800649a:	601a      	str	r2, [r3, #0]
 800649c:	e184      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d11b      	bne.n	80064de <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064b6:	2300      	movs	r3, #0
 80064b8:	61fb      	str	r3, [r7, #28]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	61fb      	str	r3, [r7, #28]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	61fb      	str	r3, [r7, #28]
 80064ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	e164      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d11b      	bne.n	800651e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064f4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006504:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006506:	2300      	movs	r3, #0
 8006508:	61bb      	str	r3, [r7, #24]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	61bb      	str	r3, [r7, #24]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	61bb      	str	r3, [r7, #24]
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	e144      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800651e:	2300      	movs	r3, #0
 8006520:	617b      	str	r3, [r7, #20]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	617b      	str	r3, [r7, #20]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	617b      	str	r3, [r7, #20]
 8006532:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006534:	e138      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800653a:	2b03      	cmp	r3, #3
 800653c:	f200 80f1 	bhi.w	8006722 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006544:	2b01      	cmp	r3, #1
 8006546:	d123      	bne.n	8006590 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800654a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f000 fc1b 	bl	8006d88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d001      	beq.n	800655c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e139      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	691a      	ldr	r2, [r3, #16]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	b2d2      	uxtb	r2, r2
 8006568:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656e:	1c5a      	adds	r2, r3, #1
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006584:	b29b      	uxth	r3, r3
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800658e:	e10b      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006594:	2b02      	cmp	r3, #2
 8006596:	d14e      	bne.n	8006636 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800659e:	2200      	movs	r2, #0
 80065a0:	4906      	ldr	r1, [pc, #24]	; (80065bc <HAL_I2C_Mem_Read+0x22c>)
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 fa98 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d008      	beq.n	80065c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e10e      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
 80065b2:	bf00      	nop
 80065b4:	00100002 	.word	0x00100002
 80065b8:	ffff0000 	.word	0xffff0000
 80065bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065da:	b2d2      	uxtb	r2, r2
 80065dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ec:	3b01      	subs	r3, #1
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	3b01      	subs	r3, #1
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	691a      	ldr	r2, [r3, #16]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	b2d2      	uxtb	r2, r2
 800660e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006614:	1c5a      	adds	r2, r3, #1
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800662a:	b29b      	uxth	r3, r3
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006634:	e0b8      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800663c:	2200      	movs	r2, #0
 800663e:	4966      	ldr	r1, [pc, #408]	; (80067d8 <HAL_I2C_Mem_Read+0x448>)
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 fa49 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e0bf      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800665e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800666a:	b2d2      	uxtb	r2, r2
 800666c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006688:	b29b      	uxth	r3, r3
 800668a:	3b01      	subs	r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006698:	2200      	movs	r2, #0
 800669a:	494f      	ldr	r1, [pc, #316]	; (80067d8 <HAL_I2C_Mem_Read+0x448>)
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 fa1b 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e091      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	691a      	ldr	r2, [r3, #16]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d8:	3b01      	subs	r3, #1
 80066da:	b29a      	uxth	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	691a      	ldr	r2, [r3, #16]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f8:	b2d2      	uxtb	r2, r2
 80066fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800670a:	3b01      	subs	r3, #1
 800670c:	b29a      	uxth	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006716:	b29b      	uxth	r3, r3
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006720:	e042      	b.n	80067a8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006724:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 fb2e 	bl	8006d88 <I2C_WaitOnRXNEFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e04c      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691a      	ldr	r2, [r3, #16]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006740:	b2d2      	uxtb	r2, r2
 8006742:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006748:	1c5a      	adds	r2, r3, #1
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675e:	b29b      	uxth	r3, r3
 8006760:	3b01      	subs	r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	f003 0304 	and.w	r3, r3, #4
 8006772:	2b04      	cmp	r3, #4
 8006774:	d118      	bne.n	80067a8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	691a      	ldr	r2, [r3, #16]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006780:	b2d2      	uxtb	r2, r2
 8006782:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006788:	1c5a      	adds	r2, r3, #1
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006792:	3b01      	subs	r3, #1
 8006794:	b29a      	uxth	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800679e:	b29b      	uxth	r3, r3
 80067a0:	3b01      	subs	r3, #1
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f47f aec2 	bne.w	8006536 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	e000      	b.n	80067d0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80067ce:	2302      	movs	r3, #2
  }
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3728      	adds	r7, #40	; 0x28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	00010004 	.word	0x00010004

080067dc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b088      	sub	sp, #32
 80067e0:	af02      	add	r7, sp, #8
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	4608      	mov	r0, r1
 80067e6:	4611      	mov	r1, r2
 80067e8:	461a      	mov	r2, r3
 80067ea:	4603      	mov	r3, r0
 80067ec:	817b      	strh	r3, [r7, #10]
 80067ee:	460b      	mov	r3, r1
 80067f0:	813b      	strh	r3, [r7, #8]
 80067f2:	4613      	mov	r3, r2
 80067f4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006804:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	6a3b      	ldr	r3, [r7, #32]
 800680c:	2200      	movs	r2, #0
 800680e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	f000 f960 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00d      	beq.n	800683a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006828:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800682c:	d103      	bne.n	8006836 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006834:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e05f      	b.n	80068fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800683a:	897b      	ldrh	r3, [r7, #10]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	461a      	mov	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006848:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800684a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800684c:	6a3a      	ldr	r2, [r7, #32]
 800684e:	492d      	ldr	r1, [pc, #180]	; (8006904 <I2C_RequestMemoryWrite+0x128>)
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 f998 	bl	8006b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e04c      	b.n	80068fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006860:	2300      	movs	r3, #0
 8006862:	617b      	str	r3, [r7, #20]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	617b      	str	r3, [r7, #20]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	617b      	str	r3, [r7, #20]
 8006874:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006878:	6a39      	ldr	r1, [r7, #32]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 fa02 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00d      	beq.n	80068a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688a:	2b04      	cmp	r3, #4
 800688c:	d107      	bne.n	800689e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800689c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e02b      	b.n	80068fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068a2:	88fb      	ldrh	r3, [r7, #6]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d105      	bne.n	80068b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068a8:	893b      	ldrh	r3, [r7, #8]
 80068aa:	b2da      	uxtb	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	611a      	str	r2, [r3, #16]
 80068b2:	e021      	b.n	80068f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80068b4:	893b      	ldrh	r3, [r7, #8]
 80068b6:	0a1b      	lsrs	r3, r3, #8
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	b2da      	uxtb	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c4:	6a39      	ldr	r1, [r7, #32]
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f000 f9dc 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00d      	beq.n	80068ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d107      	bne.n	80068ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e005      	b.n	80068fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068ee:	893b      	ldrh	r3, [r7, #8]
 80068f0:	b2da      	uxtb	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3718      	adds	r7, #24
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	00010002 	.word	0x00010002

08006908 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b088      	sub	sp, #32
 800690c:	af02      	add	r7, sp, #8
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	4608      	mov	r0, r1
 8006912:	4611      	mov	r1, r2
 8006914:	461a      	mov	r2, r3
 8006916:	4603      	mov	r3, r0
 8006918:	817b      	strh	r3, [r7, #10]
 800691a:	460b      	mov	r3, r1
 800691c:	813b      	strh	r3, [r7, #8]
 800691e:	4613      	mov	r3, r2
 8006920:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006930:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006940:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	2200      	movs	r2, #0
 800694a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f8c2 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00d      	beq.n	8006976 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006968:	d103      	bne.n	8006972 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006970:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e0aa      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006976:	897b      	ldrh	r3, [r7, #10]
 8006978:	b2db      	uxtb	r3, r3
 800697a:	461a      	mov	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006984:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	6a3a      	ldr	r2, [r7, #32]
 800698a:	4952      	ldr	r1, [pc, #328]	; (8006ad4 <I2C_RequestMemoryRead+0x1cc>)
 800698c:	68f8      	ldr	r0, [r7, #12]
 800698e:	f000 f8fa 	bl	8006b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d001      	beq.n	800699c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e097      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800699c:	2300      	movs	r3, #0
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	617b      	str	r3, [r7, #20]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	617b      	str	r3, [r7, #20]
 80069b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b4:	6a39      	ldr	r1, [r7, #32]
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 f964 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00d      	beq.n	80069de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	2b04      	cmp	r3, #4
 80069c8:	d107      	bne.n	80069da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e076      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80069de:	88fb      	ldrh	r3, [r7, #6]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d105      	bne.n	80069f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80069e4:	893b      	ldrh	r3, [r7, #8]
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	611a      	str	r2, [r3, #16]
 80069ee:	e021      	b.n	8006a34 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80069f0:	893b      	ldrh	r3, [r7, #8]
 80069f2:	0a1b      	lsrs	r3, r3, #8
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a00:	6a39      	ldr	r1, [r7, #32]
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 f93e 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00d      	beq.n	8006a2a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d107      	bne.n	8006a26 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e050      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a2a:	893b      	ldrh	r3, [r7, #8]
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a36:	6a39      	ldr	r1, [r7, #32]
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f000 f923 	bl	8006c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00d      	beq.n	8006a60 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d107      	bne.n	8006a5c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a5a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e035      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a6e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	9300      	str	r3, [sp, #0]
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f82b 	bl	8006ad8 <I2C_WaitOnFlagUntilTimeout>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00d      	beq.n	8006aa4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a96:	d103      	bne.n	8006aa0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e013      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006aa4:	897b      	ldrh	r3, [r7, #10]
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f043 0301 	orr.w	r3, r3, #1
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab6:	6a3a      	ldr	r2, [r7, #32]
 8006ab8:	4906      	ldr	r1, [pc, #24]	; (8006ad4 <I2C_RequestMemoryRead+0x1cc>)
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 f863 	bl	8006b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e000      	b.n	8006acc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	00010002 	.word	0x00010002

08006ad8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	603b      	str	r3, [r7, #0]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ae8:	e025      	b.n	8006b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af0:	d021      	beq.n	8006b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af2:	f7fe fe1f 	bl	8005734 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d302      	bcc.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d116      	bne.n	8006b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b22:	f043 0220 	orr.w	r2, r3, #32
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e023      	b.n	8006b7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	0c1b      	lsrs	r3, r3, #16
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d10d      	bne.n	8006b5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	43da      	mvns	r2, r3
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	bf0c      	ite	eq
 8006b52:	2301      	moveq	r3, #1
 8006b54:	2300      	movne	r3, #0
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	461a      	mov	r2, r3
 8006b5a:	e00c      	b.n	8006b76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	43da      	mvns	r2, r3
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	4013      	ands	r3, r2
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	bf0c      	ite	eq
 8006b6e:	2301      	moveq	r3, #1
 8006b70:	2300      	movne	r3, #0
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d0b6      	beq.n	8006aea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b084      	sub	sp, #16
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	607a      	str	r2, [r7, #4]
 8006b92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b94:	e051      	b.n	8006c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	695b      	ldr	r3, [r3, #20]
 8006b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ba4:	d123      	bne.n	8006bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006bbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bda:	f043 0204 	orr.w	r2, r3, #4
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e046      	b.n	8006c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf4:	d021      	beq.n	8006c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bf6:	f7fe fd9d 	bl	8005734 <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d302      	bcc.n	8006c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d116      	bne.n	8006c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2220      	movs	r2, #32
 8006c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c26:	f043 0220 	orr.w	r2, r3, #32
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e020      	b.n	8006c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	0c1b      	lsrs	r3, r3, #16
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d10c      	bne.n	8006c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	43da      	mvns	r2, r3
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	4013      	ands	r3, r2
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	bf14      	ite	ne
 8006c56:	2301      	movne	r3, #1
 8006c58:	2300      	moveq	r3, #0
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	e00b      	b.n	8006c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	43da      	mvns	r2, r3
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	bf14      	ite	ne
 8006c70:	2301      	movne	r3, #1
 8006c72:	2300      	moveq	r3, #0
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d18d      	bne.n	8006b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c90:	e02d      	b.n	8006cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f000 f8ce 	bl	8006e34 <I2C_IsAcknowledgeFailed>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e02d      	b.n	8006cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca8:	d021      	beq.n	8006cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006caa:	f7fe fd43 	bl	8005734 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d302      	bcc.n	8006cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d116      	bne.n	8006cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2220      	movs	r2, #32
 8006cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cda:	f043 0220 	orr.w	r2, r3, #32
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e007      	b.n	8006cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	695b      	ldr	r3, [r3, #20]
 8006cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cf8:	2b80      	cmp	r3, #128	; 0x80
 8006cfa:	d1ca      	bne.n	8006c92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	60f8      	str	r0, [r7, #12]
 8006d0e:	60b9      	str	r1, [r7, #8]
 8006d10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d12:	e02d      	b.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 f88d 	bl	8006e34 <I2C_IsAcknowledgeFailed>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d001      	beq.n	8006d24 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e02d      	b.n	8006d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d2a:	d021      	beq.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d2c:	f7fe fd02 	bl	8005734 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	68ba      	ldr	r2, [r7, #8]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d302      	bcc.n	8006d42 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d116      	bne.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5c:	f043 0220 	orr.w	r2, r3, #32
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e007      	b.n	8006d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	f003 0304 	and.w	r3, r3, #4
 8006d7a:	2b04      	cmp	r3, #4
 8006d7c:	d1ca      	bne.n	8006d14 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d94:	e042      	b.n	8006e1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	f003 0310 	and.w	r3, r3, #16
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d119      	bne.n	8006dd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f06f 0210 	mvn.w	r2, #16
 8006dac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e029      	b.n	8006e2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dd8:	f7fe fcac 	bl	8005734 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d302      	bcc.n	8006dee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d116      	bne.n	8006e1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2220      	movs	r2, #32
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e08:	f043 0220 	orr.w	r2, r3, #32
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e007      	b.n	8006e2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e26:	2b40      	cmp	r3, #64	; 0x40
 8006e28:	d1b5      	bne.n	8006d96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e4a:	d11b      	bne.n	8006e84 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e54:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e70:	f043 0204 	orr.w	r2, r3, #4
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e000      	b.n	8006e86 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b083      	sub	sp, #12
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b20      	cmp	r3, #32
 8006ea6:	d129      	bne.n	8006efc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2224      	movs	r2, #36	; 0x24
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0201 	bic.w	r2, r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f022 0210 	bic.w	r2, r2, #16
 8006ece:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f042 0201 	orr.w	r2, r2, #1
 8006eee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	e000      	b.n	8006efe <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8006efc:	2302      	movs	r3, #2
  }
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b085      	sub	sp, #20
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006f14:	2300      	movs	r3, #0
 8006f16:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b20      	cmp	r3, #32
 8006f22:	d12a      	bne.n	8006f7a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2224      	movs	r2, #36	; 0x24
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0201 	bic.w	r2, r2, #1
 8006f3a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f42:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006f44:	89fb      	ldrh	r3, [r7, #14]
 8006f46:	f023 030f 	bic.w	r3, r3, #15
 8006f4a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	89fb      	ldrh	r3, [r7, #14]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	89fa      	ldrh	r2, [r7, #14]
 8006f5c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 0201 	orr.w	r2, r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2220      	movs	r2, #32
 8006f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006f76:	2300      	movs	r3, #0
 8006f78:	e000      	b.n	8006f7c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006f7a:	2302      	movs	r3, #2
  }
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e267      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d075      	beq.n	8007092 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006fa6:	4b88      	ldr	r3, [pc, #544]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f003 030c 	and.w	r3, r3, #12
 8006fae:	2b04      	cmp	r3, #4
 8006fb0:	d00c      	beq.n	8006fcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006fb2:	4b85      	ldr	r3, [pc, #532]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006fba:	2b08      	cmp	r3, #8
 8006fbc:	d112      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006fbe:	4b82      	ldr	r3, [pc, #520]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fca:	d10b      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fcc:	4b7e      	ldr	r3, [pc, #504]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d05b      	beq.n	8007090 <HAL_RCC_OscConfig+0x108>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d157      	bne.n	8007090 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e242      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fec:	d106      	bne.n	8006ffc <HAL_RCC_OscConfig+0x74>
 8006fee:	4b76      	ldr	r3, [pc, #472]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a75      	ldr	r2, [pc, #468]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8006ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	e01d      	b.n	8007038 <HAL_RCC_OscConfig+0xb0>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007004:	d10c      	bne.n	8007020 <HAL_RCC_OscConfig+0x98>
 8007006:	4b70      	ldr	r3, [pc, #448]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a6f      	ldr	r2, [pc, #444]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800700c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	4b6d      	ldr	r3, [pc, #436]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a6c      	ldr	r2, [pc, #432]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	e00b      	b.n	8007038 <HAL_RCC_OscConfig+0xb0>
 8007020:	4b69      	ldr	r3, [pc, #420]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a68      	ldr	r2, [pc, #416]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800702a:	6013      	str	r3, [r2, #0]
 800702c:	4b66      	ldr	r3, [pc, #408]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a65      	ldr	r2, [pc, #404]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007032:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007036:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d013      	beq.n	8007068 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007040:	f7fe fb78 	bl	8005734 <HAL_GetTick>
 8007044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007046:	e008      	b.n	800705a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007048:	f7fe fb74 	bl	8005734 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	2b64      	cmp	r3, #100	; 0x64
 8007054:	d901      	bls.n	800705a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	e207      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800705a:	4b5b      	ldr	r3, [pc, #364]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0f0      	beq.n	8007048 <HAL_RCC_OscConfig+0xc0>
 8007066:	e014      	b.n	8007092 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007068:	f7fe fb64 	bl	8005734 <HAL_GetTick>
 800706c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800706e:	e008      	b.n	8007082 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007070:	f7fe fb60 	bl	8005734 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	2b64      	cmp	r3, #100	; 0x64
 800707c:	d901      	bls.n	8007082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e1f3      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007082:	4b51      	ldr	r3, [pc, #324]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1f0      	bne.n	8007070 <HAL_RCC_OscConfig+0xe8>
 800708e:	e000      	b.n	8007092 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007090:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d063      	beq.n	8007166 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800709e:	4b4a      	ldr	r3, [pc, #296]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f003 030c 	and.w	r3, r3, #12
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00b      	beq.n	80070c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070aa:	4b47      	ldr	r3, [pc, #284]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80070b2:	2b08      	cmp	r3, #8
 80070b4:	d11c      	bne.n	80070f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070b6:	4b44      	ldr	r3, [pc, #272]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d116      	bne.n	80070f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070c2:	4b41      	ldr	r3, [pc, #260]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d005      	beq.n	80070da <HAL_RCC_OscConfig+0x152>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d001      	beq.n	80070da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e1c7      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070da:	4b3b      	ldr	r3, [pc, #236]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	00db      	lsls	r3, r3, #3
 80070e8:	4937      	ldr	r1, [pc, #220]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070ee:	e03a      	b.n	8007166 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d020      	beq.n	800713a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070f8:	4b34      	ldr	r3, [pc, #208]	; (80071cc <HAL_RCC_OscConfig+0x244>)
 80070fa:	2201      	movs	r2, #1
 80070fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070fe:	f7fe fb19 	bl	8005734 <HAL_GetTick>
 8007102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007104:	e008      	b.n	8007118 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007106:	f7fe fb15 	bl	8005734 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	2b02      	cmp	r3, #2
 8007112:	d901      	bls.n	8007118 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e1a8      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007118:	4b2b      	ldr	r3, [pc, #172]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0f0      	beq.n	8007106 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007124:	4b28      	ldr	r3, [pc, #160]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	00db      	lsls	r3, r3, #3
 8007132:	4925      	ldr	r1, [pc, #148]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 8007134:	4313      	orrs	r3, r2
 8007136:	600b      	str	r3, [r1, #0]
 8007138:	e015      	b.n	8007166 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800713a:	4b24      	ldr	r3, [pc, #144]	; (80071cc <HAL_RCC_OscConfig+0x244>)
 800713c:	2200      	movs	r2, #0
 800713e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007140:	f7fe faf8 	bl	8005734 <HAL_GetTick>
 8007144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007146:	e008      	b.n	800715a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007148:	f7fe faf4 	bl	8005734 <HAL_GetTick>
 800714c:	4602      	mov	r2, r0
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	2b02      	cmp	r3, #2
 8007154:	d901      	bls.n	800715a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e187      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800715a:	4b1b      	ldr	r3, [pc, #108]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1f0      	bne.n	8007148 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0308 	and.w	r3, r3, #8
 800716e:	2b00      	cmp	r3, #0
 8007170:	d036      	beq.n	80071e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d016      	beq.n	80071a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800717a:	4b15      	ldr	r3, [pc, #84]	; (80071d0 <HAL_RCC_OscConfig+0x248>)
 800717c:	2201      	movs	r2, #1
 800717e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007180:	f7fe fad8 	bl	8005734 <HAL_GetTick>
 8007184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007186:	e008      	b.n	800719a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007188:	f7fe fad4 	bl	8005734 <HAL_GetTick>
 800718c:	4602      	mov	r2, r0
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	2b02      	cmp	r3, #2
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e167      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800719a:	4b0b      	ldr	r3, [pc, #44]	; (80071c8 <HAL_RCC_OscConfig+0x240>)
 800719c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d0f0      	beq.n	8007188 <HAL_RCC_OscConfig+0x200>
 80071a6:	e01b      	b.n	80071e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071a8:	4b09      	ldr	r3, [pc, #36]	; (80071d0 <HAL_RCC_OscConfig+0x248>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071ae:	f7fe fac1 	bl	8005734 <HAL_GetTick>
 80071b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071b4:	e00e      	b.n	80071d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071b6:	f7fe fabd 	bl	8005734 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d907      	bls.n	80071d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e150      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
 80071c8:	40023800 	.word	0x40023800
 80071cc:	42470000 	.word	0x42470000
 80071d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071d4:	4b88      	ldr	r3, [pc, #544]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80071d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071d8:	f003 0302 	and.w	r3, r3, #2
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1ea      	bne.n	80071b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0304 	and.w	r3, r3, #4
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 8097 	beq.w	800731c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071ee:	2300      	movs	r3, #0
 80071f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071f2:	4b81      	ldr	r3, [pc, #516]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80071f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10f      	bne.n	800721e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071fe:	2300      	movs	r3, #0
 8007200:	60bb      	str	r3, [r7, #8]
 8007202:	4b7d      	ldr	r3, [pc, #500]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	4a7c      	ldr	r2, [pc, #496]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800720c:	6413      	str	r3, [r2, #64]	; 0x40
 800720e:	4b7a      	ldr	r3, [pc, #488]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007216:	60bb      	str	r3, [r7, #8]
 8007218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800721a:	2301      	movs	r3, #1
 800721c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800721e:	4b77      	ldr	r3, [pc, #476]	; (80073fc <HAL_RCC_OscConfig+0x474>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007226:	2b00      	cmp	r3, #0
 8007228:	d118      	bne.n	800725c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800722a:	4b74      	ldr	r3, [pc, #464]	; (80073fc <HAL_RCC_OscConfig+0x474>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a73      	ldr	r2, [pc, #460]	; (80073fc <HAL_RCC_OscConfig+0x474>)
 8007230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007236:	f7fe fa7d 	bl	8005734 <HAL_GetTick>
 800723a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800723c:	e008      	b.n	8007250 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800723e:	f7fe fa79 	bl	8005734 <HAL_GetTick>
 8007242:	4602      	mov	r2, r0
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	2b02      	cmp	r3, #2
 800724a:	d901      	bls.n	8007250 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e10c      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007250:	4b6a      	ldr	r3, [pc, #424]	; (80073fc <HAL_RCC_OscConfig+0x474>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007258:	2b00      	cmp	r3, #0
 800725a:	d0f0      	beq.n	800723e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d106      	bne.n	8007272 <HAL_RCC_OscConfig+0x2ea>
 8007264:	4b64      	ldr	r3, [pc, #400]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007268:	4a63      	ldr	r2, [pc, #396]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800726a:	f043 0301 	orr.w	r3, r3, #1
 800726e:	6713      	str	r3, [r2, #112]	; 0x70
 8007270:	e01c      	b.n	80072ac <HAL_RCC_OscConfig+0x324>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	2b05      	cmp	r3, #5
 8007278:	d10c      	bne.n	8007294 <HAL_RCC_OscConfig+0x30c>
 800727a:	4b5f      	ldr	r3, [pc, #380]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727e:	4a5e      	ldr	r2, [pc, #376]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007280:	f043 0304 	orr.w	r3, r3, #4
 8007284:	6713      	str	r3, [r2, #112]	; 0x70
 8007286:	4b5c      	ldr	r3, [pc, #368]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800728a:	4a5b      	ldr	r2, [pc, #364]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800728c:	f043 0301 	orr.w	r3, r3, #1
 8007290:	6713      	str	r3, [r2, #112]	; 0x70
 8007292:	e00b      	b.n	80072ac <HAL_RCC_OscConfig+0x324>
 8007294:	4b58      	ldr	r3, [pc, #352]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007298:	4a57      	ldr	r2, [pc, #348]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800729a:	f023 0301 	bic.w	r3, r3, #1
 800729e:	6713      	str	r3, [r2, #112]	; 0x70
 80072a0:	4b55      	ldr	r3, [pc, #340]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80072a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a4:	4a54      	ldr	r2, [pc, #336]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80072a6:	f023 0304 	bic.w	r3, r3, #4
 80072aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d015      	beq.n	80072e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072b4:	f7fe fa3e 	bl	8005734 <HAL_GetTick>
 80072b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072ba:	e00a      	b.n	80072d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072bc:	f7fe fa3a 	bl	8005734 <HAL_GetTick>
 80072c0:	4602      	mov	r2, r0
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	1ad3      	subs	r3, r2, r3
 80072c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e0cb      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072d2:	4b49      	ldr	r3, [pc, #292]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80072d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d6:	f003 0302 	and.w	r3, r3, #2
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0ee      	beq.n	80072bc <HAL_RCC_OscConfig+0x334>
 80072de:	e014      	b.n	800730a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072e0:	f7fe fa28 	bl	8005734 <HAL_GetTick>
 80072e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072e6:	e00a      	b.n	80072fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072e8:	f7fe fa24 	bl	8005734 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e0b5      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072fe:	4b3e      	ldr	r3, [pc, #248]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007302:	f003 0302 	and.w	r3, r3, #2
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1ee      	bne.n	80072e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	2b01      	cmp	r3, #1
 800730e:	d105      	bne.n	800731c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007310:	4b39      	ldr	r3, [pc, #228]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007314:	4a38      	ldr	r2, [pc, #224]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007316:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800731a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	699b      	ldr	r3, [r3, #24]
 8007320:	2b00      	cmp	r3, #0
 8007322:	f000 80a1 	beq.w	8007468 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007326:	4b34      	ldr	r3, [pc, #208]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f003 030c 	and.w	r3, r3, #12
 800732e:	2b08      	cmp	r3, #8
 8007330:	d05c      	beq.n	80073ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	2b02      	cmp	r3, #2
 8007338:	d141      	bne.n	80073be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800733a:	4b31      	ldr	r3, [pc, #196]	; (8007400 <HAL_RCC_OscConfig+0x478>)
 800733c:	2200      	movs	r2, #0
 800733e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007340:	f7fe f9f8 	bl	8005734 <HAL_GetTick>
 8007344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007346:	e008      	b.n	800735a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007348:	f7fe f9f4 	bl	8005734 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	2b02      	cmp	r3, #2
 8007354:	d901      	bls.n	800735a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007356:	2303      	movs	r3, #3
 8007358:	e087      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800735a:	4b27      	ldr	r3, [pc, #156]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1f0      	bne.n	8007348 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	69da      	ldr	r2, [r3, #28]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a1b      	ldr	r3, [r3, #32]
 800736e:	431a      	orrs	r2, r3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007374:	019b      	lsls	r3, r3, #6
 8007376:	431a      	orrs	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737c:	085b      	lsrs	r3, r3, #1
 800737e:	3b01      	subs	r3, #1
 8007380:	041b      	lsls	r3, r3, #16
 8007382:	431a      	orrs	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007388:	061b      	lsls	r3, r3, #24
 800738a:	491b      	ldr	r1, [pc, #108]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 800738c:	4313      	orrs	r3, r2
 800738e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007390:	4b1b      	ldr	r3, [pc, #108]	; (8007400 <HAL_RCC_OscConfig+0x478>)
 8007392:	2201      	movs	r2, #1
 8007394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007396:	f7fe f9cd 	bl	8005734 <HAL_GetTick>
 800739a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800739c:	e008      	b.n	80073b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800739e:	f7fe f9c9 	bl	8005734 <HAL_GetTick>
 80073a2:	4602      	mov	r2, r0
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d901      	bls.n	80073b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e05c      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073b0:	4b11      	ldr	r3, [pc, #68]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d0f0      	beq.n	800739e <HAL_RCC_OscConfig+0x416>
 80073bc:	e054      	b.n	8007468 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073be:	4b10      	ldr	r3, [pc, #64]	; (8007400 <HAL_RCC_OscConfig+0x478>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073c4:	f7fe f9b6 	bl	8005734 <HAL_GetTick>
 80073c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073ca:	e008      	b.n	80073de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073cc:	f7fe f9b2 	bl	8005734 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d901      	bls.n	80073de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e045      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073de:	4b06      	ldr	r3, [pc, #24]	; (80073f8 <HAL_RCC_OscConfig+0x470>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1f0      	bne.n	80073cc <HAL_RCC_OscConfig+0x444>
 80073ea:	e03d      	b.n	8007468 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d107      	bne.n	8007404 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e038      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
 80073f8:	40023800 	.word	0x40023800
 80073fc:	40007000 	.word	0x40007000
 8007400:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007404:	4b1b      	ldr	r3, [pc, #108]	; (8007474 <HAL_RCC_OscConfig+0x4ec>)
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	699b      	ldr	r3, [r3, #24]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d028      	beq.n	8007464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800741c:	429a      	cmp	r2, r3
 800741e:	d121      	bne.n	8007464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800742a:	429a      	cmp	r2, r3
 800742c:	d11a      	bne.n	8007464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007434:	4013      	ands	r3, r2
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800743a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800743c:	4293      	cmp	r3, r2
 800743e:	d111      	bne.n	8007464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744a:	085b      	lsrs	r3, r3, #1
 800744c:	3b01      	subs	r3, #1
 800744e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007450:	429a      	cmp	r2, r3
 8007452:	d107      	bne.n	8007464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007460:	429a      	cmp	r2, r3
 8007462:	d001      	beq.n	8007468 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e000      	b.n	800746a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3718      	adds	r7, #24
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	40023800 	.word	0x40023800

08007478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d101      	bne.n	800748c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e0cc      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800748c:	4b68      	ldr	r3, [pc, #416]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 030f 	and.w	r3, r3, #15
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d90c      	bls.n	80074b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800749a:	4b65      	ldr	r3, [pc, #404]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	b2d2      	uxtb	r2, r2
 80074a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074a2:	4b63      	ldr	r3, [pc, #396]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 030f 	and.w	r3, r3, #15
 80074aa:	683a      	ldr	r2, [r7, #0]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d001      	beq.n	80074b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e0b8      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d020      	beq.n	8007502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 0304 	and.w	r3, r3, #4
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d005      	beq.n	80074d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074cc:	4b59      	ldr	r3, [pc, #356]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	4a58      	ldr	r2, [pc, #352]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80074d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074e4:	4b53      	ldr	r3, [pc, #332]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	4a52      	ldr	r2, [pc, #328]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80074ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074f0:	4b50      	ldr	r3, [pc, #320]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	494d      	ldr	r1, [pc, #308]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 0301 	and.w	r3, r3, #1
 800750a:	2b00      	cmp	r3, #0
 800750c:	d044      	beq.n	8007598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	2b01      	cmp	r3, #1
 8007514:	d107      	bne.n	8007526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007516:	4b47      	ldr	r3, [pc, #284]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800751e:	2b00      	cmp	r3, #0
 8007520:	d119      	bne.n	8007556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e07f      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	2b02      	cmp	r3, #2
 800752c:	d003      	beq.n	8007536 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007532:	2b03      	cmp	r3, #3
 8007534:	d107      	bne.n	8007546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007536:	4b3f      	ldr	r3, [pc, #252]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800753e:	2b00      	cmp	r3, #0
 8007540:	d109      	bne.n	8007556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e06f      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007546:	4b3b      	ldr	r3, [pc, #236]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0302 	and.w	r3, r3, #2
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e067      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007556:	4b37      	ldr	r3, [pc, #220]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f023 0203 	bic.w	r2, r3, #3
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	4934      	ldr	r1, [pc, #208]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007564:	4313      	orrs	r3, r2
 8007566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007568:	f7fe f8e4 	bl	8005734 <HAL_GetTick>
 800756c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800756e:	e00a      	b.n	8007586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007570:	f7fe f8e0 	bl	8005734 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	f241 3288 	movw	r2, #5000	; 0x1388
 800757e:	4293      	cmp	r3, r2
 8007580:	d901      	bls.n	8007586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e04f      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007586:	4b2b      	ldr	r3, [pc, #172]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f003 020c 	and.w	r2, r3, #12
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	429a      	cmp	r2, r3
 8007596:	d1eb      	bne.n	8007570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007598:	4b25      	ldr	r3, [pc, #148]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 030f 	and.w	r3, r3, #15
 80075a0:	683a      	ldr	r2, [r7, #0]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d20c      	bcs.n	80075c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075a6:	4b22      	ldr	r3, [pc, #136]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ae:	4b20      	ldr	r3, [pc, #128]	; (8007630 <HAL_RCC_ClockConfig+0x1b8>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 030f 	and.w	r3, r3, #15
 80075b6:	683a      	ldr	r2, [r7, #0]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d001      	beq.n	80075c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e032      	b.n	8007626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f003 0304 	and.w	r3, r3, #4
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d008      	beq.n	80075de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075cc:	4b19      	ldr	r3, [pc, #100]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	4916      	ldr	r1, [pc, #88]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 0308 	and.w	r3, r3, #8
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d009      	beq.n	80075fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075ea:	4b12      	ldr	r3, [pc, #72]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	00db      	lsls	r3, r3, #3
 80075f8:	490e      	ldr	r1, [pc, #56]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075fe:	f000 f821 	bl	8007644 <HAL_RCC_GetSysClockFreq>
 8007602:	4602      	mov	r2, r0
 8007604:	4b0b      	ldr	r3, [pc, #44]	; (8007634 <HAL_RCC_ClockConfig+0x1bc>)
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	091b      	lsrs	r3, r3, #4
 800760a:	f003 030f 	and.w	r3, r3, #15
 800760e:	490a      	ldr	r1, [pc, #40]	; (8007638 <HAL_RCC_ClockConfig+0x1c0>)
 8007610:	5ccb      	ldrb	r3, [r1, r3]
 8007612:	fa22 f303 	lsr.w	r3, r2, r3
 8007616:	4a09      	ldr	r2, [pc, #36]	; (800763c <HAL_RCC_ClockConfig+0x1c4>)
 8007618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800761a:	4b09      	ldr	r3, [pc, #36]	; (8007640 <HAL_RCC_ClockConfig+0x1c8>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4618      	mov	r0, r3
 8007620:	f7fe f844 	bl	80056ac <HAL_InitTick>

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	40023c00 	.word	0x40023c00
 8007634:	40023800 	.word	0x40023800
 8007638:	08012794 	.word	0x08012794
 800763c:	20000180 	.word	0x20000180
 8007640:	2000029c 	.word	0x2000029c

08007644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007648:	b094      	sub	sp, #80	; 0x50
 800764a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800764c:	2300      	movs	r3, #0
 800764e:	647b      	str	r3, [r7, #68]	; 0x44
 8007650:	2300      	movs	r3, #0
 8007652:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007654:	2300      	movs	r3, #0
 8007656:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007658:	2300      	movs	r3, #0
 800765a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800765c:	4b79      	ldr	r3, [pc, #484]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	f003 030c 	and.w	r3, r3, #12
 8007664:	2b08      	cmp	r3, #8
 8007666:	d00d      	beq.n	8007684 <HAL_RCC_GetSysClockFreq+0x40>
 8007668:	2b08      	cmp	r3, #8
 800766a:	f200 80e1 	bhi.w	8007830 <HAL_RCC_GetSysClockFreq+0x1ec>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <HAL_RCC_GetSysClockFreq+0x34>
 8007672:	2b04      	cmp	r3, #4
 8007674:	d003      	beq.n	800767e <HAL_RCC_GetSysClockFreq+0x3a>
 8007676:	e0db      	b.n	8007830 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007678:	4b73      	ldr	r3, [pc, #460]	; (8007848 <HAL_RCC_GetSysClockFreq+0x204>)
 800767a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800767c:	e0db      	b.n	8007836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800767e:	4b73      	ldr	r3, [pc, #460]	; (800784c <HAL_RCC_GetSysClockFreq+0x208>)
 8007680:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007682:	e0d8      	b.n	8007836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007684:	4b6f      	ldr	r3, [pc, #444]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800768c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800768e:	4b6d      	ldr	r3, [pc, #436]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007696:	2b00      	cmp	r3, #0
 8007698:	d063      	beq.n	8007762 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800769a:	4b6a      	ldr	r3, [pc, #424]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	099b      	lsrs	r3, r3, #6
 80076a0:	2200      	movs	r2, #0
 80076a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80076a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80076a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ac:	633b      	str	r3, [r7, #48]	; 0x30
 80076ae:	2300      	movs	r3, #0
 80076b0:	637b      	str	r3, [r7, #52]	; 0x34
 80076b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80076b6:	4622      	mov	r2, r4
 80076b8:	462b      	mov	r3, r5
 80076ba:	f04f 0000 	mov.w	r0, #0
 80076be:	f04f 0100 	mov.w	r1, #0
 80076c2:	0159      	lsls	r1, r3, #5
 80076c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076c8:	0150      	lsls	r0, r2, #5
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4621      	mov	r1, r4
 80076d0:	1a51      	subs	r1, r2, r1
 80076d2:	6139      	str	r1, [r7, #16]
 80076d4:	4629      	mov	r1, r5
 80076d6:	eb63 0301 	sbc.w	r3, r3, r1
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	f04f 0200 	mov.w	r2, #0
 80076e0:	f04f 0300 	mov.w	r3, #0
 80076e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80076e8:	4659      	mov	r1, fp
 80076ea:	018b      	lsls	r3, r1, #6
 80076ec:	4651      	mov	r1, sl
 80076ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80076f2:	4651      	mov	r1, sl
 80076f4:	018a      	lsls	r2, r1, #6
 80076f6:	4651      	mov	r1, sl
 80076f8:	ebb2 0801 	subs.w	r8, r2, r1
 80076fc:	4659      	mov	r1, fp
 80076fe:	eb63 0901 	sbc.w	r9, r3, r1
 8007702:	f04f 0200 	mov.w	r2, #0
 8007706:	f04f 0300 	mov.w	r3, #0
 800770a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800770e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007712:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007716:	4690      	mov	r8, r2
 8007718:	4699      	mov	r9, r3
 800771a:	4623      	mov	r3, r4
 800771c:	eb18 0303 	adds.w	r3, r8, r3
 8007720:	60bb      	str	r3, [r7, #8]
 8007722:	462b      	mov	r3, r5
 8007724:	eb49 0303 	adc.w	r3, r9, r3
 8007728:	60fb      	str	r3, [r7, #12]
 800772a:	f04f 0200 	mov.w	r2, #0
 800772e:	f04f 0300 	mov.w	r3, #0
 8007732:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007736:	4629      	mov	r1, r5
 8007738:	024b      	lsls	r3, r1, #9
 800773a:	4621      	mov	r1, r4
 800773c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007740:	4621      	mov	r1, r4
 8007742:	024a      	lsls	r2, r1, #9
 8007744:	4610      	mov	r0, r2
 8007746:	4619      	mov	r1, r3
 8007748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800774a:	2200      	movs	r2, #0
 800774c:	62bb      	str	r3, [r7, #40]	; 0x28
 800774e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007750:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007754:	f7f9 fa92 	bl	8000c7c <__aeabi_uldivmod>
 8007758:	4602      	mov	r2, r0
 800775a:	460b      	mov	r3, r1
 800775c:	4613      	mov	r3, r2
 800775e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007760:	e058      	b.n	8007814 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007762:	4b38      	ldr	r3, [pc, #224]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	099b      	lsrs	r3, r3, #6
 8007768:	2200      	movs	r2, #0
 800776a:	4618      	mov	r0, r3
 800776c:	4611      	mov	r1, r2
 800776e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007772:	623b      	str	r3, [r7, #32]
 8007774:	2300      	movs	r3, #0
 8007776:	627b      	str	r3, [r7, #36]	; 0x24
 8007778:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800777c:	4642      	mov	r2, r8
 800777e:	464b      	mov	r3, r9
 8007780:	f04f 0000 	mov.w	r0, #0
 8007784:	f04f 0100 	mov.w	r1, #0
 8007788:	0159      	lsls	r1, r3, #5
 800778a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800778e:	0150      	lsls	r0, r2, #5
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	4641      	mov	r1, r8
 8007796:	ebb2 0a01 	subs.w	sl, r2, r1
 800779a:	4649      	mov	r1, r9
 800779c:	eb63 0b01 	sbc.w	fp, r3, r1
 80077a0:	f04f 0200 	mov.w	r2, #0
 80077a4:	f04f 0300 	mov.w	r3, #0
 80077a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80077ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80077b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80077b4:	ebb2 040a 	subs.w	r4, r2, sl
 80077b8:	eb63 050b 	sbc.w	r5, r3, fp
 80077bc:	f04f 0200 	mov.w	r2, #0
 80077c0:	f04f 0300 	mov.w	r3, #0
 80077c4:	00eb      	lsls	r3, r5, #3
 80077c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80077ca:	00e2      	lsls	r2, r4, #3
 80077cc:	4614      	mov	r4, r2
 80077ce:	461d      	mov	r5, r3
 80077d0:	4643      	mov	r3, r8
 80077d2:	18e3      	adds	r3, r4, r3
 80077d4:	603b      	str	r3, [r7, #0]
 80077d6:	464b      	mov	r3, r9
 80077d8:	eb45 0303 	adc.w	r3, r5, r3
 80077dc:	607b      	str	r3, [r7, #4]
 80077de:	f04f 0200 	mov.w	r2, #0
 80077e2:	f04f 0300 	mov.w	r3, #0
 80077e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80077ea:	4629      	mov	r1, r5
 80077ec:	028b      	lsls	r3, r1, #10
 80077ee:	4621      	mov	r1, r4
 80077f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80077f4:	4621      	mov	r1, r4
 80077f6:	028a      	lsls	r2, r1, #10
 80077f8:	4610      	mov	r0, r2
 80077fa:	4619      	mov	r1, r3
 80077fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077fe:	2200      	movs	r2, #0
 8007800:	61bb      	str	r3, [r7, #24]
 8007802:	61fa      	str	r2, [r7, #28]
 8007804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007808:	f7f9 fa38 	bl	8000c7c <__aeabi_uldivmod>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4613      	mov	r3, r2
 8007812:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007814:	4b0b      	ldr	r3, [pc, #44]	; (8007844 <HAL_RCC_GetSysClockFreq+0x200>)
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	0c1b      	lsrs	r3, r3, #16
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	3301      	adds	r3, #1
 8007820:	005b      	lsls	r3, r3, #1
 8007822:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007824:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007826:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007828:	fbb2 f3f3 	udiv	r3, r2, r3
 800782c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800782e:	e002      	b.n	8007836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007830:	4b05      	ldr	r3, [pc, #20]	; (8007848 <HAL_RCC_GetSysClockFreq+0x204>)
 8007832:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007836:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007838:	4618      	mov	r0, r3
 800783a:	3750      	adds	r7, #80	; 0x50
 800783c:	46bd      	mov	sp, r7
 800783e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007842:	bf00      	nop
 8007844:	40023800 	.word	0x40023800
 8007848:	00f42400 	.word	0x00f42400
 800784c:	007a1200 	.word	0x007a1200

08007850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007850:	b480      	push	{r7}
 8007852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007854:	4b03      	ldr	r3, [pc, #12]	; (8007864 <HAL_RCC_GetHCLKFreq+0x14>)
 8007856:	681b      	ldr	r3, [r3, #0]
}
 8007858:	4618      	mov	r0, r3
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	20000180 	.word	0x20000180

08007868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800786c:	f7ff fff0 	bl	8007850 <HAL_RCC_GetHCLKFreq>
 8007870:	4602      	mov	r2, r0
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	0a9b      	lsrs	r3, r3, #10
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	4903      	ldr	r1, [pc, #12]	; (800788c <HAL_RCC_GetPCLK1Freq+0x24>)
 800787e:	5ccb      	ldrb	r3, [r1, r3]
 8007880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007884:	4618      	mov	r0, r3
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40023800 	.word	0x40023800
 800788c:	080127a4 	.word	0x080127a4

08007890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007894:	f7ff ffdc 	bl	8007850 <HAL_RCC_GetHCLKFreq>
 8007898:	4602      	mov	r2, r0
 800789a:	4b05      	ldr	r3, [pc, #20]	; (80078b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	0b5b      	lsrs	r3, r3, #13
 80078a0:	f003 0307 	and.w	r3, r3, #7
 80078a4:	4903      	ldr	r1, [pc, #12]	; (80078b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078a6:	5ccb      	ldrb	r3, [r1, r3]
 80078a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	40023800 	.word	0x40023800
 80078b4:	080127a4 	.word	0x080127a4

080078b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0301 	and.w	r3, r3, #1
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10b      	bne.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d105      	bne.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d075      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80078ec:	4b91      	ldr	r3, [pc, #580]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80078f2:	f7fd ff1f 	bl	8005734 <HAL_GetTick>
 80078f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078f8:	e008      	b.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80078fa:	f7fd ff1b 	bl	8005734 <HAL_GetTick>
 80078fe:	4602      	mov	r2, r0
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	2b02      	cmp	r3, #2
 8007906:	d901      	bls.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007908:	2303      	movs	r3, #3
 800790a:	e189      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800790c:	4b8a      	ldr	r3, [pc, #552]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1f0      	bne.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	d009      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	019a      	lsls	r2, r3, #6
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	071b      	lsls	r3, r3, #28
 8007930:	4981      	ldr	r1, [pc, #516]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007932:	4313      	orrs	r3, r2
 8007934:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d01f      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007944:	4b7c      	ldr	r3, [pc, #496]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007946:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800794a:	0f1b      	lsrs	r3, r3, #28
 800794c:	f003 0307 	and.w	r3, r3, #7
 8007950:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	019a      	lsls	r2, r3, #6
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	061b      	lsls	r3, r3, #24
 800795e:	431a      	orrs	r2, r3
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	071b      	lsls	r3, r3, #28
 8007964:	4974      	ldr	r1, [pc, #464]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007966:	4313      	orrs	r3, r2
 8007968:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800796c:	4b72      	ldr	r3, [pc, #456]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800796e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007972:	f023 021f 	bic.w	r2, r3, #31
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	3b01      	subs	r3, #1
 800797c:	496e      	ldr	r1, [pc, #440]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800797e:	4313      	orrs	r3, r2
 8007980:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00d      	beq.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	019a      	lsls	r2, r3, #6
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	061b      	lsls	r3, r3, #24
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	071b      	lsls	r3, r3, #28
 80079a4:	4964      	ldr	r1, [pc, #400]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80079ac:	4b61      	ldr	r3, [pc, #388]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80079ae:	2201      	movs	r2, #1
 80079b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079b2:	f7fd febf 	bl	8005734 <HAL_GetTick>
 80079b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079b8:	e008      	b.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80079ba:	f7fd febb 	bl	8005734 <HAL_GetTick>
 80079be:	4602      	mov	r2, r0
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d901      	bls.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079c8:	2303      	movs	r3, #3
 80079ca:	e129      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079cc:	4b5a      	ldr	r3, [pc, #360]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d0f0      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0304 	and.w	r3, r3, #4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d105      	bne.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d079      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80079f0:	4b52      	ldr	r3, [pc, #328]	; (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079f6:	f7fd fe9d 	bl	8005734 <HAL_GetTick>
 80079fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80079fc:	e008      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80079fe:	f7fd fe99 	bl	8005734 <HAL_GetTick>
 8007a02:	4602      	mov	r2, r0
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	1ad3      	subs	r3, r2, r3
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d901      	bls.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a0c:	2303      	movs	r3, #3
 8007a0e:	e107      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a10:	4b49      	ldr	r3, [pc, #292]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a1c:	d0ef      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0304 	and.w	r3, r3, #4
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d020      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007a2a:	4b43      	ldr	r3, [pc, #268]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a30:	0f1b      	lsrs	r3, r3, #28
 8007a32:	f003 0307 	and.w	r3, r3, #7
 8007a36:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	019a      	lsls	r2, r3, #6
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	695b      	ldr	r3, [r3, #20]
 8007a42:	061b      	lsls	r3, r3, #24
 8007a44:	431a      	orrs	r2, r3
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	071b      	lsls	r3, r3, #28
 8007a4a:	493b      	ldr	r1, [pc, #236]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007a52:	4b39      	ldr	r3, [pc, #228]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a1b      	ldr	r3, [r3, #32]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	021b      	lsls	r3, r3, #8
 8007a64:	4934      	ldr	r1, [pc, #208]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0308 	and.w	r3, r3, #8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d01e      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007a78:	4b2f      	ldr	r3, [pc, #188]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a7e:	0e1b      	lsrs	r3, r3, #24
 8007a80:	f003 030f 	and.w	r3, r3, #15
 8007a84:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	019a      	lsls	r2, r3, #6
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	061b      	lsls	r3, r3, #24
 8007a90:	431a      	orrs	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	071b      	lsls	r3, r3, #28
 8007a98:	4927      	ldr	r1, [pc, #156]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007aa0:	4b25      	ldr	r3, [pc, #148]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007aa6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aae:	4922      	ldr	r1, [pc, #136]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007ab6:	4b21      	ldr	r3, [pc, #132]	; (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007ab8:	2201      	movs	r2, #1
 8007aba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007abc:	f7fd fe3a 	bl	8005734 <HAL_GetTick>
 8007ac0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ac2:	e008      	b.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007ac4:	f7fd fe36 	bl	8005734 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d901      	bls.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e0a4      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ad6:	4b18      	ldr	r3, [pc, #96]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ade:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ae2:	d1ef      	bne.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0320 	and.w	r3, r3, #32
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 808b 	beq.w	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007af2:	2300      	movs	r3, #0
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	4b10      	ldr	r3, [pc, #64]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007afa:	4a0f      	ldr	r2, [pc, #60]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b00:	6413      	str	r3, [r2, #64]	; 0x40
 8007b02:	4b0d      	ldr	r3, [pc, #52]	; (8007b38 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b0e:	4b0c      	ldr	r3, [pc, #48]	; (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a0b      	ldr	r2, [pc, #44]	; (8007b40 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b18:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b1a:	f7fd fe0b 	bl	8005734 <HAL_GetTick>
 8007b1e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b20:	e010      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007b22:	f7fd fe07 	bl	8005734 <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d909      	bls.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e075      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007b34:	42470068 	.word	0x42470068
 8007b38:	40023800 	.word	0x40023800
 8007b3c:	42470070 	.word	0x42470070
 8007b40:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b44:	4b38      	ldr	r3, [pc, #224]	; (8007c28 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d0e8      	beq.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b50:	4b36      	ldr	r3, [pc, #216]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b58:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d02f      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d028      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b6e:	4b2f      	ldr	r3, [pc, #188]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b76:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b78:	4b2d      	ldr	r3, [pc, #180]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b7e:	4b2c      	ldr	r3, [pc, #176]	; (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007b80:	2200      	movs	r2, #0
 8007b82:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007b84:	4a29      	ldr	r2, [pc, #164]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b8a:	4b28      	ldr	r3, [pc, #160]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d114      	bne.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007b96:	f7fd fdcd 	bl	8005734 <HAL_GetTick>
 8007b9a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b9c:	e00a      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b9e:	f7fd fdc9 	bl	8005734 <HAL_GetTick>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d901      	bls.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	e035      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bb4:	4b1d      	ldr	r3, [pc, #116]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d0ee      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007bcc:	d10d      	bne.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007bce:	4b17      	ldr	r3, [pc, #92]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bda:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be2:	4912      	ldr	r1, [pc, #72]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007be4:	4313      	orrs	r3, r2
 8007be6:	608b      	str	r3, [r1, #8]
 8007be8:	e005      	b.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007bea:	4b10      	ldr	r3, [pc, #64]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	4a0f      	ldr	r2, [pc, #60]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bf0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007bf4:	6093      	str	r3, [r2, #8]
 8007bf6:	4b0d      	ldr	r3, [pc, #52]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007bf8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c02:	490a      	ldr	r1, [pc, #40]	; (8007c2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0310 	and.w	r3, r3, #16
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d004      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007c1a:	4b06      	ldr	r3, [pc, #24]	; (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007c1c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3718      	adds	r7, #24
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40007000 	.word	0x40007000
 8007c2c:	40023800 	.word	0x40023800
 8007c30:	42470e40 	.word	0x42470e40
 8007c34:	424711e0 	.word	0x424711e0

08007c38 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e066      	b.n	8007d1c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	7f5b      	ldrb	r3, [r3, #29]
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d105      	bne.n	8007c64 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f7fa fd86 	bl	8002770 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2202      	movs	r2, #2
 8007c68:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	22ca      	movs	r2, #202	; 0xca
 8007c70:	625a      	str	r2, [r3, #36]	; 0x24
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	2253      	movs	r2, #83	; 0x53
 8007c78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fa45 	bl	800810a <RTC_EnterInitMode>
 8007c80:	4603      	mov	r3, r0
 8007c82:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d12c      	bne.n	8007ce4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	6812      	ldr	r2, [r2, #0]
 8007c94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c9c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	6899      	ldr	r1, [r3, #8]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685a      	ldr	r2, [r3, #4]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	431a      	orrs	r2, r3
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	431a      	orrs	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	68d2      	ldr	r2, [r2, #12]
 8007cc4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	6919      	ldr	r1, [r3, #16]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	041a      	lsls	r2, r3, #16
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa4c 	bl	8008178 <RTC_ExitInitMode>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d113      	bne.n	8007d12 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007cf8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	699a      	ldr	r2, [r3, #24]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	22ff      	movs	r2, #255	; 0xff
 8007d18:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3710      	adds	r7, #16
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007d24:	b590      	push	{r4, r7, lr}
 8007d26:	b087      	sub	sp, #28
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	7f1b      	ldrb	r3, [r3, #28]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d101      	bne.n	8007d40 <HAL_RTC_SetTime+0x1c>
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	e087      	b.n	8007e50 <HAL_RTC_SetTime+0x12c>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2201      	movs	r2, #1
 8007d44:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2202      	movs	r2, #2
 8007d4a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d126      	bne.n	8007da0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d102      	bne.n	8007d66 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2200      	movs	r2, #0
 8007d64:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f000 fa29 	bl	80081c2 <RTC_ByteToBcd2>
 8007d70:	4603      	mov	r3, r0
 8007d72:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	785b      	ldrb	r3, [r3, #1]
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f000 fa22 	bl	80081c2 <RTC_ByteToBcd2>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d82:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	789b      	ldrb	r3, [r3, #2]
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 fa1a 	bl	80081c2 <RTC_ByteToBcd2>
 8007d8e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007d90:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	78db      	ldrb	r3, [r3, #3]
 8007d98:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	617b      	str	r3, [r7, #20]
 8007d9e:	e018      	b.n	8007dd2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d102      	bne.n	8007db4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2200      	movs	r2, #0
 8007db2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	785b      	ldrb	r3, [r3, #1]
 8007dbe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007dc0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007dc6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	78db      	ldrb	r3, [r3, #3]
 8007dcc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	22ca      	movs	r2, #202	; 0xca
 8007dd8:	625a      	str	r2, [r3, #36]	; 0x24
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2253      	movs	r2, #83	; 0x53
 8007de0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f000 f991 	bl	800810a <RTC_EnterInitMode>
 8007de8:	4603      	mov	r3, r0
 8007dea:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007dec:	7cfb      	ldrb	r3, [r7, #19]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d120      	bne.n	8007e34 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007dfc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e00:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e10:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	6899      	ldr	r1, [r3, #8]
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	68da      	ldr	r2, [r3, #12]
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	431a      	orrs	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f000 f9a4 	bl	8008178 <RTC_ExitInitMode>
 8007e30:	4603      	mov	r3, r0
 8007e32:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007e34:	7cfb      	ldrb	r3, [r7, #19]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d102      	bne.n	8007e40 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	22ff      	movs	r2, #255	; 0xff
 8007e46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	771a      	strb	r2, [r3, #28]

  return status;
 8007e4e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	371c      	adds	r7, #28
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd90      	pop	{r4, r7, pc}

08007e58 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b086      	sub	sp, #24
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007e64:	2300      	movs	r3, #0
 8007e66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007e8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	0c1b      	lsrs	r3, r3, #16
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	0a1b      	lsrs	r3, r3, #8
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007eaa:	b2da      	uxtb	r2, r3
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	0d9b      	lsrs	r3, r3, #22
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d11a      	bne.n	8007f0a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f000 f98f 	bl	80081fc <RTC_Bcd2ToByte>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	785b      	ldrb	r3, [r3, #1]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f000 f986 	bl	80081fc <RTC_Bcd2ToByte>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	789b      	ldrb	r3, [r3, #2]
 8007efc:	4618      	mov	r0, r3
 8007efe:	f000 f97d 	bl	80081fc <RTC_Bcd2ToByte>
 8007f02:	4603      	mov	r3, r0
 8007f04:	461a      	mov	r2, r3
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3718      	adds	r7, #24
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007f14:	b590      	push	{r4, r7, lr}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	7f1b      	ldrb	r3, [r3, #28]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_RTC_SetDate+0x1c>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e071      	b.n	8008014 <HAL_RTC_SetDate+0x100>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2202      	movs	r2, #2
 8007f3a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d10e      	bne.n	8007f60 <HAL_RTC_SetDate+0x4c>
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	785b      	ldrb	r3, [r3, #1]
 8007f46:	f003 0310 	and.w	r3, r3, #16
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d008      	beq.n	8007f60 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	785b      	ldrb	r3, [r3, #1]
 8007f52:	f023 0310 	bic.w	r3, r3, #16
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	330a      	adds	r3, #10
 8007f5a:	b2da      	uxtb	r2, r3
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d11c      	bne.n	8007fa0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	78db      	ldrb	r3, [r3, #3]
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 f929 	bl	80081c2 <RTC_ByteToBcd2>
 8007f70:	4603      	mov	r3, r0
 8007f72:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	785b      	ldrb	r3, [r3, #1]
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 f922 	bl	80081c2 <RTC_ByteToBcd2>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f82:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	789b      	ldrb	r3, [r3, #2]
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f000 f91a 	bl	80081c2 <RTC_ByteToBcd2>
 8007f8e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f90:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]
 8007f9e:	e00e      	b.n	8007fbe <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	78db      	ldrb	r3, [r3, #3]
 8007fa4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	785b      	ldrb	r3, [r3, #1]
 8007faa:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007fac:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007fae:	68ba      	ldr	r2, [r7, #8]
 8007fb0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007fb2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	22ca      	movs	r2, #202	; 0xca
 8007fc4:	625a      	str	r2, [r3, #36]	; 0x24
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2253      	movs	r2, #83	; 0x53
 8007fcc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f000 f89b 	bl	800810a <RTC_EnterInitMode>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007fd8:	7cfb      	ldrb	r3, [r7, #19]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10c      	bne.n	8007ff8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007fe8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007fec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007fee:	68f8      	ldr	r0, [r7, #12]
 8007ff0:	f000 f8c2 	bl	8008178 <RTC_ExitInitMode>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007ff8:	7cfb      	ldrb	r3, [r7, #19]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d102      	bne.n	8008004 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2201      	movs	r2, #1
 8008002:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	22ff      	movs	r2, #255	; 0xff
 800800a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	771a      	strb	r2, [r3, #28]

  return status;
 8008012:	7cfb      	ldrb	r3, [r7, #19]
}
 8008014:	4618      	mov	r0, r3
 8008016:	371c      	adds	r7, #28
 8008018:	46bd      	mov	sp, r7
 800801a:	bd90      	pop	{r4, r7, pc}

0800801c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b086      	sub	sp, #24
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008036:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800803a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	0c1b      	lsrs	r3, r3, #16
 8008040:	b2da      	uxtb	r2, r3
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	0a1b      	lsrs	r3, r3, #8
 800804a:	b2db      	uxtb	r3, r3
 800804c:	f003 031f 	and.w	r3, r3, #31
 8008050:	b2da      	uxtb	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	b2db      	uxtb	r3, r3
 800805a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800805e:	b2da      	uxtb	r2, r3
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	0b5b      	lsrs	r3, r3, #13
 8008068:	b2db      	uxtb	r3, r3
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	b2da      	uxtb	r2, r3
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d11a      	bne.n	80080b0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	78db      	ldrb	r3, [r3, #3]
 800807e:	4618      	mov	r0, r3
 8008080:	f000 f8bc 	bl	80081fc <RTC_Bcd2ToByte>
 8008084:	4603      	mov	r3, r0
 8008086:	461a      	mov	r2, r3
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	785b      	ldrb	r3, [r3, #1]
 8008090:	4618      	mov	r0, r3
 8008092:	f000 f8b3 	bl	80081fc <RTC_Bcd2ToByte>
 8008096:	4603      	mov	r3, r0
 8008098:	461a      	mov	r2, r3
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	789b      	ldrb	r3, [r3, #2]
 80080a2:	4618      	mov	r0, r3
 80080a4:	f000 f8aa 	bl	80081fc <RTC_Bcd2ToByte>
 80080a8:	4603      	mov	r3, r0
 80080aa:	461a      	mov	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3718      	adds	r7, #24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b084      	sub	sp, #16
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80080c2:	2300      	movs	r3, #0
 80080c4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80080d4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080d6:	f7fd fb2d 	bl	8005734 <HAL_GetTick>
 80080da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80080dc:	e009      	b.n	80080f2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80080de:	f7fd fb29 	bl	8005734 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80080ec:	d901      	bls.n	80080f2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e007      	b.n	8008102 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f003 0320 	and.w	r3, r3, #32
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d0ee      	beq.n	80080de <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}

0800810a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800810a:	b580      	push	{r7, lr}
 800810c:	b084      	sub	sp, #16
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008112:	2300      	movs	r3, #0
 8008114:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008124:	2b00      	cmp	r3, #0
 8008126:	d122      	bne.n	800816e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68da      	ldr	r2, [r3, #12]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008136:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008138:	f7fd fafc 	bl	8005734 <HAL_GetTick>
 800813c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800813e:	e00c      	b.n	800815a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008140:	f7fd faf8 	bl	8005734 <HAL_GetTick>
 8008144:	4602      	mov	r2, r0
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800814e:	d904      	bls.n	800815a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2204      	movs	r2, #4
 8008154:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008164:	2b00      	cmp	r3, #0
 8008166:	d102      	bne.n	800816e <RTC_EnterInitMode+0x64>
 8008168:	7bfb      	ldrb	r3, [r7, #15]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d1e8      	bne.n	8008140 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008180:	2300      	movs	r3, #0
 8008182:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008192:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10a      	bne.n	80081b8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7ff ff89 	bl	80080ba <HAL_RTC_WaitForSynchro>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d004      	beq.n	80081b8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2204      	movs	r2, #4
 80081b2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80081c2:	b480      	push	{r7}
 80081c4:	b085      	sub	sp, #20
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	4603      	mov	r3, r0
 80081ca:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80081cc:	2300      	movs	r3, #0
 80081ce:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80081d0:	e005      	b.n	80081de <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
 80081d4:	3301      	adds	r3, #1
 80081d6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80081d8:	79fb      	ldrb	r3, [r7, #7]
 80081da:	3b0a      	subs	r3, #10
 80081dc:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80081de:	79fb      	ldrb	r3, [r7, #7]
 80081e0:	2b09      	cmp	r3, #9
 80081e2:	d8f6      	bhi.n	80081d2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80081e4:	7bfb      	ldrb	r3, [r7, #15]
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	b2da      	uxtb	r2, r3
 80081ea:	79fb      	ldrb	r3, [r7, #7]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	b2db      	uxtb	r3, r3
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3714      	adds	r7, #20
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	4603      	mov	r3, r0
 8008204:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008206:	2300      	movs	r3, #0
 8008208:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	091b      	lsrs	r3, r3, #4
 800820e:	b2db      	uxtb	r3, r3
 8008210:	461a      	mov	r2, r3
 8008212:	0092      	lsls	r2, r2, #2
 8008214:	4413      	add	r3, r2
 8008216:	005b      	lsls	r3, r3, #1
 8008218:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800821a:	79fb      	ldrb	r3, [r7, #7]
 800821c:	f003 030f 	and.w	r3, r3, #15
 8008220:	b2da      	uxtb	r2, r3
 8008222:	7bfb      	ldrb	r3, [r7, #15]
 8008224:	4413      	add	r3, r2
 8008226:	b2db      	uxtb	r3, r3
}
 8008228:	4618      	mov	r0, r3
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d101      	bne.n	8008246 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	e07b      	b.n	800833e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824a:	2b00      	cmp	r3, #0
 800824c:	d108      	bne.n	8008260 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008256:	d009      	beq.n	800826c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	61da      	str	r2, [r3, #28]
 800825e:	e005      	b.n	800826c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b00      	cmp	r3, #0
 800827c:	d106      	bne.n	800828c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7fa fad2 	bl	8002830 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2202      	movs	r2, #2
 8008290:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80082b4:	431a      	orrs	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082be:	431a      	orrs	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	f003 0302 	and.w	r3, r3, #2
 80082c8:	431a      	orrs	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	431a      	orrs	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082dc:	431a      	orrs	r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	69db      	ldr	r3, [r3, #28]
 80082e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082e6:	431a      	orrs	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082f0:	ea42 0103 	orr.w	r1, r2, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	430a      	orrs	r2, r1
 8008302:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	0c1b      	lsrs	r3, r3, #16
 800830a:	f003 0104 	and.w	r1, r3, #4
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008312:	f003 0210 	and.w	r2, r3, #16
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	430a      	orrs	r2, r1
 800831c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	69da      	ldr	r2, [r3, #28]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800832c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b088      	sub	sp, #32
 800834a:	af00      	add	r7, sp, #0
 800834c:	60f8      	str	r0, [r7, #12]
 800834e:	60b9      	str	r1, [r7, #8]
 8008350:	603b      	str	r3, [r7, #0]
 8008352:	4613      	mov	r3, r2
 8008354:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008356:	2300      	movs	r3, #0
 8008358:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008360:	2b01      	cmp	r3, #1
 8008362:	d101      	bne.n	8008368 <HAL_SPI_Transmit+0x22>
 8008364:	2302      	movs	r3, #2
 8008366:	e126      	b.n	80085b6 <HAL_SPI_Transmit+0x270>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008370:	f7fd f9e0 	bl	8005734 <HAL_GetTick>
 8008374:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008376:	88fb      	ldrh	r3, [r7, #6]
 8008378:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b01      	cmp	r3, #1
 8008384:	d002      	beq.n	800838c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008386:	2302      	movs	r3, #2
 8008388:	77fb      	strb	r3, [r7, #31]
    goto error;
 800838a:	e10b      	b.n	80085a4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d002      	beq.n	8008398 <HAL_SPI_Transmit+0x52>
 8008392:	88fb      	ldrh	r3, [r7, #6]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d102      	bne.n	800839e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800839c:	e102      	b.n	80085a4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2203      	movs	r2, #3
 80083a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2200      	movs	r2, #0
 80083aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	88fa      	ldrh	r2, [r7, #6]
 80083b6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	88fa      	ldrh	r2, [r7, #6]
 80083bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083e4:	d10f      	bne.n	8008406 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008404:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008410:	2b40      	cmp	r3, #64	; 0x40
 8008412:	d007      	beq.n	8008424 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008422:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800842c:	d14b      	bne.n	80084c6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d002      	beq.n	800843c <HAL_SPI_Transmit+0xf6>
 8008436:	8afb      	ldrh	r3, [r7, #22]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d13e      	bne.n	80084ba <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008440:	881a      	ldrh	r2, [r3, #0]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844c:	1c9a      	adds	r2, r3, #2
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008456:	b29b      	uxth	r3, r3
 8008458:	3b01      	subs	r3, #1
 800845a:	b29a      	uxth	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008460:	e02b      	b.n	80084ba <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	f003 0302 	and.w	r3, r3, #2
 800846c:	2b02      	cmp	r3, #2
 800846e:	d112      	bne.n	8008496 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008474:	881a      	ldrh	r2, [r3, #0]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008480:	1c9a      	adds	r2, r3, #2
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800848a:	b29b      	uxth	r3, r3
 800848c:	3b01      	subs	r3, #1
 800848e:	b29a      	uxth	r2, r3
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	86da      	strh	r2, [r3, #54]	; 0x36
 8008494:	e011      	b.n	80084ba <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008496:	f7fd f94d 	bl	8005734 <HAL_GetTick>
 800849a:	4602      	mov	r2, r0
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	683a      	ldr	r2, [r7, #0]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d803      	bhi.n	80084ae <HAL_SPI_Transmit+0x168>
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ac:	d102      	bne.n	80084b4 <HAL_SPI_Transmit+0x16e>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d102      	bne.n	80084ba <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80084b8:	e074      	b.n	80085a4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084be:	b29b      	uxth	r3, r3
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1ce      	bne.n	8008462 <HAL_SPI_Transmit+0x11c>
 80084c4:	e04c      	b.n	8008560 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d002      	beq.n	80084d4 <HAL_SPI_Transmit+0x18e>
 80084ce:	8afb      	ldrh	r3, [r7, #22]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d140      	bne.n	8008556 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	330c      	adds	r3, #12
 80084de:	7812      	ldrb	r2, [r2, #0]
 80084e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e6:	1c5a      	adds	r2, r3, #1
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	3b01      	subs	r3, #1
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80084fa:	e02c      	b.n	8008556 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f003 0302 	and.w	r3, r3, #2
 8008506:	2b02      	cmp	r3, #2
 8008508:	d113      	bne.n	8008532 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	330c      	adds	r3, #12
 8008514:	7812      	ldrb	r2, [r2, #0]
 8008516:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800851c:	1c5a      	adds	r2, r3, #1
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008526:	b29b      	uxth	r3, r3
 8008528:	3b01      	subs	r3, #1
 800852a:	b29a      	uxth	r2, r3
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008530:	e011      	b.n	8008556 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008532:	f7fd f8ff 	bl	8005734 <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	429a      	cmp	r2, r3
 8008540:	d803      	bhi.n	800854a <HAL_SPI_Transmit+0x204>
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008548:	d102      	bne.n	8008550 <HAL_SPI_Transmit+0x20a>
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d102      	bne.n	8008556 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008554:	e026      	b.n	80085a4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800855a:	b29b      	uxth	r3, r3
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1cd      	bne.n	80084fc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	6839      	ldr	r1, [r7, #0]
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 f8b3 	bl	80086d0 <SPI_EndRxTxTransaction>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d002      	beq.n	8008576 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2220      	movs	r2, #32
 8008574:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10a      	bne.n	8008594 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800857e:	2300      	movs	r3, #0
 8008580:	613b      	str	r3, [r7, #16]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	613b      	str	r3, [r7, #16]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	613b      	str	r3, [r7, #16]
 8008592:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008598:	2b00      	cmp	r3, #0
 800859a:	d002      	beq.n	80085a2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	77fb      	strb	r3, [r7, #31]
 80085a0:	e000      	b.n	80085a4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80085a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80085b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3720      	adds	r7, #32
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
	...

080085c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b088      	sub	sp, #32
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	603b      	str	r3, [r7, #0]
 80085cc:	4613      	mov	r3, r2
 80085ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80085d0:	f7fd f8b0 	bl	8005734 <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d8:	1a9b      	subs	r3, r3, r2
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	4413      	add	r3, r2
 80085de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80085e0:	f7fd f8a8 	bl	8005734 <HAL_GetTick>
 80085e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80085e6:	4b39      	ldr	r3, [pc, #228]	; (80086cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	015b      	lsls	r3, r3, #5
 80085ec:	0d1b      	lsrs	r3, r3, #20
 80085ee:	69fa      	ldr	r2, [r7, #28]
 80085f0:	fb02 f303 	mul.w	r3, r2, r3
 80085f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085f6:	e054      	b.n	80086a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fe:	d050      	beq.n	80086a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008600:	f7fd f898 	bl	8005734 <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	69fa      	ldr	r2, [r7, #28]
 800860c:	429a      	cmp	r2, r3
 800860e:	d902      	bls.n	8008616 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d13d      	bne.n	8008692 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008624:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800862e:	d111      	bne.n	8008654 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008638:	d004      	beq.n	8008644 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008642:	d107      	bne.n	8008654 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008652:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800865c:	d10f      	bne.n	800867e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800867c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2201      	movs	r2, #1
 8008682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800868e:	2303      	movs	r3, #3
 8008690:	e017      	b.n	80086c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d101      	bne.n	800869c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008698:	2300      	movs	r3, #0
 800869a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	3b01      	subs	r3, #1
 80086a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	689a      	ldr	r2, [r3, #8]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	4013      	ands	r3, r2
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	bf0c      	ite	eq
 80086b2:	2301      	moveq	r3, #1
 80086b4:	2300      	movne	r3, #0
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	461a      	mov	r2, r3
 80086ba:	79fb      	ldrb	r3, [r7, #7]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d19b      	bne.n	80085f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3720      	adds	r7, #32
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	20000180 	.word	0x20000180

080086d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b088      	sub	sp, #32
 80086d4:	af02      	add	r7, sp, #8
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80086dc:	4b1b      	ldr	r3, [pc, #108]	; (800874c <SPI_EndRxTxTransaction+0x7c>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a1b      	ldr	r2, [pc, #108]	; (8008750 <SPI_EndRxTxTransaction+0x80>)
 80086e2:	fba2 2303 	umull	r2, r3, r2, r3
 80086e6:	0d5b      	lsrs	r3, r3, #21
 80086e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80086ec:	fb02 f303 	mul.w	r3, r2, r3
 80086f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086fa:	d112      	bne.n	8008722 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	9300      	str	r3, [sp, #0]
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2200      	movs	r2, #0
 8008704:	2180      	movs	r1, #128	; 0x80
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f7ff ff5a 	bl	80085c0 <SPI_WaitFlagStateUntilTimeout>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d016      	beq.n	8008740 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008716:	f043 0220 	orr.w	r2, r3, #32
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	e00f      	b.n	8008742 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00a      	beq.n	800873e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	3b01      	subs	r3, #1
 800872c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008738:	2b80      	cmp	r3, #128	; 0x80
 800873a:	d0f2      	beq.n	8008722 <SPI_EndRxTxTransaction+0x52>
 800873c:	e000      	b.n	8008740 <SPI_EndRxTxTransaction+0x70>
        break;
 800873e:	bf00      	nop
  }

  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	20000180 	.word	0x20000180
 8008750:	165e9f81 	.word	0x165e9f81

08008754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d101      	bne.n	8008766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	e041      	b.n	80087ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800876c:	b2db      	uxtb	r3, r3
 800876e:	2b00      	cmp	r3, #0
 8008770:	d106      	bne.n	8008780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fa fab0 	bl	8002ce0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	3304      	adds	r3, #4
 8008790:	4619      	mov	r1, r3
 8008792:	4610      	mov	r0, r2
 8008794:	f000 fc7a 	bl	800908c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3708      	adds	r7, #8
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b085      	sub	sp, #20
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008802:	b2db      	uxtb	r3, r3
 8008804:	2b01      	cmp	r3, #1
 8008806:	d001      	beq.n	800880c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e04e      	b.n	80088aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68da      	ldr	r2, [r3, #12]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f042 0201 	orr.w	r2, r2, #1
 8008822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a23      	ldr	r2, [pc, #140]	; (80088b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d022      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008836:	d01d      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a1f      	ldr	r2, [pc, #124]	; (80088bc <HAL_TIM_Base_Start_IT+0xc8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d018      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a1e      	ldr	r2, [pc, #120]	; (80088c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d013      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a1c      	ldr	r2, [pc, #112]	; (80088c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d00e      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a1b      	ldr	r2, [pc, #108]	; (80088c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d009      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a19      	ldr	r2, [pc, #100]	; (80088cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d004      	beq.n	8008874 <HAL_TIM_Base_Start_IT+0x80>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a18      	ldr	r2, [pc, #96]	; (80088d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d111      	bne.n	8008898 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	f003 0307 	and.w	r3, r3, #7
 800887e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2b06      	cmp	r3, #6
 8008884:	d010      	beq.n	80088a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f042 0201 	orr.w	r2, r2, #1
 8008894:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008896:	e007      	b.n	80088a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f042 0201 	orr.w	r2, r2, #1
 80088a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3714      	adds	r7, #20
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	40010000 	.word	0x40010000
 80088bc:	40000400 	.word	0x40000400
 80088c0:	40000800 	.word	0x40000800
 80088c4:	40000c00 	.word	0x40000c00
 80088c8:	40010400 	.word	0x40010400
 80088cc:	40014000 	.word	0x40014000
 80088d0:	40001800 	.word	0x40001800

080088d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d101      	bne.n	80088e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e041      	b.n	800896a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d106      	bne.n	8008900 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 f839 	bl	8008972 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2202      	movs	r2, #2
 8008904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	3304      	adds	r3, #4
 8008910:	4619      	mov	r1, r3
 8008912:	4610      	mov	r0, r2
 8008914:	f000 fbba 	bl	800908c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	3708      	adds	r7, #8
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008972:	b480      	push	{r7}
 8008974:	b083      	sub	sp, #12
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800897a:	bf00      	nop
 800897c:	370c      	adds	r7, #12
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
	...

08008988 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d109      	bne.n	80089ac <HAL_TIM_PWM_Start+0x24>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	bf14      	ite	ne
 80089a4:	2301      	movne	r3, #1
 80089a6:	2300      	moveq	r3, #0
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	e022      	b.n	80089f2 <HAL_TIM_PWM_Start+0x6a>
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	2b04      	cmp	r3, #4
 80089b0:	d109      	bne.n	80089c6 <HAL_TIM_PWM_Start+0x3e>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	bf14      	ite	ne
 80089be:	2301      	movne	r3, #1
 80089c0:	2300      	moveq	r3, #0
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	e015      	b.n	80089f2 <HAL_TIM_PWM_Start+0x6a>
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	2b08      	cmp	r3, #8
 80089ca:	d109      	bne.n	80089e0 <HAL_TIM_PWM_Start+0x58>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	bf14      	ite	ne
 80089d8:	2301      	movne	r3, #1
 80089da:	2300      	moveq	r3, #0
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	e008      	b.n	80089f2 <HAL_TIM_PWM_Start+0x6a>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	bf14      	ite	ne
 80089ec:	2301      	movne	r3, #1
 80089ee:	2300      	moveq	r3, #0
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d001      	beq.n	80089fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	e07c      	b.n	8008af4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d104      	bne.n	8008a0a <HAL_TIM_PWM_Start+0x82>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2202      	movs	r2, #2
 8008a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a08:	e013      	b.n	8008a32 <HAL_TIM_PWM_Start+0xaa>
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	2b04      	cmp	r3, #4
 8008a0e:	d104      	bne.n	8008a1a <HAL_TIM_PWM_Start+0x92>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a18:	e00b      	b.n	8008a32 <HAL_TIM_PWM_Start+0xaa>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b08      	cmp	r3, #8
 8008a1e:	d104      	bne.n	8008a2a <HAL_TIM_PWM_Start+0xa2>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a28:	e003      	b.n	8008a32 <HAL_TIM_PWM_Start+0xaa>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2201      	movs	r2, #1
 8008a38:	6839      	ldr	r1, [r7, #0]
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 fe10 	bl	8009660 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a2d      	ldr	r2, [pc, #180]	; (8008afc <HAL_TIM_PWM_Start+0x174>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d004      	beq.n	8008a54 <HAL_TIM_PWM_Start+0xcc>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a2c      	ldr	r2, [pc, #176]	; (8008b00 <HAL_TIM_PWM_Start+0x178>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d101      	bne.n	8008a58 <HAL_TIM_PWM_Start+0xd0>
 8008a54:	2301      	movs	r3, #1
 8008a56:	e000      	b.n	8008a5a <HAL_TIM_PWM_Start+0xd2>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d007      	beq.n	8008a6e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a22      	ldr	r2, [pc, #136]	; (8008afc <HAL_TIM_PWM_Start+0x174>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d022      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a80:	d01d      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a1f      	ldr	r2, [pc, #124]	; (8008b04 <HAL_TIM_PWM_Start+0x17c>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d018      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a1d      	ldr	r2, [pc, #116]	; (8008b08 <HAL_TIM_PWM_Start+0x180>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d013      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a1c      	ldr	r2, [pc, #112]	; (8008b0c <HAL_TIM_PWM_Start+0x184>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d00e      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a16      	ldr	r2, [pc, #88]	; (8008b00 <HAL_TIM_PWM_Start+0x178>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d009      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a18      	ldr	r2, [pc, #96]	; (8008b10 <HAL_TIM_PWM_Start+0x188>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d004      	beq.n	8008abe <HAL_TIM_PWM_Start+0x136>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a16      	ldr	r2, [pc, #88]	; (8008b14 <HAL_TIM_PWM_Start+0x18c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d111      	bne.n	8008ae2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f003 0307 	and.w	r3, r3, #7
 8008ac8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2b06      	cmp	r3, #6
 8008ace:	d010      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f042 0201 	orr.w	r2, r2, #1
 8008ade:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ae0:	e007      	b.n	8008af2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f042 0201 	orr.w	r2, r2, #1
 8008af0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	40010000 	.word	0x40010000
 8008b00:	40010400 	.word	0x40010400
 8008b04:	40000400 	.word	0x40000400
 8008b08:	40000800 	.word	0x40000800
 8008b0c:	40000c00 	.word	0x40000c00
 8008b10:	40014000 	.word	0x40014000
 8008b14:	40001800 	.word	0x40001800

08008b18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b082      	sub	sp, #8
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	691b      	ldr	r3, [r3, #16]
 8008b26:	f003 0302 	and.w	r3, r3, #2
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	d122      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	f003 0302 	and.w	r3, r3, #2
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d11b      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f06f 0202 	mvn.w	r2, #2
 8008b44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	699b      	ldr	r3, [r3, #24]
 8008b52:	f003 0303 	and.w	r3, r3, #3
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d003      	beq.n	8008b62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 fa77 	bl	800904e <HAL_TIM_IC_CaptureCallback>
 8008b60:	e005      	b.n	8008b6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fa69 	bl	800903a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 fa7a 	bl	8009062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	691b      	ldr	r3, [r3, #16]
 8008b7a:	f003 0304 	and.w	r3, r3, #4
 8008b7e:	2b04      	cmp	r3, #4
 8008b80:	d122      	bne.n	8008bc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	f003 0304 	and.w	r3, r3, #4
 8008b8c:	2b04      	cmp	r3, #4
 8008b8e:	d11b      	bne.n	8008bc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f06f 0204 	mvn.w	r2, #4
 8008b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d003      	beq.n	8008bb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 fa4d 	bl	800904e <HAL_TIM_IC_CaptureCallback>
 8008bb4:	e005      	b.n	8008bc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fa3f 	bl	800903a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fa50 	bl	8009062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	f003 0308 	and.w	r3, r3, #8
 8008bd2:	2b08      	cmp	r3, #8
 8008bd4:	d122      	bne.n	8008c1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	f003 0308 	and.w	r3, r3, #8
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d11b      	bne.n	8008c1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f06f 0208 	mvn.w	r2, #8
 8008bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2204      	movs	r2, #4
 8008bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	f003 0303 	and.w	r3, r3, #3
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d003      	beq.n	8008c0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 fa23 	bl	800904e <HAL_TIM_IC_CaptureCallback>
 8008c08:	e005      	b.n	8008c16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fa15 	bl	800903a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 fa26 	bl	8009062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	f003 0310 	and.w	r3, r3, #16
 8008c26:	2b10      	cmp	r3, #16
 8008c28:	d122      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	2b10      	cmp	r3, #16
 8008c36:	d11b      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f06f 0210 	mvn.w	r2, #16
 8008c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2208      	movs	r2, #8
 8008c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	69db      	ldr	r3, [r3, #28]
 8008c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d003      	beq.n	8008c5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 f9f9 	bl	800904e <HAL_TIM_IC_CaptureCallback>
 8008c5c:	e005      	b.n	8008c6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 f9eb 	bl	800903a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 f9fc 	bl	8009062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d10e      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	f003 0301 	and.w	r3, r3, #1
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d107      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f06f 0201 	mvn.w	r2, #1
 8008c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f7f9 fcf6 	bl	8002688 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	691b      	ldr	r3, [r3, #16]
 8008ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ca6:	2b80      	cmp	r3, #128	; 0x80
 8008ca8:	d10e      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb4:	2b80      	cmp	r3, #128	; 0x80
 8008cb6:	d107      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fdca 	bl	800985c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cd2:	2b40      	cmp	r3, #64	; 0x40
 8008cd4:	d10e      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ce0:	2b40      	cmp	r3, #64	; 0x40
 8008ce2:	d107      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 f9c1 	bl	8009076 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0320 	and.w	r3, r3, #32
 8008cfe:	2b20      	cmp	r3, #32
 8008d00:	d10e      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f003 0320 	and.w	r3, r3, #32
 8008d0c:	2b20      	cmp	r3, #32
 8008d0e:	d107      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f06f 0220 	mvn.w	r2, #32
 8008d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 fd94 	bl	8009848 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d20:	bf00      	nop
 8008d22:	3708      	adds	r7, #8
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b086      	sub	sp, #24
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d34:	2300      	movs	r3, #0
 8008d36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d101      	bne.n	8008d46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d42:	2302      	movs	r3, #2
 8008d44:	e0ae      	b.n	8008ea4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b0c      	cmp	r3, #12
 8008d52:	f200 809f 	bhi.w	8008e94 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008d56:	a201      	add	r2, pc, #4	; (adr r2, 8008d5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d5c:	08008d91 	.word	0x08008d91
 8008d60:	08008e95 	.word	0x08008e95
 8008d64:	08008e95 	.word	0x08008e95
 8008d68:	08008e95 	.word	0x08008e95
 8008d6c:	08008dd1 	.word	0x08008dd1
 8008d70:	08008e95 	.word	0x08008e95
 8008d74:	08008e95 	.word	0x08008e95
 8008d78:	08008e95 	.word	0x08008e95
 8008d7c:	08008e13 	.word	0x08008e13
 8008d80:	08008e95 	.word	0x08008e95
 8008d84:	08008e95 	.word	0x08008e95
 8008d88:	08008e95 	.word	0x08008e95
 8008d8c:	08008e53 	.word	0x08008e53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68b9      	ldr	r1, [r7, #8]
 8008d96:	4618      	mov	r0, r3
 8008d98:	f000 fa18 	bl	80091cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	699a      	ldr	r2, [r3, #24]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f042 0208 	orr.w	r2, r2, #8
 8008daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	699a      	ldr	r2, [r3, #24]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f022 0204 	bic.w	r2, r2, #4
 8008dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	6999      	ldr	r1, [r3, #24]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	691a      	ldr	r2, [r3, #16]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	430a      	orrs	r2, r1
 8008dcc:	619a      	str	r2, [r3, #24]
      break;
 8008dce:	e064      	b.n	8008e9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68b9      	ldr	r1, [r7, #8]
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 fa68 	bl	80092ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	699a      	ldr	r2, [r3, #24]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	699a      	ldr	r2, [r3, #24]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	6999      	ldr	r1, [r3, #24]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	021a      	lsls	r2, r3, #8
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	619a      	str	r2, [r3, #24]
      break;
 8008e10:	e043      	b.n	8008e9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	68b9      	ldr	r1, [r7, #8]
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f000 fabd 	bl	8009398 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	69da      	ldr	r2, [r3, #28]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f042 0208 	orr.w	r2, r2, #8
 8008e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	69da      	ldr	r2, [r3, #28]
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f022 0204 	bic.w	r2, r2, #4
 8008e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	69d9      	ldr	r1, [r3, #28]
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	691a      	ldr	r2, [r3, #16]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	430a      	orrs	r2, r1
 8008e4e:	61da      	str	r2, [r3, #28]
      break;
 8008e50:	e023      	b.n	8008e9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68b9      	ldr	r1, [r7, #8]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f000 fb11 	bl	8009480 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	69da      	ldr	r2, [r3, #28]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	69da      	ldr	r2, [r3, #28]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	69d9      	ldr	r1, [r3, #28]
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	021a      	lsls	r2, r3, #8
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	61da      	str	r2, [r3, #28]
      break;
 8008e92:	e002      	b.n	8008e9a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	75fb      	strb	r3, [r7, #23]
      break;
 8008e98:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3718      	adds	r7, #24
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d101      	bne.n	8008ec8 <HAL_TIM_ConfigClockSource+0x1c>
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	e0b4      	b.n	8009032 <HAL_TIM_ConfigClockSource+0x186>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008ee6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008eee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68ba      	ldr	r2, [r7, #8]
 8008ef6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f00:	d03e      	beq.n	8008f80 <HAL_TIM_ConfigClockSource+0xd4>
 8008f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f06:	f200 8087 	bhi.w	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f0e:	f000 8086 	beq.w	800901e <HAL_TIM_ConfigClockSource+0x172>
 8008f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f16:	d87f      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f18:	2b70      	cmp	r3, #112	; 0x70
 8008f1a:	d01a      	beq.n	8008f52 <HAL_TIM_ConfigClockSource+0xa6>
 8008f1c:	2b70      	cmp	r3, #112	; 0x70
 8008f1e:	d87b      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f20:	2b60      	cmp	r3, #96	; 0x60
 8008f22:	d050      	beq.n	8008fc6 <HAL_TIM_ConfigClockSource+0x11a>
 8008f24:	2b60      	cmp	r3, #96	; 0x60
 8008f26:	d877      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f28:	2b50      	cmp	r3, #80	; 0x50
 8008f2a:	d03c      	beq.n	8008fa6 <HAL_TIM_ConfigClockSource+0xfa>
 8008f2c:	2b50      	cmp	r3, #80	; 0x50
 8008f2e:	d873      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f30:	2b40      	cmp	r3, #64	; 0x40
 8008f32:	d058      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x13a>
 8008f34:	2b40      	cmp	r3, #64	; 0x40
 8008f36:	d86f      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f38:	2b30      	cmp	r3, #48	; 0x30
 8008f3a:	d064      	beq.n	8009006 <HAL_TIM_ConfigClockSource+0x15a>
 8008f3c:	2b30      	cmp	r3, #48	; 0x30
 8008f3e:	d86b      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f40:	2b20      	cmp	r3, #32
 8008f42:	d060      	beq.n	8009006 <HAL_TIM_ConfigClockSource+0x15a>
 8008f44:	2b20      	cmp	r3, #32
 8008f46:	d867      	bhi.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d05c      	beq.n	8009006 <HAL_TIM_ConfigClockSource+0x15a>
 8008f4c:	2b10      	cmp	r3, #16
 8008f4e:	d05a      	beq.n	8009006 <HAL_TIM_ConfigClockSource+0x15a>
 8008f50:	e062      	b.n	8009018 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6818      	ldr	r0, [r3, #0]
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	6899      	ldr	r1, [r3, #8]
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f000 fb5d 	bl	8009620 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008f74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	609a      	str	r2, [r3, #8]
      break;
 8008f7e:	e04f      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6818      	ldr	r0, [r3, #0]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	6899      	ldr	r1, [r3, #8]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	f000 fb46 	bl	8009620 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	689a      	ldr	r2, [r3, #8]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fa2:	609a      	str	r2, [r3, #8]
      break;
 8008fa4:	e03c      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	6859      	ldr	r1, [r3, #4]
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	f000 faba 	bl	800952c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2150      	movs	r1, #80	; 0x50
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f000 fb13 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008fc4:	e02c      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6818      	ldr	r0, [r3, #0]
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	6859      	ldr	r1, [r3, #4]
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	f000 fad9 	bl	800958a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2160      	movs	r1, #96	; 0x60
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f000 fb03 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008fe4:	e01c      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6818      	ldr	r0, [r3, #0]
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	6859      	ldr	r1, [r3, #4]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f000 fa9a 	bl	800952c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2140      	movs	r1, #64	; 0x40
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 faf3 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8009004:	e00c      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4619      	mov	r1, r3
 8009010:	4610      	mov	r0, r2
 8009012:	f000 faea 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8009016:	e003      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	73fb      	strb	r3, [r7, #15]
      break;
 800901c:	e000      	b.n	8009020 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800901e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009030:	7bfb      	ldrb	r3, [r7, #15]
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800903a:	b480      	push	{r7}
 800903c:	b083      	sub	sp, #12
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009042:	bf00      	nop
 8009044:	370c      	adds	r7, #12
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr

0800904e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800904e:	b480      	push	{r7}
 8009050:	b083      	sub	sp, #12
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009056:	bf00      	nop
 8009058:	370c      	adds	r7, #12
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr

08009062 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009062:	b480      	push	{r7}
 8009064:	b083      	sub	sp, #12
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800906a:	bf00      	nop
 800906c:	370c      	adds	r7, #12
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr

08009076 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009076:	b480      	push	{r7}
 8009078:	b083      	sub	sp, #12
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800907e:	bf00      	nop
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr
	...

0800908c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800908c:	b480      	push	{r7}
 800908e:	b085      	sub	sp, #20
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a40      	ldr	r2, [pc, #256]	; (80091a0 <TIM_Base_SetConfig+0x114>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d013      	beq.n	80090cc <TIM_Base_SetConfig+0x40>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090aa:	d00f      	beq.n	80090cc <TIM_Base_SetConfig+0x40>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a3d      	ldr	r2, [pc, #244]	; (80091a4 <TIM_Base_SetConfig+0x118>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d00b      	beq.n	80090cc <TIM_Base_SetConfig+0x40>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a3c      	ldr	r2, [pc, #240]	; (80091a8 <TIM_Base_SetConfig+0x11c>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d007      	beq.n	80090cc <TIM_Base_SetConfig+0x40>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a3b      	ldr	r2, [pc, #236]	; (80091ac <TIM_Base_SetConfig+0x120>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d003      	beq.n	80090cc <TIM_Base_SetConfig+0x40>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a3a      	ldr	r2, [pc, #232]	; (80091b0 <TIM_Base_SetConfig+0x124>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d108      	bne.n	80090de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	4313      	orrs	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a2f      	ldr	r2, [pc, #188]	; (80091a0 <TIM_Base_SetConfig+0x114>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d02b      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090ec:	d027      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a2c      	ldr	r2, [pc, #176]	; (80091a4 <TIM_Base_SetConfig+0x118>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d023      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a2b      	ldr	r2, [pc, #172]	; (80091a8 <TIM_Base_SetConfig+0x11c>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d01f      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a2a      	ldr	r2, [pc, #168]	; (80091ac <TIM_Base_SetConfig+0x120>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d01b      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a29      	ldr	r2, [pc, #164]	; (80091b0 <TIM_Base_SetConfig+0x124>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d017      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a28      	ldr	r2, [pc, #160]	; (80091b4 <TIM_Base_SetConfig+0x128>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d013      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a27      	ldr	r2, [pc, #156]	; (80091b8 <TIM_Base_SetConfig+0x12c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d00f      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a26      	ldr	r2, [pc, #152]	; (80091bc <TIM_Base_SetConfig+0x130>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d00b      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	4a25      	ldr	r2, [pc, #148]	; (80091c0 <TIM_Base_SetConfig+0x134>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d007      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	4a24      	ldr	r2, [pc, #144]	; (80091c4 <TIM_Base_SetConfig+0x138>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d003      	beq.n	800913e <TIM_Base_SetConfig+0xb2>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	4a23      	ldr	r2, [pc, #140]	; (80091c8 <TIM_Base_SetConfig+0x13c>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d108      	bne.n	8009150 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	68fa      	ldr	r2, [r7, #12]
 800914c:	4313      	orrs	r3, r2
 800914e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	4313      	orrs	r3, r2
 800915c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68fa      	ldr	r2, [r7, #12]
 8009162:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a0a      	ldr	r2, [pc, #40]	; (80091a0 <TIM_Base_SetConfig+0x114>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d003      	beq.n	8009184 <TIM_Base_SetConfig+0xf8>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4a0c      	ldr	r2, [pc, #48]	; (80091b0 <TIM_Base_SetConfig+0x124>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d103      	bne.n	800918c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	691a      	ldr	r2, [r3, #16]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	615a      	str	r2, [r3, #20]
}
 8009192:	bf00      	nop
 8009194:	3714      	adds	r7, #20
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
 800919e:	bf00      	nop
 80091a0:	40010000 	.word	0x40010000
 80091a4:	40000400 	.word	0x40000400
 80091a8:	40000800 	.word	0x40000800
 80091ac:	40000c00 	.word	0x40000c00
 80091b0:	40010400 	.word	0x40010400
 80091b4:	40014000 	.word	0x40014000
 80091b8:	40014400 	.word	0x40014400
 80091bc:	40014800 	.word	0x40014800
 80091c0:	40001800 	.word	0x40001800
 80091c4:	40001c00 	.word	0x40001c00
 80091c8:	40002000 	.word	0x40002000

080091cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b087      	sub	sp, #28
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a1b      	ldr	r3, [r3, #32]
 80091da:	f023 0201 	bic.w	r2, r3, #1
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6a1b      	ldr	r3, [r3, #32]
 80091e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f023 0303 	bic.w	r3, r3, #3
 8009202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	68fa      	ldr	r2, [r7, #12]
 800920a:	4313      	orrs	r3, r2
 800920c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	f023 0302 	bic.w	r3, r3, #2
 8009214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	4313      	orrs	r3, r2
 800921e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a20      	ldr	r2, [pc, #128]	; (80092a4 <TIM_OC1_SetConfig+0xd8>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d003      	beq.n	8009230 <TIM_OC1_SetConfig+0x64>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a1f      	ldr	r2, [pc, #124]	; (80092a8 <TIM_OC1_SetConfig+0xdc>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d10c      	bne.n	800924a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	f023 0308 	bic.w	r3, r3, #8
 8009236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	68db      	ldr	r3, [r3, #12]
 800923c:	697a      	ldr	r2, [r7, #20]
 800923e:	4313      	orrs	r3, r2
 8009240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	f023 0304 	bic.w	r3, r3, #4
 8009248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a15      	ldr	r2, [pc, #84]	; (80092a4 <TIM_OC1_SetConfig+0xd8>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d003      	beq.n	800925a <TIM_OC1_SetConfig+0x8e>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a14      	ldr	r2, [pc, #80]	; (80092a8 <TIM_OC1_SetConfig+0xdc>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d111      	bne.n	800927e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	695b      	ldr	r3, [r3, #20]
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	4313      	orrs	r3, r2
 8009272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	699b      	ldr	r3, [r3, #24]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	4313      	orrs	r3, r2
 800927c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	621a      	str	r2, [r3, #32]
}
 8009298:	bf00      	nop
 800929a:	371c      	adds	r7, #28
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr
 80092a4:	40010000 	.word	0x40010000
 80092a8:	40010400 	.word	0x40010400

080092ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b087      	sub	sp, #28
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	f023 0210 	bic.w	r2, r3, #16
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6a1b      	ldr	r3, [r3, #32]
 80092c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	699b      	ldr	r3, [r3, #24]
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	021b      	lsls	r3, r3, #8
 80092ea:	68fa      	ldr	r2, [r7, #12]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	f023 0320 	bic.w	r3, r3, #32
 80092f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	011b      	lsls	r3, r3, #4
 80092fe:	697a      	ldr	r2, [r7, #20]
 8009300:	4313      	orrs	r3, r2
 8009302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a22      	ldr	r2, [pc, #136]	; (8009390 <TIM_OC2_SetConfig+0xe4>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d003      	beq.n	8009314 <TIM_OC2_SetConfig+0x68>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a21      	ldr	r2, [pc, #132]	; (8009394 <TIM_OC2_SetConfig+0xe8>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d10d      	bne.n	8009330 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800931a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	011b      	lsls	r3, r3, #4
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	4313      	orrs	r3, r2
 8009326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800932e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a17      	ldr	r2, [pc, #92]	; (8009390 <TIM_OC2_SetConfig+0xe4>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d003      	beq.n	8009340 <TIM_OC2_SetConfig+0x94>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	4a16      	ldr	r2, [pc, #88]	; (8009394 <TIM_OC2_SetConfig+0xe8>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d113      	bne.n	8009368 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009346:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800934e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	695b      	ldr	r3, [r3, #20]
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	4313      	orrs	r3, r2
 800935a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	693a      	ldr	r2, [r7, #16]
 8009364:	4313      	orrs	r3, r2
 8009366:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	68fa      	ldr	r2, [r7, #12]
 8009372:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	697a      	ldr	r2, [r7, #20]
 8009380:	621a      	str	r2, [r3, #32]
}
 8009382:	bf00      	nop
 8009384:	371c      	adds	r7, #28
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	40010000 	.word	0x40010000
 8009394:	40010400 	.word	0x40010400

08009398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009398:	b480      	push	{r7}
 800939a:	b087      	sub	sp, #28
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a1b      	ldr	r3, [r3, #32]
 80093a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a1b      	ldr	r3, [r3, #32]
 80093b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f023 0303 	bic.w	r3, r3, #3
 80093ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80093e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	021b      	lsls	r3, r3, #8
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a21      	ldr	r2, [pc, #132]	; (8009478 <TIM_OC3_SetConfig+0xe0>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d003      	beq.n	80093fe <TIM_OC3_SetConfig+0x66>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a20      	ldr	r2, [pc, #128]	; (800947c <TIM_OC3_SetConfig+0xe4>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d10d      	bne.n	800941a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	68db      	ldr	r3, [r3, #12]
 800940a:	021b      	lsls	r3, r3, #8
 800940c:	697a      	ldr	r2, [r7, #20]
 800940e:	4313      	orrs	r3, r2
 8009410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a16      	ldr	r2, [pc, #88]	; (8009478 <TIM_OC3_SetConfig+0xe0>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d003      	beq.n	800942a <TIM_OC3_SetConfig+0x92>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a15      	ldr	r2, [pc, #84]	; (800947c <TIM_OC3_SetConfig+0xe4>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d113      	bne.n	8009452 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	695b      	ldr	r3, [r3, #20]
 800943e:	011b      	lsls	r3, r3, #4
 8009440:	693a      	ldr	r2, [r7, #16]
 8009442:	4313      	orrs	r3, r2
 8009444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	699b      	ldr	r3, [r3, #24]
 800944a:	011b      	lsls	r3, r3, #4
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	4313      	orrs	r3, r2
 8009450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	685a      	ldr	r2, [r3, #4]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	621a      	str	r2, [r3, #32]
}
 800946c:	bf00      	nop
 800946e:	371c      	adds	r7, #28
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr
 8009478:	40010000 	.word	0x40010000
 800947c:	40010400 	.word	0x40010400

08009480 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	69db      	ldr	r3, [r3, #28]
 80094a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	021b      	lsls	r3, r3, #8
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	4313      	orrs	r3, r2
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	031b      	lsls	r3, r3, #12
 80094d2:	693a      	ldr	r2, [r7, #16]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a12      	ldr	r2, [pc, #72]	; (8009524 <TIM_OC4_SetConfig+0xa4>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d003      	beq.n	80094e8 <TIM_OC4_SetConfig+0x68>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a11      	ldr	r2, [pc, #68]	; (8009528 <TIM_OC4_SetConfig+0xa8>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d109      	bne.n	80094fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80094ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	695b      	ldr	r3, [r3, #20]
 80094f4:	019b      	lsls	r3, r3, #6
 80094f6:	697a      	ldr	r2, [r7, #20]
 80094f8:	4313      	orrs	r3, r2
 80094fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	693a      	ldr	r2, [r7, #16]
 8009514:	621a      	str	r2, [r3, #32]
}
 8009516:	bf00      	nop
 8009518:	371c      	adds	r7, #28
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	40010000 	.word	0x40010000
 8009528:	40010400 	.word	0x40010400

0800952c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800952c:	b480      	push	{r7}
 800952e:	b087      	sub	sp, #28
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6a1b      	ldr	r3, [r3, #32]
 800953c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	f023 0201 	bic.w	r2, r3, #1
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009556:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	011b      	lsls	r3, r3, #4
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	4313      	orrs	r3, r2
 8009560:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f023 030a 	bic.w	r3, r3, #10
 8009568:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	4313      	orrs	r3, r2
 8009570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	693a      	ldr	r2, [r7, #16]
 8009576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	697a      	ldr	r2, [r7, #20]
 800957c:	621a      	str	r2, [r3, #32]
}
 800957e:	bf00      	nop
 8009580:	371c      	adds	r7, #28
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr

0800958a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800958a:	b480      	push	{r7}
 800958c:	b087      	sub	sp, #28
 800958e:	af00      	add	r7, sp, #0
 8009590:	60f8      	str	r0, [r7, #12]
 8009592:	60b9      	str	r1, [r7, #8]
 8009594:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	f023 0210 	bic.w	r2, r3, #16
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6a1b      	ldr	r3, [r3, #32]
 80095ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80095b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	031b      	lsls	r3, r3, #12
 80095ba:	697a      	ldr	r2, [r7, #20]
 80095bc:	4313      	orrs	r3, r2
 80095be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80095c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	693a      	ldr	r2, [r7, #16]
 80095dc:	621a      	str	r2, [r3, #32]
}
 80095de:	bf00      	nop
 80095e0:	371c      	adds	r7, #28
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009600:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	4313      	orrs	r3, r2
 8009608:	f043 0307 	orr.w	r3, r3, #7
 800960c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	609a      	str	r2, [r3, #8]
}
 8009614:	bf00      	nop
 8009616:	3714      	adds	r7, #20
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
 800962c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800963a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	021a      	lsls	r2, r3, #8
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	431a      	orrs	r2, r3
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	4313      	orrs	r3, r2
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	4313      	orrs	r3, r2
 800964c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	609a      	str	r2, [r3, #8]
}
 8009654:	bf00      	nop
 8009656:	371c      	adds	r7, #28
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	f003 031f 	and.w	r3, r3, #31
 8009672:	2201      	movs	r2, #1
 8009674:	fa02 f303 	lsl.w	r3, r2, r3
 8009678:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6a1a      	ldr	r2, [r3, #32]
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	43db      	mvns	r3, r3
 8009682:	401a      	ands	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a1a      	ldr	r2, [r3, #32]
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f003 031f 	and.w	r3, r3, #31
 8009692:	6879      	ldr	r1, [r7, #4]
 8009694:	fa01 f303 	lsl.w	r3, r1, r3
 8009698:	431a      	orrs	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	621a      	str	r2, [r3, #32]
}
 800969e:	bf00      	nop
 80096a0:	371c      	adds	r7, #28
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
	...

080096ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d101      	bne.n	80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096c0:	2302      	movs	r3, #2
 80096c2:	e05a      	b.n	800977a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2202      	movs	r2, #2
 80096d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68fa      	ldr	r2, [r7, #12]
 80096fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a21      	ldr	r2, [pc, #132]	; (8009788 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d022      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009710:	d01d      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a1d      	ldr	r2, [pc, #116]	; (800978c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d018      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a1b      	ldr	r2, [pc, #108]	; (8009790 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d013      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a1a      	ldr	r2, [pc, #104]	; (8009794 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d00e      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a18      	ldr	r2, [pc, #96]	; (8009798 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d009      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a17      	ldr	r2, [pc, #92]	; (800979c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d004      	beq.n	800974e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a15      	ldr	r2, [pc, #84]	; (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d10c      	bne.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009754:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	4313      	orrs	r3, r2
 800975e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr
 8009786:	bf00      	nop
 8009788:	40010000 	.word	0x40010000
 800978c:	40000400 	.word	0x40000400
 8009790:	40000800 	.word	0x40000800
 8009794:	40000c00 	.word	0x40000c00
 8009798:	40010400 	.word	0x40010400
 800979c:	40014000 	.word	0x40014000
 80097a0:	40001800 	.word	0x40001800

080097a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b085      	sub	sp, #20
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
 80097ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80097ae:	2300      	movs	r3, #0
 80097b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d101      	bne.n	80097c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80097bc:	2302      	movs	r3, #2
 80097be:	e03d      	b.n	800983c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	4313      	orrs	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	695b      	ldr	r3, [r3, #20]
 8009818:	4313      	orrs	r3, r2
 800981a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	69db      	ldr	r3, [r3, #28]
 8009826:	4313      	orrs	r3, r2
 8009828:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68fa      	ldr	r2, [r7, #12]
 8009830:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800983a:	2300      	movs	r3, #0
}
 800983c:	4618      	mov	r0, r3
 800983e:	3714      	adds	r7, #20
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009850:	bf00      	nop
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009864:	bf00      	nop
 8009866:	370c      	adds	r7, #12
 8009868:	46bd      	mov	sp, r7
 800986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986e:	4770      	bx	lr

08009870 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d101      	bne.n	8009882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	e03f      	b.n	8009902 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009888:	b2db      	uxtb	r3, r3
 800988a:	2b00      	cmp	r3, #0
 800988c:	d106      	bne.n	800989c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2200      	movs	r2, #0
 8009892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f7f9 fb1c 	bl	8002ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2224      	movs	r2, #36	; 0x24
 80098a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	68da      	ldr	r2, [r3, #12]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80098b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 fd81 	bl	800a3bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	691a      	ldr	r2, [r3, #16]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	695a      	ldr	r2, [r3, #20]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80098d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	68da      	ldr	r2, [r3, #12]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80098e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2220      	movs	r2, #32
 80098f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2220      	movs	r2, #32
 80098fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b08a      	sub	sp, #40	; 0x28
 800990e:	af02      	add	r7, sp, #8
 8009910:	60f8      	str	r0, [r7, #12]
 8009912:	60b9      	str	r1, [r7, #8]
 8009914:	603b      	str	r3, [r7, #0]
 8009916:	4613      	mov	r3, r2
 8009918:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b20      	cmp	r3, #32
 8009928:	f040 808c 	bne.w	8009a44 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d002      	beq.n	8009938 <HAL_UART_Receive+0x2e>
 8009932:	88fb      	ldrh	r3, [r7, #6]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d101      	bne.n	800993c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e084      	b.n	8009a46 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009942:	2b01      	cmp	r3, #1
 8009944:	d101      	bne.n	800994a <HAL_UART_Receive+0x40>
 8009946:	2302      	movs	r3, #2
 8009948:	e07d      	b.n	8009a46 <HAL_UART_Receive+0x13c>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2200      	movs	r2, #0
 8009956:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2222      	movs	r2, #34	; 0x22
 800995c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2200      	movs	r2, #0
 8009964:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009966:	f7fb fee5 	bl	8005734 <HAL_GetTick>
 800996a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	88fa      	ldrh	r2, [r7, #6]
 8009970:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	88fa      	ldrh	r2, [r7, #6]
 8009976:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009980:	d108      	bne.n	8009994 <HAL_UART_Receive+0x8a>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d104      	bne.n	8009994 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800998a:	2300      	movs	r3, #0
 800998c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	61bb      	str	r3, [r7, #24]
 8009992:	e003      	b.n	800999c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009998:	2300      	movs	r3, #0
 800999a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80099a4:	e043      	b.n	8009a2e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	2200      	movs	r2, #0
 80099ae:	2120      	movs	r1, #32
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 fafb 	bl	8009fac <UART_WaitOnFlagUntilTimeout>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d001      	beq.n	80099c0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80099bc:	2303      	movs	r3, #3
 80099be:	e042      	b.n	8009a46 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d10c      	bne.n	80099e0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	3302      	adds	r3, #2
 80099dc:	61bb      	str	r3, [r7, #24]
 80099de:	e01f      	b.n	8009a20 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e8:	d007      	beq.n	80099fa <HAL_UART_Receive+0xf0>
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10a      	bne.n	8009a08 <HAL_UART_Receive+0xfe>
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d106      	bne.n	8009a08 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	b2da      	uxtb	r2, r3
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	701a      	strb	r2, [r3, #0]
 8009a06:	e008      	b.n	8009a1a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a14:	b2da      	uxtb	r2, r3
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	3b01      	subs	r3, #1
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1b6      	bne.n	80099a6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2220      	movs	r2, #32
 8009a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8009a40:	2300      	movs	r3, #0
 8009a42:	e000      	b.n	8009a46 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8009a44:	2302      	movs	r3, #2
  }
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
	...

08009a50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b0ba      	sub	sp, #232	; 0xe8
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	695b      	ldr	r3, [r3, #20]
 8009a72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a86:	f003 030f 	and.w	r3, r3, #15
 8009a8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009a8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d10f      	bne.n	8009ab6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a9a:	f003 0320 	and.w	r3, r3, #32
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d009      	beq.n	8009ab6 <HAL_UART_IRQHandler+0x66>
 8009aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009aa6:	f003 0320 	and.w	r3, r3, #32
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d003      	beq.n	8009ab6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fbc9 	bl	800a246 <UART_Receive_IT>
      return;
 8009ab4:	e256      	b.n	8009f64 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 80de 	beq.w	8009c7c <HAL_UART_IRQHandler+0x22c>
 8009ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ac4:	f003 0301 	and.w	r3, r3, #1
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d106      	bne.n	8009ada <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ad0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	f000 80d1 	beq.w	8009c7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ade:	f003 0301 	and.w	r3, r3, #1
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00b      	beq.n	8009afe <HAL_UART_IRQHandler+0xae>
 8009ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d005      	beq.n	8009afe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af6:	f043 0201 	orr.w	r2, r3, #1
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b02:	f003 0304 	and.w	r3, r3, #4
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <HAL_UART_IRQHandler+0xd2>
 8009b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d005      	beq.n	8009b22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1a:	f043 0202 	orr.w	r2, r3, #2
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b26:	f003 0302 	and.w	r3, r3, #2
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00b      	beq.n	8009b46 <HAL_UART_IRQHandler+0xf6>
 8009b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b32:	f003 0301 	and.w	r3, r3, #1
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d005      	beq.n	8009b46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f043 0204 	orr.w	r2, r3, #4
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b4a:	f003 0308 	and.w	r3, r3, #8
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d011      	beq.n	8009b76 <HAL_UART_IRQHandler+0x126>
 8009b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b56:	f003 0320 	and.w	r3, r3, #32
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d105      	bne.n	8009b6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b62:	f003 0301 	and.w	r3, r3, #1
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d005      	beq.n	8009b76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6e:	f043 0208 	orr.w	r2, r3, #8
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f000 81ed 	beq.w	8009f5a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b84:	f003 0320 	and.w	r3, r3, #32
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d008      	beq.n	8009b9e <HAL_UART_IRQHandler+0x14e>
 8009b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b90:	f003 0320 	and.w	r3, r3, #32
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d002      	beq.n	8009b9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fb54 	bl	800a246 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	695b      	ldr	r3, [r3, #20]
 8009ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ba8:	2b40      	cmp	r3, #64	; 0x40
 8009baa:	bf0c      	ite	eq
 8009bac:	2301      	moveq	r3, #1
 8009bae:	2300      	movne	r3, #0
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bba:	f003 0308 	and.w	r3, r3, #8
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d103      	bne.n	8009bca <HAL_UART_IRQHandler+0x17a>
 8009bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d04f      	beq.n	8009c6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 fa5c 	bl	800a088 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	695b      	ldr	r3, [r3, #20]
 8009bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bda:	2b40      	cmp	r3, #64	; 0x40
 8009bdc:	d141      	bne.n	8009c62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	3314      	adds	r3, #20
 8009be4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009bec:	e853 3f00 	ldrex	r3, [r3]
 8009bf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3314      	adds	r3, #20
 8009c06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1d9      	bne.n	8009bde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d013      	beq.n	8009c5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c36:	4a7d      	ldr	r2, [pc, #500]	; (8009e2c <HAL_UART_IRQHandler+0x3dc>)
 8009c38:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7fb ff29 	bl	8005a96 <HAL_DMA_Abort_IT>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d016      	beq.n	8009c78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c54:	4610      	mov	r0, r2
 8009c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c58:	e00e      	b.n	8009c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f990 	bl	8009f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c60:	e00a      	b.n	8009c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 f98c 	bl	8009f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c68:	e006      	b.n	8009c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 f988 	bl	8009f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2200      	movs	r2, #0
 8009c74:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009c76:	e170      	b.n	8009f5a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c78:	bf00      	nop
    return;
 8009c7a:	e16e      	b.n	8009f5a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	f040 814a 	bne.w	8009f1a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c8a:	f003 0310 	and.w	r3, r3, #16
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f000 8143 	beq.w	8009f1a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c98:	f003 0310 	and.w	r3, r3, #16
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f000 813c 	beq.w	8009f1a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60bb      	str	r3, [r7, #8]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	60bb      	str	r3, [r7, #8]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	60bb      	str	r3, [r7, #8]
 8009cb6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	695b      	ldr	r3, [r3, #20]
 8009cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cc2:	2b40      	cmp	r3, #64	; 0x40
 8009cc4:	f040 80b4 	bne.w	8009e30 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f000 8140 	beq.w	8009f5e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	f080 8139 	bcs.w	8009f5e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009cf2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cfe:	f000 8088 	beq.w	8009e12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	330c      	adds	r3, #12
 8009d08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d10:	e853 3f00 	ldrex	r3, [r3]
 8009d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	330c      	adds	r3, #12
 8009d2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d3e:	e841 2300 	strex	r3, r2, [r1]
 8009d42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1d9      	bne.n	8009d02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3314      	adds	r3, #20
 8009d54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d58:	e853 3f00 	ldrex	r3, [r3]
 8009d5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009d5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d60:	f023 0301 	bic.w	r3, r3, #1
 8009d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	3314      	adds	r3, #20
 8009d6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009d72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009d76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009d7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e1      	bne.n	8009d4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	3314      	adds	r3, #20
 8009d90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	3314      	adds	r3, #20
 8009daa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009dae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009db0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009db4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009db6:	e841 2300 	strex	r3, r2, [r1]
 8009dba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1e3      	bne.n	8009d8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	330c      	adds	r3, #12
 8009dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dda:	e853 3f00 	ldrex	r3, [r3]
 8009dde:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009de2:	f023 0310 	bic.w	r3, r3, #16
 8009de6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	330c      	adds	r3, #12
 8009df0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009df4:	65ba      	str	r2, [r7, #88]	; 0x58
 8009df6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009dfa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009dfc:	e841 2300 	strex	r3, r2, [r1]
 8009e00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e3      	bne.n	8009dd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7fb fdd2 	bl	80059b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	b29b      	uxth	r3, r3
 8009e20:	4619      	mov	r1, r3
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f8b6 	bl	8009f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e28:	e099      	b.n	8009f5e <HAL_UART_IRQHandler+0x50e>
 8009e2a:	bf00      	nop
 8009e2c:	0800a14f 	.word	0x0800a14f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	1ad3      	subs	r3, r2, r3
 8009e3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f000 808b 	beq.w	8009f62 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009e4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	f000 8086 	beq.w	8009f62 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	330c      	adds	r3, #12
 8009e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e60:	e853 3f00 	ldrex	r3, [r3]
 8009e64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	330c      	adds	r3, #12
 8009e76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009e7a:	647a      	str	r2, [r7, #68]	; 0x44
 8009e7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009e80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e82:	e841 2300 	strex	r3, r2, [r1]
 8009e86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1e3      	bne.n	8009e56 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3314      	adds	r3, #20
 8009e94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e98:	e853 3f00 	ldrex	r3, [r3]
 8009e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8009e9e:	6a3b      	ldr	r3, [r7, #32]
 8009ea0:	f023 0301 	bic.w	r3, r3, #1
 8009ea4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	3314      	adds	r3, #20
 8009eae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009eb2:	633a      	str	r2, [r7, #48]	; 0x30
 8009eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009eb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009eba:	e841 2300 	strex	r3, r2, [r1]
 8009ebe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1e3      	bne.n	8009e8e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2220      	movs	r2, #32
 8009eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	330c      	adds	r3, #12
 8009eda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f023 0310 	bic.w	r3, r3, #16
 8009eea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	330c      	adds	r3, #12
 8009ef4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009ef8:	61fa      	str	r2, [r7, #28]
 8009efa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efc:	69b9      	ldr	r1, [r7, #24]
 8009efe:	69fa      	ldr	r2, [r7, #28]
 8009f00:	e841 2300 	strex	r3, r2, [r1]
 8009f04:	617b      	str	r3, [r7, #20]
   return(result);
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1e3      	bne.n	8009ed4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f10:	4619      	mov	r1, r3
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 f83e 	bl	8009f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f18:	e023      	b.n	8009f62 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d009      	beq.n	8009f3a <HAL_UART_IRQHandler+0x4ea>
 8009f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d003      	beq.n	8009f3a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 f91f 	bl	800a176 <UART_Transmit_IT>
    return;
 8009f38:	e014      	b.n	8009f64 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00e      	beq.n	8009f64 <HAL_UART_IRQHandler+0x514>
 8009f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d008      	beq.n	8009f64 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f95f 	bl	800a216 <UART_EndTransmit_IT>
    return;
 8009f58:	e004      	b.n	8009f64 <HAL_UART_IRQHandler+0x514>
    return;
 8009f5a:	bf00      	nop
 8009f5c:	e002      	b.n	8009f64 <HAL_UART_IRQHandler+0x514>
      return;
 8009f5e:	bf00      	nop
 8009f60:	e000      	b.n	8009f64 <HAL_UART_IRQHandler+0x514>
      return;
 8009f62:	bf00      	nop
  }
}
 8009f64:	37e8      	adds	r7, #232	; 0xe8
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}
 8009f6a:	bf00      	nop

08009f6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009f74:	bf00      	nop
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b090      	sub	sp, #64	; 0x40
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	603b      	str	r3, [r7, #0]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fbc:	e050      	b.n	800a060 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc4:	d04c      	beq.n	800a060 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d007      	beq.n	8009fdc <UART_WaitOnFlagUntilTimeout+0x30>
 8009fcc:	f7fb fbb2 	bl	8005734 <HAL_GetTick>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	1ad3      	subs	r3, r2, r3
 8009fd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d241      	bcs.n	800a060 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	330c      	adds	r3, #12
 8009fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe6:	e853 3f00 	ldrex	r3, [r3]
 8009fea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	330c      	adds	r3, #12
 8009ffa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009ffc:	637a      	str	r2, [r7, #52]	; 0x34
 8009ffe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a000:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a002:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a004:	e841 2300 	strex	r3, r2, [r1]
 800a008:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d1e5      	bne.n	8009fdc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	3314      	adds	r3, #20
 800a016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	e853 3f00 	ldrex	r3, [r3]
 800a01e:	613b      	str	r3, [r7, #16]
   return(result);
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	f023 0301 	bic.w	r3, r3, #1
 800a026:	63bb      	str	r3, [r7, #56]	; 0x38
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	3314      	adds	r3, #20
 800a02e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a030:	623a      	str	r2, [r7, #32]
 800a032:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a034:	69f9      	ldr	r1, [r7, #28]
 800a036:	6a3a      	ldr	r2, [r7, #32]
 800a038:	e841 2300 	strex	r3, r2, [r1]
 800a03c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1e5      	bne.n	800a010 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2220      	movs	r2, #32
 800a048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2220      	movs	r2, #32
 800a050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2200      	movs	r2, #0
 800a058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a05c:	2303      	movs	r3, #3
 800a05e:	e00f      	b.n	800a080 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	681a      	ldr	r2, [r3, #0]
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	4013      	ands	r3, r2
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	429a      	cmp	r2, r3
 800a06e:	bf0c      	ite	eq
 800a070:	2301      	moveq	r3, #1
 800a072:	2300      	movne	r3, #0
 800a074:	b2db      	uxtb	r3, r3
 800a076:	461a      	mov	r2, r3
 800a078:	79fb      	ldrb	r3, [r7, #7]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d09f      	beq.n	8009fbe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3740      	adds	r7, #64	; 0x40
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a088:	b480      	push	{r7}
 800a08a:	b095      	sub	sp, #84	; 0x54
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	330c      	adds	r3, #12
 800a096:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a09a:	e853 3f00 	ldrex	r3, [r3]
 800a09e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a0a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	330c      	adds	r3, #12
 800a0ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a0b0:	643a      	str	r2, [r7, #64]	; 0x40
 800a0b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a0b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a0b8:	e841 2300 	strex	r3, r2, [r1]
 800a0bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a0be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d1e5      	bne.n	800a090 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	3314      	adds	r3, #20
 800a0ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	e853 3f00 	ldrex	r3, [r3]
 800a0d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0d4:	69fb      	ldr	r3, [r7, #28]
 800a0d6:	f023 0301 	bic.w	r3, r3, #1
 800a0da:	64bb      	str	r3, [r7, #72]	; 0x48
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	3314      	adds	r3, #20
 800a0e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a0e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a0ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0ec:	e841 2300 	strex	r3, r2, [r1]
 800a0f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d1e5      	bne.n	800a0c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d119      	bne.n	800a134 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	330c      	adds	r3, #12
 800a106:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	e853 3f00 	ldrex	r3, [r3]
 800a10e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	f023 0310 	bic.w	r3, r3, #16
 800a116:	647b      	str	r3, [r7, #68]	; 0x44
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	330c      	adds	r3, #12
 800a11e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a120:	61ba      	str	r2, [r7, #24]
 800a122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a124:	6979      	ldr	r1, [r7, #20]
 800a126:	69ba      	ldr	r2, [r7, #24]
 800a128:	e841 2300 	strex	r3, r2, [r1]
 800a12c:	613b      	str	r3, [r7, #16]
   return(result);
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1e5      	bne.n	800a100 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2220      	movs	r2, #32
 800a138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a142:	bf00      	nop
 800a144:	3754      	adds	r7, #84	; 0x54
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr

0800a14e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b084      	sub	sp, #16
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a15a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2200      	movs	r2, #0
 800a160:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	2200      	movs	r2, #0
 800a166:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f7ff ff09 	bl	8009f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a16e:	bf00      	nop
 800a170:	3710      	adds	r7, #16
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a176:	b480      	push	{r7}
 800a178:	b085      	sub	sp, #20
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a184:	b2db      	uxtb	r3, r3
 800a186:	2b21      	cmp	r3, #33	; 0x21
 800a188:	d13e      	bne.n	800a208 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a192:	d114      	bne.n	800a1be <UART_Transmit_IT+0x48>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d110      	bne.n	800a1be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6a1b      	ldr	r3, [r3, #32]
 800a1a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	881b      	ldrh	r3, [r3, #0]
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a1b      	ldr	r3, [r3, #32]
 800a1b6:	1c9a      	adds	r2, r3, #2
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	621a      	str	r2, [r3, #32]
 800a1bc:	e008      	b.n	800a1d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6a1b      	ldr	r3, [r3, #32]
 800a1c2:	1c59      	adds	r1, r3, #1
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	6211      	str	r1, [r2, #32]
 800a1c8:	781a      	ldrb	r2, [r3, #0]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	3b01      	subs	r3, #1
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	687a      	ldr	r2, [r7, #4]
 800a1dc:	4619      	mov	r1, r3
 800a1de:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d10f      	bne.n	800a204 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	68da      	ldr	r2, [r3, #12]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a1f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68da      	ldr	r2, [r3, #12]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a202:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a204:	2300      	movs	r3, #0
 800a206:	e000      	b.n	800a20a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a208:	2302      	movs	r3, #2
  }
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3714      	adds	r7, #20
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr

0800a216 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a216:	b580      	push	{r7, lr}
 800a218:	b082      	sub	sp, #8
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	68da      	ldr	r2, [r3, #12]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a22c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2220      	movs	r2, #32
 800a232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f7ff fe98 	bl	8009f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a23c:	2300      	movs	r3, #0
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3708      	adds	r7, #8
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b08c      	sub	sp, #48	; 0x30
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a254:	b2db      	uxtb	r3, r3
 800a256:	2b22      	cmp	r3, #34	; 0x22
 800a258:	f040 80ab 	bne.w	800a3b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a264:	d117      	bne.n	800a296 <UART_Receive_IT+0x50>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d113      	bne.n	800a296 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a276:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	b29b      	uxth	r3, r3
 800a280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a284:	b29a      	uxth	r2, r3
 800a286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a288:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a28e:	1c9a      	adds	r2, r3, #2
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	629a      	str	r2, [r3, #40]	; 0x28
 800a294:	e026      	b.n	800a2e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a29a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a29c:	2300      	movs	r3, #0
 800a29e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2a8:	d007      	beq.n	800a2ba <UART_Receive_IT+0x74>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d10a      	bne.n	800a2c8 <UART_Receive_IT+0x82>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d106      	bne.n	800a2c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	b2da      	uxtb	r2, r3
 800a2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c4:	701a      	strb	r2, [r3, #0]
 800a2c6:	e008      	b.n	800a2da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2d4:	b2da      	uxtb	r2, r3
 800a2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2de:	1c5a      	adds	r2, r3, #1
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	3b01      	subs	r3, #1
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d15a      	bne.n	800a3ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	68da      	ldr	r2, [r3, #12]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f022 0220 	bic.w	r2, r2, #32
 800a306:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68da      	ldr	r2, [r3, #12]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a316:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	695a      	ldr	r2, [r3, #20]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f022 0201 	bic.w	r2, r2, #1
 800a326:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2220      	movs	r2, #32
 800a32c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a334:	2b01      	cmp	r3, #1
 800a336:	d135      	bne.n	800a3a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	330c      	adds	r3, #12
 800a344:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	e853 3f00 	ldrex	r3, [r3]
 800a34c:	613b      	str	r3, [r7, #16]
   return(result);
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	f023 0310 	bic.w	r3, r3, #16
 800a354:	627b      	str	r3, [r7, #36]	; 0x24
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	330c      	adds	r3, #12
 800a35c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a35e:	623a      	str	r2, [r7, #32]
 800a360:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a362:	69f9      	ldr	r1, [r7, #28]
 800a364:	6a3a      	ldr	r2, [r7, #32]
 800a366:	e841 2300 	strex	r3, r2, [r1]
 800a36a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d1e5      	bne.n	800a33e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 0310 	and.w	r3, r3, #16
 800a37c:	2b10      	cmp	r3, #16
 800a37e:	d10a      	bne.n	800a396 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a380:	2300      	movs	r3, #0
 800a382:	60fb      	str	r3, [r7, #12]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	60fb      	str	r3, [r7, #12]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	60fb      	str	r3, [r7, #12]
 800a394:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a39a:	4619      	mov	r1, r3
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f7ff fdf9 	bl	8009f94 <HAL_UARTEx_RxEventCallback>
 800a3a2:	e002      	b.n	800a3aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f7f8 f99b 	bl	80026e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	e002      	b.n	800a3b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	e000      	b.n	800a3b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a3b2:	2302      	movs	r3, #2
  }
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3730      	adds	r7, #48	; 0x30
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3c0:	b0c0      	sub	sp, #256	; 0x100
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	691b      	ldr	r3, [r3, #16]
 800a3d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a3d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3d8:	68d9      	ldr	r1, [r3, #12]
 800a3da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	ea40 0301 	orr.w	r3, r0, r1
 800a3e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a3e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ea:	689a      	ldr	r2, [r3, #8]
 800a3ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	431a      	orrs	r2, r3
 800a3f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	431a      	orrs	r2, r3
 800a3fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a400:	69db      	ldr	r3, [r3, #28]
 800a402:	4313      	orrs	r3, r2
 800a404:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a414:	f021 010c 	bic.w	r1, r1, #12
 800a418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a422:	430b      	orrs	r3, r1
 800a424:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	695b      	ldr	r3, [r3, #20]
 800a42e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a436:	6999      	ldr	r1, [r3, #24]
 800a438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a43c:	681a      	ldr	r2, [r3, #0]
 800a43e:	ea40 0301 	orr.w	r3, r0, r1
 800a442:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	4b8f      	ldr	r3, [pc, #572]	; (800a688 <UART_SetConfig+0x2cc>)
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d005      	beq.n	800a45c <UART_SetConfig+0xa0>
 800a450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	4b8d      	ldr	r3, [pc, #564]	; (800a68c <UART_SetConfig+0x2d0>)
 800a458:	429a      	cmp	r2, r3
 800a45a:	d104      	bne.n	800a466 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a45c:	f7fd fa18 	bl	8007890 <HAL_RCC_GetPCLK2Freq>
 800a460:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a464:	e003      	b.n	800a46e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a466:	f7fd f9ff 	bl	8007868 <HAL_RCC_GetPCLK1Freq>
 800a46a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a46e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a472:	69db      	ldr	r3, [r3, #28]
 800a474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a478:	f040 810c 	bne.w	800a694 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a47c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a480:	2200      	movs	r2, #0
 800a482:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a486:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a48a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a48e:	4622      	mov	r2, r4
 800a490:	462b      	mov	r3, r5
 800a492:	1891      	adds	r1, r2, r2
 800a494:	65b9      	str	r1, [r7, #88]	; 0x58
 800a496:	415b      	adcs	r3, r3
 800a498:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a49a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a49e:	4621      	mov	r1, r4
 800a4a0:	eb12 0801 	adds.w	r8, r2, r1
 800a4a4:	4629      	mov	r1, r5
 800a4a6:	eb43 0901 	adc.w	r9, r3, r1
 800a4aa:	f04f 0200 	mov.w	r2, #0
 800a4ae:	f04f 0300 	mov.w	r3, #0
 800a4b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a4b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a4ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a4be:	4690      	mov	r8, r2
 800a4c0:	4699      	mov	r9, r3
 800a4c2:	4623      	mov	r3, r4
 800a4c4:	eb18 0303 	adds.w	r3, r8, r3
 800a4c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	eb49 0303 	adc.w	r3, r9, r3
 800a4d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a4d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a4e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a4e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	18db      	adds	r3, r3, r3
 800a4ee:	653b      	str	r3, [r7, #80]	; 0x50
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	eb42 0303 	adc.w	r3, r2, r3
 800a4f6:	657b      	str	r3, [r7, #84]	; 0x54
 800a4f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a4fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a500:	f7f6 fbbc 	bl	8000c7c <__aeabi_uldivmod>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	4b61      	ldr	r3, [pc, #388]	; (800a690 <UART_SetConfig+0x2d4>)
 800a50a:	fba3 2302 	umull	r2, r3, r3, r2
 800a50e:	095b      	lsrs	r3, r3, #5
 800a510:	011c      	lsls	r4, r3, #4
 800a512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a516:	2200      	movs	r2, #0
 800a518:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a51c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a520:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a524:	4642      	mov	r2, r8
 800a526:	464b      	mov	r3, r9
 800a528:	1891      	adds	r1, r2, r2
 800a52a:	64b9      	str	r1, [r7, #72]	; 0x48
 800a52c:	415b      	adcs	r3, r3
 800a52e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a530:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a534:	4641      	mov	r1, r8
 800a536:	eb12 0a01 	adds.w	sl, r2, r1
 800a53a:	4649      	mov	r1, r9
 800a53c:	eb43 0b01 	adc.w	fp, r3, r1
 800a540:	f04f 0200 	mov.w	r2, #0
 800a544:	f04f 0300 	mov.w	r3, #0
 800a548:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a54c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a550:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a554:	4692      	mov	sl, r2
 800a556:	469b      	mov	fp, r3
 800a558:	4643      	mov	r3, r8
 800a55a:	eb1a 0303 	adds.w	r3, sl, r3
 800a55e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a562:	464b      	mov	r3, r9
 800a564:	eb4b 0303 	adc.w	r3, fp, r3
 800a568:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	2200      	movs	r2, #0
 800a574:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a578:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a57c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a580:	460b      	mov	r3, r1
 800a582:	18db      	adds	r3, r3, r3
 800a584:	643b      	str	r3, [r7, #64]	; 0x40
 800a586:	4613      	mov	r3, r2
 800a588:	eb42 0303 	adc.w	r3, r2, r3
 800a58c:	647b      	str	r3, [r7, #68]	; 0x44
 800a58e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a592:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a596:	f7f6 fb71 	bl	8000c7c <__aeabi_uldivmod>
 800a59a:	4602      	mov	r2, r0
 800a59c:	460b      	mov	r3, r1
 800a59e:	4611      	mov	r1, r2
 800a5a0:	4b3b      	ldr	r3, [pc, #236]	; (800a690 <UART_SetConfig+0x2d4>)
 800a5a2:	fba3 2301 	umull	r2, r3, r3, r1
 800a5a6:	095b      	lsrs	r3, r3, #5
 800a5a8:	2264      	movs	r2, #100	; 0x64
 800a5aa:	fb02 f303 	mul.w	r3, r2, r3
 800a5ae:	1acb      	subs	r3, r1, r3
 800a5b0:	00db      	lsls	r3, r3, #3
 800a5b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a5b6:	4b36      	ldr	r3, [pc, #216]	; (800a690 <UART_SetConfig+0x2d4>)
 800a5b8:	fba3 2302 	umull	r2, r3, r3, r2
 800a5bc:	095b      	lsrs	r3, r3, #5
 800a5be:	005b      	lsls	r3, r3, #1
 800a5c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a5c4:	441c      	add	r4, r3
 800a5c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a5d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a5d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a5d8:	4642      	mov	r2, r8
 800a5da:	464b      	mov	r3, r9
 800a5dc:	1891      	adds	r1, r2, r2
 800a5de:	63b9      	str	r1, [r7, #56]	; 0x38
 800a5e0:	415b      	adcs	r3, r3
 800a5e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a5e8:	4641      	mov	r1, r8
 800a5ea:	1851      	adds	r1, r2, r1
 800a5ec:	6339      	str	r1, [r7, #48]	; 0x30
 800a5ee:	4649      	mov	r1, r9
 800a5f0:	414b      	adcs	r3, r1
 800a5f2:	637b      	str	r3, [r7, #52]	; 0x34
 800a5f4:	f04f 0200 	mov.w	r2, #0
 800a5f8:	f04f 0300 	mov.w	r3, #0
 800a5fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a600:	4659      	mov	r1, fp
 800a602:	00cb      	lsls	r3, r1, #3
 800a604:	4651      	mov	r1, sl
 800a606:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a60a:	4651      	mov	r1, sl
 800a60c:	00ca      	lsls	r2, r1, #3
 800a60e:	4610      	mov	r0, r2
 800a610:	4619      	mov	r1, r3
 800a612:	4603      	mov	r3, r0
 800a614:	4642      	mov	r2, r8
 800a616:	189b      	adds	r3, r3, r2
 800a618:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a61c:	464b      	mov	r3, r9
 800a61e:	460a      	mov	r2, r1
 800a620:	eb42 0303 	adc.w	r3, r2, r3
 800a624:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a634:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a638:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a63c:	460b      	mov	r3, r1
 800a63e:	18db      	adds	r3, r3, r3
 800a640:	62bb      	str	r3, [r7, #40]	; 0x28
 800a642:	4613      	mov	r3, r2
 800a644:	eb42 0303 	adc.w	r3, r2, r3
 800a648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a64a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a64e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a652:	f7f6 fb13 	bl	8000c7c <__aeabi_uldivmod>
 800a656:	4602      	mov	r2, r0
 800a658:	460b      	mov	r3, r1
 800a65a:	4b0d      	ldr	r3, [pc, #52]	; (800a690 <UART_SetConfig+0x2d4>)
 800a65c:	fba3 1302 	umull	r1, r3, r3, r2
 800a660:	095b      	lsrs	r3, r3, #5
 800a662:	2164      	movs	r1, #100	; 0x64
 800a664:	fb01 f303 	mul.w	r3, r1, r3
 800a668:	1ad3      	subs	r3, r2, r3
 800a66a:	00db      	lsls	r3, r3, #3
 800a66c:	3332      	adds	r3, #50	; 0x32
 800a66e:	4a08      	ldr	r2, [pc, #32]	; (800a690 <UART_SetConfig+0x2d4>)
 800a670:	fba2 2303 	umull	r2, r3, r2, r3
 800a674:	095b      	lsrs	r3, r3, #5
 800a676:	f003 0207 	and.w	r2, r3, #7
 800a67a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4422      	add	r2, r4
 800a682:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a684:	e105      	b.n	800a892 <UART_SetConfig+0x4d6>
 800a686:	bf00      	nop
 800a688:	40011000 	.word	0x40011000
 800a68c:	40011400 	.word	0x40011400
 800a690:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a698:	2200      	movs	r2, #0
 800a69a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a69e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a6a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a6a6:	4642      	mov	r2, r8
 800a6a8:	464b      	mov	r3, r9
 800a6aa:	1891      	adds	r1, r2, r2
 800a6ac:	6239      	str	r1, [r7, #32]
 800a6ae:	415b      	adcs	r3, r3
 800a6b0:	627b      	str	r3, [r7, #36]	; 0x24
 800a6b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6b6:	4641      	mov	r1, r8
 800a6b8:	1854      	adds	r4, r2, r1
 800a6ba:	4649      	mov	r1, r9
 800a6bc:	eb43 0501 	adc.w	r5, r3, r1
 800a6c0:	f04f 0200 	mov.w	r2, #0
 800a6c4:	f04f 0300 	mov.w	r3, #0
 800a6c8:	00eb      	lsls	r3, r5, #3
 800a6ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a6ce:	00e2      	lsls	r2, r4, #3
 800a6d0:	4614      	mov	r4, r2
 800a6d2:	461d      	mov	r5, r3
 800a6d4:	4643      	mov	r3, r8
 800a6d6:	18e3      	adds	r3, r4, r3
 800a6d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a6dc:	464b      	mov	r3, r9
 800a6de:	eb45 0303 	adc.w	r3, r5, r3
 800a6e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a6e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6ea:	685b      	ldr	r3, [r3, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a6f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a6f6:	f04f 0200 	mov.w	r2, #0
 800a6fa:	f04f 0300 	mov.w	r3, #0
 800a6fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a702:	4629      	mov	r1, r5
 800a704:	008b      	lsls	r3, r1, #2
 800a706:	4621      	mov	r1, r4
 800a708:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a70c:	4621      	mov	r1, r4
 800a70e:	008a      	lsls	r2, r1, #2
 800a710:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a714:	f7f6 fab2 	bl	8000c7c <__aeabi_uldivmod>
 800a718:	4602      	mov	r2, r0
 800a71a:	460b      	mov	r3, r1
 800a71c:	4b60      	ldr	r3, [pc, #384]	; (800a8a0 <UART_SetConfig+0x4e4>)
 800a71e:	fba3 2302 	umull	r2, r3, r3, r2
 800a722:	095b      	lsrs	r3, r3, #5
 800a724:	011c      	lsls	r4, r3, #4
 800a726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a72a:	2200      	movs	r2, #0
 800a72c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a730:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a734:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a738:	4642      	mov	r2, r8
 800a73a:	464b      	mov	r3, r9
 800a73c:	1891      	adds	r1, r2, r2
 800a73e:	61b9      	str	r1, [r7, #24]
 800a740:	415b      	adcs	r3, r3
 800a742:	61fb      	str	r3, [r7, #28]
 800a744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a748:	4641      	mov	r1, r8
 800a74a:	1851      	adds	r1, r2, r1
 800a74c:	6139      	str	r1, [r7, #16]
 800a74e:	4649      	mov	r1, r9
 800a750:	414b      	adcs	r3, r1
 800a752:	617b      	str	r3, [r7, #20]
 800a754:	f04f 0200 	mov.w	r2, #0
 800a758:	f04f 0300 	mov.w	r3, #0
 800a75c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a760:	4659      	mov	r1, fp
 800a762:	00cb      	lsls	r3, r1, #3
 800a764:	4651      	mov	r1, sl
 800a766:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a76a:	4651      	mov	r1, sl
 800a76c:	00ca      	lsls	r2, r1, #3
 800a76e:	4610      	mov	r0, r2
 800a770:	4619      	mov	r1, r3
 800a772:	4603      	mov	r3, r0
 800a774:	4642      	mov	r2, r8
 800a776:	189b      	adds	r3, r3, r2
 800a778:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a77c:	464b      	mov	r3, r9
 800a77e:	460a      	mov	r2, r1
 800a780:	eb42 0303 	adc.w	r3, r2, r3
 800a784:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	2200      	movs	r2, #0
 800a790:	67bb      	str	r3, [r7, #120]	; 0x78
 800a792:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a794:	f04f 0200 	mov.w	r2, #0
 800a798:	f04f 0300 	mov.w	r3, #0
 800a79c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a7a0:	4649      	mov	r1, r9
 800a7a2:	008b      	lsls	r3, r1, #2
 800a7a4:	4641      	mov	r1, r8
 800a7a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7aa:	4641      	mov	r1, r8
 800a7ac:	008a      	lsls	r2, r1, #2
 800a7ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a7b2:	f7f6 fa63 	bl	8000c7c <__aeabi_uldivmod>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	4b39      	ldr	r3, [pc, #228]	; (800a8a0 <UART_SetConfig+0x4e4>)
 800a7bc:	fba3 1302 	umull	r1, r3, r3, r2
 800a7c0:	095b      	lsrs	r3, r3, #5
 800a7c2:	2164      	movs	r1, #100	; 0x64
 800a7c4:	fb01 f303 	mul.w	r3, r1, r3
 800a7c8:	1ad3      	subs	r3, r2, r3
 800a7ca:	011b      	lsls	r3, r3, #4
 800a7cc:	3332      	adds	r3, #50	; 0x32
 800a7ce:	4a34      	ldr	r2, [pc, #208]	; (800a8a0 <UART_SetConfig+0x4e4>)
 800a7d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7d4:	095b      	lsrs	r3, r3, #5
 800a7d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7da:	441c      	add	r4, r3
 800a7dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	673b      	str	r3, [r7, #112]	; 0x70
 800a7e4:	677a      	str	r2, [r7, #116]	; 0x74
 800a7e6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a7ea:	4642      	mov	r2, r8
 800a7ec:	464b      	mov	r3, r9
 800a7ee:	1891      	adds	r1, r2, r2
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	415b      	adcs	r3, r3
 800a7f4:	60fb      	str	r3, [r7, #12]
 800a7f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	1851      	adds	r1, r2, r1
 800a7fe:	6039      	str	r1, [r7, #0]
 800a800:	4649      	mov	r1, r9
 800a802:	414b      	adcs	r3, r1
 800a804:	607b      	str	r3, [r7, #4]
 800a806:	f04f 0200 	mov.w	r2, #0
 800a80a:	f04f 0300 	mov.w	r3, #0
 800a80e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a812:	4659      	mov	r1, fp
 800a814:	00cb      	lsls	r3, r1, #3
 800a816:	4651      	mov	r1, sl
 800a818:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a81c:	4651      	mov	r1, sl
 800a81e:	00ca      	lsls	r2, r1, #3
 800a820:	4610      	mov	r0, r2
 800a822:	4619      	mov	r1, r3
 800a824:	4603      	mov	r3, r0
 800a826:	4642      	mov	r2, r8
 800a828:	189b      	adds	r3, r3, r2
 800a82a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a82c:	464b      	mov	r3, r9
 800a82e:	460a      	mov	r2, r1
 800a830:	eb42 0303 	adc.w	r3, r2, r3
 800a834:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	2200      	movs	r2, #0
 800a83e:	663b      	str	r3, [r7, #96]	; 0x60
 800a840:	667a      	str	r2, [r7, #100]	; 0x64
 800a842:	f04f 0200 	mov.w	r2, #0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a84e:	4649      	mov	r1, r9
 800a850:	008b      	lsls	r3, r1, #2
 800a852:	4641      	mov	r1, r8
 800a854:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a858:	4641      	mov	r1, r8
 800a85a:	008a      	lsls	r2, r1, #2
 800a85c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a860:	f7f6 fa0c 	bl	8000c7c <__aeabi_uldivmod>
 800a864:	4602      	mov	r2, r0
 800a866:	460b      	mov	r3, r1
 800a868:	4b0d      	ldr	r3, [pc, #52]	; (800a8a0 <UART_SetConfig+0x4e4>)
 800a86a:	fba3 1302 	umull	r1, r3, r3, r2
 800a86e:	095b      	lsrs	r3, r3, #5
 800a870:	2164      	movs	r1, #100	; 0x64
 800a872:	fb01 f303 	mul.w	r3, r1, r3
 800a876:	1ad3      	subs	r3, r2, r3
 800a878:	011b      	lsls	r3, r3, #4
 800a87a:	3332      	adds	r3, #50	; 0x32
 800a87c:	4a08      	ldr	r2, [pc, #32]	; (800a8a0 <UART_SetConfig+0x4e4>)
 800a87e:	fba2 2303 	umull	r2, r3, r2, r3
 800a882:	095b      	lsrs	r3, r3, #5
 800a884:	f003 020f 	and.w	r2, r3, #15
 800a888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4422      	add	r2, r4
 800a890:	609a      	str	r2, [r3, #8]
}
 800a892:	bf00      	nop
 800a894:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a898:	46bd      	mov	sp, r7
 800a89a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a89e:	bf00      	nop
 800a8a0:	51eb851f 	.word	0x51eb851f

0800a8a4 <asctime>:
 800a8a4:	4b0d      	ldr	r3, [pc, #52]	; (800a8dc <asctime+0x38>)
 800a8a6:	b570      	push	{r4, r5, r6, lr}
 800a8a8:	681d      	ldr	r5, [r3, #0]
 800a8aa:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	b976      	cbnz	r6, 800a8ce <asctime+0x2a>
 800a8b0:	201a      	movs	r0, #26
 800a8b2:	f000 f893 	bl	800a9dc <malloc>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	6428      	str	r0, [r5, #64]	; 0x40
 800a8ba:	b920      	cbnz	r0, 800a8c6 <asctime+0x22>
 800a8bc:	4b08      	ldr	r3, [pc, #32]	; (800a8e0 <asctime+0x3c>)
 800a8be:	4809      	ldr	r0, [pc, #36]	; (800a8e4 <asctime+0x40>)
 800a8c0:	2137      	movs	r1, #55	; 0x37
 800a8c2:	f000 f837 	bl	800a934 <__assert_func>
 800a8c6:	221a      	movs	r2, #26
 800a8c8:	4631      	mov	r1, r6
 800a8ca:	f000 f8a5 	bl	800aa18 <memset>
 800a8ce:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a8d6:	f000 b807 	b.w	800a8e8 <asctime_r>
 800a8da:	bf00      	nop
 800a8dc:	200002a4 	.word	0x200002a4
 800a8e0:	0803eb40 	.word	0x0803eb40
 800a8e4:	0803eb57 	.word	0x0803eb57

0800a8e8 <asctime_r>:
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	6941      	ldr	r1, [r0, #20]
 800a8ee:	6903      	ldr	r3, [r0, #16]
 800a8f0:	6982      	ldr	r2, [r0, #24]
 800a8f2:	b086      	sub	sp, #24
 800a8f4:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 800a8f8:	9104      	str	r1, [sp, #16]
 800a8fa:	6801      	ldr	r1, [r0, #0]
 800a8fc:	9103      	str	r1, [sp, #12]
 800a8fe:	6841      	ldr	r1, [r0, #4]
 800a900:	9102      	str	r1, [sp, #8]
 800a902:	6881      	ldr	r1, [r0, #8]
 800a904:	9101      	str	r1, [sp, #4]
 800a906:	68c1      	ldr	r1, [r0, #12]
 800a908:	9100      	str	r1, [sp, #0]
 800a90a:	4907      	ldr	r1, [pc, #28]	; (800a928 <asctime_r+0x40>)
 800a90c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a910:	440b      	add	r3, r1
 800a912:	4906      	ldr	r1, [pc, #24]	; (800a92c <asctime_r+0x44>)
 800a914:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a918:	440a      	add	r2, r1
 800a91a:	4620      	mov	r0, r4
 800a91c:	4904      	ldr	r1, [pc, #16]	; (800a930 <asctime_r+0x48>)
 800a91e:	f001 f9a9 	bl	800bc74 <siprintf>
 800a922:	4620      	mov	r0, r4
 800a924:	b006      	add	sp, #24
 800a926:	bd10      	pop	{r4, pc}
 800a928:	0803ebe8 	.word	0x0803ebe8
 800a92c:	0803ebd3 	.word	0x0803ebd3
 800a930:	0803ebb3 	.word	0x0803ebb3

0800a934 <__assert_func>:
 800a934:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a936:	4614      	mov	r4, r2
 800a938:	461a      	mov	r2, r3
 800a93a:	4b09      	ldr	r3, [pc, #36]	; (800a960 <__assert_func+0x2c>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4605      	mov	r5, r0
 800a940:	68d8      	ldr	r0, [r3, #12]
 800a942:	b14c      	cbz	r4, 800a958 <__assert_func+0x24>
 800a944:	4b07      	ldr	r3, [pc, #28]	; (800a964 <__assert_func+0x30>)
 800a946:	9100      	str	r1, [sp, #0]
 800a948:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a94c:	4906      	ldr	r1, [pc, #24]	; (800a968 <__assert_func+0x34>)
 800a94e:	462b      	mov	r3, r5
 800a950:	f000 f80e 	bl	800a970 <fiprintf>
 800a954:	f002 fafa 	bl	800cf4c <abort>
 800a958:	4b04      	ldr	r3, [pc, #16]	; (800a96c <__assert_func+0x38>)
 800a95a:	461c      	mov	r4, r3
 800a95c:	e7f3      	b.n	800a946 <__assert_func+0x12>
 800a95e:	bf00      	nop
 800a960:	200002a4 	.word	0x200002a4
 800a964:	0803ec0c 	.word	0x0803ec0c
 800a968:	0803ec19 	.word	0x0803ec19
 800a96c:	0803ebd2 	.word	0x0803ebd2

0800a970 <fiprintf>:
 800a970:	b40e      	push	{r1, r2, r3}
 800a972:	b503      	push	{r0, r1, lr}
 800a974:	4601      	mov	r1, r0
 800a976:	ab03      	add	r3, sp, #12
 800a978:	4805      	ldr	r0, [pc, #20]	; (800a990 <fiprintf+0x20>)
 800a97a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a97e:	6800      	ldr	r0, [r0, #0]
 800a980:	9301      	str	r3, [sp, #4]
 800a982:	f000 fbcd 	bl	800b120 <_vfiprintf_r>
 800a986:	b002      	add	sp, #8
 800a988:	f85d eb04 	ldr.w	lr, [sp], #4
 800a98c:	b003      	add	sp, #12
 800a98e:	4770      	bx	lr
 800a990:	200002a4 	.word	0x200002a4

0800a994 <__libc_init_array>:
 800a994:	b570      	push	{r4, r5, r6, lr}
 800a996:	4d0d      	ldr	r5, [pc, #52]	; (800a9cc <__libc_init_array+0x38>)
 800a998:	4c0d      	ldr	r4, [pc, #52]	; (800a9d0 <__libc_init_array+0x3c>)
 800a99a:	1b64      	subs	r4, r4, r5
 800a99c:	10a4      	asrs	r4, r4, #2
 800a99e:	2600      	movs	r6, #0
 800a9a0:	42a6      	cmp	r6, r4
 800a9a2:	d109      	bne.n	800a9b8 <__libc_init_array+0x24>
 800a9a4:	4d0b      	ldr	r5, [pc, #44]	; (800a9d4 <__libc_init_array+0x40>)
 800a9a6:	4c0c      	ldr	r4, [pc, #48]	; (800a9d8 <__libc_init_array+0x44>)
 800a9a8:	f007 faf0 	bl	8011f8c <_init>
 800a9ac:	1b64      	subs	r4, r4, r5
 800a9ae:	10a4      	asrs	r4, r4, #2
 800a9b0:	2600      	movs	r6, #0
 800a9b2:	42a6      	cmp	r6, r4
 800a9b4:	d105      	bne.n	800a9c2 <__libc_init_array+0x2e>
 800a9b6:	bd70      	pop	{r4, r5, r6, pc}
 800a9b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9bc:	4798      	blx	r3
 800a9be:	3601      	adds	r6, #1
 800a9c0:	e7ee      	b.n	800a9a0 <__libc_init_array+0xc>
 800a9c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9c6:	4798      	blx	r3
 800a9c8:	3601      	adds	r6, #1
 800a9ca:	e7f2      	b.n	800a9b2 <__libc_init_array+0x1e>
 800a9cc:	0803f580 	.word	0x0803f580
 800a9d0:	0803f580 	.word	0x0803f580
 800a9d4:	0803f580 	.word	0x0803f580
 800a9d8:	0803f584 	.word	0x0803f584

0800a9dc <malloc>:
 800a9dc:	4b02      	ldr	r3, [pc, #8]	; (800a9e8 <malloc+0xc>)
 800a9de:	4601      	mov	r1, r0
 800a9e0:	6818      	ldr	r0, [r3, #0]
 800a9e2:	f000 baff 	b.w	800afe4 <_malloc_r>
 800a9e6:	bf00      	nop
 800a9e8:	200002a4 	.word	0x200002a4

0800a9ec <free>:
 800a9ec:	4b02      	ldr	r3, [pc, #8]	; (800a9f8 <free+0xc>)
 800a9ee:	4601      	mov	r1, r0
 800a9f0:	6818      	ldr	r0, [r3, #0]
 800a9f2:	f000 ba8b 	b.w	800af0c <_free_r>
 800a9f6:	bf00      	nop
 800a9f8:	200002a4 	.word	0x200002a4

0800a9fc <memcpy>:
 800a9fc:	440a      	add	r2, r1
 800a9fe:	4291      	cmp	r1, r2
 800aa00:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa04:	d100      	bne.n	800aa08 <memcpy+0xc>
 800aa06:	4770      	bx	lr
 800aa08:	b510      	push	{r4, lr}
 800aa0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa12:	4291      	cmp	r1, r2
 800aa14:	d1f9      	bne.n	800aa0a <memcpy+0xe>
 800aa16:	bd10      	pop	{r4, pc}

0800aa18 <memset>:
 800aa18:	4402      	add	r2, r0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d100      	bne.n	800aa22 <memset+0xa>
 800aa20:	4770      	bx	lr
 800aa22:	f803 1b01 	strb.w	r1, [r3], #1
 800aa26:	e7f9      	b.n	800aa1c <memset+0x4>

0800aa28 <validate_structure>:
 800aa28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa2a:	6801      	ldr	r1, [r0, #0]
 800aa2c:	293b      	cmp	r1, #59	; 0x3b
 800aa2e:	4604      	mov	r4, r0
 800aa30:	d911      	bls.n	800aa56 <validate_structure+0x2e>
 800aa32:	223c      	movs	r2, #60	; 0x3c
 800aa34:	4668      	mov	r0, sp
 800aa36:	f002 faa5 	bl	800cf84 <div>
 800aa3a:	9a01      	ldr	r2, [sp, #4]
 800aa3c:	6863      	ldr	r3, [r4, #4]
 800aa3e:	9900      	ldr	r1, [sp, #0]
 800aa40:	2a00      	cmp	r2, #0
 800aa42:	440b      	add	r3, r1
 800aa44:	6063      	str	r3, [r4, #4]
 800aa46:	bfbb      	ittet	lt
 800aa48:	323c      	addlt	r2, #60	; 0x3c
 800aa4a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800aa4e:	6022      	strge	r2, [r4, #0]
 800aa50:	6022      	strlt	r2, [r4, #0]
 800aa52:	bfb8      	it	lt
 800aa54:	6063      	strlt	r3, [r4, #4]
 800aa56:	6861      	ldr	r1, [r4, #4]
 800aa58:	293b      	cmp	r1, #59	; 0x3b
 800aa5a:	d911      	bls.n	800aa80 <validate_structure+0x58>
 800aa5c:	223c      	movs	r2, #60	; 0x3c
 800aa5e:	4668      	mov	r0, sp
 800aa60:	f002 fa90 	bl	800cf84 <div>
 800aa64:	9a01      	ldr	r2, [sp, #4]
 800aa66:	68a3      	ldr	r3, [r4, #8]
 800aa68:	9900      	ldr	r1, [sp, #0]
 800aa6a:	2a00      	cmp	r2, #0
 800aa6c:	440b      	add	r3, r1
 800aa6e:	60a3      	str	r3, [r4, #8]
 800aa70:	bfbb      	ittet	lt
 800aa72:	323c      	addlt	r2, #60	; 0x3c
 800aa74:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800aa78:	6062      	strge	r2, [r4, #4]
 800aa7a:	6062      	strlt	r2, [r4, #4]
 800aa7c:	bfb8      	it	lt
 800aa7e:	60a3      	strlt	r3, [r4, #8]
 800aa80:	68a1      	ldr	r1, [r4, #8]
 800aa82:	2917      	cmp	r1, #23
 800aa84:	d911      	bls.n	800aaaa <validate_structure+0x82>
 800aa86:	2218      	movs	r2, #24
 800aa88:	4668      	mov	r0, sp
 800aa8a:	f002 fa7b 	bl	800cf84 <div>
 800aa8e:	9a01      	ldr	r2, [sp, #4]
 800aa90:	68e3      	ldr	r3, [r4, #12]
 800aa92:	9900      	ldr	r1, [sp, #0]
 800aa94:	2a00      	cmp	r2, #0
 800aa96:	440b      	add	r3, r1
 800aa98:	60e3      	str	r3, [r4, #12]
 800aa9a:	bfbb      	ittet	lt
 800aa9c:	3218      	addlt	r2, #24
 800aa9e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800aaa2:	60a2      	strge	r2, [r4, #8]
 800aaa4:	60a2      	strlt	r2, [r4, #8]
 800aaa6:	bfb8      	it	lt
 800aaa8:	60e3      	strlt	r3, [r4, #12]
 800aaaa:	6921      	ldr	r1, [r4, #16]
 800aaac:	290b      	cmp	r1, #11
 800aaae:	d911      	bls.n	800aad4 <validate_structure+0xac>
 800aab0:	220c      	movs	r2, #12
 800aab2:	4668      	mov	r0, sp
 800aab4:	f002 fa66 	bl	800cf84 <div>
 800aab8:	9a01      	ldr	r2, [sp, #4]
 800aaba:	6963      	ldr	r3, [r4, #20]
 800aabc:	9900      	ldr	r1, [sp, #0]
 800aabe:	2a00      	cmp	r2, #0
 800aac0:	440b      	add	r3, r1
 800aac2:	6163      	str	r3, [r4, #20]
 800aac4:	bfbb      	ittet	lt
 800aac6:	320c      	addlt	r2, #12
 800aac8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800aacc:	6122      	strge	r2, [r4, #16]
 800aace:	6122      	strlt	r2, [r4, #16]
 800aad0:	bfb8      	it	lt
 800aad2:	6163      	strlt	r3, [r4, #20]
 800aad4:	6963      	ldr	r3, [r4, #20]
 800aad6:	0798      	lsls	r0, r3, #30
 800aad8:	d120      	bne.n	800ab1c <validate_structure+0xf4>
 800aada:	2164      	movs	r1, #100	; 0x64
 800aadc:	fb93 f2f1 	sdiv	r2, r3, r1
 800aae0:	fb01 3212 	mls	r2, r1, r2, r3
 800aae4:	b9e2      	cbnz	r2, 800ab20 <validate_structure+0xf8>
 800aae6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800aaea:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800aaee:	fb93 f1f2 	sdiv	r1, r3, r2
 800aaf2:	fb02 3311 	mls	r3, r2, r1, r3
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	bf14      	ite	ne
 800aafa:	231c      	movne	r3, #28
 800aafc:	231d      	moveq	r3, #29
 800aafe:	68e2      	ldr	r2, [r4, #12]
 800ab00:	2a00      	cmp	r2, #0
 800ab02:	dc0f      	bgt.n	800ab24 <validate_structure+0xfc>
 800ab04:	4f33      	ldr	r7, [pc, #204]	; (800abd4 <validate_structure+0x1ac>)
 800ab06:	260b      	movs	r6, #11
 800ab08:	2064      	movs	r0, #100	; 0x64
 800ab0a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800ab0e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800ab12:	f1bc 0f00 	cmp.w	ip, #0
 800ab16:	dd31      	ble.n	800ab7c <validate_structure+0x154>
 800ab18:	b003      	add	sp, #12
 800ab1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab1c:	231c      	movs	r3, #28
 800ab1e:	e7ee      	b.n	800aafe <validate_structure+0xd6>
 800ab20:	231d      	movs	r3, #29
 800ab22:	e7ec      	b.n	800aafe <validate_structure+0xd6>
 800ab24:	4e2b      	ldr	r6, [pc, #172]	; (800abd4 <validate_structure+0x1ac>)
 800ab26:	2700      	movs	r7, #0
 800ab28:	2064      	movs	r0, #100	; 0x64
 800ab2a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800ab2e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800ab32:	2a01      	cmp	r2, #1
 800ab34:	bf14      	ite	ne
 800ab36:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 800ab3a:	469c      	moveq	ip, r3
 800ab3c:	4561      	cmp	r1, ip
 800ab3e:	ddeb      	ble.n	800ab18 <validate_structure+0xf0>
 800ab40:	3201      	adds	r2, #1
 800ab42:	eba1 010c 	sub.w	r1, r1, ip
 800ab46:	2a0c      	cmp	r2, #12
 800ab48:	60e1      	str	r1, [r4, #12]
 800ab4a:	6122      	str	r2, [r4, #16]
 800ab4c:	d1ef      	bne.n	800ab2e <validate_structure+0x106>
 800ab4e:	6963      	ldr	r3, [r4, #20]
 800ab50:	1c5a      	adds	r2, r3, #1
 800ab52:	0791      	lsls	r1, r2, #30
 800ab54:	e9c4 7204 	strd	r7, r2, [r4, #16]
 800ab58:	d137      	bne.n	800abca <validate_structure+0x1a2>
 800ab5a:	fb92 f1f0 	sdiv	r1, r2, r0
 800ab5e:	fb00 2211 	mls	r2, r0, r1, r2
 800ab62:	2a00      	cmp	r2, #0
 800ab64:	d133      	bne.n	800abce <validate_structure+0x1a6>
 800ab66:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800ab6a:	fb93 f2f5 	sdiv	r2, r3, r5
 800ab6e:	fb05 3312 	mls	r3, r5, r2, r3
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	bf14      	ite	ne
 800ab76:	231c      	movne	r3, #28
 800ab78:	231d      	moveq	r3, #29
 800ab7a:	e7d8      	b.n	800ab2e <validate_structure+0x106>
 800ab7c:	6921      	ldr	r1, [r4, #16]
 800ab7e:	3901      	subs	r1, #1
 800ab80:	6121      	str	r1, [r4, #16]
 800ab82:	3101      	adds	r1, #1
 800ab84:	d114      	bne.n	800abb0 <validate_structure+0x188>
 800ab86:	6963      	ldr	r3, [r4, #20]
 800ab88:	1e5a      	subs	r2, r3, #1
 800ab8a:	0791      	lsls	r1, r2, #30
 800ab8c:	e9c4 6204 	strd	r6, r2, [r4, #16]
 800ab90:	d117      	bne.n	800abc2 <validate_structure+0x19a>
 800ab92:	fb92 f1f0 	sdiv	r1, r2, r0
 800ab96:	fb00 2211 	mls	r2, r0, r1, r2
 800ab9a:	b9a2      	cbnz	r2, 800abc6 <validate_structure+0x19e>
 800ab9c:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800aba0:	fb93 f2f5 	sdiv	r2, r3, r5
 800aba4:	fb05 3312 	mls	r3, r5, r2, r3
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	bf14      	ite	ne
 800abac:	231c      	movne	r3, #28
 800abae:	231d      	moveq	r3, #29
 800abb0:	6922      	ldr	r2, [r4, #16]
 800abb2:	2a01      	cmp	r2, #1
 800abb4:	bf14      	ite	ne
 800abb6:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800abba:	461a      	moveq	r2, r3
 800abbc:	4462      	add	r2, ip
 800abbe:	60e2      	str	r2, [r4, #12]
 800abc0:	e7a5      	b.n	800ab0e <validate_structure+0xe6>
 800abc2:	231c      	movs	r3, #28
 800abc4:	e7f4      	b.n	800abb0 <validate_structure+0x188>
 800abc6:	231d      	movs	r3, #29
 800abc8:	e7f2      	b.n	800abb0 <validate_structure+0x188>
 800abca:	231c      	movs	r3, #28
 800abcc:	e7af      	b.n	800ab2e <validate_structure+0x106>
 800abce:	231d      	movs	r3, #29
 800abd0:	e7ad      	b.n	800ab2e <validate_structure+0x106>
 800abd2:	bf00      	nop
 800abd4:	0803ec4c 	.word	0x0803ec4c

0800abd8 <mktime>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	b085      	sub	sp, #20
 800abde:	4607      	mov	r7, r0
 800abe0:	f003 fa5c 	bl	800e09c <__gettzinfo>
 800abe4:	4681      	mov	r9, r0
 800abe6:	4638      	mov	r0, r7
 800abe8:	f7ff ff1e 	bl	800aa28 <validate_structure>
 800abec:	e9d7 4000 	ldrd	r4, r0, [r7]
 800abf0:	233c      	movs	r3, #60	; 0x3c
 800abf2:	fb03 4400 	mla	r4, r3, r0, r4
 800abf6:	68b8      	ldr	r0, [r7, #8]
 800abf8:	4abc      	ldr	r2, [pc, #752]	; (800aeec <mktime+0x314>)
 800abfa:	697e      	ldr	r6, [r7, #20]
 800abfc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800ac00:	fb03 4400 	mla	r4, r3, r0, r4
 800ac04:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 800ac08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ac0c:	3d01      	subs	r5, #1
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	4415      	add	r5, r2
 800ac12:	dd11      	ble.n	800ac38 <mktime+0x60>
 800ac14:	07b1      	lsls	r1, r6, #30
 800ac16:	d10f      	bne.n	800ac38 <mktime+0x60>
 800ac18:	2264      	movs	r2, #100	; 0x64
 800ac1a:	fb96 f3f2 	sdiv	r3, r6, r2
 800ac1e:	fb02 6313 	mls	r3, r2, r3, r6
 800ac22:	b943      	cbnz	r3, 800ac36 <mktime+0x5e>
 800ac24:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 800ac28:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ac2c:	fb93 f1f2 	sdiv	r1, r3, r2
 800ac30:	fb02 3311 	mls	r3, r2, r1, r3
 800ac34:	b903      	cbnz	r3, 800ac38 <mktime+0x60>
 800ac36:	3501      	adds	r5, #1
 800ac38:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 800ac3c:	3310      	adds	r3, #16
 800ac3e:	f644 6220 	movw	r2, #20000	; 0x4e20
 800ac42:	4293      	cmp	r3, r2
 800ac44:	61fd      	str	r5, [r7, #28]
 800ac46:	f200 815d 	bhi.w	800af04 <mktime+0x32c>
 800ac4a:	2e46      	cmp	r6, #70	; 0x46
 800ac4c:	dd71      	ble.n	800ad32 <mktime+0x15a>
 800ac4e:	2346      	movs	r3, #70	; 0x46
 800ac50:	f240 1c6d 	movw	ip, #365	; 0x16d
 800ac54:	2164      	movs	r1, #100	; 0x64
 800ac56:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800ac5a:	079a      	lsls	r2, r3, #30
 800ac5c:	d163      	bne.n	800ad26 <mktime+0x14e>
 800ac5e:	fb93 f2f1 	sdiv	r2, r3, r1
 800ac62:	fb01 3212 	mls	r2, r1, r2, r3
 800ac66:	2a00      	cmp	r2, #0
 800ac68:	d160      	bne.n	800ad2c <mktime+0x154>
 800ac6a:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 800ac6e:	fb92 fef0 	sdiv	lr, r2, r0
 800ac72:	fb00 221e 	mls	r2, r0, lr, r2
 800ac76:	2a00      	cmp	r2, #0
 800ac78:	bf14      	ite	ne
 800ac7a:	4662      	movne	r2, ip
 800ac7c:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800ac80:	3301      	adds	r3, #1
 800ac82:	429e      	cmp	r6, r3
 800ac84:	4415      	add	r5, r2
 800ac86:	d1e8      	bne.n	800ac5a <mktime+0x82>
 800ac88:	4b99      	ldr	r3, [pc, #612]	; (800aef0 <mktime+0x318>)
 800ac8a:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800ac8e:	fbc5 4803 	smlal	r4, r8, r5, r3
 800ac92:	f001 fef7 	bl	800ca84 <__tz_lock>
 800ac96:	f001 ff01 	bl	800ca9c <_tzset_unlocked>
 800ac9a:	4b96      	ldr	r3, [pc, #600]	; (800aef4 <mktime+0x31c>)
 800ac9c:	f8d3 b000 	ldr.w	fp, [r3]
 800aca0:	f1bb 0f00 	cmp.w	fp, #0
 800aca4:	d039      	beq.n	800ad1a <mktime+0x142>
 800aca6:	f8d7 b020 	ldr.w	fp, [r7, #32]
 800acaa:	6978      	ldr	r0, [r7, #20]
 800acac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800acb0:	f1bb 0f01 	cmp.w	fp, #1
 800acb4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800acb8:	46da      	mov	sl, fp
 800acba:	bfa8      	it	ge
 800acbc:	f04f 0a01 	movge.w	sl, #1
 800acc0:	4283      	cmp	r3, r0
 800acc2:	d178      	bne.n	800adb6 <mktime+0x1de>
 800acc4:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 800acc8:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 800accc:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 800acd0:	1a5b      	subs	r3, r3, r1
 800acd2:	9302      	str	r3, [sp, #8]
 800acd4:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 800acd8:	9303      	str	r3, [sp, #12]
 800acda:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 800acde:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 800ace2:	9301      	str	r3, [sp, #4]
 800ace4:	ebb3 0c02 	subs.w	ip, r3, r2
 800ace8:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 800acec:	4564      	cmp	r4, ip
 800acee:	eb78 0300 	sbcs.w	r3, r8, r0
 800acf2:	da66      	bge.n	800adc2 <mktime+0x1ea>
 800acf4:	f8d9 3000 	ldr.w	r3, [r9]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d06f      	beq.n	800addc <mktime+0x204>
 800acfc:	9b02      	ldr	r3, [sp, #8]
 800acfe:	429c      	cmp	r4, r3
 800ad00:	9b03      	ldr	r3, [sp, #12]
 800ad02:	eb78 0303 	sbcs.w	r3, r8, r3
 800ad06:	db03      	blt.n	800ad10 <mktime+0x138>
 800ad08:	4564      	cmp	r4, ip
 800ad0a:	eb78 0300 	sbcs.w	r3, r8, r0
 800ad0e:	db6b      	blt.n	800ade8 <mktime+0x210>
 800ad10:	f1bb 0f00 	cmp.w	fp, #0
 800ad14:	f04f 0b00 	mov.w	fp, #0
 800ad18:	da6b      	bge.n	800adf2 <mktime+0x21a>
 800ad1a:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 800ad1e:	190c      	adds	r4, r1, r4
 800ad20:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 800ad24:	e0a9      	b.n	800ae7a <mktime+0x2a2>
 800ad26:	f240 126d 	movw	r2, #365	; 0x16d
 800ad2a:	e7a9      	b.n	800ac80 <mktime+0xa8>
 800ad2c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800ad30:	e7a6      	b.n	800ac80 <mktime+0xa8>
 800ad32:	d0a9      	beq.n	800ac88 <mktime+0xb0>
 800ad34:	2345      	movs	r3, #69	; 0x45
 800ad36:	f240 1c6d 	movw	ip, #365	; 0x16d
 800ad3a:	2164      	movs	r1, #100	; 0x64
 800ad3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800ad40:	e012      	b.n	800ad68 <mktime+0x190>
 800ad42:	bb62      	cbnz	r2, 800ad9e <mktime+0x1c6>
 800ad44:	fb93 f2f1 	sdiv	r2, r3, r1
 800ad48:	fb01 3212 	mls	r2, r1, r2, r3
 800ad4c:	bb52      	cbnz	r2, 800ada4 <mktime+0x1cc>
 800ad4e:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 800ad52:	fb92 fef0 	sdiv	lr, r2, r0
 800ad56:	fb00 221e 	mls	r2, r0, lr, r2
 800ad5a:	2a00      	cmp	r2, #0
 800ad5c:	bf14      	ite	ne
 800ad5e:	4662      	movne	r2, ip
 800ad60:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800ad64:	1aad      	subs	r5, r5, r2
 800ad66:	3b01      	subs	r3, #1
 800ad68:	429e      	cmp	r6, r3
 800ad6a:	f003 0203 	and.w	r2, r3, #3
 800ad6e:	dbe8      	blt.n	800ad42 <mktime+0x16a>
 800ad70:	b9da      	cbnz	r2, 800adaa <mktime+0x1d2>
 800ad72:	2264      	movs	r2, #100	; 0x64
 800ad74:	fb96 f3f2 	sdiv	r3, r6, r2
 800ad78:	fb02 6313 	mls	r3, r2, r3, r6
 800ad7c:	b9c3      	cbnz	r3, 800adb0 <mktime+0x1d8>
 800ad7e:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 800ad82:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ad86:	fb93 f1f2 	sdiv	r1, r3, r2
 800ad8a:	fb02 3311 	mls	r3, r2, r1, r3
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	f240 136d 	movw	r3, #365	; 0x16d
 800ad94:	bf08      	it	eq
 800ad96:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 800ad9a:	1aed      	subs	r5, r5, r3
 800ad9c:	e774      	b.n	800ac88 <mktime+0xb0>
 800ad9e:	f240 126d 	movw	r2, #365	; 0x16d
 800ada2:	e7df      	b.n	800ad64 <mktime+0x18c>
 800ada4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800ada8:	e7dc      	b.n	800ad64 <mktime+0x18c>
 800adaa:	f240 136d 	movw	r3, #365	; 0x16d
 800adae:	e7f4      	b.n	800ad9a <mktime+0x1c2>
 800adb0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 800adb4:	e7f1      	b.n	800ad9a <mktime+0x1c2>
 800adb6:	f001 fdbb 	bl	800c930 <__tzcalc_limits>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d182      	bne.n	800acc4 <mktime+0xec>
 800adbe:	46d3      	mov	fp, sl
 800adc0:	e050      	b.n	800ae64 <mktime+0x28c>
 800adc2:	9b01      	ldr	r3, [sp, #4]
 800adc4:	1a5b      	subs	r3, r3, r1
 800adc6:	9301      	str	r3, [sp, #4]
 800adc8:	ea4f 73e1 	mov.w	r3, r1, asr #31
 800adcc:	eb6e 0e03 	sbc.w	lr, lr, r3
 800add0:	9b01      	ldr	r3, [sp, #4]
 800add2:	429c      	cmp	r4, r3
 800add4:	eb78 030e 	sbcs.w	r3, r8, lr
 800add8:	dbf1      	blt.n	800adbe <mktime+0x1e6>
 800adda:	e78b      	b.n	800acf4 <mktime+0x11c>
 800addc:	9b02      	ldr	r3, [sp, #8]
 800adde:	429c      	cmp	r4, r3
 800ade0:	9b03      	ldr	r3, [sp, #12]
 800ade2:	eb78 0303 	sbcs.w	r3, r8, r3
 800ade6:	db8f      	blt.n	800ad08 <mktime+0x130>
 800ade8:	f1bb 0f00 	cmp.w	fp, #0
 800adec:	db3e      	blt.n	800ae6c <mktime+0x294>
 800adee:	f04f 0b01 	mov.w	fp, #1
 800adf2:	ea8a 0a0b 	eor.w	sl, sl, fp
 800adf6:	f1ba 0f01 	cmp.w	sl, #1
 800adfa:	d133      	bne.n	800ae64 <mktime+0x28c>
 800adfc:	f1bb 0f00 	cmp.w	fp, #0
 800ae00:	d04e      	beq.n	800aea0 <mktime+0x2c8>
 800ae02:	1a52      	subs	r2, r2, r1
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800ae0a:	4413      	add	r3, r2
 800ae0c:	1914      	adds	r4, r2, r4
 800ae0e:	603b      	str	r3, [r7, #0]
 800ae10:	4638      	mov	r0, r7
 800ae12:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 800ae16:	f7ff fe07 	bl	800aa28 <validate_structure>
 800ae1a:	68fa      	ldr	r2, [r7, #12]
 800ae1c:	ebb2 020a 	subs.w	r2, r2, sl
 800ae20:	d020      	beq.n	800ae64 <mktime+0x28c>
 800ae22:	2a01      	cmp	r2, #1
 800ae24:	dc3e      	bgt.n	800aea4 <mktime+0x2cc>
 800ae26:	1c90      	adds	r0, r2, #2
 800ae28:	bfd8      	it	le
 800ae2a:	2201      	movle	r2, #1
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	18d3      	adds	r3, r2, r3
 800ae30:	4415      	add	r5, r2
 800ae32:	d540      	bpl.n	800aeb6 <mktime+0x2de>
 800ae34:	1e73      	subs	r3, r6, #1
 800ae36:	0799      	lsls	r1, r3, #30
 800ae38:	d137      	bne.n	800aeaa <mktime+0x2d2>
 800ae3a:	2264      	movs	r2, #100	; 0x64
 800ae3c:	fb93 f1f2 	sdiv	r1, r3, r2
 800ae40:	fb02 3311 	mls	r3, r2, r1, r3
 800ae44:	bba3      	cbnz	r3, 800aeb0 <mktime+0x2d8>
 800ae46:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800ae4a:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 800ae4e:	fb96 f2f3 	sdiv	r2, r6, r3
 800ae52:	fb03 6612 	mls	r6, r3, r2, r6
 800ae56:	2e00      	cmp	r6, #0
 800ae58:	f240 136d 	movw	r3, #365	; 0x16d
 800ae5c:	bf18      	it	ne
 800ae5e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800ae62:	61fb      	str	r3, [r7, #28]
 800ae64:	f1bb 0f01 	cmp.w	fp, #1
 800ae68:	f47f af57 	bne.w	800ad1a <mktime+0x142>
 800ae6c:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 800ae70:	190c      	adds	r4, r1, r4
 800ae72:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 800ae76:	f04f 0b01 	mov.w	fp, #1
 800ae7a:	f001 fe09 	bl	800ca90 <__tz_unlock>
 800ae7e:	3504      	adds	r5, #4
 800ae80:	2307      	movs	r3, #7
 800ae82:	fb95 f3f3 	sdiv	r3, r5, r3
 800ae86:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ae8a:	1aed      	subs	r5, r5, r3
 800ae8c:	bf48      	it	mi
 800ae8e:	3507      	addmi	r5, #7
 800ae90:	f8c7 b020 	str.w	fp, [r7, #32]
 800ae94:	61bd      	str	r5, [r7, #24]
 800ae96:	4620      	mov	r0, r4
 800ae98:	4641      	mov	r1, r8
 800ae9a:	b005      	add	sp, #20
 800ae9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea0:	1a8a      	subs	r2, r1, r2
 800aea2:	e7af      	b.n	800ae04 <mktime+0x22c>
 800aea4:	f04f 32ff 	mov.w	r2, #4294967295
 800aea8:	e7c0      	b.n	800ae2c <mktime+0x254>
 800aeaa:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800aeae:	e7d8      	b.n	800ae62 <mktime+0x28a>
 800aeb0:	f240 136d 	movw	r3, #365	; 0x16d
 800aeb4:	e7d5      	b.n	800ae62 <mktime+0x28a>
 800aeb6:	07b2      	lsls	r2, r6, #30
 800aeb8:	d11e      	bne.n	800aef8 <mktime+0x320>
 800aeba:	2164      	movs	r1, #100	; 0x64
 800aebc:	fb96 f2f1 	sdiv	r2, r6, r1
 800aec0:	fb01 6212 	mls	r2, r1, r2, r6
 800aec4:	b9da      	cbnz	r2, 800aefe <mktime+0x326>
 800aec6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800aeca:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800aece:	fb96 f1f2 	sdiv	r1, r6, r2
 800aed2:	fb02 6611 	mls	r6, r2, r1, r6
 800aed6:	2e00      	cmp	r6, #0
 800aed8:	f240 126d 	movw	r2, #365	; 0x16d
 800aedc:	bf08      	it	eq
 800aede:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800aee2:	4293      	cmp	r3, r2
 800aee4:	bfa8      	it	ge
 800aee6:	1a9b      	subge	r3, r3, r2
 800aee8:	e7bb      	b.n	800ae62 <mktime+0x28a>
 800aeea:	bf00      	nop
 800aeec:	0803ec7c 	.word	0x0803ec7c
 800aef0:	00015180 	.word	0x00015180
 800aef4:	200037b8 	.word	0x200037b8
 800aef8:	f240 126d 	movw	r2, #365	; 0x16d
 800aefc:	e7f1      	b.n	800aee2 <mktime+0x30a>
 800aefe:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800af02:	e7ee      	b.n	800aee2 <mktime+0x30a>
 800af04:	f04f 34ff 	mov.w	r4, #4294967295
 800af08:	46a0      	mov	r8, r4
 800af0a:	e7c4      	b.n	800ae96 <mktime+0x2be>

0800af0c <_free_r>:
 800af0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af0e:	2900      	cmp	r1, #0
 800af10:	d044      	beq.n	800af9c <_free_r+0x90>
 800af12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af16:	9001      	str	r0, [sp, #4]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	f1a1 0404 	sub.w	r4, r1, #4
 800af1e:	bfb8      	it	lt
 800af20:	18e4      	addlt	r4, r4, r3
 800af22:	f003 f95f 	bl	800e1e4 <__malloc_lock>
 800af26:	4a1e      	ldr	r2, [pc, #120]	; (800afa0 <_free_r+0x94>)
 800af28:	9801      	ldr	r0, [sp, #4]
 800af2a:	6813      	ldr	r3, [r2, #0]
 800af2c:	b933      	cbnz	r3, 800af3c <_free_r+0x30>
 800af2e:	6063      	str	r3, [r4, #4]
 800af30:	6014      	str	r4, [r2, #0]
 800af32:	b003      	add	sp, #12
 800af34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af38:	f003 b95a 	b.w	800e1f0 <__malloc_unlock>
 800af3c:	42a3      	cmp	r3, r4
 800af3e:	d908      	bls.n	800af52 <_free_r+0x46>
 800af40:	6825      	ldr	r5, [r4, #0]
 800af42:	1961      	adds	r1, r4, r5
 800af44:	428b      	cmp	r3, r1
 800af46:	bf01      	itttt	eq
 800af48:	6819      	ldreq	r1, [r3, #0]
 800af4a:	685b      	ldreq	r3, [r3, #4]
 800af4c:	1949      	addeq	r1, r1, r5
 800af4e:	6021      	streq	r1, [r4, #0]
 800af50:	e7ed      	b.n	800af2e <_free_r+0x22>
 800af52:	461a      	mov	r2, r3
 800af54:	685b      	ldr	r3, [r3, #4]
 800af56:	b10b      	cbz	r3, 800af5c <_free_r+0x50>
 800af58:	42a3      	cmp	r3, r4
 800af5a:	d9fa      	bls.n	800af52 <_free_r+0x46>
 800af5c:	6811      	ldr	r1, [r2, #0]
 800af5e:	1855      	adds	r5, r2, r1
 800af60:	42a5      	cmp	r5, r4
 800af62:	d10b      	bne.n	800af7c <_free_r+0x70>
 800af64:	6824      	ldr	r4, [r4, #0]
 800af66:	4421      	add	r1, r4
 800af68:	1854      	adds	r4, r2, r1
 800af6a:	42a3      	cmp	r3, r4
 800af6c:	6011      	str	r1, [r2, #0]
 800af6e:	d1e0      	bne.n	800af32 <_free_r+0x26>
 800af70:	681c      	ldr	r4, [r3, #0]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	6053      	str	r3, [r2, #4]
 800af76:	4421      	add	r1, r4
 800af78:	6011      	str	r1, [r2, #0]
 800af7a:	e7da      	b.n	800af32 <_free_r+0x26>
 800af7c:	d902      	bls.n	800af84 <_free_r+0x78>
 800af7e:	230c      	movs	r3, #12
 800af80:	6003      	str	r3, [r0, #0]
 800af82:	e7d6      	b.n	800af32 <_free_r+0x26>
 800af84:	6825      	ldr	r5, [r4, #0]
 800af86:	1961      	adds	r1, r4, r5
 800af88:	428b      	cmp	r3, r1
 800af8a:	bf04      	itt	eq
 800af8c:	6819      	ldreq	r1, [r3, #0]
 800af8e:	685b      	ldreq	r3, [r3, #4]
 800af90:	6063      	str	r3, [r4, #4]
 800af92:	bf04      	itt	eq
 800af94:	1949      	addeq	r1, r1, r5
 800af96:	6021      	streq	r1, [r4, #0]
 800af98:	6054      	str	r4, [r2, #4]
 800af9a:	e7ca      	b.n	800af32 <_free_r+0x26>
 800af9c:	b003      	add	sp, #12
 800af9e:	bd30      	pop	{r4, r5, pc}
 800afa0:	20003794 	.word	0x20003794

0800afa4 <sbrk_aligned>:
 800afa4:	b570      	push	{r4, r5, r6, lr}
 800afa6:	4e0e      	ldr	r6, [pc, #56]	; (800afe0 <sbrk_aligned+0x3c>)
 800afa8:	460c      	mov	r4, r1
 800afaa:	6831      	ldr	r1, [r6, #0]
 800afac:	4605      	mov	r5, r0
 800afae:	b911      	cbnz	r1, 800afb6 <sbrk_aligned+0x12>
 800afb0:	f000 fe50 	bl	800bc54 <_sbrk_r>
 800afb4:	6030      	str	r0, [r6, #0]
 800afb6:	4621      	mov	r1, r4
 800afb8:	4628      	mov	r0, r5
 800afba:	f000 fe4b 	bl	800bc54 <_sbrk_r>
 800afbe:	1c43      	adds	r3, r0, #1
 800afc0:	d00a      	beq.n	800afd8 <sbrk_aligned+0x34>
 800afc2:	1cc4      	adds	r4, r0, #3
 800afc4:	f024 0403 	bic.w	r4, r4, #3
 800afc8:	42a0      	cmp	r0, r4
 800afca:	d007      	beq.n	800afdc <sbrk_aligned+0x38>
 800afcc:	1a21      	subs	r1, r4, r0
 800afce:	4628      	mov	r0, r5
 800afd0:	f000 fe40 	bl	800bc54 <_sbrk_r>
 800afd4:	3001      	adds	r0, #1
 800afd6:	d101      	bne.n	800afdc <sbrk_aligned+0x38>
 800afd8:	f04f 34ff 	mov.w	r4, #4294967295
 800afdc:	4620      	mov	r0, r4
 800afde:	bd70      	pop	{r4, r5, r6, pc}
 800afe0:	20003798 	.word	0x20003798

0800afe4 <_malloc_r>:
 800afe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afe8:	1ccd      	adds	r5, r1, #3
 800afea:	f025 0503 	bic.w	r5, r5, #3
 800afee:	3508      	adds	r5, #8
 800aff0:	2d0c      	cmp	r5, #12
 800aff2:	bf38      	it	cc
 800aff4:	250c      	movcc	r5, #12
 800aff6:	2d00      	cmp	r5, #0
 800aff8:	4607      	mov	r7, r0
 800affa:	db01      	blt.n	800b000 <_malloc_r+0x1c>
 800affc:	42a9      	cmp	r1, r5
 800affe:	d905      	bls.n	800b00c <_malloc_r+0x28>
 800b000:	230c      	movs	r3, #12
 800b002:	603b      	str	r3, [r7, #0]
 800b004:	2600      	movs	r6, #0
 800b006:	4630      	mov	r0, r6
 800b008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b00c:	4e2e      	ldr	r6, [pc, #184]	; (800b0c8 <_malloc_r+0xe4>)
 800b00e:	f003 f8e9 	bl	800e1e4 <__malloc_lock>
 800b012:	6833      	ldr	r3, [r6, #0]
 800b014:	461c      	mov	r4, r3
 800b016:	bb34      	cbnz	r4, 800b066 <_malloc_r+0x82>
 800b018:	4629      	mov	r1, r5
 800b01a:	4638      	mov	r0, r7
 800b01c:	f7ff ffc2 	bl	800afa4 <sbrk_aligned>
 800b020:	1c43      	adds	r3, r0, #1
 800b022:	4604      	mov	r4, r0
 800b024:	d14d      	bne.n	800b0c2 <_malloc_r+0xde>
 800b026:	6834      	ldr	r4, [r6, #0]
 800b028:	4626      	mov	r6, r4
 800b02a:	2e00      	cmp	r6, #0
 800b02c:	d140      	bne.n	800b0b0 <_malloc_r+0xcc>
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	4631      	mov	r1, r6
 800b032:	4638      	mov	r0, r7
 800b034:	eb04 0803 	add.w	r8, r4, r3
 800b038:	f000 fe0c 	bl	800bc54 <_sbrk_r>
 800b03c:	4580      	cmp	r8, r0
 800b03e:	d13a      	bne.n	800b0b6 <_malloc_r+0xd2>
 800b040:	6821      	ldr	r1, [r4, #0]
 800b042:	3503      	adds	r5, #3
 800b044:	1a6d      	subs	r5, r5, r1
 800b046:	f025 0503 	bic.w	r5, r5, #3
 800b04a:	3508      	adds	r5, #8
 800b04c:	2d0c      	cmp	r5, #12
 800b04e:	bf38      	it	cc
 800b050:	250c      	movcc	r5, #12
 800b052:	4629      	mov	r1, r5
 800b054:	4638      	mov	r0, r7
 800b056:	f7ff ffa5 	bl	800afa4 <sbrk_aligned>
 800b05a:	3001      	adds	r0, #1
 800b05c:	d02b      	beq.n	800b0b6 <_malloc_r+0xd2>
 800b05e:	6823      	ldr	r3, [r4, #0]
 800b060:	442b      	add	r3, r5
 800b062:	6023      	str	r3, [r4, #0]
 800b064:	e00e      	b.n	800b084 <_malloc_r+0xa0>
 800b066:	6822      	ldr	r2, [r4, #0]
 800b068:	1b52      	subs	r2, r2, r5
 800b06a:	d41e      	bmi.n	800b0aa <_malloc_r+0xc6>
 800b06c:	2a0b      	cmp	r2, #11
 800b06e:	d916      	bls.n	800b09e <_malloc_r+0xba>
 800b070:	1961      	adds	r1, r4, r5
 800b072:	42a3      	cmp	r3, r4
 800b074:	6025      	str	r5, [r4, #0]
 800b076:	bf18      	it	ne
 800b078:	6059      	strne	r1, [r3, #4]
 800b07a:	6863      	ldr	r3, [r4, #4]
 800b07c:	bf08      	it	eq
 800b07e:	6031      	streq	r1, [r6, #0]
 800b080:	5162      	str	r2, [r4, r5]
 800b082:	604b      	str	r3, [r1, #4]
 800b084:	4638      	mov	r0, r7
 800b086:	f104 060b 	add.w	r6, r4, #11
 800b08a:	f003 f8b1 	bl	800e1f0 <__malloc_unlock>
 800b08e:	f026 0607 	bic.w	r6, r6, #7
 800b092:	1d23      	adds	r3, r4, #4
 800b094:	1af2      	subs	r2, r6, r3
 800b096:	d0b6      	beq.n	800b006 <_malloc_r+0x22>
 800b098:	1b9b      	subs	r3, r3, r6
 800b09a:	50a3      	str	r3, [r4, r2]
 800b09c:	e7b3      	b.n	800b006 <_malloc_r+0x22>
 800b09e:	6862      	ldr	r2, [r4, #4]
 800b0a0:	42a3      	cmp	r3, r4
 800b0a2:	bf0c      	ite	eq
 800b0a4:	6032      	streq	r2, [r6, #0]
 800b0a6:	605a      	strne	r2, [r3, #4]
 800b0a8:	e7ec      	b.n	800b084 <_malloc_r+0xa0>
 800b0aa:	4623      	mov	r3, r4
 800b0ac:	6864      	ldr	r4, [r4, #4]
 800b0ae:	e7b2      	b.n	800b016 <_malloc_r+0x32>
 800b0b0:	4634      	mov	r4, r6
 800b0b2:	6876      	ldr	r6, [r6, #4]
 800b0b4:	e7b9      	b.n	800b02a <_malloc_r+0x46>
 800b0b6:	230c      	movs	r3, #12
 800b0b8:	603b      	str	r3, [r7, #0]
 800b0ba:	4638      	mov	r0, r7
 800b0bc:	f003 f898 	bl	800e1f0 <__malloc_unlock>
 800b0c0:	e7a1      	b.n	800b006 <_malloc_r+0x22>
 800b0c2:	6025      	str	r5, [r4, #0]
 800b0c4:	e7de      	b.n	800b084 <_malloc_r+0xa0>
 800b0c6:	bf00      	nop
 800b0c8:	20003794 	.word	0x20003794

0800b0cc <__sfputc_r>:
 800b0cc:	6893      	ldr	r3, [r2, #8]
 800b0ce:	3b01      	subs	r3, #1
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	b410      	push	{r4}
 800b0d4:	6093      	str	r3, [r2, #8]
 800b0d6:	da08      	bge.n	800b0ea <__sfputc_r+0x1e>
 800b0d8:	6994      	ldr	r4, [r2, #24]
 800b0da:	42a3      	cmp	r3, r4
 800b0dc:	db01      	blt.n	800b0e2 <__sfputc_r+0x16>
 800b0de:	290a      	cmp	r1, #10
 800b0e0:	d103      	bne.n	800b0ea <__sfputc_r+0x1e>
 800b0e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0e6:	f001 be5f 	b.w	800cda8 <__swbuf_r>
 800b0ea:	6813      	ldr	r3, [r2, #0]
 800b0ec:	1c58      	adds	r0, r3, #1
 800b0ee:	6010      	str	r0, [r2, #0]
 800b0f0:	7019      	strb	r1, [r3, #0]
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0f8:	4770      	bx	lr

0800b0fa <__sfputs_r>:
 800b0fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fc:	4606      	mov	r6, r0
 800b0fe:	460f      	mov	r7, r1
 800b100:	4614      	mov	r4, r2
 800b102:	18d5      	adds	r5, r2, r3
 800b104:	42ac      	cmp	r4, r5
 800b106:	d101      	bne.n	800b10c <__sfputs_r+0x12>
 800b108:	2000      	movs	r0, #0
 800b10a:	e007      	b.n	800b11c <__sfputs_r+0x22>
 800b10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b110:	463a      	mov	r2, r7
 800b112:	4630      	mov	r0, r6
 800b114:	f7ff ffda 	bl	800b0cc <__sfputc_r>
 800b118:	1c43      	adds	r3, r0, #1
 800b11a:	d1f3      	bne.n	800b104 <__sfputs_r+0xa>
 800b11c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b120 <_vfiprintf_r>:
 800b120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b124:	460d      	mov	r5, r1
 800b126:	b09d      	sub	sp, #116	; 0x74
 800b128:	4614      	mov	r4, r2
 800b12a:	4698      	mov	r8, r3
 800b12c:	4606      	mov	r6, r0
 800b12e:	b118      	cbz	r0, 800b138 <_vfiprintf_r+0x18>
 800b130:	6983      	ldr	r3, [r0, #24]
 800b132:	b90b      	cbnz	r3, 800b138 <_vfiprintf_r+0x18>
 800b134:	f002 fed0 	bl	800ded8 <__sinit>
 800b138:	4b89      	ldr	r3, [pc, #548]	; (800b360 <_vfiprintf_r+0x240>)
 800b13a:	429d      	cmp	r5, r3
 800b13c:	d11b      	bne.n	800b176 <_vfiprintf_r+0x56>
 800b13e:	6875      	ldr	r5, [r6, #4]
 800b140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b142:	07d9      	lsls	r1, r3, #31
 800b144:	d405      	bmi.n	800b152 <_vfiprintf_r+0x32>
 800b146:	89ab      	ldrh	r3, [r5, #12]
 800b148:	059a      	lsls	r2, r3, #22
 800b14a:	d402      	bmi.n	800b152 <_vfiprintf_r+0x32>
 800b14c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b14e:	f002 ffb3 	bl	800e0b8 <__retarget_lock_acquire_recursive>
 800b152:	89ab      	ldrh	r3, [r5, #12]
 800b154:	071b      	lsls	r3, r3, #28
 800b156:	d501      	bpl.n	800b15c <_vfiprintf_r+0x3c>
 800b158:	692b      	ldr	r3, [r5, #16]
 800b15a:	b9eb      	cbnz	r3, 800b198 <_vfiprintf_r+0x78>
 800b15c:	4629      	mov	r1, r5
 800b15e:	4630      	mov	r0, r6
 800b160:	f001 fe86 	bl	800ce70 <__swsetup_r>
 800b164:	b1c0      	cbz	r0, 800b198 <_vfiprintf_r+0x78>
 800b166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b168:	07dc      	lsls	r4, r3, #31
 800b16a:	d50e      	bpl.n	800b18a <_vfiprintf_r+0x6a>
 800b16c:	f04f 30ff 	mov.w	r0, #4294967295
 800b170:	b01d      	add	sp, #116	; 0x74
 800b172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b176:	4b7b      	ldr	r3, [pc, #492]	; (800b364 <_vfiprintf_r+0x244>)
 800b178:	429d      	cmp	r5, r3
 800b17a:	d101      	bne.n	800b180 <_vfiprintf_r+0x60>
 800b17c:	68b5      	ldr	r5, [r6, #8]
 800b17e:	e7df      	b.n	800b140 <_vfiprintf_r+0x20>
 800b180:	4b79      	ldr	r3, [pc, #484]	; (800b368 <_vfiprintf_r+0x248>)
 800b182:	429d      	cmp	r5, r3
 800b184:	bf08      	it	eq
 800b186:	68f5      	ldreq	r5, [r6, #12]
 800b188:	e7da      	b.n	800b140 <_vfiprintf_r+0x20>
 800b18a:	89ab      	ldrh	r3, [r5, #12]
 800b18c:	0598      	lsls	r0, r3, #22
 800b18e:	d4ed      	bmi.n	800b16c <_vfiprintf_r+0x4c>
 800b190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b192:	f002 ff93 	bl	800e0bc <__retarget_lock_release_recursive>
 800b196:	e7e9      	b.n	800b16c <_vfiprintf_r+0x4c>
 800b198:	2300      	movs	r3, #0
 800b19a:	9309      	str	r3, [sp, #36]	; 0x24
 800b19c:	2320      	movs	r3, #32
 800b19e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1a6:	2330      	movs	r3, #48	; 0x30
 800b1a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b36c <_vfiprintf_r+0x24c>
 800b1ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1b0:	f04f 0901 	mov.w	r9, #1
 800b1b4:	4623      	mov	r3, r4
 800b1b6:	469a      	mov	sl, r3
 800b1b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1bc:	b10a      	cbz	r2, 800b1c2 <_vfiprintf_r+0xa2>
 800b1be:	2a25      	cmp	r2, #37	; 0x25
 800b1c0:	d1f9      	bne.n	800b1b6 <_vfiprintf_r+0x96>
 800b1c2:	ebba 0b04 	subs.w	fp, sl, r4
 800b1c6:	d00b      	beq.n	800b1e0 <_vfiprintf_r+0xc0>
 800b1c8:	465b      	mov	r3, fp
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	4629      	mov	r1, r5
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	f7ff ff93 	bl	800b0fa <__sfputs_r>
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f000 80aa 	beq.w	800b32e <_vfiprintf_r+0x20e>
 800b1da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1dc:	445a      	add	r2, fp
 800b1de:	9209      	str	r2, [sp, #36]	; 0x24
 800b1e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f000 80a2 	beq.w	800b32e <_vfiprintf_r+0x20e>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1f4:	f10a 0a01 	add.w	sl, sl, #1
 800b1f8:	9304      	str	r3, [sp, #16]
 800b1fa:	9307      	str	r3, [sp, #28]
 800b1fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b200:	931a      	str	r3, [sp, #104]	; 0x68
 800b202:	4654      	mov	r4, sl
 800b204:	2205      	movs	r2, #5
 800b206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b20a:	4858      	ldr	r0, [pc, #352]	; (800b36c <_vfiprintf_r+0x24c>)
 800b20c:	f7f4 fff8 	bl	8000200 <memchr>
 800b210:	9a04      	ldr	r2, [sp, #16]
 800b212:	b9d8      	cbnz	r0, 800b24c <_vfiprintf_r+0x12c>
 800b214:	06d1      	lsls	r1, r2, #27
 800b216:	bf44      	itt	mi
 800b218:	2320      	movmi	r3, #32
 800b21a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b21e:	0713      	lsls	r3, r2, #28
 800b220:	bf44      	itt	mi
 800b222:	232b      	movmi	r3, #43	; 0x2b
 800b224:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b228:	f89a 3000 	ldrb.w	r3, [sl]
 800b22c:	2b2a      	cmp	r3, #42	; 0x2a
 800b22e:	d015      	beq.n	800b25c <_vfiprintf_r+0x13c>
 800b230:	9a07      	ldr	r2, [sp, #28]
 800b232:	4654      	mov	r4, sl
 800b234:	2000      	movs	r0, #0
 800b236:	f04f 0c0a 	mov.w	ip, #10
 800b23a:	4621      	mov	r1, r4
 800b23c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b240:	3b30      	subs	r3, #48	; 0x30
 800b242:	2b09      	cmp	r3, #9
 800b244:	d94e      	bls.n	800b2e4 <_vfiprintf_r+0x1c4>
 800b246:	b1b0      	cbz	r0, 800b276 <_vfiprintf_r+0x156>
 800b248:	9207      	str	r2, [sp, #28]
 800b24a:	e014      	b.n	800b276 <_vfiprintf_r+0x156>
 800b24c:	eba0 0308 	sub.w	r3, r0, r8
 800b250:	fa09 f303 	lsl.w	r3, r9, r3
 800b254:	4313      	orrs	r3, r2
 800b256:	9304      	str	r3, [sp, #16]
 800b258:	46a2      	mov	sl, r4
 800b25a:	e7d2      	b.n	800b202 <_vfiprintf_r+0xe2>
 800b25c:	9b03      	ldr	r3, [sp, #12]
 800b25e:	1d19      	adds	r1, r3, #4
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	9103      	str	r1, [sp, #12]
 800b264:	2b00      	cmp	r3, #0
 800b266:	bfbb      	ittet	lt
 800b268:	425b      	neglt	r3, r3
 800b26a:	f042 0202 	orrlt.w	r2, r2, #2
 800b26e:	9307      	strge	r3, [sp, #28]
 800b270:	9307      	strlt	r3, [sp, #28]
 800b272:	bfb8      	it	lt
 800b274:	9204      	strlt	r2, [sp, #16]
 800b276:	7823      	ldrb	r3, [r4, #0]
 800b278:	2b2e      	cmp	r3, #46	; 0x2e
 800b27a:	d10c      	bne.n	800b296 <_vfiprintf_r+0x176>
 800b27c:	7863      	ldrb	r3, [r4, #1]
 800b27e:	2b2a      	cmp	r3, #42	; 0x2a
 800b280:	d135      	bne.n	800b2ee <_vfiprintf_r+0x1ce>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	1d1a      	adds	r2, r3, #4
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	9203      	str	r2, [sp, #12]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	bfb8      	it	lt
 800b28e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b292:	3402      	adds	r4, #2
 800b294:	9305      	str	r3, [sp, #20]
 800b296:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b37c <_vfiprintf_r+0x25c>
 800b29a:	7821      	ldrb	r1, [r4, #0]
 800b29c:	2203      	movs	r2, #3
 800b29e:	4650      	mov	r0, sl
 800b2a0:	f7f4 ffae 	bl	8000200 <memchr>
 800b2a4:	b140      	cbz	r0, 800b2b8 <_vfiprintf_r+0x198>
 800b2a6:	2340      	movs	r3, #64	; 0x40
 800b2a8:	eba0 000a 	sub.w	r0, r0, sl
 800b2ac:	fa03 f000 	lsl.w	r0, r3, r0
 800b2b0:	9b04      	ldr	r3, [sp, #16]
 800b2b2:	4303      	orrs	r3, r0
 800b2b4:	3401      	adds	r4, #1
 800b2b6:	9304      	str	r3, [sp, #16]
 800b2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2bc:	482c      	ldr	r0, [pc, #176]	; (800b370 <_vfiprintf_r+0x250>)
 800b2be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2c2:	2206      	movs	r2, #6
 800b2c4:	f7f4 ff9c 	bl	8000200 <memchr>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d03f      	beq.n	800b34c <_vfiprintf_r+0x22c>
 800b2cc:	4b29      	ldr	r3, [pc, #164]	; (800b374 <_vfiprintf_r+0x254>)
 800b2ce:	bb1b      	cbnz	r3, 800b318 <_vfiprintf_r+0x1f8>
 800b2d0:	9b03      	ldr	r3, [sp, #12]
 800b2d2:	3307      	adds	r3, #7
 800b2d4:	f023 0307 	bic.w	r3, r3, #7
 800b2d8:	3308      	adds	r3, #8
 800b2da:	9303      	str	r3, [sp, #12]
 800b2dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2de:	443b      	add	r3, r7
 800b2e0:	9309      	str	r3, [sp, #36]	; 0x24
 800b2e2:	e767      	b.n	800b1b4 <_vfiprintf_r+0x94>
 800b2e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2e8:	460c      	mov	r4, r1
 800b2ea:	2001      	movs	r0, #1
 800b2ec:	e7a5      	b.n	800b23a <_vfiprintf_r+0x11a>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	3401      	adds	r4, #1
 800b2f2:	9305      	str	r3, [sp, #20]
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	f04f 0c0a 	mov.w	ip, #10
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b300:	3a30      	subs	r2, #48	; 0x30
 800b302:	2a09      	cmp	r2, #9
 800b304:	d903      	bls.n	800b30e <_vfiprintf_r+0x1ee>
 800b306:	2b00      	cmp	r3, #0
 800b308:	d0c5      	beq.n	800b296 <_vfiprintf_r+0x176>
 800b30a:	9105      	str	r1, [sp, #20]
 800b30c:	e7c3      	b.n	800b296 <_vfiprintf_r+0x176>
 800b30e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b312:	4604      	mov	r4, r0
 800b314:	2301      	movs	r3, #1
 800b316:	e7f0      	b.n	800b2fa <_vfiprintf_r+0x1da>
 800b318:	ab03      	add	r3, sp, #12
 800b31a:	9300      	str	r3, [sp, #0]
 800b31c:	462a      	mov	r2, r5
 800b31e:	4b16      	ldr	r3, [pc, #88]	; (800b378 <_vfiprintf_r+0x258>)
 800b320:	a904      	add	r1, sp, #16
 800b322:	4630      	mov	r0, r6
 800b324:	f000 f8cc 	bl	800b4c0 <_printf_float>
 800b328:	4607      	mov	r7, r0
 800b32a:	1c78      	adds	r0, r7, #1
 800b32c:	d1d6      	bne.n	800b2dc <_vfiprintf_r+0x1bc>
 800b32e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b330:	07d9      	lsls	r1, r3, #31
 800b332:	d405      	bmi.n	800b340 <_vfiprintf_r+0x220>
 800b334:	89ab      	ldrh	r3, [r5, #12]
 800b336:	059a      	lsls	r2, r3, #22
 800b338:	d402      	bmi.n	800b340 <_vfiprintf_r+0x220>
 800b33a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b33c:	f002 febe 	bl	800e0bc <__retarget_lock_release_recursive>
 800b340:	89ab      	ldrh	r3, [r5, #12]
 800b342:	065b      	lsls	r3, r3, #25
 800b344:	f53f af12 	bmi.w	800b16c <_vfiprintf_r+0x4c>
 800b348:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b34a:	e711      	b.n	800b170 <_vfiprintf_r+0x50>
 800b34c:	ab03      	add	r3, sp, #12
 800b34e:	9300      	str	r3, [sp, #0]
 800b350:	462a      	mov	r2, r5
 800b352:	4b09      	ldr	r3, [pc, #36]	; (800b378 <_vfiprintf_r+0x258>)
 800b354:	a904      	add	r1, sp, #16
 800b356:	4630      	mov	r0, r6
 800b358:	f000 fb56 	bl	800ba08 <_printf_i>
 800b35c:	e7e4      	b.n	800b328 <_vfiprintf_r+0x208>
 800b35e:	bf00      	nop
 800b360:	0803f148 	.word	0x0803f148
 800b364:	0803f168 	.word	0x0803f168
 800b368:	0803f128 	.word	0x0803f128
 800b36c:	0803ecac 	.word	0x0803ecac
 800b370:	0803ecb6 	.word	0x0803ecb6
 800b374:	0800b4c1 	.word	0x0800b4c1
 800b378:	0800b0fb 	.word	0x0800b0fb
 800b37c:	0803ecb2 	.word	0x0803ecb2

0800b380 <__cvt>:
 800b380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b384:	ec55 4b10 	vmov	r4, r5, d0
 800b388:	2d00      	cmp	r5, #0
 800b38a:	460e      	mov	r6, r1
 800b38c:	4619      	mov	r1, r3
 800b38e:	462b      	mov	r3, r5
 800b390:	bfbb      	ittet	lt
 800b392:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b396:	461d      	movlt	r5, r3
 800b398:	2300      	movge	r3, #0
 800b39a:	232d      	movlt	r3, #45	; 0x2d
 800b39c:	700b      	strb	r3, [r1, #0]
 800b39e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b3a4:	4691      	mov	r9, r2
 800b3a6:	f023 0820 	bic.w	r8, r3, #32
 800b3aa:	bfbc      	itt	lt
 800b3ac:	4622      	movlt	r2, r4
 800b3ae:	4614      	movlt	r4, r2
 800b3b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3b4:	d005      	beq.n	800b3c2 <__cvt+0x42>
 800b3b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3ba:	d100      	bne.n	800b3be <__cvt+0x3e>
 800b3bc:	3601      	adds	r6, #1
 800b3be:	2102      	movs	r1, #2
 800b3c0:	e000      	b.n	800b3c4 <__cvt+0x44>
 800b3c2:	2103      	movs	r1, #3
 800b3c4:	ab03      	add	r3, sp, #12
 800b3c6:	9301      	str	r3, [sp, #4]
 800b3c8:	ab02      	add	r3, sp, #8
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	ec45 4b10 	vmov	d0, r4, r5
 800b3d0:	4653      	mov	r3, sl
 800b3d2:	4632      	mov	r2, r6
 800b3d4:	f001 fe78 	bl	800d0c8 <_dtoa_r>
 800b3d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b3dc:	4607      	mov	r7, r0
 800b3de:	d102      	bne.n	800b3e6 <__cvt+0x66>
 800b3e0:	f019 0f01 	tst.w	r9, #1
 800b3e4:	d022      	beq.n	800b42c <__cvt+0xac>
 800b3e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3ea:	eb07 0906 	add.w	r9, r7, r6
 800b3ee:	d110      	bne.n	800b412 <__cvt+0x92>
 800b3f0:	783b      	ldrb	r3, [r7, #0]
 800b3f2:	2b30      	cmp	r3, #48	; 0x30
 800b3f4:	d10a      	bne.n	800b40c <__cvt+0x8c>
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	f7f5 fb7d 	bl	8000afc <__aeabi_dcmpeq>
 800b402:	b918      	cbnz	r0, 800b40c <__cvt+0x8c>
 800b404:	f1c6 0601 	rsb	r6, r6, #1
 800b408:	f8ca 6000 	str.w	r6, [sl]
 800b40c:	f8da 3000 	ldr.w	r3, [sl]
 800b410:	4499      	add	r9, r3
 800b412:	2200      	movs	r2, #0
 800b414:	2300      	movs	r3, #0
 800b416:	4620      	mov	r0, r4
 800b418:	4629      	mov	r1, r5
 800b41a:	f7f5 fb6f 	bl	8000afc <__aeabi_dcmpeq>
 800b41e:	b108      	cbz	r0, 800b424 <__cvt+0xa4>
 800b420:	f8cd 900c 	str.w	r9, [sp, #12]
 800b424:	2230      	movs	r2, #48	; 0x30
 800b426:	9b03      	ldr	r3, [sp, #12]
 800b428:	454b      	cmp	r3, r9
 800b42a:	d307      	bcc.n	800b43c <__cvt+0xbc>
 800b42c:	9b03      	ldr	r3, [sp, #12]
 800b42e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b430:	1bdb      	subs	r3, r3, r7
 800b432:	4638      	mov	r0, r7
 800b434:	6013      	str	r3, [r2, #0]
 800b436:	b004      	add	sp, #16
 800b438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b43c:	1c59      	adds	r1, r3, #1
 800b43e:	9103      	str	r1, [sp, #12]
 800b440:	701a      	strb	r2, [r3, #0]
 800b442:	e7f0      	b.n	800b426 <__cvt+0xa6>

0800b444 <__exponent>:
 800b444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b446:	4603      	mov	r3, r0
 800b448:	2900      	cmp	r1, #0
 800b44a:	bfb8      	it	lt
 800b44c:	4249      	neglt	r1, r1
 800b44e:	f803 2b02 	strb.w	r2, [r3], #2
 800b452:	bfb4      	ite	lt
 800b454:	222d      	movlt	r2, #45	; 0x2d
 800b456:	222b      	movge	r2, #43	; 0x2b
 800b458:	2909      	cmp	r1, #9
 800b45a:	7042      	strb	r2, [r0, #1]
 800b45c:	dd2a      	ble.n	800b4b4 <__exponent+0x70>
 800b45e:	f10d 0407 	add.w	r4, sp, #7
 800b462:	46a4      	mov	ip, r4
 800b464:	270a      	movs	r7, #10
 800b466:	46a6      	mov	lr, r4
 800b468:	460a      	mov	r2, r1
 800b46a:	fb91 f6f7 	sdiv	r6, r1, r7
 800b46e:	fb07 1516 	mls	r5, r7, r6, r1
 800b472:	3530      	adds	r5, #48	; 0x30
 800b474:	2a63      	cmp	r2, #99	; 0x63
 800b476:	f104 34ff 	add.w	r4, r4, #4294967295
 800b47a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b47e:	4631      	mov	r1, r6
 800b480:	dcf1      	bgt.n	800b466 <__exponent+0x22>
 800b482:	3130      	adds	r1, #48	; 0x30
 800b484:	f1ae 0502 	sub.w	r5, lr, #2
 800b488:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b48c:	1c44      	adds	r4, r0, #1
 800b48e:	4629      	mov	r1, r5
 800b490:	4561      	cmp	r1, ip
 800b492:	d30a      	bcc.n	800b4aa <__exponent+0x66>
 800b494:	f10d 0209 	add.w	r2, sp, #9
 800b498:	eba2 020e 	sub.w	r2, r2, lr
 800b49c:	4565      	cmp	r5, ip
 800b49e:	bf88      	it	hi
 800b4a0:	2200      	movhi	r2, #0
 800b4a2:	4413      	add	r3, r2
 800b4a4:	1a18      	subs	r0, r3, r0
 800b4a6:	b003      	add	sp, #12
 800b4a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b4b2:	e7ed      	b.n	800b490 <__exponent+0x4c>
 800b4b4:	2330      	movs	r3, #48	; 0x30
 800b4b6:	3130      	adds	r1, #48	; 0x30
 800b4b8:	7083      	strb	r3, [r0, #2]
 800b4ba:	70c1      	strb	r1, [r0, #3]
 800b4bc:	1d03      	adds	r3, r0, #4
 800b4be:	e7f1      	b.n	800b4a4 <__exponent+0x60>

0800b4c0 <_printf_float>:
 800b4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c4:	ed2d 8b02 	vpush	{d8}
 800b4c8:	b08d      	sub	sp, #52	; 0x34
 800b4ca:	460c      	mov	r4, r1
 800b4cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b4d0:	4616      	mov	r6, r2
 800b4d2:	461f      	mov	r7, r3
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	f002 fde9 	bl	800e0ac <_localeconv_r>
 800b4da:	f8d0 a000 	ldr.w	sl, [r0]
 800b4de:	4650      	mov	r0, sl
 800b4e0:	f7f4 fe86 	bl	80001f0 <strlen>
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	930a      	str	r3, [sp, #40]	; 0x28
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	9305      	str	r3, [sp, #20]
 800b4ec:	f8d8 3000 	ldr.w	r3, [r8]
 800b4f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b4f4:	3307      	adds	r3, #7
 800b4f6:	f023 0307 	bic.w	r3, r3, #7
 800b4fa:	f103 0208 	add.w	r2, r3, #8
 800b4fe:	f8c8 2000 	str.w	r2, [r8]
 800b502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b506:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b50a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b50e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b512:	9307      	str	r3, [sp, #28]
 800b514:	f8cd 8018 	str.w	r8, [sp, #24]
 800b518:	ee08 0a10 	vmov	s16, r0
 800b51c:	4b9f      	ldr	r3, [pc, #636]	; (800b79c <_printf_float+0x2dc>)
 800b51e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b522:	f04f 32ff 	mov.w	r2, #4294967295
 800b526:	f7f5 fb1b 	bl	8000b60 <__aeabi_dcmpun>
 800b52a:	bb88      	cbnz	r0, 800b590 <_printf_float+0xd0>
 800b52c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b530:	4b9a      	ldr	r3, [pc, #616]	; (800b79c <_printf_float+0x2dc>)
 800b532:	f04f 32ff 	mov.w	r2, #4294967295
 800b536:	f7f5 faf5 	bl	8000b24 <__aeabi_dcmple>
 800b53a:	bb48      	cbnz	r0, 800b590 <_printf_float+0xd0>
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	4640      	mov	r0, r8
 800b542:	4649      	mov	r1, r9
 800b544:	f7f5 fae4 	bl	8000b10 <__aeabi_dcmplt>
 800b548:	b110      	cbz	r0, 800b550 <_printf_float+0x90>
 800b54a:	232d      	movs	r3, #45	; 0x2d
 800b54c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b550:	4b93      	ldr	r3, [pc, #588]	; (800b7a0 <_printf_float+0x2e0>)
 800b552:	4894      	ldr	r0, [pc, #592]	; (800b7a4 <_printf_float+0x2e4>)
 800b554:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b558:	bf94      	ite	ls
 800b55a:	4698      	movls	r8, r3
 800b55c:	4680      	movhi	r8, r0
 800b55e:	2303      	movs	r3, #3
 800b560:	6123      	str	r3, [r4, #16]
 800b562:	9b05      	ldr	r3, [sp, #20]
 800b564:	f023 0204 	bic.w	r2, r3, #4
 800b568:	6022      	str	r2, [r4, #0]
 800b56a:	f04f 0900 	mov.w	r9, #0
 800b56e:	9700      	str	r7, [sp, #0]
 800b570:	4633      	mov	r3, r6
 800b572:	aa0b      	add	r2, sp, #44	; 0x2c
 800b574:	4621      	mov	r1, r4
 800b576:	4628      	mov	r0, r5
 800b578:	f000 f9d8 	bl	800b92c <_printf_common>
 800b57c:	3001      	adds	r0, #1
 800b57e:	f040 8090 	bne.w	800b6a2 <_printf_float+0x1e2>
 800b582:	f04f 30ff 	mov.w	r0, #4294967295
 800b586:	b00d      	add	sp, #52	; 0x34
 800b588:	ecbd 8b02 	vpop	{d8}
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b590:	4642      	mov	r2, r8
 800b592:	464b      	mov	r3, r9
 800b594:	4640      	mov	r0, r8
 800b596:	4649      	mov	r1, r9
 800b598:	f7f5 fae2 	bl	8000b60 <__aeabi_dcmpun>
 800b59c:	b140      	cbz	r0, 800b5b0 <_printf_float+0xf0>
 800b59e:	464b      	mov	r3, r9
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfbc      	itt	lt
 800b5a4:	232d      	movlt	r3, #45	; 0x2d
 800b5a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b5aa:	487f      	ldr	r0, [pc, #508]	; (800b7a8 <_printf_float+0x2e8>)
 800b5ac:	4b7f      	ldr	r3, [pc, #508]	; (800b7ac <_printf_float+0x2ec>)
 800b5ae:	e7d1      	b.n	800b554 <_printf_float+0x94>
 800b5b0:	6863      	ldr	r3, [r4, #4]
 800b5b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b5b6:	9206      	str	r2, [sp, #24]
 800b5b8:	1c5a      	adds	r2, r3, #1
 800b5ba:	d13f      	bne.n	800b63c <_printf_float+0x17c>
 800b5bc:	2306      	movs	r3, #6
 800b5be:	6063      	str	r3, [r4, #4]
 800b5c0:	9b05      	ldr	r3, [sp, #20]
 800b5c2:	6861      	ldr	r1, [r4, #4]
 800b5c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	9303      	str	r3, [sp, #12]
 800b5cc:	ab0a      	add	r3, sp, #40	; 0x28
 800b5ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b5d2:	ab09      	add	r3, sp, #36	; 0x24
 800b5d4:	ec49 8b10 	vmov	d0, r8, r9
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	6022      	str	r2, [r4, #0]
 800b5dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b5e0:	4628      	mov	r0, r5
 800b5e2:	f7ff fecd 	bl	800b380 <__cvt>
 800b5e6:	9b06      	ldr	r3, [sp, #24]
 800b5e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5ea:	2b47      	cmp	r3, #71	; 0x47
 800b5ec:	4680      	mov	r8, r0
 800b5ee:	d108      	bne.n	800b602 <_printf_float+0x142>
 800b5f0:	1cc8      	adds	r0, r1, #3
 800b5f2:	db02      	blt.n	800b5fa <_printf_float+0x13a>
 800b5f4:	6863      	ldr	r3, [r4, #4]
 800b5f6:	4299      	cmp	r1, r3
 800b5f8:	dd41      	ble.n	800b67e <_printf_float+0x1be>
 800b5fa:	f1ab 0b02 	sub.w	fp, fp, #2
 800b5fe:	fa5f fb8b 	uxtb.w	fp, fp
 800b602:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b606:	d820      	bhi.n	800b64a <_printf_float+0x18a>
 800b608:	3901      	subs	r1, #1
 800b60a:	465a      	mov	r2, fp
 800b60c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b610:	9109      	str	r1, [sp, #36]	; 0x24
 800b612:	f7ff ff17 	bl	800b444 <__exponent>
 800b616:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b618:	1813      	adds	r3, r2, r0
 800b61a:	2a01      	cmp	r2, #1
 800b61c:	4681      	mov	r9, r0
 800b61e:	6123      	str	r3, [r4, #16]
 800b620:	dc02      	bgt.n	800b628 <_printf_float+0x168>
 800b622:	6822      	ldr	r2, [r4, #0]
 800b624:	07d2      	lsls	r2, r2, #31
 800b626:	d501      	bpl.n	800b62c <_printf_float+0x16c>
 800b628:	3301      	adds	r3, #1
 800b62a:	6123      	str	r3, [r4, #16]
 800b62c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b630:	2b00      	cmp	r3, #0
 800b632:	d09c      	beq.n	800b56e <_printf_float+0xae>
 800b634:	232d      	movs	r3, #45	; 0x2d
 800b636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b63a:	e798      	b.n	800b56e <_printf_float+0xae>
 800b63c:	9a06      	ldr	r2, [sp, #24]
 800b63e:	2a47      	cmp	r2, #71	; 0x47
 800b640:	d1be      	bne.n	800b5c0 <_printf_float+0x100>
 800b642:	2b00      	cmp	r3, #0
 800b644:	d1bc      	bne.n	800b5c0 <_printf_float+0x100>
 800b646:	2301      	movs	r3, #1
 800b648:	e7b9      	b.n	800b5be <_printf_float+0xfe>
 800b64a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b64e:	d118      	bne.n	800b682 <_printf_float+0x1c2>
 800b650:	2900      	cmp	r1, #0
 800b652:	6863      	ldr	r3, [r4, #4]
 800b654:	dd0b      	ble.n	800b66e <_printf_float+0x1ae>
 800b656:	6121      	str	r1, [r4, #16]
 800b658:	b913      	cbnz	r3, 800b660 <_printf_float+0x1a0>
 800b65a:	6822      	ldr	r2, [r4, #0]
 800b65c:	07d0      	lsls	r0, r2, #31
 800b65e:	d502      	bpl.n	800b666 <_printf_float+0x1a6>
 800b660:	3301      	adds	r3, #1
 800b662:	440b      	add	r3, r1
 800b664:	6123      	str	r3, [r4, #16]
 800b666:	65a1      	str	r1, [r4, #88]	; 0x58
 800b668:	f04f 0900 	mov.w	r9, #0
 800b66c:	e7de      	b.n	800b62c <_printf_float+0x16c>
 800b66e:	b913      	cbnz	r3, 800b676 <_printf_float+0x1b6>
 800b670:	6822      	ldr	r2, [r4, #0]
 800b672:	07d2      	lsls	r2, r2, #31
 800b674:	d501      	bpl.n	800b67a <_printf_float+0x1ba>
 800b676:	3302      	adds	r3, #2
 800b678:	e7f4      	b.n	800b664 <_printf_float+0x1a4>
 800b67a:	2301      	movs	r3, #1
 800b67c:	e7f2      	b.n	800b664 <_printf_float+0x1a4>
 800b67e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b684:	4299      	cmp	r1, r3
 800b686:	db05      	blt.n	800b694 <_printf_float+0x1d4>
 800b688:	6823      	ldr	r3, [r4, #0]
 800b68a:	6121      	str	r1, [r4, #16]
 800b68c:	07d8      	lsls	r0, r3, #31
 800b68e:	d5ea      	bpl.n	800b666 <_printf_float+0x1a6>
 800b690:	1c4b      	adds	r3, r1, #1
 800b692:	e7e7      	b.n	800b664 <_printf_float+0x1a4>
 800b694:	2900      	cmp	r1, #0
 800b696:	bfd4      	ite	le
 800b698:	f1c1 0202 	rsble	r2, r1, #2
 800b69c:	2201      	movgt	r2, #1
 800b69e:	4413      	add	r3, r2
 800b6a0:	e7e0      	b.n	800b664 <_printf_float+0x1a4>
 800b6a2:	6823      	ldr	r3, [r4, #0]
 800b6a4:	055a      	lsls	r2, r3, #21
 800b6a6:	d407      	bmi.n	800b6b8 <_printf_float+0x1f8>
 800b6a8:	6923      	ldr	r3, [r4, #16]
 800b6aa:	4642      	mov	r2, r8
 800b6ac:	4631      	mov	r1, r6
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	47b8      	blx	r7
 800b6b2:	3001      	adds	r0, #1
 800b6b4:	d12c      	bne.n	800b710 <_printf_float+0x250>
 800b6b6:	e764      	b.n	800b582 <_printf_float+0xc2>
 800b6b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b6bc:	f240 80e0 	bls.w	800b880 <_printf_float+0x3c0>
 800b6c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	f7f5 fa18 	bl	8000afc <__aeabi_dcmpeq>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	d034      	beq.n	800b73a <_printf_float+0x27a>
 800b6d0:	4a37      	ldr	r2, [pc, #220]	; (800b7b0 <_printf_float+0x2f0>)
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	4631      	mov	r1, r6
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	47b8      	blx	r7
 800b6da:	3001      	adds	r0, #1
 800b6dc:	f43f af51 	beq.w	800b582 <_printf_float+0xc2>
 800b6e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	db02      	blt.n	800b6ee <_printf_float+0x22e>
 800b6e8:	6823      	ldr	r3, [r4, #0]
 800b6ea:	07d8      	lsls	r0, r3, #31
 800b6ec:	d510      	bpl.n	800b710 <_printf_float+0x250>
 800b6ee:	ee18 3a10 	vmov	r3, s16
 800b6f2:	4652      	mov	r2, sl
 800b6f4:	4631      	mov	r1, r6
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	47b8      	blx	r7
 800b6fa:	3001      	adds	r0, #1
 800b6fc:	f43f af41 	beq.w	800b582 <_printf_float+0xc2>
 800b700:	f04f 0800 	mov.w	r8, #0
 800b704:	f104 091a 	add.w	r9, r4, #26
 800b708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b70a:	3b01      	subs	r3, #1
 800b70c:	4543      	cmp	r3, r8
 800b70e:	dc09      	bgt.n	800b724 <_printf_float+0x264>
 800b710:	6823      	ldr	r3, [r4, #0]
 800b712:	079b      	lsls	r3, r3, #30
 800b714:	f100 8105 	bmi.w	800b922 <_printf_float+0x462>
 800b718:	68e0      	ldr	r0, [r4, #12]
 800b71a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b71c:	4298      	cmp	r0, r3
 800b71e:	bfb8      	it	lt
 800b720:	4618      	movlt	r0, r3
 800b722:	e730      	b.n	800b586 <_printf_float+0xc6>
 800b724:	2301      	movs	r3, #1
 800b726:	464a      	mov	r2, r9
 800b728:	4631      	mov	r1, r6
 800b72a:	4628      	mov	r0, r5
 800b72c:	47b8      	blx	r7
 800b72e:	3001      	adds	r0, #1
 800b730:	f43f af27 	beq.w	800b582 <_printf_float+0xc2>
 800b734:	f108 0801 	add.w	r8, r8, #1
 800b738:	e7e6      	b.n	800b708 <_printf_float+0x248>
 800b73a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	dc39      	bgt.n	800b7b4 <_printf_float+0x2f4>
 800b740:	4a1b      	ldr	r2, [pc, #108]	; (800b7b0 <_printf_float+0x2f0>)
 800b742:	2301      	movs	r3, #1
 800b744:	4631      	mov	r1, r6
 800b746:	4628      	mov	r0, r5
 800b748:	47b8      	blx	r7
 800b74a:	3001      	adds	r0, #1
 800b74c:	f43f af19 	beq.w	800b582 <_printf_float+0xc2>
 800b750:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b754:	4313      	orrs	r3, r2
 800b756:	d102      	bne.n	800b75e <_printf_float+0x29e>
 800b758:	6823      	ldr	r3, [r4, #0]
 800b75a:	07d9      	lsls	r1, r3, #31
 800b75c:	d5d8      	bpl.n	800b710 <_printf_float+0x250>
 800b75e:	ee18 3a10 	vmov	r3, s16
 800b762:	4652      	mov	r2, sl
 800b764:	4631      	mov	r1, r6
 800b766:	4628      	mov	r0, r5
 800b768:	47b8      	blx	r7
 800b76a:	3001      	adds	r0, #1
 800b76c:	f43f af09 	beq.w	800b582 <_printf_float+0xc2>
 800b770:	f04f 0900 	mov.w	r9, #0
 800b774:	f104 0a1a 	add.w	sl, r4, #26
 800b778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b77a:	425b      	negs	r3, r3
 800b77c:	454b      	cmp	r3, r9
 800b77e:	dc01      	bgt.n	800b784 <_printf_float+0x2c4>
 800b780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b782:	e792      	b.n	800b6aa <_printf_float+0x1ea>
 800b784:	2301      	movs	r3, #1
 800b786:	4652      	mov	r2, sl
 800b788:	4631      	mov	r1, r6
 800b78a:	4628      	mov	r0, r5
 800b78c:	47b8      	blx	r7
 800b78e:	3001      	adds	r0, #1
 800b790:	f43f aef7 	beq.w	800b582 <_printf_float+0xc2>
 800b794:	f109 0901 	add.w	r9, r9, #1
 800b798:	e7ee      	b.n	800b778 <_printf_float+0x2b8>
 800b79a:	bf00      	nop
 800b79c:	7fefffff 	.word	0x7fefffff
 800b7a0:	0803ecbd 	.word	0x0803ecbd
 800b7a4:	0803ecc1 	.word	0x0803ecc1
 800b7a8:	0803ecc9 	.word	0x0803ecc9
 800b7ac:	0803ecc5 	.word	0x0803ecc5
 800b7b0:	0803f348 	.word	0x0803f348
 800b7b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	bfa8      	it	ge
 800b7bc:	461a      	movge	r2, r3
 800b7be:	2a00      	cmp	r2, #0
 800b7c0:	4691      	mov	r9, r2
 800b7c2:	dc37      	bgt.n	800b834 <_printf_float+0x374>
 800b7c4:	f04f 0b00 	mov.w	fp, #0
 800b7c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7cc:	f104 021a 	add.w	r2, r4, #26
 800b7d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7d2:	9305      	str	r3, [sp, #20]
 800b7d4:	eba3 0309 	sub.w	r3, r3, r9
 800b7d8:	455b      	cmp	r3, fp
 800b7da:	dc33      	bgt.n	800b844 <_printf_float+0x384>
 800b7dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	db3b      	blt.n	800b85c <_printf_float+0x39c>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	07da      	lsls	r2, r3, #31
 800b7e8:	d438      	bmi.n	800b85c <_printf_float+0x39c>
 800b7ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7ec:	9a05      	ldr	r2, [sp, #20]
 800b7ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7f0:	1a9a      	subs	r2, r3, r2
 800b7f2:	eba3 0901 	sub.w	r9, r3, r1
 800b7f6:	4591      	cmp	r9, r2
 800b7f8:	bfa8      	it	ge
 800b7fa:	4691      	movge	r9, r2
 800b7fc:	f1b9 0f00 	cmp.w	r9, #0
 800b800:	dc35      	bgt.n	800b86e <_printf_float+0x3ae>
 800b802:	f04f 0800 	mov.w	r8, #0
 800b806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b80a:	f104 0a1a 	add.w	sl, r4, #26
 800b80e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b812:	1a9b      	subs	r3, r3, r2
 800b814:	eba3 0309 	sub.w	r3, r3, r9
 800b818:	4543      	cmp	r3, r8
 800b81a:	f77f af79 	ble.w	800b710 <_printf_float+0x250>
 800b81e:	2301      	movs	r3, #1
 800b820:	4652      	mov	r2, sl
 800b822:	4631      	mov	r1, r6
 800b824:	4628      	mov	r0, r5
 800b826:	47b8      	blx	r7
 800b828:	3001      	adds	r0, #1
 800b82a:	f43f aeaa 	beq.w	800b582 <_printf_float+0xc2>
 800b82e:	f108 0801 	add.w	r8, r8, #1
 800b832:	e7ec      	b.n	800b80e <_printf_float+0x34e>
 800b834:	4613      	mov	r3, r2
 800b836:	4631      	mov	r1, r6
 800b838:	4642      	mov	r2, r8
 800b83a:	4628      	mov	r0, r5
 800b83c:	47b8      	blx	r7
 800b83e:	3001      	adds	r0, #1
 800b840:	d1c0      	bne.n	800b7c4 <_printf_float+0x304>
 800b842:	e69e      	b.n	800b582 <_printf_float+0xc2>
 800b844:	2301      	movs	r3, #1
 800b846:	4631      	mov	r1, r6
 800b848:	4628      	mov	r0, r5
 800b84a:	9205      	str	r2, [sp, #20]
 800b84c:	47b8      	blx	r7
 800b84e:	3001      	adds	r0, #1
 800b850:	f43f ae97 	beq.w	800b582 <_printf_float+0xc2>
 800b854:	9a05      	ldr	r2, [sp, #20]
 800b856:	f10b 0b01 	add.w	fp, fp, #1
 800b85a:	e7b9      	b.n	800b7d0 <_printf_float+0x310>
 800b85c:	ee18 3a10 	vmov	r3, s16
 800b860:	4652      	mov	r2, sl
 800b862:	4631      	mov	r1, r6
 800b864:	4628      	mov	r0, r5
 800b866:	47b8      	blx	r7
 800b868:	3001      	adds	r0, #1
 800b86a:	d1be      	bne.n	800b7ea <_printf_float+0x32a>
 800b86c:	e689      	b.n	800b582 <_printf_float+0xc2>
 800b86e:	9a05      	ldr	r2, [sp, #20]
 800b870:	464b      	mov	r3, r9
 800b872:	4442      	add	r2, r8
 800b874:	4631      	mov	r1, r6
 800b876:	4628      	mov	r0, r5
 800b878:	47b8      	blx	r7
 800b87a:	3001      	adds	r0, #1
 800b87c:	d1c1      	bne.n	800b802 <_printf_float+0x342>
 800b87e:	e680      	b.n	800b582 <_printf_float+0xc2>
 800b880:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b882:	2a01      	cmp	r2, #1
 800b884:	dc01      	bgt.n	800b88a <_printf_float+0x3ca>
 800b886:	07db      	lsls	r3, r3, #31
 800b888:	d538      	bpl.n	800b8fc <_printf_float+0x43c>
 800b88a:	2301      	movs	r3, #1
 800b88c:	4642      	mov	r2, r8
 800b88e:	4631      	mov	r1, r6
 800b890:	4628      	mov	r0, r5
 800b892:	47b8      	blx	r7
 800b894:	3001      	adds	r0, #1
 800b896:	f43f ae74 	beq.w	800b582 <_printf_float+0xc2>
 800b89a:	ee18 3a10 	vmov	r3, s16
 800b89e:	4652      	mov	r2, sl
 800b8a0:	4631      	mov	r1, r6
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	47b8      	blx	r7
 800b8a6:	3001      	adds	r0, #1
 800b8a8:	f43f ae6b 	beq.w	800b582 <_printf_float+0xc2>
 800b8ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	f7f5 f922 	bl	8000afc <__aeabi_dcmpeq>
 800b8b8:	b9d8      	cbnz	r0, 800b8f2 <_printf_float+0x432>
 800b8ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8bc:	f108 0201 	add.w	r2, r8, #1
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	4631      	mov	r1, r6
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	47b8      	blx	r7
 800b8c8:	3001      	adds	r0, #1
 800b8ca:	d10e      	bne.n	800b8ea <_printf_float+0x42a>
 800b8cc:	e659      	b.n	800b582 <_printf_float+0xc2>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	4652      	mov	r2, sl
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b8      	blx	r7
 800b8d8:	3001      	adds	r0, #1
 800b8da:	f43f ae52 	beq.w	800b582 <_printf_float+0xc2>
 800b8de:	f108 0801 	add.w	r8, r8, #1
 800b8e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8e4:	3b01      	subs	r3, #1
 800b8e6:	4543      	cmp	r3, r8
 800b8e8:	dcf1      	bgt.n	800b8ce <_printf_float+0x40e>
 800b8ea:	464b      	mov	r3, r9
 800b8ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b8f0:	e6dc      	b.n	800b6ac <_printf_float+0x1ec>
 800b8f2:	f04f 0800 	mov.w	r8, #0
 800b8f6:	f104 0a1a 	add.w	sl, r4, #26
 800b8fa:	e7f2      	b.n	800b8e2 <_printf_float+0x422>
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	4642      	mov	r2, r8
 800b900:	e7df      	b.n	800b8c2 <_printf_float+0x402>
 800b902:	2301      	movs	r3, #1
 800b904:	464a      	mov	r2, r9
 800b906:	4631      	mov	r1, r6
 800b908:	4628      	mov	r0, r5
 800b90a:	47b8      	blx	r7
 800b90c:	3001      	adds	r0, #1
 800b90e:	f43f ae38 	beq.w	800b582 <_printf_float+0xc2>
 800b912:	f108 0801 	add.w	r8, r8, #1
 800b916:	68e3      	ldr	r3, [r4, #12]
 800b918:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b91a:	1a5b      	subs	r3, r3, r1
 800b91c:	4543      	cmp	r3, r8
 800b91e:	dcf0      	bgt.n	800b902 <_printf_float+0x442>
 800b920:	e6fa      	b.n	800b718 <_printf_float+0x258>
 800b922:	f04f 0800 	mov.w	r8, #0
 800b926:	f104 0919 	add.w	r9, r4, #25
 800b92a:	e7f4      	b.n	800b916 <_printf_float+0x456>

0800b92c <_printf_common>:
 800b92c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b930:	4616      	mov	r6, r2
 800b932:	4699      	mov	r9, r3
 800b934:	688a      	ldr	r2, [r1, #8]
 800b936:	690b      	ldr	r3, [r1, #16]
 800b938:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b93c:	4293      	cmp	r3, r2
 800b93e:	bfb8      	it	lt
 800b940:	4613      	movlt	r3, r2
 800b942:	6033      	str	r3, [r6, #0]
 800b944:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b948:	4607      	mov	r7, r0
 800b94a:	460c      	mov	r4, r1
 800b94c:	b10a      	cbz	r2, 800b952 <_printf_common+0x26>
 800b94e:	3301      	adds	r3, #1
 800b950:	6033      	str	r3, [r6, #0]
 800b952:	6823      	ldr	r3, [r4, #0]
 800b954:	0699      	lsls	r1, r3, #26
 800b956:	bf42      	ittt	mi
 800b958:	6833      	ldrmi	r3, [r6, #0]
 800b95a:	3302      	addmi	r3, #2
 800b95c:	6033      	strmi	r3, [r6, #0]
 800b95e:	6825      	ldr	r5, [r4, #0]
 800b960:	f015 0506 	ands.w	r5, r5, #6
 800b964:	d106      	bne.n	800b974 <_printf_common+0x48>
 800b966:	f104 0a19 	add.w	sl, r4, #25
 800b96a:	68e3      	ldr	r3, [r4, #12]
 800b96c:	6832      	ldr	r2, [r6, #0]
 800b96e:	1a9b      	subs	r3, r3, r2
 800b970:	42ab      	cmp	r3, r5
 800b972:	dc26      	bgt.n	800b9c2 <_printf_common+0x96>
 800b974:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b978:	1e13      	subs	r3, r2, #0
 800b97a:	6822      	ldr	r2, [r4, #0]
 800b97c:	bf18      	it	ne
 800b97e:	2301      	movne	r3, #1
 800b980:	0692      	lsls	r2, r2, #26
 800b982:	d42b      	bmi.n	800b9dc <_printf_common+0xb0>
 800b984:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b988:	4649      	mov	r1, r9
 800b98a:	4638      	mov	r0, r7
 800b98c:	47c0      	blx	r8
 800b98e:	3001      	adds	r0, #1
 800b990:	d01e      	beq.n	800b9d0 <_printf_common+0xa4>
 800b992:	6823      	ldr	r3, [r4, #0]
 800b994:	68e5      	ldr	r5, [r4, #12]
 800b996:	6832      	ldr	r2, [r6, #0]
 800b998:	f003 0306 	and.w	r3, r3, #6
 800b99c:	2b04      	cmp	r3, #4
 800b99e:	bf08      	it	eq
 800b9a0:	1aad      	subeq	r5, r5, r2
 800b9a2:	68a3      	ldr	r3, [r4, #8]
 800b9a4:	6922      	ldr	r2, [r4, #16]
 800b9a6:	bf0c      	ite	eq
 800b9a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9ac:	2500      	movne	r5, #0
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	bfc4      	itt	gt
 800b9b2:	1a9b      	subgt	r3, r3, r2
 800b9b4:	18ed      	addgt	r5, r5, r3
 800b9b6:	2600      	movs	r6, #0
 800b9b8:	341a      	adds	r4, #26
 800b9ba:	42b5      	cmp	r5, r6
 800b9bc:	d11a      	bne.n	800b9f4 <_printf_common+0xc8>
 800b9be:	2000      	movs	r0, #0
 800b9c0:	e008      	b.n	800b9d4 <_printf_common+0xa8>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	4652      	mov	r2, sl
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	4638      	mov	r0, r7
 800b9ca:	47c0      	blx	r8
 800b9cc:	3001      	adds	r0, #1
 800b9ce:	d103      	bne.n	800b9d8 <_printf_common+0xac>
 800b9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9d8:	3501      	adds	r5, #1
 800b9da:	e7c6      	b.n	800b96a <_printf_common+0x3e>
 800b9dc:	18e1      	adds	r1, r4, r3
 800b9de:	1c5a      	adds	r2, r3, #1
 800b9e0:	2030      	movs	r0, #48	; 0x30
 800b9e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9e6:	4422      	add	r2, r4
 800b9e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9f0:	3302      	adds	r3, #2
 800b9f2:	e7c7      	b.n	800b984 <_printf_common+0x58>
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	4649      	mov	r1, r9
 800b9fa:	4638      	mov	r0, r7
 800b9fc:	47c0      	blx	r8
 800b9fe:	3001      	adds	r0, #1
 800ba00:	d0e6      	beq.n	800b9d0 <_printf_common+0xa4>
 800ba02:	3601      	adds	r6, #1
 800ba04:	e7d9      	b.n	800b9ba <_printf_common+0x8e>
	...

0800ba08 <_printf_i>:
 800ba08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba0c:	7e0f      	ldrb	r7, [r1, #24]
 800ba0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba10:	2f78      	cmp	r7, #120	; 0x78
 800ba12:	4691      	mov	r9, r2
 800ba14:	4680      	mov	r8, r0
 800ba16:	460c      	mov	r4, r1
 800ba18:	469a      	mov	sl, r3
 800ba1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba1e:	d807      	bhi.n	800ba30 <_printf_i+0x28>
 800ba20:	2f62      	cmp	r7, #98	; 0x62
 800ba22:	d80a      	bhi.n	800ba3a <_printf_i+0x32>
 800ba24:	2f00      	cmp	r7, #0
 800ba26:	f000 80d8 	beq.w	800bbda <_printf_i+0x1d2>
 800ba2a:	2f58      	cmp	r7, #88	; 0x58
 800ba2c:	f000 80a3 	beq.w	800bb76 <_printf_i+0x16e>
 800ba30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba38:	e03a      	b.n	800bab0 <_printf_i+0xa8>
 800ba3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba3e:	2b15      	cmp	r3, #21
 800ba40:	d8f6      	bhi.n	800ba30 <_printf_i+0x28>
 800ba42:	a101      	add	r1, pc, #4	; (adr r1, 800ba48 <_printf_i+0x40>)
 800ba44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba48:	0800baa1 	.word	0x0800baa1
 800ba4c:	0800bab5 	.word	0x0800bab5
 800ba50:	0800ba31 	.word	0x0800ba31
 800ba54:	0800ba31 	.word	0x0800ba31
 800ba58:	0800ba31 	.word	0x0800ba31
 800ba5c:	0800ba31 	.word	0x0800ba31
 800ba60:	0800bab5 	.word	0x0800bab5
 800ba64:	0800ba31 	.word	0x0800ba31
 800ba68:	0800ba31 	.word	0x0800ba31
 800ba6c:	0800ba31 	.word	0x0800ba31
 800ba70:	0800ba31 	.word	0x0800ba31
 800ba74:	0800bbc1 	.word	0x0800bbc1
 800ba78:	0800bae5 	.word	0x0800bae5
 800ba7c:	0800bba3 	.word	0x0800bba3
 800ba80:	0800ba31 	.word	0x0800ba31
 800ba84:	0800ba31 	.word	0x0800ba31
 800ba88:	0800bbe3 	.word	0x0800bbe3
 800ba8c:	0800ba31 	.word	0x0800ba31
 800ba90:	0800bae5 	.word	0x0800bae5
 800ba94:	0800ba31 	.word	0x0800ba31
 800ba98:	0800ba31 	.word	0x0800ba31
 800ba9c:	0800bbab 	.word	0x0800bbab
 800baa0:	682b      	ldr	r3, [r5, #0]
 800baa2:	1d1a      	adds	r2, r3, #4
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	602a      	str	r2, [r5, #0]
 800baa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800baac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bab0:	2301      	movs	r3, #1
 800bab2:	e0a3      	b.n	800bbfc <_printf_i+0x1f4>
 800bab4:	6820      	ldr	r0, [r4, #0]
 800bab6:	6829      	ldr	r1, [r5, #0]
 800bab8:	0606      	lsls	r6, r0, #24
 800baba:	f101 0304 	add.w	r3, r1, #4
 800babe:	d50a      	bpl.n	800bad6 <_printf_i+0xce>
 800bac0:	680e      	ldr	r6, [r1, #0]
 800bac2:	602b      	str	r3, [r5, #0]
 800bac4:	2e00      	cmp	r6, #0
 800bac6:	da03      	bge.n	800bad0 <_printf_i+0xc8>
 800bac8:	232d      	movs	r3, #45	; 0x2d
 800baca:	4276      	negs	r6, r6
 800bacc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bad0:	485e      	ldr	r0, [pc, #376]	; (800bc4c <_printf_i+0x244>)
 800bad2:	230a      	movs	r3, #10
 800bad4:	e019      	b.n	800bb0a <_printf_i+0x102>
 800bad6:	680e      	ldr	r6, [r1, #0]
 800bad8:	602b      	str	r3, [r5, #0]
 800bada:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bade:	bf18      	it	ne
 800bae0:	b236      	sxthne	r6, r6
 800bae2:	e7ef      	b.n	800bac4 <_printf_i+0xbc>
 800bae4:	682b      	ldr	r3, [r5, #0]
 800bae6:	6820      	ldr	r0, [r4, #0]
 800bae8:	1d19      	adds	r1, r3, #4
 800baea:	6029      	str	r1, [r5, #0]
 800baec:	0601      	lsls	r1, r0, #24
 800baee:	d501      	bpl.n	800baf4 <_printf_i+0xec>
 800baf0:	681e      	ldr	r6, [r3, #0]
 800baf2:	e002      	b.n	800bafa <_printf_i+0xf2>
 800baf4:	0646      	lsls	r6, r0, #25
 800baf6:	d5fb      	bpl.n	800baf0 <_printf_i+0xe8>
 800baf8:	881e      	ldrh	r6, [r3, #0]
 800bafa:	4854      	ldr	r0, [pc, #336]	; (800bc4c <_printf_i+0x244>)
 800bafc:	2f6f      	cmp	r7, #111	; 0x6f
 800bafe:	bf0c      	ite	eq
 800bb00:	2308      	moveq	r3, #8
 800bb02:	230a      	movne	r3, #10
 800bb04:	2100      	movs	r1, #0
 800bb06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb0a:	6865      	ldr	r5, [r4, #4]
 800bb0c:	60a5      	str	r5, [r4, #8]
 800bb0e:	2d00      	cmp	r5, #0
 800bb10:	bfa2      	ittt	ge
 800bb12:	6821      	ldrge	r1, [r4, #0]
 800bb14:	f021 0104 	bicge.w	r1, r1, #4
 800bb18:	6021      	strge	r1, [r4, #0]
 800bb1a:	b90e      	cbnz	r6, 800bb20 <_printf_i+0x118>
 800bb1c:	2d00      	cmp	r5, #0
 800bb1e:	d04d      	beq.n	800bbbc <_printf_i+0x1b4>
 800bb20:	4615      	mov	r5, r2
 800bb22:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb26:	fb03 6711 	mls	r7, r3, r1, r6
 800bb2a:	5dc7      	ldrb	r7, [r0, r7]
 800bb2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb30:	4637      	mov	r7, r6
 800bb32:	42bb      	cmp	r3, r7
 800bb34:	460e      	mov	r6, r1
 800bb36:	d9f4      	bls.n	800bb22 <_printf_i+0x11a>
 800bb38:	2b08      	cmp	r3, #8
 800bb3a:	d10b      	bne.n	800bb54 <_printf_i+0x14c>
 800bb3c:	6823      	ldr	r3, [r4, #0]
 800bb3e:	07de      	lsls	r6, r3, #31
 800bb40:	d508      	bpl.n	800bb54 <_printf_i+0x14c>
 800bb42:	6923      	ldr	r3, [r4, #16]
 800bb44:	6861      	ldr	r1, [r4, #4]
 800bb46:	4299      	cmp	r1, r3
 800bb48:	bfde      	ittt	le
 800bb4a:	2330      	movle	r3, #48	; 0x30
 800bb4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb50:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb54:	1b52      	subs	r2, r2, r5
 800bb56:	6122      	str	r2, [r4, #16]
 800bb58:	f8cd a000 	str.w	sl, [sp]
 800bb5c:	464b      	mov	r3, r9
 800bb5e:	aa03      	add	r2, sp, #12
 800bb60:	4621      	mov	r1, r4
 800bb62:	4640      	mov	r0, r8
 800bb64:	f7ff fee2 	bl	800b92c <_printf_common>
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d14c      	bne.n	800bc06 <_printf_i+0x1fe>
 800bb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb70:	b004      	add	sp, #16
 800bb72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb76:	4835      	ldr	r0, [pc, #212]	; (800bc4c <_printf_i+0x244>)
 800bb78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bb7c:	6829      	ldr	r1, [r5, #0]
 800bb7e:	6823      	ldr	r3, [r4, #0]
 800bb80:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb84:	6029      	str	r1, [r5, #0]
 800bb86:	061d      	lsls	r5, r3, #24
 800bb88:	d514      	bpl.n	800bbb4 <_printf_i+0x1ac>
 800bb8a:	07df      	lsls	r7, r3, #31
 800bb8c:	bf44      	itt	mi
 800bb8e:	f043 0320 	orrmi.w	r3, r3, #32
 800bb92:	6023      	strmi	r3, [r4, #0]
 800bb94:	b91e      	cbnz	r6, 800bb9e <_printf_i+0x196>
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	f023 0320 	bic.w	r3, r3, #32
 800bb9c:	6023      	str	r3, [r4, #0]
 800bb9e:	2310      	movs	r3, #16
 800bba0:	e7b0      	b.n	800bb04 <_printf_i+0xfc>
 800bba2:	6823      	ldr	r3, [r4, #0]
 800bba4:	f043 0320 	orr.w	r3, r3, #32
 800bba8:	6023      	str	r3, [r4, #0]
 800bbaa:	2378      	movs	r3, #120	; 0x78
 800bbac:	4828      	ldr	r0, [pc, #160]	; (800bc50 <_printf_i+0x248>)
 800bbae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bbb2:	e7e3      	b.n	800bb7c <_printf_i+0x174>
 800bbb4:	0659      	lsls	r1, r3, #25
 800bbb6:	bf48      	it	mi
 800bbb8:	b2b6      	uxthmi	r6, r6
 800bbba:	e7e6      	b.n	800bb8a <_printf_i+0x182>
 800bbbc:	4615      	mov	r5, r2
 800bbbe:	e7bb      	b.n	800bb38 <_printf_i+0x130>
 800bbc0:	682b      	ldr	r3, [r5, #0]
 800bbc2:	6826      	ldr	r6, [r4, #0]
 800bbc4:	6961      	ldr	r1, [r4, #20]
 800bbc6:	1d18      	adds	r0, r3, #4
 800bbc8:	6028      	str	r0, [r5, #0]
 800bbca:	0635      	lsls	r5, r6, #24
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	d501      	bpl.n	800bbd4 <_printf_i+0x1cc>
 800bbd0:	6019      	str	r1, [r3, #0]
 800bbd2:	e002      	b.n	800bbda <_printf_i+0x1d2>
 800bbd4:	0670      	lsls	r0, r6, #25
 800bbd6:	d5fb      	bpl.n	800bbd0 <_printf_i+0x1c8>
 800bbd8:	8019      	strh	r1, [r3, #0]
 800bbda:	2300      	movs	r3, #0
 800bbdc:	6123      	str	r3, [r4, #16]
 800bbde:	4615      	mov	r5, r2
 800bbe0:	e7ba      	b.n	800bb58 <_printf_i+0x150>
 800bbe2:	682b      	ldr	r3, [r5, #0]
 800bbe4:	1d1a      	adds	r2, r3, #4
 800bbe6:	602a      	str	r2, [r5, #0]
 800bbe8:	681d      	ldr	r5, [r3, #0]
 800bbea:	6862      	ldr	r2, [r4, #4]
 800bbec:	2100      	movs	r1, #0
 800bbee:	4628      	mov	r0, r5
 800bbf0:	f7f4 fb06 	bl	8000200 <memchr>
 800bbf4:	b108      	cbz	r0, 800bbfa <_printf_i+0x1f2>
 800bbf6:	1b40      	subs	r0, r0, r5
 800bbf8:	6060      	str	r0, [r4, #4]
 800bbfa:	6863      	ldr	r3, [r4, #4]
 800bbfc:	6123      	str	r3, [r4, #16]
 800bbfe:	2300      	movs	r3, #0
 800bc00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc04:	e7a8      	b.n	800bb58 <_printf_i+0x150>
 800bc06:	6923      	ldr	r3, [r4, #16]
 800bc08:	462a      	mov	r2, r5
 800bc0a:	4649      	mov	r1, r9
 800bc0c:	4640      	mov	r0, r8
 800bc0e:	47d0      	blx	sl
 800bc10:	3001      	adds	r0, #1
 800bc12:	d0ab      	beq.n	800bb6c <_printf_i+0x164>
 800bc14:	6823      	ldr	r3, [r4, #0]
 800bc16:	079b      	lsls	r3, r3, #30
 800bc18:	d413      	bmi.n	800bc42 <_printf_i+0x23a>
 800bc1a:	68e0      	ldr	r0, [r4, #12]
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	4298      	cmp	r0, r3
 800bc20:	bfb8      	it	lt
 800bc22:	4618      	movlt	r0, r3
 800bc24:	e7a4      	b.n	800bb70 <_printf_i+0x168>
 800bc26:	2301      	movs	r3, #1
 800bc28:	4632      	mov	r2, r6
 800bc2a:	4649      	mov	r1, r9
 800bc2c:	4640      	mov	r0, r8
 800bc2e:	47d0      	blx	sl
 800bc30:	3001      	adds	r0, #1
 800bc32:	d09b      	beq.n	800bb6c <_printf_i+0x164>
 800bc34:	3501      	adds	r5, #1
 800bc36:	68e3      	ldr	r3, [r4, #12]
 800bc38:	9903      	ldr	r1, [sp, #12]
 800bc3a:	1a5b      	subs	r3, r3, r1
 800bc3c:	42ab      	cmp	r3, r5
 800bc3e:	dcf2      	bgt.n	800bc26 <_printf_i+0x21e>
 800bc40:	e7eb      	b.n	800bc1a <_printf_i+0x212>
 800bc42:	2500      	movs	r5, #0
 800bc44:	f104 0619 	add.w	r6, r4, #25
 800bc48:	e7f5      	b.n	800bc36 <_printf_i+0x22e>
 800bc4a:	bf00      	nop
 800bc4c:	0803eccd 	.word	0x0803eccd
 800bc50:	0803ecde 	.word	0x0803ecde

0800bc54 <_sbrk_r>:
 800bc54:	b538      	push	{r3, r4, r5, lr}
 800bc56:	4d06      	ldr	r5, [pc, #24]	; (800bc70 <_sbrk_r+0x1c>)
 800bc58:	2300      	movs	r3, #0
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	4608      	mov	r0, r1
 800bc5e:	602b      	str	r3, [r5, #0]
 800bc60:	f006 f97c 	bl	8011f5c <_sbrk>
 800bc64:	1c43      	adds	r3, r0, #1
 800bc66:	d102      	bne.n	800bc6e <_sbrk_r+0x1a>
 800bc68:	682b      	ldr	r3, [r5, #0]
 800bc6a:	b103      	cbz	r3, 800bc6e <_sbrk_r+0x1a>
 800bc6c:	6023      	str	r3, [r4, #0]
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	200037c8 	.word	0x200037c8

0800bc74 <siprintf>:
 800bc74:	b40e      	push	{r1, r2, r3}
 800bc76:	b500      	push	{lr}
 800bc78:	b09c      	sub	sp, #112	; 0x70
 800bc7a:	ab1d      	add	r3, sp, #116	; 0x74
 800bc7c:	9002      	str	r0, [sp, #8]
 800bc7e:	9006      	str	r0, [sp, #24]
 800bc80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc84:	4809      	ldr	r0, [pc, #36]	; (800bcac <siprintf+0x38>)
 800bc86:	9107      	str	r1, [sp, #28]
 800bc88:	9104      	str	r1, [sp, #16]
 800bc8a:	4909      	ldr	r1, [pc, #36]	; (800bcb0 <siprintf+0x3c>)
 800bc8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc90:	9105      	str	r1, [sp, #20]
 800bc92:	6800      	ldr	r0, [r0, #0]
 800bc94:	9301      	str	r3, [sp, #4]
 800bc96:	a902      	add	r1, sp, #8
 800bc98:	f002 fed4 	bl	800ea44 <_svfiprintf_r>
 800bc9c:	9b02      	ldr	r3, [sp, #8]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	701a      	strb	r2, [r3, #0]
 800bca2:	b01c      	add	sp, #112	; 0x70
 800bca4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bca8:	b003      	add	sp, #12
 800bcaa:	4770      	bx	lr
 800bcac:	200002a4 	.word	0x200002a4
 800bcb0:	ffff0208 	.word	0xffff0208

0800bcb4 <siscanf>:
 800bcb4:	b40e      	push	{r1, r2, r3}
 800bcb6:	b510      	push	{r4, lr}
 800bcb8:	b09f      	sub	sp, #124	; 0x7c
 800bcba:	ac21      	add	r4, sp, #132	; 0x84
 800bcbc:	f44f 7101 	mov.w	r1, #516	; 0x204
 800bcc0:	f854 2b04 	ldr.w	r2, [r4], #4
 800bcc4:	9201      	str	r2, [sp, #4]
 800bcc6:	f8ad 101c 	strh.w	r1, [sp, #28]
 800bcca:	9004      	str	r0, [sp, #16]
 800bccc:	9008      	str	r0, [sp, #32]
 800bcce:	f7f4 fa8f 	bl	80001f0 <strlen>
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	; (800bd04 <siscanf+0x50>)
 800bcd4:	9005      	str	r0, [sp, #20]
 800bcd6:	9009      	str	r0, [sp, #36]	; 0x24
 800bcd8:	930d      	str	r3, [sp, #52]	; 0x34
 800bcda:	480b      	ldr	r0, [pc, #44]	; (800bd08 <siscanf+0x54>)
 800bcdc:	9a01      	ldr	r2, [sp, #4]
 800bcde:	6800      	ldr	r0, [r0, #0]
 800bce0:	9403      	str	r4, [sp, #12]
 800bce2:	2300      	movs	r3, #0
 800bce4:	9311      	str	r3, [sp, #68]	; 0x44
 800bce6:	9316      	str	r3, [sp, #88]	; 0x58
 800bce8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bcec:	f8ad 301e 	strh.w	r3, [sp, #30]
 800bcf0:	a904      	add	r1, sp, #16
 800bcf2:	4623      	mov	r3, r4
 800bcf4:	f003 f800 	bl	800ecf8 <__ssvfiscanf_r>
 800bcf8:	b01f      	add	sp, #124	; 0x7c
 800bcfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcfe:	b003      	add	sp, #12
 800bd00:	4770      	bx	lr
 800bd02:	bf00      	nop
 800bd04:	0800bd2f 	.word	0x0800bd2f
 800bd08:	200002a4 	.word	0x200002a4

0800bd0c <__sread>:
 800bd0c:	b510      	push	{r4, lr}
 800bd0e:	460c      	mov	r4, r1
 800bd10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd14:	f003 faba 	bl	800f28c <_read_r>
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	bfab      	itete	ge
 800bd1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd1e:	89a3      	ldrhlt	r3, [r4, #12]
 800bd20:	181b      	addge	r3, r3, r0
 800bd22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd26:	bfac      	ite	ge
 800bd28:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd2a:	81a3      	strhlt	r3, [r4, #12]
 800bd2c:	bd10      	pop	{r4, pc}

0800bd2e <__seofread>:
 800bd2e:	2000      	movs	r0, #0
 800bd30:	4770      	bx	lr

0800bd32 <__swrite>:
 800bd32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd36:	461f      	mov	r7, r3
 800bd38:	898b      	ldrh	r3, [r1, #12]
 800bd3a:	05db      	lsls	r3, r3, #23
 800bd3c:	4605      	mov	r5, r0
 800bd3e:	460c      	mov	r4, r1
 800bd40:	4616      	mov	r6, r2
 800bd42:	d505      	bpl.n	800bd50 <__swrite+0x1e>
 800bd44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd48:	2302      	movs	r3, #2
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f002 f9b8 	bl	800e0c0 <_lseek_r>
 800bd50:	89a3      	ldrh	r3, [r4, #12]
 800bd52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd5a:	81a3      	strh	r3, [r4, #12]
 800bd5c:	4632      	mov	r2, r6
 800bd5e:	463b      	mov	r3, r7
 800bd60:	4628      	mov	r0, r5
 800bd62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd66:	f001 b871 	b.w	800ce4c <_write_r>

0800bd6a <__sseek>:
 800bd6a:	b510      	push	{r4, lr}
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd72:	f002 f9a5 	bl	800e0c0 <_lseek_r>
 800bd76:	1c43      	adds	r3, r0, #1
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	bf15      	itete	ne
 800bd7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd86:	81a3      	strheq	r3, [r4, #12]
 800bd88:	bf18      	it	ne
 800bd8a:	81a3      	strhne	r3, [r4, #12]
 800bd8c:	bd10      	pop	{r4, pc}

0800bd8e <__sclose>:
 800bd8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd92:	f001 b8e7 	b.w	800cf64 <_close_r>
	...

0800bd98 <iso_year_adjust>:
 800bd98:	6942      	ldr	r2, [r0, #20]
 800bd9a:	2a00      	cmp	r2, #0
 800bd9c:	f240 736c 	movw	r3, #1900	; 0x76c
 800bda0:	bfa8      	it	ge
 800bda2:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 800bda6:	4413      	add	r3, r2
 800bda8:	0792      	lsls	r2, r2, #30
 800bdaa:	d105      	bne.n	800bdb8 <iso_year_adjust+0x20>
 800bdac:	2164      	movs	r1, #100	; 0x64
 800bdae:	fb93 f2f1 	sdiv	r2, r3, r1
 800bdb2:	fb01 3212 	mls	r2, r1, r2, r3
 800bdb6:	b9da      	cbnz	r2, 800bdf0 <iso_year_adjust+0x58>
 800bdb8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bdbc:	fb93 f1f2 	sdiv	r1, r3, r2
 800bdc0:	fb02 3311 	mls	r3, r2, r1, r3
 800bdc4:	fab3 f383 	clz	r3, r3
 800bdc8:	095b      	lsrs	r3, r3, #5
 800bdca:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 800bdce:	0040      	lsls	r0, r0, #1
 800bdd0:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 800bdd4:	4418      	add	r0, r3
 800bdd6:	f241 63a2 	movw	r3, #5794	; 0x16a2
 800bdda:	4298      	cmp	r0, r3
 800bddc:	d03a      	beq.n	800be54 <iso_year_adjust+0xbc>
 800bdde:	dc21      	bgt.n	800be24 <iso_year_adjust+0x8c>
 800bde0:	2801      	cmp	r0, #1
 800bde2:	dc1a      	bgt.n	800be1a <iso_year_adjust+0x82>
 800bde4:	2800      	cmp	r0, #0
 800bde6:	bfb4      	ite	lt
 800bde8:	2000      	movlt	r0, #0
 800bdea:	f04f 30ff 	movge.w	r0, #4294967295
 800bdee:	4770      	bx	lr
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	e7ea      	b.n	800bdca <iso_year_adjust+0x32>
 800bdf4:	2817      	cmp	r0, #23
 800bdf6:	d813      	bhi.n	800be20 <iso_year_adjust+0x88>
 800bdf8:	e8df f000 	tbb	[pc, r0]
 800bdfc:	0c0c0c0c 	.word	0x0c0c0c0c
 800be00:	0c0c1212 	.word	0x0c0c1212
 800be04:	12121212 	.word	0x12121212
 800be08:	12121212 	.word	0x12121212
 800be0c:	0c0c1212 	.word	0x0c0c1212
 800be10:	0c0c1212 	.word	0x0c0c1212
 800be14:	f04f 30ff 	mov.w	r0, #4294967295
 800be18:	4770      	bx	lr
 800be1a:	380a      	subs	r0, #10
 800be1c:	2817      	cmp	r0, #23
 800be1e:	d9e9      	bls.n	800bdf4 <iso_year_adjust+0x5c>
 800be20:	2000      	movs	r0, #0
 800be22:	4770      	bx	lr
 800be24:	f241 63b4 	movw	r3, #5812	; 0x16b4
 800be28:	4298      	cmp	r0, r3
 800be2a:	dc06      	bgt.n	800be3a <iso_year_adjust+0xa2>
 800be2c:	f241 63b1 	movw	r3, #5809	; 0x16b1
 800be30:	4298      	cmp	r0, r3
 800be32:	bfd4      	ite	le
 800be34:	2000      	movle	r0, #0
 800be36:	2001      	movgt	r0, #1
 800be38:	4770      	bx	lr
 800be3a:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 800be3e:	3802      	subs	r0, #2
 800be40:	2815      	cmp	r0, #21
 800be42:	d8ed      	bhi.n	800be20 <iso_year_adjust+0x88>
 800be44:	2301      	movs	r3, #1
 800be46:	4083      	lsls	r3, r0
 800be48:	4803      	ldr	r0, [pc, #12]	; (800be58 <iso_year_adjust+0xc0>)
 800be4a:	4018      	ands	r0, r3
 800be4c:	3800      	subs	r0, #0
 800be4e:	bf18      	it	ne
 800be50:	2001      	movne	r0, #1
 800be52:	4770      	bx	lr
 800be54:	2001      	movs	r0, #1
 800be56:	4770      	bx	lr
 800be58:	002a001f 	.word	0x002a001f

0800be5c <__strftime.isra.0>:
 800be5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be60:	b08f      	sub	sp, #60	; 0x3c
 800be62:	461e      	mov	r6, r3
 800be64:	2300      	movs	r3, #0
 800be66:	4607      	mov	r7, r0
 800be68:	460d      	mov	r5, r1
 800be6a:	9302      	str	r3, [sp, #8]
 800be6c:	461c      	mov	r4, r3
 800be6e:	7813      	ldrb	r3, [r2, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	f000 84ba 	beq.w	800c7ea <__strftime.isra.0+0x98e>
 800be76:	2b25      	cmp	r3, #37	; 0x25
 800be78:	d11f      	bne.n	800beba <__strftime.isra.0+0x5e>
 800be7a:	f892 b001 	ldrb.w	fp, [r2, #1]
 800be7e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 800be82:	d024      	beq.n	800bece <__strftime.isra.0+0x72>
 800be84:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 800be88:	d021      	beq.n	800bece <__strftime.isra.0+0x72>
 800be8a:	f102 0801 	add.w	r8, r2, #1
 800be8e:	f04f 0b00 	mov.w	fp, #0
 800be92:	f898 2000 	ldrb.w	r2, [r8]
 800be96:	3a31      	subs	r2, #49	; 0x31
 800be98:	2a08      	cmp	r2, #8
 800be9a:	d81b      	bhi.n	800bed4 <__strftime.isra.0+0x78>
 800be9c:	4640      	mov	r0, r8
 800be9e:	220a      	movs	r2, #10
 800bea0:	a906      	add	r1, sp, #24
 800bea2:	f000 fd3b 	bl	800c91c <strtoul>
 800bea6:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800beaa:	4681      	mov	r9, r0
 800beac:	f898 2000 	ldrb.w	r2, [r8]
 800beb0:	2a45      	cmp	r2, #69	; 0x45
 800beb2:	d112      	bne.n	800beda <__strftime.isra.0+0x7e>
 800beb4:	f108 0801 	add.w	r8, r8, #1
 800beb8:	e011      	b.n	800bede <__strftime.isra.0+0x82>
 800beba:	1e69      	subs	r1, r5, #1
 800bebc:	42a1      	cmp	r1, r4
 800bebe:	d802      	bhi.n	800bec6 <__strftime.isra.0+0x6a>
 800bec0:	2400      	movs	r4, #0
 800bec2:	f000 bc95 	b.w	800c7f0 <__strftime.isra.0+0x994>
 800bec6:	553b      	strb	r3, [r7, r4]
 800bec8:	3201      	adds	r2, #1
 800beca:	3401      	adds	r4, #1
 800becc:	e7cf      	b.n	800be6e <__strftime.isra.0+0x12>
 800bece:	f102 0802 	add.w	r8, r2, #2
 800bed2:	e7de      	b.n	800be92 <__strftime.isra.0+0x36>
 800bed4:	f04f 0900 	mov.w	r9, #0
 800bed8:	e7e8      	b.n	800beac <__strftime.isra.0+0x50>
 800beda:	2a4f      	cmp	r2, #79	; 0x4f
 800bedc:	d0ea      	beq.n	800beb4 <__strftime.isra.0+0x58>
 800bede:	f898 0000 	ldrb.w	r0, [r8]
 800bee2:	f1a0 0225 	sub.w	r2, r0, #37	; 0x25
 800bee6:	2a55      	cmp	r2, #85	; 0x55
 800bee8:	d8ea      	bhi.n	800bec0 <__strftime.isra.0+0x64>
 800beea:	a301      	add	r3, pc, #4	; (adr r3, 800bef0 <__strftime.isra.0+0x94>)
 800beec:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800bef0:	0800c7df 	.word	0x0800c7df
 800bef4:	0800bec1 	.word	0x0800bec1
 800bef8:	0800bec1 	.word	0x0800bec1
 800befc:	0800bec1 	.word	0x0800bec1
 800bf00:	0800bec1 	.word	0x0800bec1
 800bf04:	0800bec1 	.word	0x0800bec1
 800bf08:	0800bec1 	.word	0x0800bec1
 800bf0c:	0800bec1 	.word	0x0800bec1
 800bf10:	0800bec1 	.word	0x0800bec1
 800bf14:	0800bec1 	.word	0x0800bec1
 800bf18:	0800bec1 	.word	0x0800bec1
 800bf1c:	0800bec1 	.word	0x0800bec1
 800bf20:	0800bec1 	.word	0x0800bec1
 800bf24:	0800bec1 	.word	0x0800bec1
 800bf28:	0800bec1 	.word	0x0800bec1
 800bf2c:	0800bec1 	.word	0x0800bec1
 800bf30:	0800bec1 	.word	0x0800bec1
 800bf34:	0800bec1 	.word	0x0800bec1
 800bf38:	0800bec1 	.word	0x0800bec1
 800bf3c:	0800bec1 	.word	0x0800bec1
 800bf40:	0800bec1 	.word	0x0800bec1
 800bf44:	0800bec1 	.word	0x0800bec1
 800bf48:	0800bec1 	.word	0x0800bec1
 800bf4c:	0800bec1 	.word	0x0800bec1
 800bf50:	0800bec1 	.word	0x0800bec1
 800bf54:	0800bec1 	.word	0x0800bec1
 800bf58:	0800bec1 	.word	0x0800bec1
 800bf5c:	0800bec1 	.word	0x0800bec1
 800bf60:	0800c085 	.word	0x0800c085
 800bf64:	0800c0dd 	.word	0x0800c0dd
 800bf68:	0800c14b 	.word	0x0800c14b
 800bf6c:	0800c1e9 	.word	0x0800c1e9
 800bf70:	0800bec1 	.word	0x0800bec1
 800bf74:	0800c235 	.word	0x0800c235
 800bf78:	0800c321 	.word	0x0800c321
 800bf7c:	0800c3fb 	.word	0x0800c3fb
 800bf80:	0800c409 	.word	0x0800c409
 800bf84:	0800bec1 	.word	0x0800bec1
 800bf88:	0800bec1 	.word	0x0800bec1
 800bf8c:	0800bec1 	.word	0x0800bec1
 800bf90:	0800c439 	.word	0x0800c439
 800bf94:	0800bec1 	.word	0x0800bec1
 800bf98:	0800bec1 	.word	0x0800bec1
 800bf9c:	0800c44d 	.word	0x0800c44d
 800bfa0:	0800bec1 	.word	0x0800bec1
 800bfa4:	0800c49f 	.word	0x0800c49f
 800bfa8:	0800c5b3 	.word	0x0800c5b3
 800bfac:	0800c5c3 	.word	0x0800c5c3
 800bfb0:	0800c5eb 	.word	0x0800c5eb
 800bfb4:	0800c625 	.word	0x0800c625
 800bfb8:	0800c699 	.word	0x0800c699
 800bfbc:	0800c143 	.word	0x0800c143
 800bfc0:	0800c6c5 	.word	0x0800c6c5
 800bfc4:	0800c78d 	.word	0x0800c78d
 800bfc8:	0800bec1 	.word	0x0800bec1
 800bfcc:	0800bec1 	.word	0x0800bec1
 800bfd0:	0800bec1 	.word	0x0800bec1
 800bfd4:	0800bec1 	.word	0x0800bec1
 800bfd8:	0800bec1 	.word	0x0800bec1
 800bfdc:	0800bec1 	.word	0x0800bec1
 800bfe0:	0800c049 	.word	0x0800c049
 800bfe4:	0800c0b3 	.word	0x0800c0b3
 800bfe8:	0800c109 	.word	0x0800c109
 800bfec:	0800c1c5 	.word	0x0800c1c5
 800bff0:	0800c1c5 	.word	0x0800c1c5
 800bff4:	0800bec1 	.word	0x0800bec1
 800bff8:	0800c287 	.word	0x0800c287
 800bffc:	0800c0b3 	.word	0x0800c0b3
 800c000:	0800bec1 	.word	0x0800bec1
 800c004:	0800c42b 	.word	0x0800c42b
 800c008:	0800c3fb 	.word	0x0800c3fb
 800c00c:	0800c409 	.word	0x0800c409
 800c010:	0800c433 	.word	0x0800c433
 800c014:	0800c43d 	.word	0x0800c43d
 800c018:	0800bec1 	.word	0x0800bec1
 800c01c:	0800c44d 	.word	0x0800c44d
 800c020:	0800bec1 	.word	0x0800bec1
 800c024:	0800c133 	.word	0x0800c133
 800c028:	0800c4b1 	.word	0x0800c4b1
 800c02c:	0800c5b7 	.word	0x0800c5b7
 800c030:	0800c5d1 	.word	0x0800c5d1
 800c034:	0800bec1 	.word	0x0800bec1
 800c038:	0800c68b 	.word	0x0800c68b
 800c03c:	0800c13b 	.word	0x0800c13b
 800c040:	0800c6a9 	.word	0x0800c6a9
 800c044:	0800c717 	.word	0x0800c717
 800c048:	69b3      	ldr	r3, [r6, #24]
 800c04a:	4aa9      	ldr	r2, [pc, #676]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c04c:	3318      	adds	r3, #24
 800c04e:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 800c052:	4648      	mov	r0, r9
 800c054:	f7f4 f8cc 	bl	80001f0 <strlen>
 800c058:	f109 39ff 	add.w	r9, r9, #4294967295
 800c05c:	4420      	add	r0, r4
 800c05e:	1e6b      	subs	r3, r5, #1
 800c060:	42a0      	cmp	r0, r4
 800c062:	d107      	bne.n	800c074 <__strftime.isra.0+0x218>
 800c064:	f898 3000 	ldrb.w	r3, [r8]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	f000 83be 	beq.w	800c7ea <__strftime.isra.0+0x98e>
 800c06e:	f108 0201 	add.w	r2, r8, #1
 800c072:	e6fc      	b.n	800be6e <__strftime.isra.0+0x12>
 800c074:	42a3      	cmp	r3, r4
 800c076:	f67f af23 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c07a:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 800c07e:	553a      	strb	r2, [r7, r4]
 800c080:	3401      	adds	r4, #1
 800c082:	e7ed      	b.n	800c060 <__strftime.isra.0+0x204>
 800c084:	69b2      	ldr	r2, [r6, #24]
 800c086:	4b9a      	ldr	r3, [pc, #616]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c088:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c08c:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 800c090:	4648      	mov	r0, r9
 800c092:	f7f4 f8ad 	bl	80001f0 <strlen>
 800c096:	f109 39ff 	add.w	r9, r9, #4294967295
 800c09a:	4420      	add	r0, r4
 800c09c:	1e6b      	subs	r3, r5, #1
 800c09e:	42a0      	cmp	r0, r4
 800c0a0:	d0e0      	beq.n	800c064 <__strftime.isra.0+0x208>
 800c0a2:	42a3      	cmp	r3, r4
 800c0a4:	f67f af0c 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c0a8:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 800c0ac:	553a      	strb	r2, [r7, r4]
 800c0ae:	3401      	adds	r4, #1
 800c0b0:	e7f5      	b.n	800c09e <__strftime.isra.0+0x242>
 800c0b2:	4b8f      	ldr	r3, [pc, #572]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c0b4:	6932      	ldr	r2, [r6, #16]
 800c0b6:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 800c0ba:	4648      	mov	r0, r9
 800c0bc:	f7f4 f898 	bl	80001f0 <strlen>
 800c0c0:	f109 39ff 	add.w	r9, r9, #4294967295
 800c0c4:	4420      	add	r0, r4
 800c0c6:	1e6b      	subs	r3, r5, #1
 800c0c8:	42a0      	cmp	r0, r4
 800c0ca:	d0cb      	beq.n	800c064 <__strftime.isra.0+0x208>
 800c0cc:	42a3      	cmp	r3, r4
 800c0ce:	f67f aef7 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c0d2:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 800c0d6:	553a      	strb	r2, [r7, r4]
 800c0d8:	3401      	adds	r4, #1
 800c0da:	e7f5      	b.n	800c0c8 <__strftime.isra.0+0x26c>
 800c0dc:	6933      	ldr	r3, [r6, #16]
 800c0de:	4a84      	ldr	r2, [pc, #528]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c0e0:	330c      	adds	r3, #12
 800c0e2:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 800c0e6:	4648      	mov	r0, r9
 800c0e8:	f7f4 f882 	bl	80001f0 <strlen>
 800c0ec:	f109 39ff 	add.w	r9, r9, #4294967295
 800c0f0:	4420      	add	r0, r4
 800c0f2:	1e6b      	subs	r3, r5, #1
 800c0f4:	42a0      	cmp	r0, r4
 800c0f6:	d0b5      	beq.n	800c064 <__strftime.isra.0+0x208>
 800c0f8:	42a3      	cmp	r3, r4
 800c0fa:	f67f aee1 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c0fe:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 800c102:	553a      	strb	r2, [r7, r4]
 800c104:	3401      	adds	r4, #1
 800c106:	e7f5      	b.n	800c0f4 <__strftime.isra.0+0x298>
 800c108:	4b79      	ldr	r3, [pc, #484]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c10a:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 800c10e:	4648      	mov	r0, r9
 800c110:	f7f4 f86e 	bl	80001f0 <strlen>
 800c114:	f899 3000 	ldrb.w	r3, [r9]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d0a3      	beq.n	800c064 <__strftime.isra.0+0x208>
 800c11c:	4633      	mov	r3, r6
 800c11e:	464a      	mov	r2, r9
 800c120:	1b29      	subs	r1, r5, r4
 800c122:	1938      	adds	r0, r7, r4
 800c124:	f7ff fe9a 	bl	800be5c <__strftime.isra.0>
 800c128:	2800      	cmp	r0, #0
 800c12a:	f77f aec9 	ble.w	800bec0 <__strftime.isra.0+0x64>
 800c12e:	4404      	add	r4, r0
 800c130:	e798      	b.n	800c064 <__strftime.isra.0+0x208>
 800c132:	4b6f      	ldr	r3, [pc, #444]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c134:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 800c138:	e7e9      	b.n	800c10e <__strftime.isra.0+0x2b2>
 800c13a:	4b6d      	ldr	r3, [pc, #436]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c13c:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 800c140:	e7e5      	b.n	800c10e <__strftime.isra.0+0x2b2>
 800c142:	4b6b      	ldr	r3, [pc, #428]	; (800c2f0 <__strftime.isra.0+0x494>)
 800c144:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 800c148:	e7e1      	b.n	800c10e <__strftime.isra.0+0x2b2>
 800c14a:	496a      	ldr	r1, [pc, #424]	; (800c2f4 <__strftime.isra.0+0x498>)
 800c14c:	f8d6 a014 	ldr.w	sl, [r6, #20]
 800c150:	458a      	cmp	sl, r1
 800c152:	bfac      	ite	ge
 800c154:	2100      	movge	r1, #0
 800c156:	2101      	movlt	r1, #1
 800c158:	f1ba 0f00 	cmp.w	sl, #0
 800c15c:	db11      	blt.n	800c182 <__strftime.isra.0+0x326>
 800c15e:	2064      	movs	r0, #100	; 0x64
 800c160:	fb9a f0f0 	sdiv	r0, sl, r0
 800c164:	3013      	adds	r0, #19
 800c166:	f1bb 0f00 	cmp.w	fp, #0
 800c16a:	d014      	beq.n	800c196 <__strftime.isra.0+0x33a>
 800c16c:	2863      	cmp	r0, #99	; 0x63
 800c16e:	dd27      	ble.n	800c1c0 <__strftime.isra.0+0x364>
 800c170:	4b61      	ldr	r3, [pc, #388]	; (800c2f8 <__strftime.isra.0+0x49c>)
 800c172:	4a62      	ldr	r2, [pc, #392]	; (800c2fc <__strftime.isra.0+0x4a0>)
 800c174:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 800c178:	bf18      	it	ne
 800c17a:	461a      	movne	r2, r3
 800c17c:	f8df c198 	ldr.w	ip, [pc, #408]	; 800c318 <__strftime.isra.0+0x4bc>
 800c180:	e00c      	b.n	800c19c <__strftime.isra.0+0x340>
 800c182:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 800c186:	9103      	str	r1, [sp, #12]
 800c188:	f000 fee7 	bl	800cf5a <abs>
 800c18c:	2264      	movs	r2, #100	; 0x64
 800c18e:	9903      	ldr	r1, [sp, #12]
 800c190:	fb90 f0f2 	sdiv	r0, r0, r2
 800c194:	e7e7      	b.n	800c166 <__strftime.isra.0+0x30a>
 800c196:	4a58      	ldr	r2, [pc, #352]	; (800c2f8 <__strftime.isra.0+0x49c>)
 800c198:	f8df c180 	ldr.w	ip, [pc, #384]	; 800c31c <__strftime.isra.0+0x4c0>
 800c19c:	4b58      	ldr	r3, [pc, #352]	; (800c300 <__strftime.isra.0+0x4a4>)
 800c19e:	9001      	str	r0, [sp, #4]
 800c1a0:	f1b9 0f02 	cmp.w	r9, #2
 800c1a4:	bf2c      	ite	cs
 800c1a6:	ebc1 0109 	rsbcs	r1, r1, r9
 800c1aa:	f1c1 0102 	rsbcc	r1, r1, #2
 800c1ae:	9100      	str	r1, [sp, #0]
 800c1b0:	4950      	ldr	r1, [pc, #320]	; (800c2f4 <__strftime.isra.0+0x498>)
 800c1b2:	458a      	cmp	sl, r1
 800c1b4:	bfa8      	it	ge
 800c1b6:	4613      	movge	r3, r2
 800c1b8:	4662      	mov	r2, ip
 800c1ba:	1b29      	subs	r1, r5, r4
 800c1bc:	1938      	adds	r0, r7, r4
 800c1be:	e028      	b.n	800c212 <__strftime.isra.0+0x3b6>
 800c1c0:	4a4d      	ldr	r2, [pc, #308]	; (800c2f8 <__strftime.isra.0+0x49c>)
 800c1c2:	e7db      	b.n	800c17c <__strftime.isra.0+0x320>
 800c1c4:	494f      	ldr	r1, [pc, #316]	; (800c304 <__strftime.isra.0+0x4a8>)
 800c1c6:	4a50      	ldr	r2, [pc, #320]	; (800c308 <__strftime.isra.0+0x4ac>)
 800c1c8:	68f3      	ldr	r3, [r6, #12]
 800c1ca:	2864      	cmp	r0, #100	; 0x64
 800c1cc:	bf08      	it	eq
 800c1ce:	460a      	moveq	r2, r1
 800c1d0:	1b29      	subs	r1, r5, r4
 800c1d2:	1938      	adds	r0, r7, r4
 800c1d4:	f003 f8e8 	bl	800f3a8 <sniprintf>
 800c1d8:	2800      	cmp	r0, #0
 800c1da:	f6ff ae71 	blt.w	800bec0 <__strftime.isra.0+0x64>
 800c1de:	4404      	add	r4, r0
 800c1e0:	42a5      	cmp	r5, r4
 800c1e2:	f63f af3f 	bhi.w	800c064 <__strftime.isra.0+0x208>
 800c1e6:	e66b      	b.n	800bec0 <__strftime.isra.0+0x64>
 800c1e8:	6970      	ldr	r0, [r6, #20]
 800c1ea:	6933      	ldr	r3, [r6, #16]
 800c1ec:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	eb07 0904 	add.w	r9, r7, r4
 800c1f6:	eba5 0104 	sub.w	r1, r5, r4
 800c1fa:	f103 0301 	add.w	r3, r3, #1
 800c1fe:	db0b      	blt.n	800c218 <__strftime.isra.0+0x3bc>
 800c200:	2264      	movs	r2, #100	; 0x64
 800c202:	fb90 fcf2 	sdiv	ip, r0, r2
 800c206:	fb02 001c 	mls	r0, r2, ip, r0
 800c20a:	4a40      	ldr	r2, [pc, #256]	; (800c30c <__strftime.isra.0+0x4b0>)
 800c20c:	e9cd a000 	strd	sl, r0, [sp]
 800c210:	4648      	mov	r0, r9
 800c212:	f003 f8c9 	bl	800f3a8 <sniprintf>
 800c216:	e7df      	b.n	800c1d8 <__strftime.isra.0+0x37c>
 800c218:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800c21c:	e9cd 1303 	strd	r1, r3, [sp, #12]
 800c220:	f000 fe9b 	bl	800cf5a <abs>
 800c224:	2264      	movs	r2, #100	; 0x64
 800c226:	e9dd 1303 	ldrd	r1, r3, [sp, #12]
 800c22a:	fb90 fcf2 	sdiv	ip, r0, r2
 800c22e:	fb0c 0012 	mls	r0, ip, r2, r0
 800c232:	e7ea      	b.n	800c20a <__strftime.isra.0+0x3ae>
 800c234:	2225      	movs	r2, #37	; 0x25
 800c236:	f88d 2018 	strb.w	r2, [sp, #24]
 800c23a:	f1bb 0f00 	cmp.w	fp, #0
 800c23e:	d011      	beq.n	800c264 <__strftime.isra.0+0x408>
 800c240:	f1b9 0f06 	cmp.w	r9, #6
 800c244:	bf38      	it	cc
 800c246:	f04f 0906 	movcc.w	r9, #6
 800c24a:	f1b9 0306 	subs.w	r3, r9, #6
 800c24e:	f88d b019 	strb.w	fp, [sp, #25]
 800c252:	d10c      	bne.n	800c26e <__strftime.isra.0+0x412>
 800c254:	f10d 001a 	add.w	r0, sp, #26
 800c258:	492d      	ldr	r1, [pc, #180]	; (800c310 <__strftime.isra.0+0x4b4>)
 800c25a:	f003 f8d9 	bl	800f410 <strcpy>
 800c25e:	4633      	mov	r3, r6
 800c260:	aa06      	add	r2, sp, #24
 800c262:	e75d      	b.n	800c120 <__strftime.isra.0+0x2c4>
 800c264:	f04f 0b2b 	mov.w	fp, #43	; 0x2b
 800c268:	f04f 090a 	mov.w	r9, #10
 800c26c:	e7ed      	b.n	800c24a <__strftime.isra.0+0x3ee>
 800c26e:	4a29      	ldr	r2, [pc, #164]	; (800c314 <__strftime.isra.0+0x4b8>)
 800c270:	211e      	movs	r1, #30
 800c272:	f10d 001a 	add.w	r0, sp, #26
 800c276:	f003 f897 	bl	800f3a8 <sniprintf>
 800c27a:	2800      	cmp	r0, #0
 800c27c:	ddea      	ble.n	800c254 <__strftime.isra.0+0x3f8>
 800c27e:	f10d 031a 	add.w	r3, sp, #26
 800c282:	4418      	add	r0, r3
 800c284:	e7e8      	b.n	800c258 <__strftime.isra.0+0x3fc>
 800c286:	4630      	mov	r0, r6
 800c288:	f7ff fd86 	bl	800bd98 <iso_year_adjust>
 800c28c:	4681      	mov	r9, r0
 800c28e:	6970      	ldr	r0, [r6, #20]
 800c290:	2800      	cmp	r0, #0
 800c292:	db11      	blt.n	800c2b8 <__strftime.isra.0+0x45c>
 800c294:	2364      	movs	r3, #100	; 0x64
 800c296:	fb90 f2f3 	sdiv	r2, r0, r3
 800c29a:	fb03 0012 	mls	r0, r3, r2, r0
 800c29e:	2264      	movs	r2, #100	; 0x64
 800c2a0:	4481      	add	r9, r0
 800c2a2:	fb99 f3f2 	sdiv	r3, r9, r2
 800c2a6:	fb02 9913 	mls	r9, r2, r3, r9
 800c2aa:	4491      	add	r9, r2
 800c2ac:	fbb9 f3f2 	udiv	r3, r9, r2
 800c2b0:	fb02 9313 	mls	r3, r2, r3, r9
 800c2b4:	4a13      	ldr	r2, [pc, #76]	; (800c304 <__strftime.isra.0+0x4a8>)
 800c2b6:	e78b      	b.n	800c1d0 <__strftime.isra.0+0x374>
 800c2b8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800c2bc:	f000 fe4d 	bl	800cf5a <abs>
 800c2c0:	2364      	movs	r3, #100	; 0x64
 800c2c2:	f1b9 0f00 	cmp.w	r9, #0
 800c2c6:	fb90 f2f3 	sdiv	r2, r0, r3
 800c2ca:	fb02 0013 	mls	r0, r2, r3, r0
 800c2ce:	da07      	bge.n	800c2e0 <__strftime.isra.0+0x484>
 800c2d0:	6972      	ldr	r2, [r6, #20]
 800c2d2:	f2a3 73cf 	subw	r3, r3, #1999	; 0x7cf
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	bfb8      	it	lt
 800c2da:	f04f 0901 	movlt.w	r9, #1
 800c2de:	e7de      	b.n	800c29e <__strftime.isra.0+0x442>
 800c2e0:	d0dd      	beq.n	800c29e <__strftime.isra.0+0x442>
 800c2e2:	6972      	ldr	r2, [r6, #20]
 800c2e4:	4b03      	ldr	r3, [pc, #12]	; (800c2f4 <__strftime.isra.0+0x498>)
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	bfb8      	it	lt
 800c2ea:	f04f 39ff 	movlt.w	r9, #4294967295
 800c2ee:	e7d6      	b.n	800c29e <__strftime.isra.0+0x442>
 800c2f0:	0803ee74 	.word	0x0803ee74
 800c2f4:	fffff894 	.word	0xfffff894
 800c2f8:	0803ebd2 	.word	0x0803ebd2
 800c2fc:	0803ecfe 	.word	0x0803ecfe
 800c300:	0803f345 	.word	0x0803f345
 800c304:	0803ed0e 	.word	0x0803ed0e
 800c308:	0803ed00 	.word	0x0803ed00
 800c30c:	0803ed04 	.word	0x0803ed04
 800c310:	0803ed17 	.word	0x0803ed17
 800c314:	0803ed13 	.word	0x0803ed13
 800c318:	0803ecf6 	.word	0x0803ecf6
 800c31c:	0803ecef 	.word	0x0803ecef
 800c320:	6971      	ldr	r1, [r6, #20]
 800c322:	4ab6      	ldr	r2, [pc, #728]	; (800c5fc <__strftime.isra.0+0x7a0>)
 800c324:	4291      	cmp	r1, r2
 800c326:	bfac      	ite	ge
 800c328:	2300      	movge	r3, #0
 800c32a:	2301      	movlt	r3, #1
 800c32c:	4630      	mov	r0, r6
 800c32e:	e9cd 3103 	strd	r3, r1, [sp, #12]
 800c332:	f7ff fd31 	bl	800bd98 <iso_year_adjust>
 800c336:	9904      	ldr	r1, [sp, #16]
 800c338:	2900      	cmp	r1, #0
 800c33a:	4682      	mov	sl, r0
 800c33c:	db2c      	blt.n	800c398 <__strftime.isra.0+0x53c>
 800c33e:	2264      	movs	r2, #100	; 0x64
 800c340:	fb91 f2f2 	sdiv	r2, r1, r2
 800c344:	3213      	adds	r2, #19
 800c346:	6970      	ldr	r0, [r6, #20]
 800c348:	2800      	cmp	r0, #0
 800c34a:	db30      	blt.n	800c3ae <__strftime.isra.0+0x552>
 800c34c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 800c350:	fb90 fefc 	sdiv	lr, r0, ip
 800c354:	fb0c 001e 	mls	r0, ip, lr, r0
 800c358:	f1ba 0f00 	cmp.w	sl, #0
 800c35c:	da36      	bge.n	800c3cc <__strftime.isra.0+0x570>
 800c35e:	6971      	ldr	r1, [r6, #20]
 800c360:	4ba7      	ldr	r3, [pc, #668]	; (800c600 <__strftime.isra.0+0x7a4>)
 800c362:	4299      	cmp	r1, r3
 800c364:	db3d      	blt.n	800c3e2 <__strftime.isra.0+0x586>
 800c366:	4482      	add	sl, r0
 800c368:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c36c:	d13e      	bne.n	800c3ec <__strftime.isra.0+0x590>
 800c36e:	3a01      	subs	r2, #1
 800c370:	f04f 0a63 	mov.w	sl, #99	; 0x63
 800c374:	9b03      	ldr	r3, [sp, #12]
 800c376:	2064      	movs	r0, #100	; 0x64
 800c378:	fb00 aa02 	mla	sl, r0, r2, sl
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f000 81ad 	beq.w	800c6dc <__strftime.isra.0+0x880>
 800c382:	222d      	movs	r2, #45	; 0x2d
 800c384:	f88d 2018 	strb.w	r2, [sp, #24]
 800c388:	f1b9 0f00 	cmp.w	r9, #0
 800c38c:	d001      	beq.n	800c392 <__strftime.isra.0+0x536>
 800c38e:	f109 39ff 	add.w	r9, r9, #4294967295
 800c392:	f10d 0219 	add.w	r2, sp, #25
 800c396:	e1ac      	b.n	800c6f2 <__strftime.isra.0+0x896>
 800c398:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 800c39c:	9104      	str	r1, [sp, #16]
 800c39e:	f000 fddc 	bl	800cf5a <abs>
 800c3a2:	f04f 0c64 	mov.w	ip, #100	; 0x64
 800c3a6:	9904      	ldr	r1, [sp, #16]
 800c3a8:	fb90 f2fc 	sdiv	r2, r0, ip
 800c3ac:	e7cb      	b.n	800c346 <__strftime.isra.0+0x4ea>
 800c3ae:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800c3b2:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800c3b6:	f000 fdd0 	bl	800cf5a <abs>
 800c3ba:	f04f 0c64 	mov.w	ip, #100	; 0x64
 800c3be:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800c3c2:	fb90 fefc 	sdiv	lr, r0, ip
 800c3c6:	fb0e 001c 	mls	r0, lr, ip, r0
 800c3ca:	e7c5      	b.n	800c358 <__strftime.isra.0+0x4fc>
 800c3cc:	d0cb      	beq.n	800c366 <__strftime.isra.0+0x50a>
 800c3ce:	4b8b      	ldr	r3, [pc, #556]	; (800c5fc <__strftime.isra.0+0x7a0>)
 800c3d0:	4299      	cmp	r1, r3
 800c3d2:	bfb4      	ite	lt
 800c3d4:	2301      	movlt	r3, #1
 800c3d6:	2300      	movge	r3, #0
 800c3d8:	9303      	str	r3, [sp, #12]
 800c3da:	bfb8      	it	lt
 800c3dc:	f04f 3aff 	movlt.w	sl, #4294967295
 800c3e0:	e7c1      	b.n	800c366 <__strftime.isra.0+0x50a>
 800c3e2:	f04f 0a01 	mov.w	sl, #1
 800c3e6:	f8cd a00c 	str.w	sl, [sp, #12]
 800c3ea:	e7bc      	b.n	800c366 <__strftime.isra.0+0x50a>
 800c3ec:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 800c3f0:	bf04      	itt	eq
 800c3f2:	3201      	addeq	r2, #1
 800c3f4:	f04f 0a00 	moveq.w	sl, #0
 800c3f8:	e7bc      	b.n	800c374 <__strftime.isra.0+0x518>
 800c3fa:	4982      	ldr	r1, [pc, #520]	; (800c604 <__strftime.isra.0+0x7a8>)
 800c3fc:	4a82      	ldr	r2, [pc, #520]	; (800c608 <__strftime.isra.0+0x7ac>)
 800c3fe:	68b3      	ldr	r3, [r6, #8]
 800c400:	286b      	cmp	r0, #107	; 0x6b
 800c402:	bf08      	it	eq
 800c404:	460a      	moveq	r2, r1
 800c406:	e6e3      	b.n	800c1d0 <__strftime.isra.0+0x374>
 800c408:	68b3      	ldr	r3, [r6, #8]
 800c40a:	b163      	cbz	r3, 800c426 <__strftime.isra.0+0x5ca>
 800c40c:	2b0c      	cmp	r3, #12
 800c40e:	d004      	beq.n	800c41a <__strftime.isra.0+0x5be>
 800c410:	210c      	movs	r1, #12
 800c412:	fb93 f2f1 	sdiv	r2, r3, r1
 800c416:	fb01 3312 	mls	r3, r1, r2, r3
 800c41a:	497b      	ldr	r1, [pc, #492]	; (800c608 <__strftime.isra.0+0x7ac>)
 800c41c:	4a79      	ldr	r2, [pc, #484]	; (800c604 <__strftime.isra.0+0x7a8>)
 800c41e:	2849      	cmp	r0, #73	; 0x49
 800c420:	bf08      	it	eq
 800c422:	460a      	moveq	r2, r1
 800c424:	e6d4      	b.n	800c1d0 <__strftime.isra.0+0x374>
 800c426:	230c      	movs	r3, #12
 800c428:	e7f7      	b.n	800c41a <__strftime.isra.0+0x5be>
 800c42a:	69f3      	ldr	r3, [r6, #28]
 800c42c:	4a77      	ldr	r2, [pc, #476]	; (800c60c <__strftime.isra.0+0x7b0>)
 800c42e:	3301      	adds	r3, #1
 800c430:	e6ce      	b.n	800c1d0 <__strftime.isra.0+0x374>
 800c432:	6933      	ldr	r3, [r6, #16]
 800c434:	3301      	adds	r3, #1
 800c436:	e73d      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c438:	6873      	ldr	r3, [r6, #4]
 800c43a:	e73b      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c43c:	1e6b      	subs	r3, r5, #1
 800c43e:	429c      	cmp	r4, r3
 800c440:	f4bf ad3e 	bcs.w	800bec0 <__strftime.isra.0+0x64>
 800c444:	230a      	movs	r3, #10
 800c446:	553b      	strb	r3, [r7, r4]
 800c448:	3401      	adds	r4, #1
 800c44a:	e60b      	b.n	800c064 <__strftime.isra.0+0x208>
 800c44c:	68b3      	ldr	r3, [r6, #8]
 800c44e:	2b0b      	cmp	r3, #11
 800c450:	4b6f      	ldr	r3, [pc, #444]	; (800c610 <__strftime.isra.0+0x7b4>)
 800c452:	bfd4      	ite	le
 800c454:	2200      	movle	r2, #0
 800c456:	2201      	movgt	r2, #1
 800c458:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c45c:	f8d3 90a4 	ldr.w	r9, [r3, #164]	; 0xa4
 800c460:	4648      	mov	r0, r9
 800c462:	f7f3 fec5 	bl	80001f0 <strlen>
 800c466:	f109 32ff 	add.w	r2, r9, #4294967295
 800c46a:	4420      	add	r0, r4
 800c46c:	f105 3cff 	add.w	ip, r5, #4294967295
 800c470:	42a0      	cmp	r0, r4
 800c472:	f43f adf7 	beq.w	800c064 <__strftime.isra.0+0x208>
 800c476:	45a4      	cmp	ip, r4
 800c478:	f67f ad22 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c47c:	f898 1000 	ldrb.w	r1, [r8]
 800c480:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800c484:	2950      	cmp	r1, #80	; 0x50
 800c486:	d107      	bne.n	800c498 <__strftime.isra.0+0x63c>
 800c488:	4962      	ldr	r1, [pc, #392]	; (800c614 <__strftime.isra.0+0x7b8>)
 800c48a:	5cc9      	ldrb	r1, [r1, r3]
 800c48c:	f001 0103 	and.w	r1, r1, #3
 800c490:	2901      	cmp	r1, #1
 800c492:	bf08      	it	eq
 800c494:	3320      	addeq	r3, #32
 800c496:	b2db      	uxtb	r3, r3
 800c498:	553b      	strb	r3, [r7, r4]
 800c49a:	3401      	adds	r4, #1
 800c49c:	e7e8      	b.n	800c470 <__strftime.isra.0+0x614>
 800c49e:	6873      	ldr	r3, [r6, #4]
 800c4a0:	9300      	str	r3, [sp, #0]
 800c4a2:	4a5d      	ldr	r2, [pc, #372]	; (800c618 <__strftime.isra.0+0x7bc>)
 800c4a4:	68b3      	ldr	r3, [r6, #8]
 800c4a6:	1b29      	subs	r1, r5, r4
 800c4a8:	1938      	adds	r0, r7, r4
 800c4aa:	f002 ff7d 	bl	800f3a8 <sniprintf>
 800c4ae:	e693      	b.n	800c1d8 <__strftime.isra.0+0x37c>
 800c4b0:	6a33      	ldr	r3, [r6, #32]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	db7a      	blt.n	800c5ac <__strftime.isra.0+0x750>
 800c4b6:	f000 fae5 	bl	800ca84 <__tz_lock>
 800c4ba:	9b02      	ldr	r3, [sp, #8]
 800c4bc:	b90b      	cbnz	r3, 800c4c2 <__strftime.isra.0+0x666>
 800c4be:	f000 faed 	bl	800ca9c <_tzset_unlocked>
 800c4c2:	f001 fdeb 	bl	800e09c <__gettzinfo>
 800c4c6:	6a33      	ldr	r3, [r6, #32]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	bfd4      	ite	le
 800c4cc:	2200      	movle	r2, #0
 800c4ce:	2201      	movgt	r2, #1
 800c4d0:	2328      	movs	r3, #40	; 0x28
 800c4d2:	fb02 3303 	mla	r3, r2, r3, r3
 800c4d6:	58c3      	ldr	r3, [r0, r3]
 800c4d8:	f1c3 0900 	rsb	r9, r3, #0
 800c4dc:	f000 fad8 	bl	800ca90 <__tz_unlock>
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	9302      	str	r3, [sp, #8]
 800c4e4:	6972      	ldr	r2, [r6, #20]
 800c4e6:	f1b2 0345 	subs.w	r3, r2, #69	; 0x45
 800c4ea:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800c4ee:	f16c 0c00 	sbc.w	ip, ip, #0
 800c4f2:	f1bc 0f00 	cmp.w	ip, #0
 800c4f6:	eba5 0104 	sub.w	r1, r5, r4
 800c4fa:	eb07 0004 	add.w	r0, r7, r4
 800c4fe:	da02      	bge.n	800c506 <__strftime.isra.0+0x6aa>
 800c500:	3303      	adds	r3, #3
 800c502:	f14c 0c00 	adc.w	ip, ip, #0
 800c506:	089b      	lsrs	r3, r3, #2
 800c508:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 800c50c:	f102 3aff 	add.w	sl, r2, #4294967295
 800c510:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800c514:	f04f 0e64 	mov.w	lr, #100	; 0x64
 800c518:	fb9a fefe 	sdiv	lr, sl, lr
 800c51c:	ebb3 030e 	subs.w	r3, r3, lr
 800c520:	eb6c 7cee 	sbc.w	ip, ip, lr, asr #31
 800c524:	f202 1a2b 	addw	sl, r2, #299	; 0x12b
 800c528:	f44f 7ec8 	mov.w	lr, #400	; 0x190
 800c52c:	fb9a fefe 	sdiv	lr, sl, lr
 800c530:	eb13 030e 	adds.w	r3, r3, lr
 800c534:	eb4c 7eee 	adc.w	lr, ip, lr, asr #31
 800c538:	3a46      	subs	r2, #70	; 0x46
 800c53a:	f240 1c6d 	movw	ip, #365	; 0x16d
 800c53e:	fb0c f202 	mul.w	r2, ip, r2
 800c542:	189b      	adds	r3, r3, r2
 800c544:	eb4e 72e2 	adc.w	r2, lr, r2, asr #31
 800c548:	f8d6 e01c 	ldr.w	lr, [r6, #28]
 800c54c:	f04f 0c18 	mov.w	ip, #24
 800c550:	eb13 030e 	adds.w	r3, r3, lr
 800c554:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 800c558:	fba3 3e0c 	umull	r3, lr, r3, ip
 800c55c:	fb0c e202 	mla	r2, ip, r2, lr
 800c560:	f8d6 e008 	ldr.w	lr, [r6, #8]
 800c564:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 800c568:	eb13 030e 	adds.w	r3, r3, lr
 800c56c:	eb42 7eee 	adc.w	lr, r2, lr, asr #31
 800c570:	fba3 320c 	umull	r3, r2, r3, ip
 800c574:	fb0c 220e 	mla	r2, ip, lr, r2
 800c578:	f8d6 e004 	ldr.w	lr, [r6, #4]
 800c57c:	eb13 030e 	adds.w	r3, r3, lr
 800c580:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 800c584:	fba3 3e0c 	umull	r3, lr, r3, ip
 800c588:	fb0c e202 	mla	r2, ip, r2, lr
 800c58c:	f8d6 e000 	ldr.w	lr, [r6]
 800c590:	eb13 030e 	adds.w	r3, r3, lr
 800c594:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 800c598:	ebb3 0309 	subs.w	r3, r3, r9
 800c59c:	eb62 72e9 	sbc.w	r2, r2, r9, asr #31
 800c5a0:	e9cd 3200 	strd	r3, r2, [sp]
 800c5a4:	4a1d      	ldr	r2, [pc, #116]	; (800c61c <__strftime.isra.0+0x7c0>)
 800c5a6:	f002 feff 	bl	800f3a8 <sniprintf>
 800c5aa:	e615      	b.n	800c1d8 <__strftime.isra.0+0x37c>
 800c5ac:	f04f 0900 	mov.w	r9, #0
 800c5b0:	e798      	b.n	800c4e4 <__strftime.isra.0+0x688>
 800c5b2:	6833      	ldr	r3, [r6, #0]
 800c5b4:	e67e      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c5b6:	1e6b      	subs	r3, r5, #1
 800c5b8:	429c      	cmp	r4, r3
 800c5ba:	f4bf ac81 	bcs.w	800bec0 <__strftime.isra.0+0x64>
 800c5be:	2309      	movs	r3, #9
 800c5c0:	e741      	b.n	800c446 <__strftime.isra.0+0x5ea>
 800c5c2:	6833      	ldr	r3, [r6, #0]
 800c5c4:	9301      	str	r3, [sp, #4]
 800c5c6:	6873      	ldr	r3, [r6, #4]
 800c5c8:	9300      	str	r3, [sp, #0]
 800c5ca:	4a15      	ldr	r2, [pc, #84]	; (800c620 <__strftime.isra.0+0x7c4>)
 800c5cc:	68b3      	ldr	r3, [r6, #8]
 800c5ce:	e5f4      	b.n	800c1ba <__strftime.isra.0+0x35e>
 800c5d0:	1e6b      	subs	r3, r5, #1
 800c5d2:	429c      	cmp	r4, r3
 800c5d4:	f4bf ac74 	bcs.w	800bec0 <__strftime.isra.0+0x64>
 800c5d8:	69b3      	ldr	r3, [r6, #24]
 800c5da:	1c62      	adds	r2, r4, #1
 800c5dc:	b91b      	cbnz	r3, 800c5e6 <__strftime.isra.0+0x78a>
 800c5de:	2337      	movs	r3, #55	; 0x37
 800c5e0:	553b      	strb	r3, [r7, r4]
 800c5e2:	4614      	mov	r4, r2
 800c5e4:	e53e      	b.n	800c064 <__strftime.isra.0+0x208>
 800c5e6:	3330      	adds	r3, #48	; 0x30
 800c5e8:	e7fa      	b.n	800c5e0 <__strftime.isra.0+0x784>
 800c5ea:	69f3      	ldr	r3, [r6, #28]
 800c5ec:	69b2      	ldr	r2, [r6, #24]
 800c5ee:	3307      	adds	r3, #7
 800c5f0:	1a9b      	subs	r3, r3, r2
 800c5f2:	2207      	movs	r2, #7
 800c5f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c5f8:	e65c      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c5fa:	bf00      	nop
 800c5fc:	fffff894 	.word	0xfffff894
 800c600:	fffff895 	.word	0xfffff895
 800c604:	0803ed00 	.word	0x0803ed00
 800c608:	0803ed0e 	.word	0x0803ed0e
 800c60c:	0803ed23 	.word	0x0803ed23
 800c610:	0803ee74 	.word	0x0803ee74
 800c614:	0803efad 	.word	0x0803efad
 800c618:	0803ed32 	.word	0x0803ed32
 800c61c:	0803ed28 	.word	0x0803ed28
 800c620:	0803ed2d 	.word	0x0803ed2d
 800c624:	4630      	mov	r0, r6
 800c626:	f7ff fbb7 	bl	800bd98 <iso_year_adjust>
 800c62a:	69b2      	ldr	r2, [r6, #24]
 800c62c:	b132      	cbz	r2, 800c63c <__strftime.isra.0+0x7e0>
 800c62e:	3a01      	subs	r2, #1
 800c630:	2800      	cmp	r0, #0
 800c632:	dc28      	bgt.n	800c686 <__strftime.isra.0+0x82a>
 800c634:	69f3      	ldr	r3, [r6, #28]
 800c636:	d103      	bne.n	800c640 <__strftime.isra.0+0x7e4>
 800c638:	330a      	adds	r3, #10
 800c63a:	e7d9      	b.n	800c5f0 <__strftime.isra.0+0x794>
 800c63c:	2206      	movs	r2, #6
 800c63e:	e7f7      	b.n	800c630 <__strftime.isra.0+0x7d4>
 800c640:	6971      	ldr	r1, [r6, #20]
 800c642:	2900      	cmp	r1, #0
 800c644:	eba2 0203 	sub.w	r2, r2, r3
 800c648:	f240 736b 	movw	r3, #1899	; 0x76b
 800c64c:	bfa8      	it	ge
 800c64e:	f06f 0364 	mvnge.w	r3, #100	; 0x64
 800c652:	440b      	add	r3, r1
 800c654:	0799      	lsls	r1, r3, #30
 800c656:	d105      	bne.n	800c664 <__strftime.isra.0+0x808>
 800c658:	2064      	movs	r0, #100	; 0x64
 800c65a:	fb93 f1f0 	sdiv	r1, r3, r0
 800c65e:	fb00 3111 	mls	r1, r0, r1, r3
 800c662:	b971      	cbnz	r1, 800c682 <__strftime.isra.0+0x826>
 800c664:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800c668:	fb93 f0f1 	sdiv	r0, r3, r1
 800c66c:	fb01 3310 	mls	r3, r1, r0, r3
 800c670:	fab3 f383 	clz	r3, r3
 800c674:	095b      	lsrs	r3, r3, #5
 800c676:	1ad3      	subs	r3, r2, r3
 800c678:	2b05      	cmp	r3, #5
 800c67a:	bfb4      	ite	lt
 800c67c:	2335      	movlt	r3, #53	; 0x35
 800c67e:	2334      	movge	r3, #52	; 0x34
 800c680:	e618      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c682:	2301      	movs	r3, #1
 800c684:	e7f7      	b.n	800c676 <__strftime.isra.0+0x81a>
 800c686:	2301      	movs	r3, #1
 800c688:	e614      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c68a:	1e6b      	subs	r3, r5, #1
 800c68c:	429c      	cmp	r4, r3
 800c68e:	f4bf ac17 	bcs.w	800bec0 <__strftime.isra.0+0x64>
 800c692:	69b3      	ldr	r3, [r6, #24]
 800c694:	3330      	adds	r3, #48	; 0x30
 800c696:	e6d6      	b.n	800c446 <__strftime.isra.0+0x5ea>
 800c698:	69b2      	ldr	r2, [r6, #24]
 800c69a:	b11a      	cbz	r2, 800c6a4 <__strftime.isra.0+0x848>
 800c69c:	3a01      	subs	r2, #1
 800c69e:	69f3      	ldr	r3, [r6, #28]
 800c6a0:	3307      	adds	r3, #7
 800c6a2:	e7a5      	b.n	800c5f0 <__strftime.isra.0+0x794>
 800c6a4:	2206      	movs	r2, #6
 800c6a6:	e7fa      	b.n	800c69e <__strftime.isra.0+0x842>
 800c6a8:	6970      	ldr	r0, [r6, #20]
 800c6aa:	2800      	cmp	r0, #0
 800c6ac:	db05      	blt.n	800c6ba <__strftime.isra.0+0x85e>
 800c6ae:	2364      	movs	r3, #100	; 0x64
 800c6b0:	fb90 f2f3 	sdiv	r2, r0, r3
 800c6b4:	fb02 0313 	mls	r3, r2, r3, r0
 800c6b8:	e5fc      	b.n	800c2b4 <__strftime.isra.0+0x458>
 800c6ba:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800c6be:	f000 fc4c 	bl	800cf5a <abs>
 800c6c2:	e7f4      	b.n	800c6ae <__strftime.isra.0+0x852>
 800c6c4:	6972      	ldr	r2, [r6, #20]
 800c6c6:	494c      	ldr	r1, [pc, #304]	; (800c7f8 <__strftime.isra.0+0x99c>)
 800c6c8:	428a      	cmp	r2, r1
 800c6ca:	da05      	bge.n	800c6d8 <__strftime.isra.0+0x87c>
 800c6cc:	202d      	movs	r0, #45	; 0x2d
 800c6ce:	f88d 0018 	strb.w	r0, [sp, #24]
 800c6d2:	eba1 0a02 	sub.w	sl, r1, r2
 800c6d6:	e657      	b.n	800c388 <__strftime.isra.0+0x52c>
 800c6d8:	f202 7a6c 	addw	sl, r2, #1900	; 0x76c
 800c6dc:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 800c6e0:	d106      	bne.n	800c6f0 <__strftime.isra.0+0x894>
 800c6e2:	f242 720f 	movw	r2, #9999	; 0x270f
 800c6e6:	4592      	cmp	sl, r2
 800c6e8:	d902      	bls.n	800c6f0 <__strftime.isra.0+0x894>
 800c6ea:	f88d b018 	strb.w	fp, [sp, #24]
 800c6ee:	e64b      	b.n	800c388 <__strftime.isra.0+0x52c>
 800c6f0:	aa06      	add	r2, sp, #24
 800c6f2:	2125      	movs	r1, #37	; 0x25
 800c6f4:	7011      	strb	r1, [r2, #0]
 800c6f6:	f1bb 0f00 	cmp.w	fp, #0
 800c6fa:	d108      	bne.n	800c70e <__strftime.isra.0+0x8b2>
 800c6fc:	1c50      	adds	r0, r2, #1
 800c6fe:	493f      	ldr	r1, [pc, #252]	; (800c7fc <__strftime.isra.0+0x9a0>)
 800c700:	f002 fe86 	bl	800f410 <strcpy>
 800c704:	f8cd a000 	str.w	sl, [sp]
 800c708:	464b      	mov	r3, r9
 800c70a:	aa06      	add	r2, sp, #24
 800c70c:	e6cb      	b.n	800c4a6 <__strftime.isra.0+0x64a>
 800c70e:	2330      	movs	r3, #48	; 0x30
 800c710:	1c90      	adds	r0, r2, #2
 800c712:	7053      	strb	r3, [r2, #1]
 800c714:	e7f3      	b.n	800c6fe <__strftime.isra.0+0x8a2>
 800c716:	6a33      	ldr	r3, [r6, #32]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	f6ff aca3 	blt.w	800c064 <__strftime.isra.0+0x208>
 800c71e:	f000 f9b1 	bl	800ca84 <__tz_lock>
 800c722:	9b02      	ldr	r3, [sp, #8]
 800c724:	b90b      	cbnz	r3, 800c72a <__strftime.isra.0+0x8ce>
 800c726:	f000 f9b9 	bl	800ca9c <_tzset_unlocked>
 800c72a:	f001 fcb7 	bl	800e09c <__gettzinfo>
 800c72e:	6a33      	ldr	r3, [r6, #32]
 800c730:	2b00      	cmp	r3, #0
 800c732:	bfd4      	ite	le
 800c734:	2200      	movle	r2, #0
 800c736:	2201      	movgt	r2, #1
 800c738:	2328      	movs	r3, #40	; 0x28
 800c73a:	fb02 3303 	mla	r3, r2, r3, r3
 800c73e:	eb07 0a04 	add.w	sl, r7, r4
 800c742:	58c3      	ldr	r3, [r0, r3]
 800c744:	f1c3 0900 	rsb	r9, r3, #0
 800c748:	f000 f9a2 	bl	800ca90 <__tz_unlock>
 800c74c:	233c      	movs	r3, #60	; 0x3c
 800c74e:	fb99 f0f3 	sdiv	r0, r9, r3
 800c752:	f001 fca7 	bl	800e0a4 <labs>
 800c756:	233c      	movs	r3, #60	; 0x3c
 800c758:	eba5 0b04 	sub.w	fp, r5, r4
 800c75c:	fb90 f2f3 	sdiv	r2, r0, r3
 800c760:	fb02 0013 	mls	r0, r2, r3, r0
 800c764:	9000      	str	r0, [sp, #0]
 800c766:	4a26      	ldr	r2, [pc, #152]	; (800c800 <__strftime.isra.0+0x9a4>)
 800c768:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800c76c:	4659      	mov	r1, fp
 800c76e:	4650      	mov	r0, sl
 800c770:	fb99 f3f3 	sdiv	r3, r9, r3
 800c774:	f002 fe18 	bl	800f3a8 <sniprintf>
 800c778:	2800      	cmp	r0, #0
 800c77a:	f6ff aba1 	blt.w	800bec0 <__strftime.isra.0+0x64>
 800c77e:	4404      	add	r4, r0
 800c780:	42a5      	cmp	r5, r4
 800c782:	f67f ab9d 	bls.w	800bec0 <__strftime.isra.0+0x64>
 800c786:	2301      	movs	r3, #1
 800c788:	9302      	str	r3, [sp, #8]
 800c78a:	e46b      	b.n	800c064 <__strftime.isra.0+0x208>
 800c78c:	6a33      	ldr	r3, [r6, #32]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	f6ff ac68 	blt.w	800c064 <__strftime.isra.0+0x208>
 800c794:	f000 f976 	bl	800ca84 <__tz_lock>
 800c798:	9b02      	ldr	r3, [sp, #8]
 800c79a:	b90b      	cbnz	r3, 800c7a0 <__strftime.isra.0+0x944>
 800c79c:	f000 f97e 	bl	800ca9c <_tzset_unlocked>
 800c7a0:	6a33      	ldr	r3, [r6, #32]
 800c7a2:	4a18      	ldr	r2, [pc, #96]	; (800c804 <__strftime.isra.0+0x9a8>)
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	bfd4      	ite	le
 800c7a8:	2300      	movle	r3, #0
 800c7aa:	2301      	movgt	r3, #1
 800c7ac:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 800c7b0:	4648      	mov	r0, r9
 800c7b2:	f7f3 fd1d 	bl	80001f0 <strlen>
 800c7b6:	f109 39ff 	add.w	r9, r9, #4294967295
 800c7ba:	4420      	add	r0, r4
 800c7bc:	1e6b      	subs	r3, r5, #1
 800c7be:	42a0      	cmp	r0, r4
 800c7c0:	d102      	bne.n	800c7c8 <__strftime.isra.0+0x96c>
 800c7c2:	f000 f965 	bl	800ca90 <__tz_unlock>
 800c7c6:	e7de      	b.n	800c786 <__strftime.isra.0+0x92a>
 800c7c8:	42a3      	cmp	r3, r4
 800c7ca:	d904      	bls.n	800c7d6 <__strftime.isra.0+0x97a>
 800c7cc:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 800c7d0:	553a      	strb	r2, [r7, r4]
 800c7d2:	3401      	adds	r4, #1
 800c7d4:	e7f3      	b.n	800c7be <__strftime.isra.0+0x962>
 800c7d6:	f000 f95b 	bl	800ca90 <__tz_unlock>
 800c7da:	f7ff bb71 	b.w	800bec0 <__strftime.isra.0+0x64>
 800c7de:	1e6b      	subs	r3, r5, #1
 800c7e0:	429c      	cmp	r4, r3
 800c7e2:	f4bf ab6d 	bcs.w	800bec0 <__strftime.isra.0+0x64>
 800c7e6:	2325      	movs	r3, #37	; 0x25
 800c7e8:	e62d      	b.n	800c446 <__strftime.isra.0+0x5ea>
 800c7ea:	b10d      	cbz	r5, 800c7f0 <__strftime.isra.0+0x994>
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	553b      	strb	r3, [r7, r4]
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	b00f      	add	sp, #60	; 0x3c
 800c7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7f8:	fffff894 	.word	0xfffff894
 800c7fc:	0803ed1f 	.word	0x0803ed1f
 800c800:	0803ed3c 	.word	0x0803ed3c
 800c804:	20000308 	.word	0x20000308

0800c808 <strftime>:
 800c808:	f7ff bb28 	b.w	800be5c <__strftime.isra.0>

0800c80c <strncpy>:
 800c80c:	b510      	push	{r4, lr}
 800c80e:	3901      	subs	r1, #1
 800c810:	4603      	mov	r3, r0
 800c812:	b132      	cbz	r2, 800c822 <strncpy+0x16>
 800c814:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c818:	f803 4b01 	strb.w	r4, [r3], #1
 800c81c:	3a01      	subs	r2, #1
 800c81e:	2c00      	cmp	r4, #0
 800c820:	d1f7      	bne.n	800c812 <strncpy+0x6>
 800c822:	441a      	add	r2, r3
 800c824:	2100      	movs	r1, #0
 800c826:	4293      	cmp	r3, r2
 800c828:	d100      	bne.n	800c82c <strncpy+0x20>
 800c82a:	bd10      	pop	{r4, pc}
 800c82c:	f803 1b01 	strb.w	r1, [r3], #1
 800c830:	e7f9      	b.n	800c826 <strncpy+0x1a>
	...

0800c834 <_strtoul_l.constprop.0>:
 800c834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c838:	4f36      	ldr	r7, [pc, #216]	; (800c914 <_strtoul_l.constprop.0+0xe0>)
 800c83a:	4686      	mov	lr, r0
 800c83c:	460d      	mov	r5, r1
 800c83e:	4628      	mov	r0, r5
 800c840:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c844:	5de6      	ldrb	r6, [r4, r7]
 800c846:	f016 0608 	ands.w	r6, r6, #8
 800c84a:	d1f8      	bne.n	800c83e <_strtoul_l.constprop.0+0xa>
 800c84c:	2c2d      	cmp	r4, #45	; 0x2d
 800c84e:	d12f      	bne.n	800c8b0 <_strtoul_l.constprop.0+0x7c>
 800c850:	782c      	ldrb	r4, [r5, #0]
 800c852:	2601      	movs	r6, #1
 800c854:	1c85      	adds	r5, r0, #2
 800c856:	2b00      	cmp	r3, #0
 800c858:	d057      	beq.n	800c90a <_strtoul_l.constprop.0+0xd6>
 800c85a:	2b10      	cmp	r3, #16
 800c85c:	d109      	bne.n	800c872 <_strtoul_l.constprop.0+0x3e>
 800c85e:	2c30      	cmp	r4, #48	; 0x30
 800c860:	d107      	bne.n	800c872 <_strtoul_l.constprop.0+0x3e>
 800c862:	7828      	ldrb	r0, [r5, #0]
 800c864:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c868:	2858      	cmp	r0, #88	; 0x58
 800c86a:	d149      	bne.n	800c900 <_strtoul_l.constprop.0+0xcc>
 800c86c:	786c      	ldrb	r4, [r5, #1]
 800c86e:	2310      	movs	r3, #16
 800c870:	3502      	adds	r5, #2
 800c872:	f04f 38ff 	mov.w	r8, #4294967295
 800c876:	2700      	movs	r7, #0
 800c878:	fbb8 f8f3 	udiv	r8, r8, r3
 800c87c:	fb03 f908 	mul.w	r9, r3, r8
 800c880:	ea6f 0909 	mvn.w	r9, r9
 800c884:	4638      	mov	r0, r7
 800c886:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c88a:	f1bc 0f09 	cmp.w	ip, #9
 800c88e:	d814      	bhi.n	800c8ba <_strtoul_l.constprop.0+0x86>
 800c890:	4664      	mov	r4, ip
 800c892:	42a3      	cmp	r3, r4
 800c894:	dd22      	ble.n	800c8dc <_strtoul_l.constprop.0+0xa8>
 800c896:	2f00      	cmp	r7, #0
 800c898:	db1d      	blt.n	800c8d6 <_strtoul_l.constprop.0+0xa2>
 800c89a:	4580      	cmp	r8, r0
 800c89c:	d31b      	bcc.n	800c8d6 <_strtoul_l.constprop.0+0xa2>
 800c89e:	d101      	bne.n	800c8a4 <_strtoul_l.constprop.0+0x70>
 800c8a0:	45a1      	cmp	r9, r4
 800c8a2:	db18      	blt.n	800c8d6 <_strtoul_l.constprop.0+0xa2>
 800c8a4:	fb00 4003 	mla	r0, r0, r3, r4
 800c8a8:	2701      	movs	r7, #1
 800c8aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8ae:	e7ea      	b.n	800c886 <_strtoul_l.constprop.0+0x52>
 800c8b0:	2c2b      	cmp	r4, #43	; 0x2b
 800c8b2:	bf04      	itt	eq
 800c8b4:	782c      	ldrbeq	r4, [r5, #0]
 800c8b6:	1c85      	addeq	r5, r0, #2
 800c8b8:	e7cd      	b.n	800c856 <_strtoul_l.constprop.0+0x22>
 800c8ba:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c8be:	f1bc 0f19 	cmp.w	ip, #25
 800c8c2:	d801      	bhi.n	800c8c8 <_strtoul_l.constprop.0+0x94>
 800c8c4:	3c37      	subs	r4, #55	; 0x37
 800c8c6:	e7e4      	b.n	800c892 <_strtoul_l.constprop.0+0x5e>
 800c8c8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c8cc:	f1bc 0f19 	cmp.w	ip, #25
 800c8d0:	d804      	bhi.n	800c8dc <_strtoul_l.constprop.0+0xa8>
 800c8d2:	3c57      	subs	r4, #87	; 0x57
 800c8d4:	e7dd      	b.n	800c892 <_strtoul_l.constprop.0+0x5e>
 800c8d6:	f04f 37ff 	mov.w	r7, #4294967295
 800c8da:	e7e6      	b.n	800c8aa <_strtoul_l.constprop.0+0x76>
 800c8dc:	2f00      	cmp	r7, #0
 800c8de:	da07      	bge.n	800c8f0 <_strtoul_l.constprop.0+0xbc>
 800c8e0:	2322      	movs	r3, #34	; 0x22
 800c8e2:	f8ce 3000 	str.w	r3, [lr]
 800c8e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8ea:	b932      	cbnz	r2, 800c8fa <_strtoul_l.constprop.0+0xc6>
 800c8ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8f0:	b106      	cbz	r6, 800c8f4 <_strtoul_l.constprop.0+0xc0>
 800c8f2:	4240      	negs	r0, r0
 800c8f4:	2a00      	cmp	r2, #0
 800c8f6:	d0f9      	beq.n	800c8ec <_strtoul_l.constprop.0+0xb8>
 800c8f8:	b107      	cbz	r7, 800c8fc <_strtoul_l.constprop.0+0xc8>
 800c8fa:	1e69      	subs	r1, r5, #1
 800c8fc:	6011      	str	r1, [r2, #0]
 800c8fe:	e7f5      	b.n	800c8ec <_strtoul_l.constprop.0+0xb8>
 800c900:	2430      	movs	r4, #48	; 0x30
 800c902:	2b00      	cmp	r3, #0
 800c904:	d1b5      	bne.n	800c872 <_strtoul_l.constprop.0+0x3e>
 800c906:	2308      	movs	r3, #8
 800c908:	e7b3      	b.n	800c872 <_strtoul_l.constprop.0+0x3e>
 800c90a:	2c30      	cmp	r4, #48	; 0x30
 800c90c:	d0a9      	beq.n	800c862 <_strtoul_l.constprop.0+0x2e>
 800c90e:	230a      	movs	r3, #10
 800c910:	e7af      	b.n	800c872 <_strtoul_l.constprop.0+0x3e>
 800c912:	bf00      	nop
 800c914:	0803efad 	.word	0x0803efad

0800c918 <_strtoul_r>:
 800c918:	f7ff bf8c 	b.w	800c834 <_strtoul_l.constprop.0>

0800c91c <strtoul>:
 800c91c:	4613      	mov	r3, r2
 800c91e:	460a      	mov	r2, r1
 800c920:	4601      	mov	r1, r0
 800c922:	4802      	ldr	r0, [pc, #8]	; (800c92c <strtoul+0x10>)
 800c924:	6800      	ldr	r0, [r0, #0]
 800c926:	f7ff bf85 	b.w	800c834 <_strtoul_l.constprop.0>
 800c92a:	bf00      	nop
 800c92c:	200002a4 	.word	0x200002a4

0800c930 <__tzcalc_limits>:
 800c930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c934:	4605      	mov	r5, r0
 800c936:	f001 fbb1 	bl	800e09c <__gettzinfo>
 800c93a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800c93e:	429d      	cmp	r5, r3
 800c940:	f340 8099 	ble.w	800ca76 <__tzcalc_limits+0x146>
 800c944:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 800c948:	18ac      	adds	r4, r5, r2
 800c94a:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 800c94e:	f240 126d 	movw	r2, #365	; 0x16d
 800c952:	10a4      	asrs	r4, r4, #2
 800c954:	fb02 4403 	mla	r4, r2, r3, r4
 800c958:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800c95c:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800c960:	fb93 f3f2 	sdiv	r3, r3, r2
 800c964:	441c      	add	r4, r3
 800c966:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800c96a:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800c96e:	fb95 fcf3 	sdiv	ip, r5, r3
 800c972:	fb03 5c1c 	mls	ip, r3, ip, r5
 800c976:	186a      	adds	r2, r5, r1
 800c978:	fabc f68c 	clz	r6, ip
 800c97c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c980:	f005 0303 	and.w	r3, r5, #3
 800c984:	4414      	add	r4, r2
 800c986:	2264      	movs	r2, #100	; 0x64
 800c988:	6045      	str	r5, [r0, #4]
 800c98a:	fb95 f7f2 	sdiv	r7, r5, r2
 800c98e:	0976      	lsrs	r6, r6, #5
 800c990:	fb02 5717 	mls	r7, r2, r7, r5
 800c994:	4601      	mov	r1, r0
 800c996:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800c99a:	9300      	str	r3, [sp, #0]
 800c99c:	f04f 0a07 	mov.w	sl, #7
 800c9a0:	7a0d      	ldrb	r5, [r1, #8]
 800c9a2:	694b      	ldr	r3, [r1, #20]
 800c9a4:	2d4a      	cmp	r5, #74	; 0x4a
 800c9a6:	d12d      	bne.n	800ca04 <__tzcalc_limits+0xd4>
 800c9a8:	9a00      	ldr	r2, [sp, #0]
 800c9aa:	eb04 0e03 	add.w	lr, r4, r3
 800c9ae:	b902      	cbnz	r2, 800c9b2 <__tzcalc_limits+0x82>
 800c9b0:	b917      	cbnz	r7, 800c9b8 <__tzcalc_limits+0x88>
 800c9b2:	f1bc 0f00 	cmp.w	ip, #0
 800c9b6:	d123      	bne.n	800ca00 <__tzcalc_limits+0xd0>
 800c9b8:	2b3b      	cmp	r3, #59	; 0x3b
 800c9ba:	bfd4      	ite	le
 800c9bc:	2300      	movle	r3, #0
 800c9be:	2301      	movgt	r3, #1
 800c9c0:	4473      	add	r3, lr
 800c9c2:	3b01      	subs	r3, #1
 800c9c4:	698d      	ldr	r5, [r1, #24]
 800c9c6:	4a2d      	ldr	r2, [pc, #180]	; (800ca7c <__tzcalc_limits+0x14c>)
 800c9c8:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 800c9cc:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800c9d0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800c9d2:	18ed      	adds	r5, r5, r3
 800c9d4:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 800c9d8:	e9c1 5308 	strd	r5, r3, [r1, #32]
 800c9dc:	3128      	adds	r1, #40	; 0x28
 800c9de:	458b      	cmp	fp, r1
 800c9e0:	d1de      	bne.n	800c9a0 <__tzcalc_limits+0x70>
 800c9e2:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800c9e6:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 800c9ea:	428c      	cmp	r4, r1
 800c9ec:	eb72 0303 	sbcs.w	r3, r2, r3
 800c9f0:	bfb4      	ite	lt
 800c9f2:	2301      	movlt	r3, #1
 800c9f4:	2300      	movge	r3, #0
 800c9f6:	6003      	str	r3, [r0, #0]
 800c9f8:	2001      	movs	r0, #1
 800c9fa:	b003      	add	sp, #12
 800c9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca00:	2300      	movs	r3, #0
 800ca02:	e7dd      	b.n	800c9c0 <__tzcalc_limits+0x90>
 800ca04:	2d44      	cmp	r5, #68	; 0x44
 800ca06:	d101      	bne.n	800ca0c <__tzcalc_limits+0xdc>
 800ca08:	4423      	add	r3, r4
 800ca0a:	e7db      	b.n	800c9c4 <__tzcalc_limits+0x94>
 800ca0c:	9a00      	ldr	r2, [sp, #0]
 800ca0e:	bb62      	cbnz	r2, 800ca6a <__tzcalc_limits+0x13a>
 800ca10:	2f00      	cmp	r7, #0
 800ca12:	bf0c      	ite	eq
 800ca14:	4635      	moveq	r5, r6
 800ca16:	2501      	movne	r5, #1
 800ca18:	68ca      	ldr	r2, [r1, #12]
 800ca1a:	9201      	str	r2, [sp, #4]
 800ca1c:	4a18      	ldr	r2, [pc, #96]	; (800ca80 <__tzcalc_limits+0x150>)
 800ca1e:	f04f 0930 	mov.w	r9, #48	; 0x30
 800ca22:	fb09 2505 	mla	r5, r9, r5, r2
 800ca26:	46a6      	mov	lr, r4
 800ca28:	f04f 0800 	mov.w	r8, #0
 800ca2c:	3d04      	subs	r5, #4
 800ca2e:	9a01      	ldr	r2, [sp, #4]
 800ca30:	f108 0801 	add.w	r8, r8, #1
 800ca34:	4542      	cmp	r2, r8
 800ca36:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 800ca3a:	dc18      	bgt.n	800ca6e <__tzcalc_limits+0x13e>
 800ca3c:	f10e 0504 	add.w	r5, lr, #4
 800ca40:	fb95 f8fa 	sdiv	r8, r5, sl
 800ca44:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800ca48:	eba5 0808 	sub.w	r8, r5, r8
 800ca4c:	ebb3 0808 	subs.w	r8, r3, r8
 800ca50:	690b      	ldr	r3, [r1, #16]
 800ca52:	f103 33ff 	add.w	r3, r3, #4294967295
 800ca56:	bf48      	it	mi
 800ca58:	f108 0807 	addmi.w	r8, r8, #7
 800ca5c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ca60:	4443      	add	r3, r8
 800ca62:	454b      	cmp	r3, r9
 800ca64:	da05      	bge.n	800ca72 <__tzcalc_limits+0x142>
 800ca66:	4473      	add	r3, lr
 800ca68:	e7ac      	b.n	800c9c4 <__tzcalc_limits+0x94>
 800ca6a:	4635      	mov	r5, r6
 800ca6c:	e7d4      	b.n	800ca18 <__tzcalc_limits+0xe8>
 800ca6e:	44ce      	add	lr, r9
 800ca70:	e7dd      	b.n	800ca2e <__tzcalc_limits+0xfe>
 800ca72:	3b07      	subs	r3, #7
 800ca74:	e7f5      	b.n	800ca62 <__tzcalc_limits+0x132>
 800ca76:	2000      	movs	r0, #0
 800ca78:	e7bf      	b.n	800c9fa <__tzcalc_limits+0xca>
 800ca7a:	bf00      	nop
 800ca7c:	00015180 	.word	0x00015180
 800ca80:	0803f188 	.word	0x0803f188

0800ca84 <__tz_lock>:
 800ca84:	4801      	ldr	r0, [pc, #4]	; (800ca8c <__tz_lock+0x8>)
 800ca86:	f001 bb16 	b.w	800e0b6 <__retarget_lock_acquire>
 800ca8a:	bf00      	nop
 800ca8c:	200037c4 	.word	0x200037c4

0800ca90 <__tz_unlock>:
 800ca90:	4801      	ldr	r0, [pc, #4]	; (800ca98 <__tz_unlock+0x8>)
 800ca92:	f001 bb12 	b.w	800e0ba <__retarget_lock_release>
 800ca96:	bf00      	nop
 800ca98:	200037c4 	.word	0x200037c4

0800ca9c <_tzset_unlocked>:
 800ca9c:	4b01      	ldr	r3, [pc, #4]	; (800caa4 <_tzset_unlocked+0x8>)
 800ca9e:	6818      	ldr	r0, [r3, #0]
 800caa0:	f000 b802 	b.w	800caa8 <_tzset_unlocked_r>
 800caa4:	200002a4 	.word	0x200002a4

0800caa8 <_tzset_unlocked_r>:
 800caa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caac:	b08d      	sub	sp, #52	; 0x34
 800caae:	4607      	mov	r7, r0
 800cab0:	f001 faf4 	bl	800e09c <__gettzinfo>
 800cab4:	49b0      	ldr	r1, [pc, #704]	; (800cd78 <_tzset_unlocked_r+0x2d0>)
 800cab6:	4eb1      	ldr	r6, [pc, #708]	; (800cd7c <_tzset_unlocked_r+0x2d4>)
 800cab8:	4605      	mov	r5, r0
 800caba:	4638      	mov	r0, r7
 800cabc:	f001 fae6 	bl	800e08c <_getenv_r>
 800cac0:	4604      	mov	r4, r0
 800cac2:	b970      	cbnz	r0, 800cae2 <_tzset_unlocked_r+0x3a>
 800cac4:	4bae      	ldr	r3, [pc, #696]	; (800cd80 <_tzset_unlocked_r+0x2d8>)
 800cac6:	4aaf      	ldr	r2, [pc, #700]	; (800cd84 <_tzset_unlocked_r+0x2dc>)
 800cac8:	6018      	str	r0, [r3, #0]
 800caca:	4baf      	ldr	r3, [pc, #700]	; (800cd88 <_tzset_unlocked_r+0x2e0>)
 800cacc:	6018      	str	r0, [r3, #0]
 800cace:	4baf      	ldr	r3, [pc, #700]	; (800cd8c <_tzset_unlocked_r+0x2e4>)
 800cad0:	6830      	ldr	r0, [r6, #0]
 800cad2:	e9c3 2200 	strd	r2, r2, [r3]
 800cad6:	f7fd ff89 	bl	800a9ec <free>
 800cada:	6034      	str	r4, [r6, #0]
 800cadc:	b00d      	add	sp, #52	; 0x34
 800cade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cae2:	6831      	ldr	r1, [r6, #0]
 800cae4:	2900      	cmp	r1, #0
 800cae6:	d162      	bne.n	800cbae <_tzset_unlocked_r+0x106>
 800cae8:	6830      	ldr	r0, [r6, #0]
 800caea:	f7fd ff7f 	bl	800a9ec <free>
 800caee:	4620      	mov	r0, r4
 800caf0:	f7f3 fb7e 	bl	80001f0 <strlen>
 800caf4:	1c41      	adds	r1, r0, #1
 800caf6:	4638      	mov	r0, r7
 800caf8:	f7fe fa74 	bl	800afe4 <_malloc_r>
 800cafc:	6030      	str	r0, [r6, #0]
 800cafe:	2800      	cmp	r0, #0
 800cb00:	d15a      	bne.n	800cbb8 <_tzset_unlocked_r+0x110>
 800cb02:	7823      	ldrb	r3, [r4, #0]
 800cb04:	4aa2      	ldr	r2, [pc, #648]	; (800cd90 <_tzset_unlocked_r+0x2e8>)
 800cb06:	49a3      	ldr	r1, [pc, #652]	; (800cd94 <_tzset_unlocked_r+0x2ec>)
 800cb08:	2b3a      	cmp	r3, #58	; 0x3a
 800cb0a:	bf08      	it	eq
 800cb0c:	3401      	addeq	r4, #1
 800cb0e:	ae0a      	add	r6, sp, #40	; 0x28
 800cb10:	4633      	mov	r3, r6
 800cb12:	4620      	mov	r0, r4
 800cb14:	f7ff f8ce 	bl	800bcb4 <siscanf>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	dddf      	ble.n	800cadc <_tzset_unlocked_r+0x34>
 800cb1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb1e:	18e7      	adds	r7, r4, r3
 800cb20:	5ce3      	ldrb	r3, [r4, r3]
 800cb22:	2b2d      	cmp	r3, #45	; 0x2d
 800cb24:	d14c      	bne.n	800cbc0 <_tzset_unlocked_r+0x118>
 800cb26:	3701      	adds	r7, #1
 800cb28:	f04f 38ff 	mov.w	r8, #4294967295
 800cb2c:	f10d 0a20 	add.w	sl, sp, #32
 800cb30:	f10d 0b1e 	add.w	fp, sp, #30
 800cb34:	2400      	movs	r4, #0
 800cb36:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800cb3a:	4997      	ldr	r1, [pc, #604]	; (800cd98 <_tzset_unlocked_r+0x2f0>)
 800cb3c:	9603      	str	r6, [sp, #12]
 800cb3e:	f8cd b000 	str.w	fp, [sp]
 800cb42:	4633      	mov	r3, r6
 800cb44:	aa07      	add	r2, sp, #28
 800cb46:	4638      	mov	r0, r7
 800cb48:	f8ad 401e 	strh.w	r4, [sp, #30]
 800cb4c:	f8ad 4020 	strh.w	r4, [sp, #32]
 800cb50:	f7ff f8b0 	bl	800bcb4 <siscanf>
 800cb54:	42a0      	cmp	r0, r4
 800cb56:	ddc1      	ble.n	800cadc <_tzset_unlocked_r+0x34>
 800cb58:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800cb5c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800cb60:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800cda4 <_tzset_unlocked_r+0x2fc>
 800cb64:	213c      	movs	r1, #60	; 0x3c
 800cb66:	fb01 3302 	mla	r3, r1, r2, r3
 800cb6a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800cb6e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800cb72:	fb01 3302 	mla	r3, r1, r2, r3
 800cb76:	fb08 f303 	mul.w	r3, r8, r3
 800cb7a:	f8df 8210 	ldr.w	r8, [pc, #528]	; 800cd8c <_tzset_unlocked_r+0x2e4>
 800cb7e:	62ab      	str	r3, [r5, #40]	; 0x28
 800cb80:	4b83      	ldr	r3, [pc, #524]	; (800cd90 <_tzset_unlocked_r+0x2e8>)
 800cb82:	f8c8 3000 	str.w	r3, [r8]
 800cb86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb88:	4982      	ldr	r1, [pc, #520]	; (800cd94 <_tzset_unlocked_r+0x2ec>)
 800cb8a:	441f      	add	r7, r3
 800cb8c:	464a      	mov	r2, r9
 800cb8e:	4633      	mov	r3, r6
 800cb90:	4638      	mov	r0, r7
 800cb92:	f7ff f88f 	bl	800bcb4 <siscanf>
 800cb96:	42a0      	cmp	r0, r4
 800cb98:	dc18      	bgt.n	800cbcc <_tzset_unlocked_r+0x124>
 800cb9a:	f8d8 3000 	ldr.w	r3, [r8]
 800cb9e:	f8c8 3004 	str.w	r3, [r8, #4]
 800cba2:	4b77      	ldr	r3, [pc, #476]	; (800cd80 <_tzset_unlocked_r+0x2d8>)
 800cba4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800cba6:	601a      	str	r2, [r3, #0]
 800cba8:	4b77      	ldr	r3, [pc, #476]	; (800cd88 <_tzset_unlocked_r+0x2e0>)
 800cbaa:	601c      	str	r4, [r3, #0]
 800cbac:	e796      	b.n	800cadc <_tzset_unlocked_r+0x34>
 800cbae:	f7f3 fb77 	bl	80002a0 <strcmp>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	d198      	bne.n	800cae8 <_tzset_unlocked_r+0x40>
 800cbb6:	e791      	b.n	800cadc <_tzset_unlocked_r+0x34>
 800cbb8:	4621      	mov	r1, r4
 800cbba:	f002 fc29 	bl	800f410 <strcpy>
 800cbbe:	e7a0      	b.n	800cb02 <_tzset_unlocked_r+0x5a>
 800cbc0:	2b2b      	cmp	r3, #43	; 0x2b
 800cbc2:	bf08      	it	eq
 800cbc4:	3701      	addeq	r7, #1
 800cbc6:	f04f 0801 	mov.w	r8, #1
 800cbca:	e7af      	b.n	800cb2c <_tzset_unlocked_r+0x84>
 800cbcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbce:	f8c8 9004 	str.w	r9, [r8, #4]
 800cbd2:	18fc      	adds	r4, r7, r3
 800cbd4:	5cfb      	ldrb	r3, [r7, r3]
 800cbd6:	2b2d      	cmp	r3, #45	; 0x2d
 800cbd8:	f040 808b 	bne.w	800ccf2 <_tzset_unlocked_r+0x24a>
 800cbdc:	3401      	adds	r4, #1
 800cbde:	f04f 37ff 	mov.w	r7, #4294967295
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	f8ad 301c 	strh.w	r3, [sp, #28]
 800cbe8:	f8ad 301e 	strh.w	r3, [sp, #30]
 800cbec:	f8ad 3020 	strh.w	r3, [sp, #32]
 800cbf0:	930a      	str	r3, [sp, #40]	; 0x28
 800cbf2:	e9cd a602 	strd	sl, r6, [sp, #8]
 800cbf6:	e9cd b600 	strd	fp, r6, [sp]
 800cbfa:	4967      	ldr	r1, [pc, #412]	; (800cd98 <_tzset_unlocked_r+0x2f0>)
 800cbfc:	4633      	mov	r3, r6
 800cbfe:	aa07      	add	r2, sp, #28
 800cc00:	4620      	mov	r0, r4
 800cc02:	f7ff f857 	bl	800bcb4 <siscanf>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	dc78      	bgt.n	800ccfc <_tzset_unlocked_r+0x254>
 800cc0a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800cc0c:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800cc10:	652b      	str	r3, [r5, #80]	; 0x50
 800cc12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc14:	462f      	mov	r7, r5
 800cc16:	441c      	add	r4, r3
 800cc18:	f04f 0900 	mov.w	r9, #0
 800cc1c:	7823      	ldrb	r3, [r4, #0]
 800cc1e:	2b2c      	cmp	r3, #44	; 0x2c
 800cc20:	bf08      	it	eq
 800cc22:	3401      	addeq	r4, #1
 800cc24:	f894 8000 	ldrb.w	r8, [r4]
 800cc28:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800cc2c:	d178      	bne.n	800cd20 <_tzset_unlocked_r+0x278>
 800cc2e:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800cc32:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800cc36:	ab09      	add	r3, sp, #36	; 0x24
 800cc38:	9300      	str	r3, [sp, #0]
 800cc3a:	4958      	ldr	r1, [pc, #352]	; (800cd9c <_tzset_unlocked_r+0x2f4>)
 800cc3c:	9603      	str	r6, [sp, #12]
 800cc3e:	4633      	mov	r3, r6
 800cc40:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800cc44:	4620      	mov	r0, r4
 800cc46:	f7ff f835 	bl	800bcb4 <siscanf>
 800cc4a:	2803      	cmp	r0, #3
 800cc4c:	f47f af46 	bne.w	800cadc <_tzset_unlocked_r+0x34>
 800cc50:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800cc54:	1e4b      	subs	r3, r1, #1
 800cc56:	2b0b      	cmp	r3, #11
 800cc58:	f63f af40 	bhi.w	800cadc <_tzset_unlocked_r+0x34>
 800cc5c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800cc60:	1e53      	subs	r3, r2, #1
 800cc62:	2b04      	cmp	r3, #4
 800cc64:	f63f af3a 	bhi.w	800cadc <_tzset_unlocked_r+0x34>
 800cc68:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800cc6c:	2b06      	cmp	r3, #6
 800cc6e:	f63f af35 	bhi.w	800cadc <_tzset_unlocked_r+0x34>
 800cc72:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800cc76:	f887 8008 	strb.w	r8, [r7, #8]
 800cc7a:	617b      	str	r3, [r7, #20]
 800cc7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc7e:	eb04 0803 	add.w	r8, r4, r3
 800cc82:	2302      	movs	r3, #2
 800cc84:	f8ad 301c 	strh.w	r3, [sp, #28]
 800cc88:	2300      	movs	r3, #0
 800cc8a:	f8ad 301e 	strh.w	r3, [sp, #30]
 800cc8e:	f8ad 3020 	strh.w	r3, [sp, #32]
 800cc92:	930a      	str	r3, [sp, #40]	; 0x28
 800cc94:	f898 3000 	ldrb.w	r3, [r8]
 800cc98:	2b2f      	cmp	r3, #47	; 0x2f
 800cc9a:	d109      	bne.n	800ccb0 <_tzset_unlocked_r+0x208>
 800cc9c:	e9cd a602 	strd	sl, r6, [sp, #8]
 800cca0:	e9cd b600 	strd	fp, r6, [sp]
 800cca4:	493e      	ldr	r1, [pc, #248]	; (800cda0 <_tzset_unlocked_r+0x2f8>)
 800cca6:	4633      	mov	r3, r6
 800cca8:	aa07      	add	r2, sp, #28
 800ccaa:	4640      	mov	r0, r8
 800ccac:	f7ff f802 	bl	800bcb4 <siscanf>
 800ccb0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ccb4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ccb8:	213c      	movs	r1, #60	; 0x3c
 800ccba:	fb01 3302 	mla	r3, r1, r2, r3
 800ccbe:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ccc2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800ccc6:	fb01 3302 	mla	r3, r1, r2, r3
 800ccca:	61bb      	str	r3, [r7, #24]
 800cccc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ccce:	3728      	adds	r7, #40	; 0x28
 800ccd0:	4444      	add	r4, r8
 800ccd2:	f1b9 0f00 	cmp.w	r9, #0
 800ccd6:	d020      	beq.n	800cd1a <_tzset_unlocked_r+0x272>
 800ccd8:	6868      	ldr	r0, [r5, #4]
 800ccda:	f7ff fe29 	bl	800c930 <__tzcalc_limits>
 800ccde:	4b28      	ldr	r3, [pc, #160]	; (800cd80 <_tzset_unlocked_r+0x2d8>)
 800cce0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800cce2:	601a      	str	r2, [r3, #0]
 800cce4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800cce6:	1a9b      	subs	r3, r3, r2
 800cce8:	4a27      	ldr	r2, [pc, #156]	; (800cd88 <_tzset_unlocked_r+0x2e0>)
 800ccea:	bf18      	it	ne
 800ccec:	2301      	movne	r3, #1
 800ccee:	6013      	str	r3, [r2, #0]
 800ccf0:	e6f4      	b.n	800cadc <_tzset_unlocked_r+0x34>
 800ccf2:	2b2b      	cmp	r3, #43	; 0x2b
 800ccf4:	bf08      	it	eq
 800ccf6:	3401      	addeq	r4, #1
 800ccf8:	2701      	movs	r7, #1
 800ccfa:	e772      	b.n	800cbe2 <_tzset_unlocked_r+0x13a>
 800ccfc:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800cd00:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800cd04:	213c      	movs	r1, #60	; 0x3c
 800cd06:	fb01 3302 	mla	r3, r1, r2, r3
 800cd0a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800cd0e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800cd12:	fb01 3302 	mla	r3, r1, r2, r3
 800cd16:	437b      	muls	r3, r7
 800cd18:	e77a      	b.n	800cc10 <_tzset_unlocked_r+0x168>
 800cd1a:	f04f 0901 	mov.w	r9, #1
 800cd1e:	e77d      	b.n	800cc1c <_tzset_unlocked_r+0x174>
 800cd20:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800cd24:	bf06      	itte	eq
 800cd26:	3401      	addeq	r4, #1
 800cd28:	4643      	moveq	r3, r8
 800cd2a:	2344      	movne	r3, #68	; 0x44
 800cd2c:	220a      	movs	r2, #10
 800cd2e:	a90b      	add	r1, sp, #44	; 0x2c
 800cd30:	4620      	mov	r0, r4
 800cd32:	9305      	str	r3, [sp, #20]
 800cd34:	f7ff fdf2 	bl	800c91c <strtoul>
 800cd38:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800cd3c:	9b05      	ldr	r3, [sp, #20]
 800cd3e:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800cd42:	45a0      	cmp	r8, r4
 800cd44:	d114      	bne.n	800cd70 <_tzset_unlocked_r+0x2c8>
 800cd46:	234d      	movs	r3, #77	; 0x4d
 800cd48:	f1b9 0f00 	cmp.w	r9, #0
 800cd4c:	d107      	bne.n	800cd5e <_tzset_unlocked_r+0x2b6>
 800cd4e:	722b      	strb	r3, [r5, #8]
 800cd50:	2103      	movs	r1, #3
 800cd52:	2302      	movs	r3, #2
 800cd54:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800cd58:	f8c5 9014 	str.w	r9, [r5, #20]
 800cd5c:	e791      	b.n	800cc82 <_tzset_unlocked_r+0x1da>
 800cd5e:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800cd62:	220b      	movs	r2, #11
 800cd64:	2301      	movs	r3, #1
 800cd66:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	63eb      	str	r3, [r5, #60]	; 0x3c
 800cd6e:	e788      	b.n	800cc82 <_tzset_unlocked_r+0x1da>
 800cd70:	b280      	uxth	r0, r0
 800cd72:	723b      	strb	r3, [r7, #8]
 800cd74:	6178      	str	r0, [r7, #20]
 800cd76:	e784      	b.n	800cc82 <_tzset_unlocked_r+0x1da>
 800cd78:	0803ef70 	.word	0x0803ef70
 800cd7c:	200037b4 	.word	0x200037b4
 800cd80:	200037bc 	.word	0x200037bc
 800cd84:	0803ef73 	.word	0x0803ef73
 800cd88:	200037b8 	.word	0x200037b8
 800cd8c:	20000308 	.word	0x20000308
 800cd90:	200037a7 	.word	0x200037a7
 800cd94:	0803ef77 	.word	0x0803ef77
 800cd98:	0803ef9a 	.word	0x0803ef9a
 800cd9c:	0803ef86 	.word	0x0803ef86
 800cda0:	0803ef99 	.word	0x0803ef99
 800cda4:	2000379c 	.word	0x2000379c

0800cda8 <__swbuf_r>:
 800cda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdaa:	460e      	mov	r6, r1
 800cdac:	4614      	mov	r4, r2
 800cdae:	4605      	mov	r5, r0
 800cdb0:	b118      	cbz	r0, 800cdba <__swbuf_r+0x12>
 800cdb2:	6983      	ldr	r3, [r0, #24]
 800cdb4:	b90b      	cbnz	r3, 800cdba <__swbuf_r+0x12>
 800cdb6:	f001 f88f 	bl	800ded8 <__sinit>
 800cdba:	4b21      	ldr	r3, [pc, #132]	; (800ce40 <__swbuf_r+0x98>)
 800cdbc:	429c      	cmp	r4, r3
 800cdbe:	d12b      	bne.n	800ce18 <__swbuf_r+0x70>
 800cdc0:	686c      	ldr	r4, [r5, #4]
 800cdc2:	69a3      	ldr	r3, [r4, #24]
 800cdc4:	60a3      	str	r3, [r4, #8]
 800cdc6:	89a3      	ldrh	r3, [r4, #12]
 800cdc8:	071a      	lsls	r2, r3, #28
 800cdca:	d52f      	bpl.n	800ce2c <__swbuf_r+0x84>
 800cdcc:	6923      	ldr	r3, [r4, #16]
 800cdce:	b36b      	cbz	r3, 800ce2c <__swbuf_r+0x84>
 800cdd0:	6923      	ldr	r3, [r4, #16]
 800cdd2:	6820      	ldr	r0, [r4, #0]
 800cdd4:	1ac0      	subs	r0, r0, r3
 800cdd6:	6963      	ldr	r3, [r4, #20]
 800cdd8:	b2f6      	uxtb	r6, r6
 800cdda:	4283      	cmp	r3, r0
 800cddc:	4637      	mov	r7, r6
 800cdde:	dc04      	bgt.n	800cdea <__swbuf_r+0x42>
 800cde0:	4621      	mov	r1, r4
 800cde2:	4628      	mov	r0, r5
 800cde4:	f000 ffe4 	bl	800ddb0 <_fflush_r>
 800cde8:	bb30      	cbnz	r0, 800ce38 <__swbuf_r+0x90>
 800cdea:	68a3      	ldr	r3, [r4, #8]
 800cdec:	3b01      	subs	r3, #1
 800cdee:	60a3      	str	r3, [r4, #8]
 800cdf0:	6823      	ldr	r3, [r4, #0]
 800cdf2:	1c5a      	adds	r2, r3, #1
 800cdf4:	6022      	str	r2, [r4, #0]
 800cdf6:	701e      	strb	r6, [r3, #0]
 800cdf8:	6963      	ldr	r3, [r4, #20]
 800cdfa:	3001      	adds	r0, #1
 800cdfc:	4283      	cmp	r3, r0
 800cdfe:	d004      	beq.n	800ce0a <__swbuf_r+0x62>
 800ce00:	89a3      	ldrh	r3, [r4, #12]
 800ce02:	07db      	lsls	r3, r3, #31
 800ce04:	d506      	bpl.n	800ce14 <__swbuf_r+0x6c>
 800ce06:	2e0a      	cmp	r6, #10
 800ce08:	d104      	bne.n	800ce14 <__swbuf_r+0x6c>
 800ce0a:	4621      	mov	r1, r4
 800ce0c:	4628      	mov	r0, r5
 800ce0e:	f000 ffcf 	bl	800ddb0 <_fflush_r>
 800ce12:	b988      	cbnz	r0, 800ce38 <__swbuf_r+0x90>
 800ce14:	4638      	mov	r0, r7
 800ce16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce18:	4b0a      	ldr	r3, [pc, #40]	; (800ce44 <__swbuf_r+0x9c>)
 800ce1a:	429c      	cmp	r4, r3
 800ce1c:	d101      	bne.n	800ce22 <__swbuf_r+0x7a>
 800ce1e:	68ac      	ldr	r4, [r5, #8]
 800ce20:	e7cf      	b.n	800cdc2 <__swbuf_r+0x1a>
 800ce22:	4b09      	ldr	r3, [pc, #36]	; (800ce48 <__swbuf_r+0xa0>)
 800ce24:	429c      	cmp	r4, r3
 800ce26:	bf08      	it	eq
 800ce28:	68ec      	ldreq	r4, [r5, #12]
 800ce2a:	e7ca      	b.n	800cdc2 <__swbuf_r+0x1a>
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	4628      	mov	r0, r5
 800ce30:	f000 f81e 	bl	800ce70 <__swsetup_r>
 800ce34:	2800      	cmp	r0, #0
 800ce36:	d0cb      	beq.n	800cdd0 <__swbuf_r+0x28>
 800ce38:	f04f 37ff 	mov.w	r7, #4294967295
 800ce3c:	e7ea      	b.n	800ce14 <__swbuf_r+0x6c>
 800ce3e:	bf00      	nop
 800ce40:	0803f148 	.word	0x0803f148
 800ce44:	0803f168 	.word	0x0803f168
 800ce48:	0803f128 	.word	0x0803f128

0800ce4c <_write_r>:
 800ce4c:	b538      	push	{r3, r4, r5, lr}
 800ce4e:	4d07      	ldr	r5, [pc, #28]	; (800ce6c <_write_r+0x20>)
 800ce50:	4604      	mov	r4, r0
 800ce52:	4608      	mov	r0, r1
 800ce54:	4611      	mov	r1, r2
 800ce56:	2200      	movs	r2, #0
 800ce58:	602a      	str	r2, [r5, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	f005 f88c 	bl	8011f78 <_write>
 800ce60:	1c43      	adds	r3, r0, #1
 800ce62:	d102      	bne.n	800ce6a <_write_r+0x1e>
 800ce64:	682b      	ldr	r3, [r5, #0]
 800ce66:	b103      	cbz	r3, 800ce6a <_write_r+0x1e>
 800ce68:	6023      	str	r3, [r4, #0]
 800ce6a:	bd38      	pop	{r3, r4, r5, pc}
 800ce6c:	200037c8 	.word	0x200037c8

0800ce70 <__swsetup_r>:
 800ce70:	4b32      	ldr	r3, [pc, #200]	; (800cf3c <__swsetup_r+0xcc>)
 800ce72:	b570      	push	{r4, r5, r6, lr}
 800ce74:	681d      	ldr	r5, [r3, #0]
 800ce76:	4606      	mov	r6, r0
 800ce78:	460c      	mov	r4, r1
 800ce7a:	b125      	cbz	r5, 800ce86 <__swsetup_r+0x16>
 800ce7c:	69ab      	ldr	r3, [r5, #24]
 800ce7e:	b913      	cbnz	r3, 800ce86 <__swsetup_r+0x16>
 800ce80:	4628      	mov	r0, r5
 800ce82:	f001 f829 	bl	800ded8 <__sinit>
 800ce86:	4b2e      	ldr	r3, [pc, #184]	; (800cf40 <__swsetup_r+0xd0>)
 800ce88:	429c      	cmp	r4, r3
 800ce8a:	d10f      	bne.n	800ceac <__swsetup_r+0x3c>
 800ce8c:	686c      	ldr	r4, [r5, #4]
 800ce8e:	89a3      	ldrh	r3, [r4, #12]
 800ce90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce94:	0719      	lsls	r1, r3, #28
 800ce96:	d42c      	bmi.n	800cef2 <__swsetup_r+0x82>
 800ce98:	06dd      	lsls	r5, r3, #27
 800ce9a:	d411      	bmi.n	800cec0 <__swsetup_r+0x50>
 800ce9c:	2309      	movs	r3, #9
 800ce9e:	6033      	str	r3, [r6, #0]
 800cea0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cea4:	81a3      	strh	r3, [r4, #12]
 800cea6:	f04f 30ff 	mov.w	r0, #4294967295
 800ceaa:	e03e      	b.n	800cf2a <__swsetup_r+0xba>
 800ceac:	4b25      	ldr	r3, [pc, #148]	; (800cf44 <__swsetup_r+0xd4>)
 800ceae:	429c      	cmp	r4, r3
 800ceb0:	d101      	bne.n	800ceb6 <__swsetup_r+0x46>
 800ceb2:	68ac      	ldr	r4, [r5, #8]
 800ceb4:	e7eb      	b.n	800ce8e <__swsetup_r+0x1e>
 800ceb6:	4b24      	ldr	r3, [pc, #144]	; (800cf48 <__swsetup_r+0xd8>)
 800ceb8:	429c      	cmp	r4, r3
 800ceba:	bf08      	it	eq
 800cebc:	68ec      	ldreq	r4, [r5, #12]
 800cebe:	e7e6      	b.n	800ce8e <__swsetup_r+0x1e>
 800cec0:	0758      	lsls	r0, r3, #29
 800cec2:	d512      	bpl.n	800ceea <__swsetup_r+0x7a>
 800cec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cec6:	b141      	cbz	r1, 800ceda <__swsetup_r+0x6a>
 800cec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cecc:	4299      	cmp	r1, r3
 800cece:	d002      	beq.n	800ced6 <__swsetup_r+0x66>
 800ced0:	4630      	mov	r0, r6
 800ced2:	f7fe f81b 	bl	800af0c <_free_r>
 800ced6:	2300      	movs	r3, #0
 800ced8:	6363      	str	r3, [r4, #52]	; 0x34
 800ceda:	89a3      	ldrh	r3, [r4, #12]
 800cedc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cee0:	81a3      	strh	r3, [r4, #12]
 800cee2:	2300      	movs	r3, #0
 800cee4:	6063      	str	r3, [r4, #4]
 800cee6:	6923      	ldr	r3, [r4, #16]
 800cee8:	6023      	str	r3, [r4, #0]
 800ceea:	89a3      	ldrh	r3, [r4, #12]
 800ceec:	f043 0308 	orr.w	r3, r3, #8
 800cef0:	81a3      	strh	r3, [r4, #12]
 800cef2:	6923      	ldr	r3, [r4, #16]
 800cef4:	b94b      	cbnz	r3, 800cf0a <__swsetup_r+0x9a>
 800cef6:	89a3      	ldrh	r3, [r4, #12]
 800cef8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cefc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf00:	d003      	beq.n	800cf0a <__swsetup_r+0x9a>
 800cf02:	4621      	mov	r1, r4
 800cf04:	4630      	mov	r0, r6
 800cf06:	f001 f913 	bl	800e130 <__smakebuf_r>
 800cf0a:	89a0      	ldrh	r0, [r4, #12]
 800cf0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf10:	f010 0301 	ands.w	r3, r0, #1
 800cf14:	d00a      	beq.n	800cf2c <__swsetup_r+0xbc>
 800cf16:	2300      	movs	r3, #0
 800cf18:	60a3      	str	r3, [r4, #8]
 800cf1a:	6963      	ldr	r3, [r4, #20]
 800cf1c:	425b      	negs	r3, r3
 800cf1e:	61a3      	str	r3, [r4, #24]
 800cf20:	6923      	ldr	r3, [r4, #16]
 800cf22:	b943      	cbnz	r3, 800cf36 <__swsetup_r+0xc6>
 800cf24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cf28:	d1ba      	bne.n	800cea0 <__swsetup_r+0x30>
 800cf2a:	bd70      	pop	{r4, r5, r6, pc}
 800cf2c:	0781      	lsls	r1, r0, #30
 800cf2e:	bf58      	it	pl
 800cf30:	6963      	ldrpl	r3, [r4, #20]
 800cf32:	60a3      	str	r3, [r4, #8]
 800cf34:	e7f4      	b.n	800cf20 <__swsetup_r+0xb0>
 800cf36:	2000      	movs	r0, #0
 800cf38:	e7f7      	b.n	800cf2a <__swsetup_r+0xba>
 800cf3a:	bf00      	nop
 800cf3c:	200002a4 	.word	0x200002a4
 800cf40:	0803f148 	.word	0x0803f148
 800cf44:	0803f168 	.word	0x0803f168
 800cf48:	0803f128 	.word	0x0803f128

0800cf4c <abort>:
 800cf4c:	b508      	push	{r3, lr}
 800cf4e:	2006      	movs	r0, #6
 800cf50:	f002 fa0e 	bl	800f370 <raise>
 800cf54:	2001      	movs	r0, #1
 800cf56:	f005 f817 	bl	8011f88 <_exit>

0800cf5a <abs>:
 800cf5a:	2800      	cmp	r0, #0
 800cf5c:	bfb8      	it	lt
 800cf5e:	4240      	neglt	r0, r0
 800cf60:	4770      	bx	lr
	...

0800cf64 <_close_r>:
 800cf64:	b538      	push	{r3, r4, r5, lr}
 800cf66:	4d06      	ldr	r5, [pc, #24]	; (800cf80 <_close_r+0x1c>)
 800cf68:	2300      	movs	r3, #0
 800cf6a:	4604      	mov	r4, r0
 800cf6c:	4608      	mov	r0, r1
 800cf6e:	602b      	str	r3, [r5, #0]
 800cf70:	f004 ffbc 	bl	8011eec <_close>
 800cf74:	1c43      	adds	r3, r0, #1
 800cf76:	d102      	bne.n	800cf7e <_close_r+0x1a>
 800cf78:	682b      	ldr	r3, [r5, #0]
 800cf7a:	b103      	cbz	r3, 800cf7e <_close_r+0x1a>
 800cf7c:	6023      	str	r3, [r4, #0]
 800cf7e:	bd38      	pop	{r3, r4, r5, pc}
 800cf80:	200037c8 	.word	0x200037c8

0800cf84 <div>:
 800cf84:	2900      	cmp	r1, #0
 800cf86:	b510      	push	{r4, lr}
 800cf88:	fb91 f4f2 	sdiv	r4, r1, r2
 800cf8c:	fb02 1314 	mls	r3, r2, r4, r1
 800cf90:	db06      	blt.n	800cfa0 <div+0x1c>
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	da01      	bge.n	800cf9a <div+0x16>
 800cf96:	3401      	adds	r4, #1
 800cf98:	1a9b      	subs	r3, r3, r2
 800cf9a:	e9c0 4300 	strd	r4, r3, [r0]
 800cf9e:	bd10      	pop	{r4, pc}
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	bfc4      	itt	gt
 800cfa4:	f104 34ff 	addgt.w	r4, r4, #4294967295
 800cfa8:	189b      	addgt	r3, r3, r2
 800cfaa:	e7f6      	b.n	800cf9a <div+0x16>

0800cfac <quorem>:
 800cfac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb0:	6903      	ldr	r3, [r0, #16]
 800cfb2:	690c      	ldr	r4, [r1, #16]
 800cfb4:	42a3      	cmp	r3, r4
 800cfb6:	4607      	mov	r7, r0
 800cfb8:	f2c0 8081 	blt.w	800d0be <quorem+0x112>
 800cfbc:	3c01      	subs	r4, #1
 800cfbe:	f101 0814 	add.w	r8, r1, #20
 800cfc2:	f100 0514 	add.w	r5, r0, #20
 800cfc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cfca:	9301      	str	r3, [sp, #4]
 800cfcc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cfd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cfdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cfe0:	fbb2 f6f3 	udiv	r6, r2, r3
 800cfe4:	d331      	bcc.n	800d04a <quorem+0x9e>
 800cfe6:	f04f 0e00 	mov.w	lr, #0
 800cfea:	4640      	mov	r0, r8
 800cfec:	46ac      	mov	ip, r5
 800cfee:	46f2      	mov	sl, lr
 800cff0:	f850 2b04 	ldr.w	r2, [r0], #4
 800cff4:	b293      	uxth	r3, r2
 800cff6:	fb06 e303 	mla	r3, r6, r3, lr
 800cffa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cffe:	b29b      	uxth	r3, r3
 800d000:	ebaa 0303 	sub.w	r3, sl, r3
 800d004:	f8dc a000 	ldr.w	sl, [ip]
 800d008:	0c12      	lsrs	r2, r2, #16
 800d00a:	fa13 f38a 	uxtah	r3, r3, sl
 800d00e:	fb06 e202 	mla	r2, r6, r2, lr
 800d012:	9300      	str	r3, [sp, #0]
 800d014:	9b00      	ldr	r3, [sp, #0]
 800d016:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d01a:	b292      	uxth	r2, r2
 800d01c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d020:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d024:	f8bd 3000 	ldrh.w	r3, [sp]
 800d028:	4581      	cmp	r9, r0
 800d02a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d02e:	f84c 3b04 	str.w	r3, [ip], #4
 800d032:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d036:	d2db      	bcs.n	800cff0 <quorem+0x44>
 800d038:	f855 300b 	ldr.w	r3, [r5, fp]
 800d03c:	b92b      	cbnz	r3, 800d04a <quorem+0x9e>
 800d03e:	9b01      	ldr	r3, [sp, #4]
 800d040:	3b04      	subs	r3, #4
 800d042:	429d      	cmp	r5, r3
 800d044:	461a      	mov	r2, r3
 800d046:	d32e      	bcc.n	800d0a6 <quorem+0xfa>
 800d048:	613c      	str	r4, [r7, #16]
 800d04a:	4638      	mov	r0, r7
 800d04c:	f001 fb58 	bl	800e700 <__mcmp>
 800d050:	2800      	cmp	r0, #0
 800d052:	db24      	blt.n	800d09e <quorem+0xf2>
 800d054:	3601      	adds	r6, #1
 800d056:	4628      	mov	r0, r5
 800d058:	f04f 0c00 	mov.w	ip, #0
 800d05c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d060:	f8d0 e000 	ldr.w	lr, [r0]
 800d064:	b293      	uxth	r3, r2
 800d066:	ebac 0303 	sub.w	r3, ip, r3
 800d06a:	0c12      	lsrs	r2, r2, #16
 800d06c:	fa13 f38e 	uxtah	r3, r3, lr
 800d070:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d074:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d078:	b29b      	uxth	r3, r3
 800d07a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d07e:	45c1      	cmp	r9, r8
 800d080:	f840 3b04 	str.w	r3, [r0], #4
 800d084:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d088:	d2e8      	bcs.n	800d05c <quorem+0xb0>
 800d08a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d08e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d092:	b922      	cbnz	r2, 800d09e <quorem+0xf2>
 800d094:	3b04      	subs	r3, #4
 800d096:	429d      	cmp	r5, r3
 800d098:	461a      	mov	r2, r3
 800d09a:	d30a      	bcc.n	800d0b2 <quorem+0x106>
 800d09c:	613c      	str	r4, [r7, #16]
 800d09e:	4630      	mov	r0, r6
 800d0a0:	b003      	add	sp, #12
 800d0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0a6:	6812      	ldr	r2, [r2, #0]
 800d0a8:	3b04      	subs	r3, #4
 800d0aa:	2a00      	cmp	r2, #0
 800d0ac:	d1cc      	bne.n	800d048 <quorem+0x9c>
 800d0ae:	3c01      	subs	r4, #1
 800d0b0:	e7c7      	b.n	800d042 <quorem+0x96>
 800d0b2:	6812      	ldr	r2, [r2, #0]
 800d0b4:	3b04      	subs	r3, #4
 800d0b6:	2a00      	cmp	r2, #0
 800d0b8:	d1f0      	bne.n	800d09c <quorem+0xf0>
 800d0ba:	3c01      	subs	r4, #1
 800d0bc:	e7eb      	b.n	800d096 <quorem+0xea>
 800d0be:	2000      	movs	r0, #0
 800d0c0:	e7ee      	b.n	800d0a0 <quorem+0xf4>
 800d0c2:	0000      	movs	r0, r0
 800d0c4:	0000      	movs	r0, r0
	...

0800d0c8 <_dtoa_r>:
 800d0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0cc:	ed2d 8b04 	vpush	{d8-d9}
 800d0d0:	ec57 6b10 	vmov	r6, r7, d0
 800d0d4:	b093      	sub	sp, #76	; 0x4c
 800d0d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d0d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d0dc:	9106      	str	r1, [sp, #24]
 800d0de:	ee10 aa10 	vmov	sl, s0
 800d0e2:	4604      	mov	r4, r0
 800d0e4:	9209      	str	r2, [sp, #36]	; 0x24
 800d0e6:	930c      	str	r3, [sp, #48]	; 0x30
 800d0e8:	46bb      	mov	fp, r7
 800d0ea:	b975      	cbnz	r5, 800d10a <_dtoa_r+0x42>
 800d0ec:	2010      	movs	r0, #16
 800d0ee:	f7fd fc75 	bl	800a9dc <malloc>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	6260      	str	r0, [r4, #36]	; 0x24
 800d0f6:	b920      	cbnz	r0, 800d102 <_dtoa_r+0x3a>
 800d0f8:	4ba7      	ldr	r3, [pc, #668]	; (800d398 <_dtoa_r+0x2d0>)
 800d0fa:	21ea      	movs	r1, #234	; 0xea
 800d0fc:	48a7      	ldr	r0, [pc, #668]	; (800d39c <_dtoa_r+0x2d4>)
 800d0fe:	f7fd fc19 	bl	800a934 <__assert_func>
 800d102:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d106:	6005      	str	r5, [r0, #0]
 800d108:	60c5      	str	r5, [r0, #12]
 800d10a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d10c:	6819      	ldr	r1, [r3, #0]
 800d10e:	b151      	cbz	r1, 800d126 <_dtoa_r+0x5e>
 800d110:	685a      	ldr	r2, [r3, #4]
 800d112:	604a      	str	r2, [r1, #4]
 800d114:	2301      	movs	r3, #1
 800d116:	4093      	lsls	r3, r2
 800d118:	608b      	str	r3, [r1, #8]
 800d11a:	4620      	mov	r0, r4
 800d11c:	f001 f8ae 	bl	800e27c <_Bfree>
 800d120:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d122:	2200      	movs	r2, #0
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	1e3b      	subs	r3, r7, #0
 800d128:	bfaa      	itet	ge
 800d12a:	2300      	movge	r3, #0
 800d12c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d130:	f8c8 3000 	strge.w	r3, [r8]
 800d134:	4b9a      	ldr	r3, [pc, #616]	; (800d3a0 <_dtoa_r+0x2d8>)
 800d136:	bfbc      	itt	lt
 800d138:	2201      	movlt	r2, #1
 800d13a:	f8c8 2000 	strlt.w	r2, [r8]
 800d13e:	ea33 030b 	bics.w	r3, r3, fp
 800d142:	d11b      	bne.n	800d17c <_dtoa_r+0xb4>
 800d144:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d146:	f242 730f 	movw	r3, #9999	; 0x270f
 800d14a:	6013      	str	r3, [r2, #0]
 800d14c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d150:	4333      	orrs	r3, r6
 800d152:	f000 8592 	beq.w	800dc7a <_dtoa_r+0xbb2>
 800d156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d158:	b963      	cbnz	r3, 800d174 <_dtoa_r+0xac>
 800d15a:	4b92      	ldr	r3, [pc, #584]	; (800d3a4 <_dtoa_r+0x2dc>)
 800d15c:	e022      	b.n	800d1a4 <_dtoa_r+0xdc>
 800d15e:	4b92      	ldr	r3, [pc, #584]	; (800d3a8 <_dtoa_r+0x2e0>)
 800d160:	9301      	str	r3, [sp, #4]
 800d162:	3308      	adds	r3, #8
 800d164:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d166:	6013      	str	r3, [r2, #0]
 800d168:	9801      	ldr	r0, [sp, #4]
 800d16a:	b013      	add	sp, #76	; 0x4c
 800d16c:	ecbd 8b04 	vpop	{d8-d9}
 800d170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d174:	4b8b      	ldr	r3, [pc, #556]	; (800d3a4 <_dtoa_r+0x2dc>)
 800d176:	9301      	str	r3, [sp, #4]
 800d178:	3303      	adds	r3, #3
 800d17a:	e7f3      	b.n	800d164 <_dtoa_r+0x9c>
 800d17c:	2200      	movs	r2, #0
 800d17e:	2300      	movs	r3, #0
 800d180:	4650      	mov	r0, sl
 800d182:	4659      	mov	r1, fp
 800d184:	f7f3 fcba 	bl	8000afc <__aeabi_dcmpeq>
 800d188:	ec4b ab19 	vmov	d9, sl, fp
 800d18c:	4680      	mov	r8, r0
 800d18e:	b158      	cbz	r0, 800d1a8 <_dtoa_r+0xe0>
 800d190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d192:	2301      	movs	r3, #1
 800d194:	6013      	str	r3, [r2, #0]
 800d196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d198:	2b00      	cmp	r3, #0
 800d19a:	f000 856b 	beq.w	800dc74 <_dtoa_r+0xbac>
 800d19e:	4883      	ldr	r0, [pc, #524]	; (800d3ac <_dtoa_r+0x2e4>)
 800d1a0:	6018      	str	r0, [r3, #0]
 800d1a2:	1e43      	subs	r3, r0, #1
 800d1a4:	9301      	str	r3, [sp, #4]
 800d1a6:	e7df      	b.n	800d168 <_dtoa_r+0xa0>
 800d1a8:	ec4b ab10 	vmov	d0, sl, fp
 800d1ac:	aa10      	add	r2, sp, #64	; 0x40
 800d1ae:	a911      	add	r1, sp, #68	; 0x44
 800d1b0:	4620      	mov	r0, r4
 800d1b2:	f001 fb4b 	bl	800e84c <__d2b>
 800d1b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d1ba:	ee08 0a10 	vmov	s16, r0
 800d1be:	2d00      	cmp	r5, #0
 800d1c0:	f000 8084 	beq.w	800d2cc <_dtoa_r+0x204>
 800d1c4:	ee19 3a90 	vmov	r3, s19
 800d1c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d1d0:	4656      	mov	r6, sl
 800d1d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d1d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d1da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d1de:	4b74      	ldr	r3, [pc, #464]	; (800d3b0 <_dtoa_r+0x2e8>)
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	f7f3 f869 	bl	80002bc <__aeabi_dsub>
 800d1ea:	a365      	add	r3, pc, #404	; (adr r3, 800d380 <_dtoa_r+0x2b8>)
 800d1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f0:	f7f3 fa1c 	bl	800062c <__aeabi_dmul>
 800d1f4:	a364      	add	r3, pc, #400	; (adr r3, 800d388 <_dtoa_r+0x2c0>)
 800d1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fa:	f7f3 f861 	bl	80002c0 <__adddf3>
 800d1fe:	4606      	mov	r6, r0
 800d200:	4628      	mov	r0, r5
 800d202:	460f      	mov	r7, r1
 800d204:	f7f3 f9a8 	bl	8000558 <__aeabi_i2d>
 800d208:	a361      	add	r3, pc, #388	; (adr r3, 800d390 <_dtoa_r+0x2c8>)
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	f7f3 fa0d 	bl	800062c <__aeabi_dmul>
 800d212:	4602      	mov	r2, r0
 800d214:	460b      	mov	r3, r1
 800d216:	4630      	mov	r0, r6
 800d218:	4639      	mov	r1, r7
 800d21a:	f7f3 f851 	bl	80002c0 <__adddf3>
 800d21e:	4606      	mov	r6, r0
 800d220:	460f      	mov	r7, r1
 800d222:	f7f3 fcb3 	bl	8000b8c <__aeabi_d2iz>
 800d226:	2200      	movs	r2, #0
 800d228:	9000      	str	r0, [sp, #0]
 800d22a:	2300      	movs	r3, #0
 800d22c:	4630      	mov	r0, r6
 800d22e:	4639      	mov	r1, r7
 800d230:	f7f3 fc6e 	bl	8000b10 <__aeabi_dcmplt>
 800d234:	b150      	cbz	r0, 800d24c <_dtoa_r+0x184>
 800d236:	9800      	ldr	r0, [sp, #0]
 800d238:	f7f3 f98e 	bl	8000558 <__aeabi_i2d>
 800d23c:	4632      	mov	r2, r6
 800d23e:	463b      	mov	r3, r7
 800d240:	f7f3 fc5c 	bl	8000afc <__aeabi_dcmpeq>
 800d244:	b910      	cbnz	r0, 800d24c <_dtoa_r+0x184>
 800d246:	9b00      	ldr	r3, [sp, #0]
 800d248:	3b01      	subs	r3, #1
 800d24a:	9300      	str	r3, [sp, #0]
 800d24c:	9b00      	ldr	r3, [sp, #0]
 800d24e:	2b16      	cmp	r3, #22
 800d250:	d85a      	bhi.n	800d308 <_dtoa_r+0x240>
 800d252:	9a00      	ldr	r2, [sp, #0]
 800d254:	4b57      	ldr	r3, [pc, #348]	; (800d3b4 <_dtoa_r+0x2ec>)
 800d256:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25e:	ec51 0b19 	vmov	r0, r1, d9
 800d262:	f7f3 fc55 	bl	8000b10 <__aeabi_dcmplt>
 800d266:	2800      	cmp	r0, #0
 800d268:	d050      	beq.n	800d30c <_dtoa_r+0x244>
 800d26a:	9b00      	ldr	r3, [sp, #0]
 800d26c:	3b01      	subs	r3, #1
 800d26e:	9300      	str	r3, [sp, #0]
 800d270:	2300      	movs	r3, #0
 800d272:	930b      	str	r3, [sp, #44]	; 0x2c
 800d274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d276:	1b5d      	subs	r5, r3, r5
 800d278:	1e6b      	subs	r3, r5, #1
 800d27a:	9305      	str	r3, [sp, #20]
 800d27c:	bf45      	ittet	mi
 800d27e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d282:	9304      	strmi	r3, [sp, #16]
 800d284:	2300      	movpl	r3, #0
 800d286:	2300      	movmi	r3, #0
 800d288:	bf4c      	ite	mi
 800d28a:	9305      	strmi	r3, [sp, #20]
 800d28c:	9304      	strpl	r3, [sp, #16]
 800d28e:	9b00      	ldr	r3, [sp, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	db3d      	blt.n	800d310 <_dtoa_r+0x248>
 800d294:	9b05      	ldr	r3, [sp, #20]
 800d296:	9a00      	ldr	r2, [sp, #0]
 800d298:	920a      	str	r2, [sp, #40]	; 0x28
 800d29a:	4413      	add	r3, r2
 800d29c:	9305      	str	r3, [sp, #20]
 800d29e:	2300      	movs	r3, #0
 800d2a0:	9307      	str	r3, [sp, #28]
 800d2a2:	9b06      	ldr	r3, [sp, #24]
 800d2a4:	2b09      	cmp	r3, #9
 800d2a6:	f200 8089 	bhi.w	800d3bc <_dtoa_r+0x2f4>
 800d2aa:	2b05      	cmp	r3, #5
 800d2ac:	bfc4      	itt	gt
 800d2ae:	3b04      	subgt	r3, #4
 800d2b0:	9306      	strgt	r3, [sp, #24]
 800d2b2:	9b06      	ldr	r3, [sp, #24]
 800d2b4:	f1a3 0302 	sub.w	r3, r3, #2
 800d2b8:	bfcc      	ite	gt
 800d2ba:	2500      	movgt	r5, #0
 800d2bc:	2501      	movle	r5, #1
 800d2be:	2b03      	cmp	r3, #3
 800d2c0:	f200 8087 	bhi.w	800d3d2 <_dtoa_r+0x30a>
 800d2c4:	e8df f003 	tbb	[pc, r3]
 800d2c8:	59383a2d 	.word	0x59383a2d
 800d2cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d2d0:	441d      	add	r5, r3
 800d2d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d2d6:	2b20      	cmp	r3, #32
 800d2d8:	bfc1      	itttt	gt
 800d2da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d2de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d2e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800d2e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d2ea:	bfda      	itte	le
 800d2ec:	f1c3 0320 	rsble	r3, r3, #32
 800d2f0:	fa06 f003 	lslle.w	r0, r6, r3
 800d2f4:	4318      	orrgt	r0, r3
 800d2f6:	f7f3 f91f 	bl	8000538 <__aeabi_ui2d>
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	4606      	mov	r6, r0
 800d2fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d302:	3d01      	subs	r5, #1
 800d304:	930e      	str	r3, [sp, #56]	; 0x38
 800d306:	e76a      	b.n	800d1de <_dtoa_r+0x116>
 800d308:	2301      	movs	r3, #1
 800d30a:	e7b2      	b.n	800d272 <_dtoa_r+0x1aa>
 800d30c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d30e:	e7b1      	b.n	800d274 <_dtoa_r+0x1ac>
 800d310:	9b04      	ldr	r3, [sp, #16]
 800d312:	9a00      	ldr	r2, [sp, #0]
 800d314:	1a9b      	subs	r3, r3, r2
 800d316:	9304      	str	r3, [sp, #16]
 800d318:	4253      	negs	r3, r2
 800d31a:	9307      	str	r3, [sp, #28]
 800d31c:	2300      	movs	r3, #0
 800d31e:	930a      	str	r3, [sp, #40]	; 0x28
 800d320:	e7bf      	b.n	800d2a2 <_dtoa_r+0x1da>
 800d322:	2300      	movs	r3, #0
 800d324:	9308      	str	r3, [sp, #32]
 800d326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d328:	2b00      	cmp	r3, #0
 800d32a:	dc55      	bgt.n	800d3d8 <_dtoa_r+0x310>
 800d32c:	2301      	movs	r3, #1
 800d32e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d332:	461a      	mov	r2, r3
 800d334:	9209      	str	r2, [sp, #36]	; 0x24
 800d336:	e00c      	b.n	800d352 <_dtoa_r+0x28a>
 800d338:	2301      	movs	r3, #1
 800d33a:	e7f3      	b.n	800d324 <_dtoa_r+0x25c>
 800d33c:	2300      	movs	r3, #0
 800d33e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d340:	9308      	str	r3, [sp, #32]
 800d342:	9b00      	ldr	r3, [sp, #0]
 800d344:	4413      	add	r3, r2
 800d346:	9302      	str	r3, [sp, #8]
 800d348:	3301      	adds	r3, #1
 800d34a:	2b01      	cmp	r3, #1
 800d34c:	9303      	str	r3, [sp, #12]
 800d34e:	bfb8      	it	lt
 800d350:	2301      	movlt	r3, #1
 800d352:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d354:	2200      	movs	r2, #0
 800d356:	6042      	str	r2, [r0, #4]
 800d358:	2204      	movs	r2, #4
 800d35a:	f102 0614 	add.w	r6, r2, #20
 800d35e:	429e      	cmp	r6, r3
 800d360:	6841      	ldr	r1, [r0, #4]
 800d362:	d93d      	bls.n	800d3e0 <_dtoa_r+0x318>
 800d364:	4620      	mov	r0, r4
 800d366:	f000 ff49 	bl	800e1fc <_Balloc>
 800d36a:	9001      	str	r0, [sp, #4]
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d13b      	bne.n	800d3e8 <_dtoa_r+0x320>
 800d370:	4b11      	ldr	r3, [pc, #68]	; (800d3b8 <_dtoa_r+0x2f0>)
 800d372:	4602      	mov	r2, r0
 800d374:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d378:	e6c0      	b.n	800d0fc <_dtoa_r+0x34>
 800d37a:	2301      	movs	r3, #1
 800d37c:	e7df      	b.n	800d33e <_dtoa_r+0x276>
 800d37e:	bf00      	nop
 800d380:	636f4361 	.word	0x636f4361
 800d384:	3fd287a7 	.word	0x3fd287a7
 800d388:	8b60c8b3 	.word	0x8b60c8b3
 800d38c:	3fc68a28 	.word	0x3fc68a28
 800d390:	509f79fb 	.word	0x509f79fb
 800d394:	3fd34413 	.word	0x3fd34413
 800d398:	0803eb40 	.word	0x0803eb40
 800d39c:	0803f0ba 	.word	0x0803f0ba
 800d3a0:	7ff00000 	.word	0x7ff00000
 800d3a4:	0803f0b6 	.word	0x0803f0b6
 800d3a8:	0803f0ad 	.word	0x0803f0ad
 800d3ac:	0803f349 	.word	0x0803f349
 800d3b0:	3ff80000 	.word	0x3ff80000
 800d3b4:	0803f270 	.word	0x0803f270
 800d3b8:	0803f115 	.word	0x0803f115
 800d3bc:	2501      	movs	r5, #1
 800d3be:	2300      	movs	r3, #0
 800d3c0:	9306      	str	r3, [sp, #24]
 800d3c2:	9508      	str	r5, [sp, #32]
 800d3c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d3c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	2312      	movs	r3, #18
 800d3d0:	e7b0      	b.n	800d334 <_dtoa_r+0x26c>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	9308      	str	r3, [sp, #32]
 800d3d6:	e7f5      	b.n	800d3c4 <_dtoa_r+0x2fc>
 800d3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3de:	e7b8      	b.n	800d352 <_dtoa_r+0x28a>
 800d3e0:	3101      	adds	r1, #1
 800d3e2:	6041      	str	r1, [r0, #4]
 800d3e4:	0052      	lsls	r2, r2, #1
 800d3e6:	e7b8      	b.n	800d35a <_dtoa_r+0x292>
 800d3e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3ea:	9a01      	ldr	r2, [sp, #4]
 800d3ec:	601a      	str	r2, [r3, #0]
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	2b0e      	cmp	r3, #14
 800d3f2:	f200 809d 	bhi.w	800d530 <_dtoa_r+0x468>
 800d3f6:	2d00      	cmp	r5, #0
 800d3f8:	f000 809a 	beq.w	800d530 <_dtoa_r+0x468>
 800d3fc:	9b00      	ldr	r3, [sp, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	dd32      	ble.n	800d468 <_dtoa_r+0x3a0>
 800d402:	4ab7      	ldr	r2, [pc, #732]	; (800d6e0 <_dtoa_r+0x618>)
 800d404:	f003 030f 	and.w	r3, r3, #15
 800d408:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d40c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d410:	9b00      	ldr	r3, [sp, #0]
 800d412:	05d8      	lsls	r0, r3, #23
 800d414:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d418:	d516      	bpl.n	800d448 <_dtoa_r+0x380>
 800d41a:	4bb2      	ldr	r3, [pc, #712]	; (800d6e4 <_dtoa_r+0x61c>)
 800d41c:	ec51 0b19 	vmov	r0, r1, d9
 800d420:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d424:	f7f3 fa2c 	bl	8000880 <__aeabi_ddiv>
 800d428:	f007 070f 	and.w	r7, r7, #15
 800d42c:	4682      	mov	sl, r0
 800d42e:	468b      	mov	fp, r1
 800d430:	2503      	movs	r5, #3
 800d432:	4eac      	ldr	r6, [pc, #688]	; (800d6e4 <_dtoa_r+0x61c>)
 800d434:	b957      	cbnz	r7, 800d44c <_dtoa_r+0x384>
 800d436:	4642      	mov	r2, r8
 800d438:	464b      	mov	r3, r9
 800d43a:	4650      	mov	r0, sl
 800d43c:	4659      	mov	r1, fp
 800d43e:	f7f3 fa1f 	bl	8000880 <__aeabi_ddiv>
 800d442:	4682      	mov	sl, r0
 800d444:	468b      	mov	fp, r1
 800d446:	e028      	b.n	800d49a <_dtoa_r+0x3d2>
 800d448:	2502      	movs	r5, #2
 800d44a:	e7f2      	b.n	800d432 <_dtoa_r+0x36a>
 800d44c:	07f9      	lsls	r1, r7, #31
 800d44e:	d508      	bpl.n	800d462 <_dtoa_r+0x39a>
 800d450:	4640      	mov	r0, r8
 800d452:	4649      	mov	r1, r9
 800d454:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d458:	f7f3 f8e8 	bl	800062c <__aeabi_dmul>
 800d45c:	3501      	adds	r5, #1
 800d45e:	4680      	mov	r8, r0
 800d460:	4689      	mov	r9, r1
 800d462:	107f      	asrs	r7, r7, #1
 800d464:	3608      	adds	r6, #8
 800d466:	e7e5      	b.n	800d434 <_dtoa_r+0x36c>
 800d468:	f000 809b 	beq.w	800d5a2 <_dtoa_r+0x4da>
 800d46c:	9b00      	ldr	r3, [sp, #0]
 800d46e:	4f9d      	ldr	r7, [pc, #628]	; (800d6e4 <_dtoa_r+0x61c>)
 800d470:	425e      	negs	r6, r3
 800d472:	4b9b      	ldr	r3, [pc, #620]	; (800d6e0 <_dtoa_r+0x618>)
 800d474:	f006 020f 	and.w	r2, r6, #15
 800d478:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d480:	ec51 0b19 	vmov	r0, r1, d9
 800d484:	f7f3 f8d2 	bl	800062c <__aeabi_dmul>
 800d488:	1136      	asrs	r6, r6, #4
 800d48a:	4682      	mov	sl, r0
 800d48c:	468b      	mov	fp, r1
 800d48e:	2300      	movs	r3, #0
 800d490:	2502      	movs	r5, #2
 800d492:	2e00      	cmp	r6, #0
 800d494:	d17a      	bne.n	800d58c <_dtoa_r+0x4c4>
 800d496:	2b00      	cmp	r3, #0
 800d498:	d1d3      	bne.n	800d442 <_dtoa_r+0x37a>
 800d49a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	f000 8082 	beq.w	800d5a6 <_dtoa_r+0x4de>
 800d4a2:	4b91      	ldr	r3, [pc, #580]	; (800d6e8 <_dtoa_r+0x620>)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4650      	mov	r0, sl
 800d4a8:	4659      	mov	r1, fp
 800d4aa:	f7f3 fb31 	bl	8000b10 <__aeabi_dcmplt>
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d079      	beq.n	800d5a6 <_dtoa_r+0x4de>
 800d4b2:	9b03      	ldr	r3, [sp, #12]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d076      	beq.n	800d5a6 <_dtoa_r+0x4de>
 800d4b8:	9b02      	ldr	r3, [sp, #8]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	dd36      	ble.n	800d52c <_dtoa_r+0x464>
 800d4be:	9b00      	ldr	r3, [sp, #0]
 800d4c0:	4650      	mov	r0, sl
 800d4c2:	4659      	mov	r1, fp
 800d4c4:	1e5f      	subs	r7, r3, #1
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	4b88      	ldr	r3, [pc, #544]	; (800d6ec <_dtoa_r+0x624>)
 800d4ca:	f7f3 f8af 	bl	800062c <__aeabi_dmul>
 800d4ce:	9e02      	ldr	r6, [sp, #8]
 800d4d0:	4682      	mov	sl, r0
 800d4d2:	468b      	mov	fp, r1
 800d4d4:	3501      	adds	r5, #1
 800d4d6:	4628      	mov	r0, r5
 800d4d8:	f7f3 f83e 	bl	8000558 <__aeabi_i2d>
 800d4dc:	4652      	mov	r2, sl
 800d4de:	465b      	mov	r3, fp
 800d4e0:	f7f3 f8a4 	bl	800062c <__aeabi_dmul>
 800d4e4:	4b82      	ldr	r3, [pc, #520]	; (800d6f0 <_dtoa_r+0x628>)
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	f7f2 feea 	bl	80002c0 <__adddf3>
 800d4ec:	46d0      	mov	r8, sl
 800d4ee:	46d9      	mov	r9, fp
 800d4f0:	4682      	mov	sl, r0
 800d4f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d4f6:	2e00      	cmp	r6, #0
 800d4f8:	d158      	bne.n	800d5ac <_dtoa_r+0x4e4>
 800d4fa:	4b7e      	ldr	r3, [pc, #504]	; (800d6f4 <_dtoa_r+0x62c>)
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	4640      	mov	r0, r8
 800d500:	4649      	mov	r1, r9
 800d502:	f7f2 fedb 	bl	80002bc <__aeabi_dsub>
 800d506:	4652      	mov	r2, sl
 800d508:	465b      	mov	r3, fp
 800d50a:	4680      	mov	r8, r0
 800d50c:	4689      	mov	r9, r1
 800d50e:	f7f3 fb1d 	bl	8000b4c <__aeabi_dcmpgt>
 800d512:	2800      	cmp	r0, #0
 800d514:	f040 8295 	bne.w	800da42 <_dtoa_r+0x97a>
 800d518:	4652      	mov	r2, sl
 800d51a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d51e:	4640      	mov	r0, r8
 800d520:	4649      	mov	r1, r9
 800d522:	f7f3 faf5 	bl	8000b10 <__aeabi_dcmplt>
 800d526:	2800      	cmp	r0, #0
 800d528:	f040 8289 	bne.w	800da3e <_dtoa_r+0x976>
 800d52c:	ec5b ab19 	vmov	sl, fp, d9
 800d530:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d532:	2b00      	cmp	r3, #0
 800d534:	f2c0 8148 	blt.w	800d7c8 <_dtoa_r+0x700>
 800d538:	9a00      	ldr	r2, [sp, #0]
 800d53a:	2a0e      	cmp	r2, #14
 800d53c:	f300 8144 	bgt.w	800d7c8 <_dtoa_r+0x700>
 800d540:	4b67      	ldr	r3, [pc, #412]	; (800d6e0 <_dtoa_r+0x618>)
 800d542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d546:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	f280 80d5 	bge.w	800d6fc <_dtoa_r+0x634>
 800d552:	9b03      	ldr	r3, [sp, #12]
 800d554:	2b00      	cmp	r3, #0
 800d556:	f300 80d1 	bgt.w	800d6fc <_dtoa_r+0x634>
 800d55a:	f040 826f 	bne.w	800da3c <_dtoa_r+0x974>
 800d55e:	4b65      	ldr	r3, [pc, #404]	; (800d6f4 <_dtoa_r+0x62c>)
 800d560:	2200      	movs	r2, #0
 800d562:	4640      	mov	r0, r8
 800d564:	4649      	mov	r1, r9
 800d566:	f7f3 f861 	bl	800062c <__aeabi_dmul>
 800d56a:	4652      	mov	r2, sl
 800d56c:	465b      	mov	r3, fp
 800d56e:	f7f3 fae3 	bl	8000b38 <__aeabi_dcmpge>
 800d572:	9e03      	ldr	r6, [sp, #12]
 800d574:	4637      	mov	r7, r6
 800d576:	2800      	cmp	r0, #0
 800d578:	f040 8245 	bne.w	800da06 <_dtoa_r+0x93e>
 800d57c:	9d01      	ldr	r5, [sp, #4]
 800d57e:	2331      	movs	r3, #49	; 0x31
 800d580:	f805 3b01 	strb.w	r3, [r5], #1
 800d584:	9b00      	ldr	r3, [sp, #0]
 800d586:	3301      	adds	r3, #1
 800d588:	9300      	str	r3, [sp, #0]
 800d58a:	e240      	b.n	800da0e <_dtoa_r+0x946>
 800d58c:	07f2      	lsls	r2, r6, #31
 800d58e:	d505      	bpl.n	800d59c <_dtoa_r+0x4d4>
 800d590:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d594:	f7f3 f84a 	bl	800062c <__aeabi_dmul>
 800d598:	3501      	adds	r5, #1
 800d59a:	2301      	movs	r3, #1
 800d59c:	1076      	asrs	r6, r6, #1
 800d59e:	3708      	adds	r7, #8
 800d5a0:	e777      	b.n	800d492 <_dtoa_r+0x3ca>
 800d5a2:	2502      	movs	r5, #2
 800d5a4:	e779      	b.n	800d49a <_dtoa_r+0x3d2>
 800d5a6:	9f00      	ldr	r7, [sp, #0]
 800d5a8:	9e03      	ldr	r6, [sp, #12]
 800d5aa:	e794      	b.n	800d4d6 <_dtoa_r+0x40e>
 800d5ac:	9901      	ldr	r1, [sp, #4]
 800d5ae:	4b4c      	ldr	r3, [pc, #304]	; (800d6e0 <_dtoa_r+0x618>)
 800d5b0:	4431      	add	r1, r6
 800d5b2:	910d      	str	r1, [sp, #52]	; 0x34
 800d5b4:	9908      	ldr	r1, [sp, #32]
 800d5b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d5ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d5be:	2900      	cmp	r1, #0
 800d5c0:	d043      	beq.n	800d64a <_dtoa_r+0x582>
 800d5c2:	494d      	ldr	r1, [pc, #308]	; (800d6f8 <_dtoa_r+0x630>)
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	f7f3 f95b 	bl	8000880 <__aeabi_ddiv>
 800d5ca:	4652      	mov	r2, sl
 800d5cc:	465b      	mov	r3, fp
 800d5ce:	f7f2 fe75 	bl	80002bc <__aeabi_dsub>
 800d5d2:	9d01      	ldr	r5, [sp, #4]
 800d5d4:	4682      	mov	sl, r0
 800d5d6:	468b      	mov	fp, r1
 800d5d8:	4649      	mov	r1, r9
 800d5da:	4640      	mov	r0, r8
 800d5dc:	f7f3 fad6 	bl	8000b8c <__aeabi_d2iz>
 800d5e0:	4606      	mov	r6, r0
 800d5e2:	f7f2 ffb9 	bl	8000558 <__aeabi_i2d>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	460b      	mov	r3, r1
 800d5ea:	4640      	mov	r0, r8
 800d5ec:	4649      	mov	r1, r9
 800d5ee:	f7f2 fe65 	bl	80002bc <__aeabi_dsub>
 800d5f2:	3630      	adds	r6, #48	; 0x30
 800d5f4:	f805 6b01 	strb.w	r6, [r5], #1
 800d5f8:	4652      	mov	r2, sl
 800d5fa:	465b      	mov	r3, fp
 800d5fc:	4680      	mov	r8, r0
 800d5fe:	4689      	mov	r9, r1
 800d600:	f7f3 fa86 	bl	8000b10 <__aeabi_dcmplt>
 800d604:	2800      	cmp	r0, #0
 800d606:	d163      	bne.n	800d6d0 <_dtoa_r+0x608>
 800d608:	4642      	mov	r2, r8
 800d60a:	464b      	mov	r3, r9
 800d60c:	4936      	ldr	r1, [pc, #216]	; (800d6e8 <_dtoa_r+0x620>)
 800d60e:	2000      	movs	r0, #0
 800d610:	f7f2 fe54 	bl	80002bc <__aeabi_dsub>
 800d614:	4652      	mov	r2, sl
 800d616:	465b      	mov	r3, fp
 800d618:	f7f3 fa7a 	bl	8000b10 <__aeabi_dcmplt>
 800d61c:	2800      	cmp	r0, #0
 800d61e:	f040 80b5 	bne.w	800d78c <_dtoa_r+0x6c4>
 800d622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d624:	429d      	cmp	r5, r3
 800d626:	d081      	beq.n	800d52c <_dtoa_r+0x464>
 800d628:	4b30      	ldr	r3, [pc, #192]	; (800d6ec <_dtoa_r+0x624>)
 800d62a:	2200      	movs	r2, #0
 800d62c:	4650      	mov	r0, sl
 800d62e:	4659      	mov	r1, fp
 800d630:	f7f2 fffc 	bl	800062c <__aeabi_dmul>
 800d634:	4b2d      	ldr	r3, [pc, #180]	; (800d6ec <_dtoa_r+0x624>)
 800d636:	4682      	mov	sl, r0
 800d638:	468b      	mov	fp, r1
 800d63a:	4640      	mov	r0, r8
 800d63c:	4649      	mov	r1, r9
 800d63e:	2200      	movs	r2, #0
 800d640:	f7f2 fff4 	bl	800062c <__aeabi_dmul>
 800d644:	4680      	mov	r8, r0
 800d646:	4689      	mov	r9, r1
 800d648:	e7c6      	b.n	800d5d8 <_dtoa_r+0x510>
 800d64a:	4650      	mov	r0, sl
 800d64c:	4659      	mov	r1, fp
 800d64e:	f7f2 ffed 	bl	800062c <__aeabi_dmul>
 800d652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d654:	9d01      	ldr	r5, [sp, #4]
 800d656:	930f      	str	r3, [sp, #60]	; 0x3c
 800d658:	4682      	mov	sl, r0
 800d65a:	468b      	mov	fp, r1
 800d65c:	4649      	mov	r1, r9
 800d65e:	4640      	mov	r0, r8
 800d660:	f7f3 fa94 	bl	8000b8c <__aeabi_d2iz>
 800d664:	4606      	mov	r6, r0
 800d666:	f7f2 ff77 	bl	8000558 <__aeabi_i2d>
 800d66a:	3630      	adds	r6, #48	; 0x30
 800d66c:	4602      	mov	r2, r0
 800d66e:	460b      	mov	r3, r1
 800d670:	4640      	mov	r0, r8
 800d672:	4649      	mov	r1, r9
 800d674:	f7f2 fe22 	bl	80002bc <__aeabi_dsub>
 800d678:	f805 6b01 	strb.w	r6, [r5], #1
 800d67c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d67e:	429d      	cmp	r5, r3
 800d680:	4680      	mov	r8, r0
 800d682:	4689      	mov	r9, r1
 800d684:	f04f 0200 	mov.w	r2, #0
 800d688:	d124      	bne.n	800d6d4 <_dtoa_r+0x60c>
 800d68a:	4b1b      	ldr	r3, [pc, #108]	; (800d6f8 <_dtoa_r+0x630>)
 800d68c:	4650      	mov	r0, sl
 800d68e:	4659      	mov	r1, fp
 800d690:	f7f2 fe16 	bl	80002c0 <__adddf3>
 800d694:	4602      	mov	r2, r0
 800d696:	460b      	mov	r3, r1
 800d698:	4640      	mov	r0, r8
 800d69a:	4649      	mov	r1, r9
 800d69c:	f7f3 fa56 	bl	8000b4c <__aeabi_dcmpgt>
 800d6a0:	2800      	cmp	r0, #0
 800d6a2:	d173      	bne.n	800d78c <_dtoa_r+0x6c4>
 800d6a4:	4652      	mov	r2, sl
 800d6a6:	465b      	mov	r3, fp
 800d6a8:	4913      	ldr	r1, [pc, #76]	; (800d6f8 <_dtoa_r+0x630>)
 800d6aa:	2000      	movs	r0, #0
 800d6ac:	f7f2 fe06 	bl	80002bc <__aeabi_dsub>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	460b      	mov	r3, r1
 800d6b4:	4640      	mov	r0, r8
 800d6b6:	4649      	mov	r1, r9
 800d6b8:	f7f3 fa2a 	bl	8000b10 <__aeabi_dcmplt>
 800d6bc:	2800      	cmp	r0, #0
 800d6be:	f43f af35 	beq.w	800d52c <_dtoa_r+0x464>
 800d6c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d6c4:	1e6b      	subs	r3, r5, #1
 800d6c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6cc:	2b30      	cmp	r3, #48	; 0x30
 800d6ce:	d0f8      	beq.n	800d6c2 <_dtoa_r+0x5fa>
 800d6d0:	9700      	str	r7, [sp, #0]
 800d6d2:	e049      	b.n	800d768 <_dtoa_r+0x6a0>
 800d6d4:	4b05      	ldr	r3, [pc, #20]	; (800d6ec <_dtoa_r+0x624>)
 800d6d6:	f7f2 ffa9 	bl	800062c <__aeabi_dmul>
 800d6da:	4680      	mov	r8, r0
 800d6dc:	4689      	mov	r9, r1
 800d6de:	e7bd      	b.n	800d65c <_dtoa_r+0x594>
 800d6e0:	0803f270 	.word	0x0803f270
 800d6e4:	0803f248 	.word	0x0803f248
 800d6e8:	3ff00000 	.word	0x3ff00000
 800d6ec:	40240000 	.word	0x40240000
 800d6f0:	401c0000 	.word	0x401c0000
 800d6f4:	40140000 	.word	0x40140000
 800d6f8:	3fe00000 	.word	0x3fe00000
 800d6fc:	9d01      	ldr	r5, [sp, #4]
 800d6fe:	4656      	mov	r6, sl
 800d700:	465f      	mov	r7, fp
 800d702:	4642      	mov	r2, r8
 800d704:	464b      	mov	r3, r9
 800d706:	4630      	mov	r0, r6
 800d708:	4639      	mov	r1, r7
 800d70a:	f7f3 f8b9 	bl	8000880 <__aeabi_ddiv>
 800d70e:	f7f3 fa3d 	bl	8000b8c <__aeabi_d2iz>
 800d712:	4682      	mov	sl, r0
 800d714:	f7f2 ff20 	bl	8000558 <__aeabi_i2d>
 800d718:	4642      	mov	r2, r8
 800d71a:	464b      	mov	r3, r9
 800d71c:	f7f2 ff86 	bl	800062c <__aeabi_dmul>
 800d720:	4602      	mov	r2, r0
 800d722:	460b      	mov	r3, r1
 800d724:	4630      	mov	r0, r6
 800d726:	4639      	mov	r1, r7
 800d728:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d72c:	f7f2 fdc6 	bl	80002bc <__aeabi_dsub>
 800d730:	f805 6b01 	strb.w	r6, [r5], #1
 800d734:	9e01      	ldr	r6, [sp, #4]
 800d736:	9f03      	ldr	r7, [sp, #12]
 800d738:	1bae      	subs	r6, r5, r6
 800d73a:	42b7      	cmp	r7, r6
 800d73c:	4602      	mov	r2, r0
 800d73e:	460b      	mov	r3, r1
 800d740:	d135      	bne.n	800d7ae <_dtoa_r+0x6e6>
 800d742:	f7f2 fdbd 	bl	80002c0 <__adddf3>
 800d746:	4642      	mov	r2, r8
 800d748:	464b      	mov	r3, r9
 800d74a:	4606      	mov	r6, r0
 800d74c:	460f      	mov	r7, r1
 800d74e:	f7f3 f9fd 	bl	8000b4c <__aeabi_dcmpgt>
 800d752:	b9d0      	cbnz	r0, 800d78a <_dtoa_r+0x6c2>
 800d754:	4642      	mov	r2, r8
 800d756:	464b      	mov	r3, r9
 800d758:	4630      	mov	r0, r6
 800d75a:	4639      	mov	r1, r7
 800d75c:	f7f3 f9ce 	bl	8000afc <__aeabi_dcmpeq>
 800d760:	b110      	cbz	r0, 800d768 <_dtoa_r+0x6a0>
 800d762:	f01a 0f01 	tst.w	sl, #1
 800d766:	d110      	bne.n	800d78a <_dtoa_r+0x6c2>
 800d768:	4620      	mov	r0, r4
 800d76a:	ee18 1a10 	vmov	r1, s16
 800d76e:	f000 fd85 	bl	800e27c <_Bfree>
 800d772:	2300      	movs	r3, #0
 800d774:	9800      	ldr	r0, [sp, #0]
 800d776:	702b      	strb	r3, [r5, #0]
 800d778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d77a:	3001      	adds	r0, #1
 800d77c:	6018      	str	r0, [r3, #0]
 800d77e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d780:	2b00      	cmp	r3, #0
 800d782:	f43f acf1 	beq.w	800d168 <_dtoa_r+0xa0>
 800d786:	601d      	str	r5, [r3, #0]
 800d788:	e4ee      	b.n	800d168 <_dtoa_r+0xa0>
 800d78a:	9f00      	ldr	r7, [sp, #0]
 800d78c:	462b      	mov	r3, r5
 800d78e:	461d      	mov	r5, r3
 800d790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d794:	2a39      	cmp	r2, #57	; 0x39
 800d796:	d106      	bne.n	800d7a6 <_dtoa_r+0x6de>
 800d798:	9a01      	ldr	r2, [sp, #4]
 800d79a:	429a      	cmp	r2, r3
 800d79c:	d1f7      	bne.n	800d78e <_dtoa_r+0x6c6>
 800d79e:	9901      	ldr	r1, [sp, #4]
 800d7a0:	2230      	movs	r2, #48	; 0x30
 800d7a2:	3701      	adds	r7, #1
 800d7a4:	700a      	strb	r2, [r1, #0]
 800d7a6:	781a      	ldrb	r2, [r3, #0]
 800d7a8:	3201      	adds	r2, #1
 800d7aa:	701a      	strb	r2, [r3, #0]
 800d7ac:	e790      	b.n	800d6d0 <_dtoa_r+0x608>
 800d7ae:	4ba6      	ldr	r3, [pc, #664]	; (800da48 <_dtoa_r+0x980>)
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	f7f2 ff3b 	bl	800062c <__aeabi_dmul>
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	4606      	mov	r6, r0
 800d7bc:	460f      	mov	r7, r1
 800d7be:	f7f3 f99d 	bl	8000afc <__aeabi_dcmpeq>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	d09d      	beq.n	800d702 <_dtoa_r+0x63a>
 800d7c6:	e7cf      	b.n	800d768 <_dtoa_r+0x6a0>
 800d7c8:	9a08      	ldr	r2, [sp, #32]
 800d7ca:	2a00      	cmp	r2, #0
 800d7cc:	f000 80d7 	beq.w	800d97e <_dtoa_r+0x8b6>
 800d7d0:	9a06      	ldr	r2, [sp, #24]
 800d7d2:	2a01      	cmp	r2, #1
 800d7d4:	f300 80ba 	bgt.w	800d94c <_dtoa_r+0x884>
 800d7d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d7da:	2a00      	cmp	r2, #0
 800d7dc:	f000 80b2 	beq.w	800d944 <_dtoa_r+0x87c>
 800d7e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d7e4:	9e07      	ldr	r6, [sp, #28]
 800d7e6:	9d04      	ldr	r5, [sp, #16]
 800d7e8:	9a04      	ldr	r2, [sp, #16]
 800d7ea:	441a      	add	r2, r3
 800d7ec:	9204      	str	r2, [sp, #16]
 800d7ee:	9a05      	ldr	r2, [sp, #20]
 800d7f0:	2101      	movs	r1, #1
 800d7f2:	441a      	add	r2, r3
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	9205      	str	r2, [sp, #20]
 800d7f8:	f000 fdf8 	bl	800e3ec <__i2b>
 800d7fc:	4607      	mov	r7, r0
 800d7fe:	2d00      	cmp	r5, #0
 800d800:	dd0c      	ble.n	800d81c <_dtoa_r+0x754>
 800d802:	9b05      	ldr	r3, [sp, #20]
 800d804:	2b00      	cmp	r3, #0
 800d806:	dd09      	ble.n	800d81c <_dtoa_r+0x754>
 800d808:	42ab      	cmp	r3, r5
 800d80a:	9a04      	ldr	r2, [sp, #16]
 800d80c:	bfa8      	it	ge
 800d80e:	462b      	movge	r3, r5
 800d810:	1ad2      	subs	r2, r2, r3
 800d812:	9204      	str	r2, [sp, #16]
 800d814:	9a05      	ldr	r2, [sp, #20]
 800d816:	1aed      	subs	r5, r5, r3
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	9305      	str	r3, [sp, #20]
 800d81c:	9b07      	ldr	r3, [sp, #28]
 800d81e:	b31b      	cbz	r3, 800d868 <_dtoa_r+0x7a0>
 800d820:	9b08      	ldr	r3, [sp, #32]
 800d822:	2b00      	cmp	r3, #0
 800d824:	f000 80af 	beq.w	800d986 <_dtoa_r+0x8be>
 800d828:	2e00      	cmp	r6, #0
 800d82a:	dd13      	ble.n	800d854 <_dtoa_r+0x78c>
 800d82c:	4639      	mov	r1, r7
 800d82e:	4632      	mov	r2, r6
 800d830:	4620      	mov	r0, r4
 800d832:	f000 fe9b 	bl	800e56c <__pow5mult>
 800d836:	ee18 2a10 	vmov	r2, s16
 800d83a:	4601      	mov	r1, r0
 800d83c:	4607      	mov	r7, r0
 800d83e:	4620      	mov	r0, r4
 800d840:	f000 fdea 	bl	800e418 <__multiply>
 800d844:	ee18 1a10 	vmov	r1, s16
 800d848:	4680      	mov	r8, r0
 800d84a:	4620      	mov	r0, r4
 800d84c:	f000 fd16 	bl	800e27c <_Bfree>
 800d850:	ee08 8a10 	vmov	s16, r8
 800d854:	9b07      	ldr	r3, [sp, #28]
 800d856:	1b9a      	subs	r2, r3, r6
 800d858:	d006      	beq.n	800d868 <_dtoa_r+0x7a0>
 800d85a:	ee18 1a10 	vmov	r1, s16
 800d85e:	4620      	mov	r0, r4
 800d860:	f000 fe84 	bl	800e56c <__pow5mult>
 800d864:	ee08 0a10 	vmov	s16, r0
 800d868:	2101      	movs	r1, #1
 800d86a:	4620      	mov	r0, r4
 800d86c:	f000 fdbe 	bl	800e3ec <__i2b>
 800d870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d872:	2b00      	cmp	r3, #0
 800d874:	4606      	mov	r6, r0
 800d876:	f340 8088 	ble.w	800d98a <_dtoa_r+0x8c2>
 800d87a:	461a      	mov	r2, r3
 800d87c:	4601      	mov	r1, r0
 800d87e:	4620      	mov	r0, r4
 800d880:	f000 fe74 	bl	800e56c <__pow5mult>
 800d884:	9b06      	ldr	r3, [sp, #24]
 800d886:	2b01      	cmp	r3, #1
 800d888:	4606      	mov	r6, r0
 800d88a:	f340 8081 	ble.w	800d990 <_dtoa_r+0x8c8>
 800d88e:	f04f 0800 	mov.w	r8, #0
 800d892:	6933      	ldr	r3, [r6, #16]
 800d894:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d898:	6918      	ldr	r0, [r3, #16]
 800d89a:	f000 fd57 	bl	800e34c <__hi0bits>
 800d89e:	f1c0 0020 	rsb	r0, r0, #32
 800d8a2:	9b05      	ldr	r3, [sp, #20]
 800d8a4:	4418      	add	r0, r3
 800d8a6:	f010 001f 	ands.w	r0, r0, #31
 800d8aa:	f000 8092 	beq.w	800d9d2 <_dtoa_r+0x90a>
 800d8ae:	f1c0 0320 	rsb	r3, r0, #32
 800d8b2:	2b04      	cmp	r3, #4
 800d8b4:	f340 808a 	ble.w	800d9cc <_dtoa_r+0x904>
 800d8b8:	f1c0 001c 	rsb	r0, r0, #28
 800d8bc:	9b04      	ldr	r3, [sp, #16]
 800d8be:	4403      	add	r3, r0
 800d8c0:	9304      	str	r3, [sp, #16]
 800d8c2:	9b05      	ldr	r3, [sp, #20]
 800d8c4:	4403      	add	r3, r0
 800d8c6:	4405      	add	r5, r0
 800d8c8:	9305      	str	r3, [sp, #20]
 800d8ca:	9b04      	ldr	r3, [sp, #16]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	dd07      	ble.n	800d8e0 <_dtoa_r+0x818>
 800d8d0:	ee18 1a10 	vmov	r1, s16
 800d8d4:	461a      	mov	r2, r3
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	f000 fea2 	bl	800e620 <__lshift>
 800d8dc:	ee08 0a10 	vmov	s16, r0
 800d8e0:	9b05      	ldr	r3, [sp, #20]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	dd05      	ble.n	800d8f2 <_dtoa_r+0x82a>
 800d8e6:	4631      	mov	r1, r6
 800d8e8:	461a      	mov	r2, r3
 800d8ea:	4620      	mov	r0, r4
 800d8ec:	f000 fe98 	bl	800e620 <__lshift>
 800d8f0:	4606      	mov	r6, r0
 800d8f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d06e      	beq.n	800d9d6 <_dtoa_r+0x90e>
 800d8f8:	ee18 0a10 	vmov	r0, s16
 800d8fc:	4631      	mov	r1, r6
 800d8fe:	f000 feff 	bl	800e700 <__mcmp>
 800d902:	2800      	cmp	r0, #0
 800d904:	da67      	bge.n	800d9d6 <_dtoa_r+0x90e>
 800d906:	9b00      	ldr	r3, [sp, #0]
 800d908:	3b01      	subs	r3, #1
 800d90a:	ee18 1a10 	vmov	r1, s16
 800d90e:	9300      	str	r3, [sp, #0]
 800d910:	220a      	movs	r2, #10
 800d912:	2300      	movs	r3, #0
 800d914:	4620      	mov	r0, r4
 800d916:	f000 fcd3 	bl	800e2c0 <__multadd>
 800d91a:	9b08      	ldr	r3, [sp, #32]
 800d91c:	ee08 0a10 	vmov	s16, r0
 800d920:	2b00      	cmp	r3, #0
 800d922:	f000 81b1 	beq.w	800dc88 <_dtoa_r+0xbc0>
 800d926:	2300      	movs	r3, #0
 800d928:	4639      	mov	r1, r7
 800d92a:	220a      	movs	r2, #10
 800d92c:	4620      	mov	r0, r4
 800d92e:	f000 fcc7 	bl	800e2c0 <__multadd>
 800d932:	9b02      	ldr	r3, [sp, #8]
 800d934:	2b00      	cmp	r3, #0
 800d936:	4607      	mov	r7, r0
 800d938:	f300 808e 	bgt.w	800da58 <_dtoa_r+0x990>
 800d93c:	9b06      	ldr	r3, [sp, #24]
 800d93e:	2b02      	cmp	r3, #2
 800d940:	dc51      	bgt.n	800d9e6 <_dtoa_r+0x91e>
 800d942:	e089      	b.n	800da58 <_dtoa_r+0x990>
 800d944:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d946:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d94a:	e74b      	b.n	800d7e4 <_dtoa_r+0x71c>
 800d94c:	9b03      	ldr	r3, [sp, #12]
 800d94e:	1e5e      	subs	r6, r3, #1
 800d950:	9b07      	ldr	r3, [sp, #28]
 800d952:	42b3      	cmp	r3, r6
 800d954:	bfbf      	itttt	lt
 800d956:	9b07      	ldrlt	r3, [sp, #28]
 800d958:	9607      	strlt	r6, [sp, #28]
 800d95a:	1af2      	sublt	r2, r6, r3
 800d95c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d95e:	bfb6      	itet	lt
 800d960:	189b      	addlt	r3, r3, r2
 800d962:	1b9e      	subge	r6, r3, r6
 800d964:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d966:	9b03      	ldr	r3, [sp, #12]
 800d968:	bfb8      	it	lt
 800d96a:	2600      	movlt	r6, #0
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	bfb7      	itett	lt
 800d970:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d974:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d978:	1a9d      	sublt	r5, r3, r2
 800d97a:	2300      	movlt	r3, #0
 800d97c:	e734      	b.n	800d7e8 <_dtoa_r+0x720>
 800d97e:	9e07      	ldr	r6, [sp, #28]
 800d980:	9d04      	ldr	r5, [sp, #16]
 800d982:	9f08      	ldr	r7, [sp, #32]
 800d984:	e73b      	b.n	800d7fe <_dtoa_r+0x736>
 800d986:	9a07      	ldr	r2, [sp, #28]
 800d988:	e767      	b.n	800d85a <_dtoa_r+0x792>
 800d98a:	9b06      	ldr	r3, [sp, #24]
 800d98c:	2b01      	cmp	r3, #1
 800d98e:	dc18      	bgt.n	800d9c2 <_dtoa_r+0x8fa>
 800d990:	f1ba 0f00 	cmp.w	sl, #0
 800d994:	d115      	bne.n	800d9c2 <_dtoa_r+0x8fa>
 800d996:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d99a:	b993      	cbnz	r3, 800d9c2 <_dtoa_r+0x8fa>
 800d99c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d9a0:	0d1b      	lsrs	r3, r3, #20
 800d9a2:	051b      	lsls	r3, r3, #20
 800d9a4:	b183      	cbz	r3, 800d9c8 <_dtoa_r+0x900>
 800d9a6:	9b04      	ldr	r3, [sp, #16]
 800d9a8:	3301      	adds	r3, #1
 800d9aa:	9304      	str	r3, [sp, #16]
 800d9ac:	9b05      	ldr	r3, [sp, #20]
 800d9ae:	3301      	adds	r3, #1
 800d9b0:	9305      	str	r3, [sp, #20]
 800d9b2:	f04f 0801 	mov.w	r8, #1
 800d9b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f47f af6a 	bne.w	800d892 <_dtoa_r+0x7ca>
 800d9be:	2001      	movs	r0, #1
 800d9c0:	e76f      	b.n	800d8a2 <_dtoa_r+0x7da>
 800d9c2:	f04f 0800 	mov.w	r8, #0
 800d9c6:	e7f6      	b.n	800d9b6 <_dtoa_r+0x8ee>
 800d9c8:	4698      	mov	r8, r3
 800d9ca:	e7f4      	b.n	800d9b6 <_dtoa_r+0x8ee>
 800d9cc:	f43f af7d 	beq.w	800d8ca <_dtoa_r+0x802>
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	301c      	adds	r0, #28
 800d9d4:	e772      	b.n	800d8bc <_dtoa_r+0x7f4>
 800d9d6:	9b03      	ldr	r3, [sp, #12]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	dc37      	bgt.n	800da4c <_dtoa_r+0x984>
 800d9dc:	9b06      	ldr	r3, [sp, #24]
 800d9de:	2b02      	cmp	r3, #2
 800d9e0:	dd34      	ble.n	800da4c <_dtoa_r+0x984>
 800d9e2:	9b03      	ldr	r3, [sp, #12]
 800d9e4:	9302      	str	r3, [sp, #8]
 800d9e6:	9b02      	ldr	r3, [sp, #8]
 800d9e8:	b96b      	cbnz	r3, 800da06 <_dtoa_r+0x93e>
 800d9ea:	4631      	mov	r1, r6
 800d9ec:	2205      	movs	r2, #5
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	f000 fc66 	bl	800e2c0 <__multadd>
 800d9f4:	4601      	mov	r1, r0
 800d9f6:	4606      	mov	r6, r0
 800d9f8:	ee18 0a10 	vmov	r0, s16
 800d9fc:	f000 fe80 	bl	800e700 <__mcmp>
 800da00:	2800      	cmp	r0, #0
 800da02:	f73f adbb 	bgt.w	800d57c <_dtoa_r+0x4b4>
 800da06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da08:	9d01      	ldr	r5, [sp, #4]
 800da0a:	43db      	mvns	r3, r3
 800da0c:	9300      	str	r3, [sp, #0]
 800da0e:	f04f 0800 	mov.w	r8, #0
 800da12:	4631      	mov	r1, r6
 800da14:	4620      	mov	r0, r4
 800da16:	f000 fc31 	bl	800e27c <_Bfree>
 800da1a:	2f00      	cmp	r7, #0
 800da1c:	f43f aea4 	beq.w	800d768 <_dtoa_r+0x6a0>
 800da20:	f1b8 0f00 	cmp.w	r8, #0
 800da24:	d005      	beq.n	800da32 <_dtoa_r+0x96a>
 800da26:	45b8      	cmp	r8, r7
 800da28:	d003      	beq.n	800da32 <_dtoa_r+0x96a>
 800da2a:	4641      	mov	r1, r8
 800da2c:	4620      	mov	r0, r4
 800da2e:	f000 fc25 	bl	800e27c <_Bfree>
 800da32:	4639      	mov	r1, r7
 800da34:	4620      	mov	r0, r4
 800da36:	f000 fc21 	bl	800e27c <_Bfree>
 800da3a:	e695      	b.n	800d768 <_dtoa_r+0x6a0>
 800da3c:	2600      	movs	r6, #0
 800da3e:	4637      	mov	r7, r6
 800da40:	e7e1      	b.n	800da06 <_dtoa_r+0x93e>
 800da42:	9700      	str	r7, [sp, #0]
 800da44:	4637      	mov	r7, r6
 800da46:	e599      	b.n	800d57c <_dtoa_r+0x4b4>
 800da48:	40240000 	.word	0x40240000
 800da4c:	9b08      	ldr	r3, [sp, #32]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	f000 80ca 	beq.w	800dbe8 <_dtoa_r+0xb20>
 800da54:	9b03      	ldr	r3, [sp, #12]
 800da56:	9302      	str	r3, [sp, #8]
 800da58:	2d00      	cmp	r5, #0
 800da5a:	dd05      	ble.n	800da68 <_dtoa_r+0x9a0>
 800da5c:	4639      	mov	r1, r7
 800da5e:	462a      	mov	r2, r5
 800da60:	4620      	mov	r0, r4
 800da62:	f000 fddd 	bl	800e620 <__lshift>
 800da66:	4607      	mov	r7, r0
 800da68:	f1b8 0f00 	cmp.w	r8, #0
 800da6c:	d05b      	beq.n	800db26 <_dtoa_r+0xa5e>
 800da6e:	6879      	ldr	r1, [r7, #4]
 800da70:	4620      	mov	r0, r4
 800da72:	f000 fbc3 	bl	800e1fc <_Balloc>
 800da76:	4605      	mov	r5, r0
 800da78:	b928      	cbnz	r0, 800da86 <_dtoa_r+0x9be>
 800da7a:	4b87      	ldr	r3, [pc, #540]	; (800dc98 <_dtoa_r+0xbd0>)
 800da7c:	4602      	mov	r2, r0
 800da7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800da82:	f7ff bb3b 	b.w	800d0fc <_dtoa_r+0x34>
 800da86:	693a      	ldr	r2, [r7, #16]
 800da88:	3202      	adds	r2, #2
 800da8a:	0092      	lsls	r2, r2, #2
 800da8c:	f107 010c 	add.w	r1, r7, #12
 800da90:	300c      	adds	r0, #12
 800da92:	f7fc ffb3 	bl	800a9fc <memcpy>
 800da96:	2201      	movs	r2, #1
 800da98:	4629      	mov	r1, r5
 800da9a:	4620      	mov	r0, r4
 800da9c:	f000 fdc0 	bl	800e620 <__lshift>
 800daa0:	9b01      	ldr	r3, [sp, #4]
 800daa2:	f103 0901 	add.w	r9, r3, #1
 800daa6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800daaa:	4413      	add	r3, r2
 800daac:	9305      	str	r3, [sp, #20]
 800daae:	f00a 0301 	and.w	r3, sl, #1
 800dab2:	46b8      	mov	r8, r7
 800dab4:	9304      	str	r3, [sp, #16]
 800dab6:	4607      	mov	r7, r0
 800dab8:	4631      	mov	r1, r6
 800daba:	ee18 0a10 	vmov	r0, s16
 800dabe:	f7ff fa75 	bl	800cfac <quorem>
 800dac2:	4641      	mov	r1, r8
 800dac4:	9002      	str	r0, [sp, #8]
 800dac6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800daca:	ee18 0a10 	vmov	r0, s16
 800dace:	f000 fe17 	bl	800e700 <__mcmp>
 800dad2:	463a      	mov	r2, r7
 800dad4:	9003      	str	r0, [sp, #12]
 800dad6:	4631      	mov	r1, r6
 800dad8:	4620      	mov	r0, r4
 800dada:	f000 fe2d 	bl	800e738 <__mdiff>
 800dade:	68c2      	ldr	r2, [r0, #12]
 800dae0:	f109 3bff 	add.w	fp, r9, #4294967295
 800dae4:	4605      	mov	r5, r0
 800dae6:	bb02      	cbnz	r2, 800db2a <_dtoa_r+0xa62>
 800dae8:	4601      	mov	r1, r0
 800daea:	ee18 0a10 	vmov	r0, s16
 800daee:	f000 fe07 	bl	800e700 <__mcmp>
 800daf2:	4602      	mov	r2, r0
 800daf4:	4629      	mov	r1, r5
 800daf6:	4620      	mov	r0, r4
 800daf8:	9207      	str	r2, [sp, #28]
 800dafa:	f000 fbbf 	bl	800e27c <_Bfree>
 800dafe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800db02:	ea43 0102 	orr.w	r1, r3, r2
 800db06:	9b04      	ldr	r3, [sp, #16]
 800db08:	430b      	orrs	r3, r1
 800db0a:	464d      	mov	r5, r9
 800db0c:	d10f      	bne.n	800db2e <_dtoa_r+0xa66>
 800db0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db12:	d02a      	beq.n	800db6a <_dtoa_r+0xaa2>
 800db14:	9b03      	ldr	r3, [sp, #12]
 800db16:	2b00      	cmp	r3, #0
 800db18:	dd02      	ble.n	800db20 <_dtoa_r+0xa58>
 800db1a:	9b02      	ldr	r3, [sp, #8]
 800db1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800db20:	f88b a000 	strb.w	sl, [fp]
 800db24:	e775      	b.n	800da12 <_dtoa_r+0x94a>
 800db26:	4638      	mov	r0, r7
 800db28:	e7ba      	b.n	800daa0 <_dtoa_r+0x9d8>
 800db2a:	2201      	movs	r2, #1
 800db2c:	e7e2      	b.n	800daf4 <_dtoa_r+0xa2c>
 800db2e:	9b03      	ldr	r3, [sp, #12]
 800db30:	2b00      	cmp	r3, #0
 800db32:	db04      	blt.n	800db3e <_dtoa_r+0xa76>
 800db34:	9906      	ldr	r1, [sp, #24]
 800db36:	430b      	orrs	r3, r1
 800db38:	9904      	ldr	r1, [sp, #16]
 800db3a:	430b      	orrs	r3, r1
 800db3c:	d122      	bne.n	800db84 <_dtoa_r+0xabc>
 800db3e:	2a00      	cmp	r2, #0
 800db40:	ddee      	ble.n	800db20 <_dtoa_r+0xa58>
 800db42:	ee18 1a10 	vmov	r1, s16
 800db46:	2201      	movs	r2, #1
 800db48:	4620      	mov	r0, r4
 800db4a:	f000 fd69 	bl	800e620 <__lshift>
 800db4e:	4631      	mov	r1, r6
 800db50:	ee08 0a10 	vmov	s16, r0
 800db54:	f000 fdd4 	bl	800e700 <__mcmp>
 800db58:	2800      	cmp	r0, #0
 800db5a:	dc03      	bgt.n	800db64 <_dtoa_r+0xa9c>
 800db5c:	d1e0      	bne.n	800db20 <_dtoa_r+0xa58>
 800db5e:	f01a 0f01 	tst.w	sl, #1
 800db62:	d0dd      	beq.n	800db20 <_dtoa_r+0xa58>
 800db64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db68:	d1d7      	bne.n	800db1a <_dtoa_r+0xa52>
 800db6a:	2339      	movs	r3, #57	; 0x39
 800db6c:	f88b 3000 	strb.w	r3, [fp]
 800db70:	462b      	mov	r3, r5
 800db72:	461d      	mov	r5, r3
 800db74:	3b01      	subs	r3, #1
 800db76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800db7a:	2a39      	cmp	r2, #57	; 0x39
 800db7c:	d071      	beq.n	800dc62 <_dtoa_r+0xb9a>
 800db7e:	3201      	adds	r2, #1
 800db80:	701a      	strb	r2, [r3, #0]
 800db82:	e746      	b.n	800da12 <_dtoa_r+0x94a>
 800db84:	2a00      	cmp	r2, #0
 800db86:	dd07      	ble.n	800db98 <_dtoa_r+0xad0>
 800db88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db8c:	d0ed      	beq.n	800db6a <_dtoa_r+0xaa2>
 800db8e:	f10a 0301 	add.w	r3, sl, #1
 800db92:	f88b 3000 	strb.w	r3, [fp]
 800db96:	e73c      	b.n	800da12 <_dtoa_r+0x94a>
 800db98:	9b05      	ldr	r3, [sp, #20]
 800db9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800db9e:	4599      	cmp	r9, r3
 800dba0:	d047      	beq.n	800dc32 <_dtoa_r+0xb6a>
 800dba2:	ee18 1a10 	vmov	r1, s16
 800dba6:	2300      	movs	r3, #0
 800dba8:	220a      	movs	r2, #10
 800dbaa:	4620      	mov	r0, r4
 800dbac:	f000 fb88 	bl	800e2c0 <__multadd>
 800dbb0:	45b8      	cmp	r8, r7
 800dbb2:	ee08 0a10 	vmov	s16, r0
 800dbb6:	f04f 0300 	mov.w	r3, #0
 800dbba:	f04f 020a 	mov.w	r2, #10
 800dbbe:	4641      	mov	r1, r8
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	d106      	bne.n	800dbd2 <_dtoa_r+0xb0a>
 800dbc4:	f000 fb7c 	bl	800e2c0 <__multadd>
 800dbc8:	4680      	mov	r8, r0
 800dbca:	4607      	mov	r7, r0
 800dbcc:	f109 0901 	add.w	r9, r9, #1
 800dbd0:	e772      	b.n	800dab8 <_dtoa_r+0x9f0>
 800dbd2:	f000 fb75 	bl	800e2c0 <__multadd>
 800dbd6:	4639      	mov	r1, r7
 800dbd8:	4680      	mov	r8, r0
 800dbda:	2300      	movs	r3, #0
 800dbdc:	220a      	movs	r2, #10
 800dbde:	4620      	mov	r0, r4
 800dbe0:	f000 fb6e 	bl	800e2c0 <__multadd>
 800dbe4:	4607      	mov	r7, r0
 800dbe6:	e7f1      	b.n	800dbcc <_dtoa_r+0xb04>
 800dbe8:	9b03      	ldr	r3, [sp, #12]
 800dbea:	9302      	str	r3, [sp, #8]
 800dbec:	9d01      	ldr	r5, [sp, #4]
 800dbee:	ee18 0a10 	vmov	r0, s16
 800dbf2:	4631      	mov	r1, r6
 800dbf4:	f7ff f9da 	bl	800cfac <quorem>
 800dbf8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dbfc:	9b01      	ldr	r3, [sp, #4]
 800dbfe:	f805 ab01 	strb.w	sl, [r5], #1
 800dc02:	1aea      	subs	r2, r5, r3
 800dc04:	9b02      	ldr	r3, [sp, #8]
 800dc06:	4293      	cmp	r3, r2
 800dc08:	dd09      	ble.n	800dc1e <_dtoa_r+0xb56>
 800dc0a:	ee18 1a10 	vmov	r1, s16
 800dc0e:	2300      	movs	r3, #0
 800dc10:	220a      	movs	r2, #10
 800dc12:	4620      	mov	r0, r4
 800dc14:	f000 fb54 	bl	800e2c0 <__multadd>
 800dc18:	ee08 0a10 	vmov	s16, r0
 800dc1c:	e7e7      	b.n	800dbee <_dtoa_r+0xb26>
 800dc1e:	9b02      	ldr	r3, [sp, #8]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	bfc8      	it	gt
 800dc24:	461d      	movgt	r5, r3
 800dc26:	9b01      	ldr	r3, [sp, #4]
 800dc28:	bfd8      	it	le
 800dc2a:	2501      	movle	r5, #1
 800dc2c:	441d      	add	r5, r3
 800dc2e:	f04f 0800 	mov.w	r8, #0
 800dc32:	ee18 1a10 	vmov	r1, s16
 800dc36:	2201      	movs	r2, #1
 800dc38:	4620      	mov	r0, r4
 800dc3a:	f000 fcf1 	bl	800e620 <__lshift>
 800dc3e:	4631      	mov	r1, r6
 800dc40:	ee08 0a10 	vmov	s16, r0
 800dc44:	f000 fd5c 	bl	800e700 <__mcmp>
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	dc91      	bgt.n	800db70 <_dtoa_r+0xaa8>
 800dc4c:	d102      	bne.n	800dc54 <_dtoa_r+0xb8c>
 800dc4e:	f01a 0f01 	tst.w	sl, #1
 800dc52:	d18d      	bne.n	800db70 <_dtoa_r+0xaa8>
 800dc54:	462b      	mov	r3, r5
 800dc56:	461d      	mov	r5, r3
 800dc58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc5c:	2a30      	cmp	r2, #48	; 0x30
 800dc5e:	d0fa      	beq.n	800dc56 <_dtoa_r+0xb8e>
 800dc60:	e6d7      	b.n	800da12 <_dtoa_r+0x94a>
 800dc62:	9a01      	ldr	r2, [sp, #4]
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d184      	bne.n	800db72 <_dtoa_r+0xaaa>
 800dc68:	9b00      	ldr	r3, [sp, #0]
 800dc6a:	3301      	adds	r3, #1
 800dc6c:	9300      	str	r3, [sp, #0]
 800dc6e:	2331      	movs	r3, #49	; 0x31
 800dc70:	7013      	strb	r3, [r2, #0]
 800dc72:	e6ce      	b.n	800da12 <_dtoa_r+0x94a>
 800dc74:	4b09      	ldr	r3, [pc, #36]	; (800dc9c <_dtoa_r+0xbd4>)
 800dc76:	f7ff ba95 	b.w	800d1a4 <_dtoa_r+0xdc>
 800dc7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	f47f aa6e 	bne.w	800d15e <_dtoa_r+0x96>
 800dc82:	4b07      	ldr	r3, [pc, #28]	; (800dca0 <_dtoa_r+0xbd8>)
 800dc84:	f7ff ba8e 	b.w	800d1a4 <_dtoa_r+0xdc>
 800dc88:	9b02      	ldr	r3, [sp, #8]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	dcae      	bgt.n	800dbec <_dtoa_r+0xb24>
 800dc8e:	9b06      	ldr	r3, [sp, #24]
 800dc90:	2b02      	cmp	r3, #2
 800dc92:	f73f aea8 	bgt.w	800d9e6 <_dtoa_r+0x91e>
 800dc96:	e7a9      	b.n	800dbec <_dtoa_r+0xb24>
 800dc98:	0803f115 	.word	0x0803f115
 800dc9c:	0803f348 	.word	0x0803f348
 800dca0:	0803f0ad 	.word	0x0803f0ad

0800dca4 <__sflush_r>:
 800dca4:	898a      	ldrh	r2, [r1, #12]
 800dca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcaa:	4605      	mov	r5, r0
 800dcac:	0710      	lsls	r0, r2, #28
 800dcae:	460c      	mov	r4, r1
 800dcb0:	d458      	bmi.n	800dd64 <__sflush_r+0xc0>
 800dcb2:	684b      	ldr	r3, [r1, #4]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	dc05      	bgt.n	800dcc4 <__sflush_r+0x20>
 800dcb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	dc02      	bgt.n	800dcc4 <__sflush_r+0x20>
 800dcbe:	2000      	movs	r0, #0
 800dcc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcc6:	2e00      	cmp	r6, #0
 800dcc8:	d0f9      	beq.n	800dcbe <__sflush_r+0x1a>
 800dcca:	2300      	movs	r3, #0
 800dccc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dcd0:	682f      	ldr	r7, [r5, #0]
 800dcd2:	602b      	str	r3, [r5, #0]
 800dcd4:	d032      	beq.n	800dd3c <__sflush_r+0x98>
 800dcd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dcd8:	89a3      	ldrh	r3, [r4, #12]
 800dcda:	075a      	lsls	r2, r3, #29
 800dcdc:	d505      	bpl.n	800dcea <__sflush_r+0x46>
 800dcde:	6863      	ldr	r3, [r4, #4]
 800dce0:	1ac0      	subs	r0, r0, r3
 800dce2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dce4:	b10b      	cbz	r3, 800dcea <__sflush_r+0x46>
 800dce6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dce8:	1ac0      	subs	r0, r0, r3
 800dcea:	2300      	movs	r3, #0
 800dcec:	4602      	mov	r2, r0
 800dcee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcf0:	6a21      	ldr	r1, [r4, #32]
 800dcf2:	4628      	mov	r0, r5
 800dcf4:	47b0      	blx	r6
 800dcf6:	1c43      	adds	r3, r0, #1
 800dcf8:	89a3      	ldrh	r3, [r4, #12]
 800dcfa:	d106      	bne.n	800dd0a <__sflush_r+0x66>
 800dcfc:	6829      	ldr	r1, [r5, #0]
 800dcfe:	291d      	cmp	r1, #29
 800dd00:	d82c      	bhi.n	800dd5c <__sflush_r+0xb8>
 800dd02:	4a2a      	ldr	r2, [pc, #168]	; (800ddac <__sflush_r+0x108>)
 800dd04:	40ca      	lsrs	r2, r1
 800dd06:	07d6      	lsls	r6, r2, #31
 800dd08:	d528      	bpl.n	800dd5c <__sflush_r+0xb8>
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	6062      	str	r2, [r4, #4]
 800dd0e:	04d9      	lsls	r1, r3, #19
 800dd10:	6922      	ldr	r2, [r4, #16]
 800dd12:	6022      	str	r2, [r4, #0]
 800dd14:	d504      	bpl.n	800dd20 <__sflush_r+0x7c>
 800dd16:	1c42      	adds	r2, r0, #1
 800dd18:	d101      	bne.n	800dd1e <__sflush_r+0x7a>
 800dd1a:	682b      	ldr	r3, [r5, #0]
 800dd1c:	b903      	cbnz	r3, 800dd20 <__sflush_r+0x7c>
 800dd1e:	6560      	str	r0, [r4, #84]	; 0x54
 800dd20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd22:	602f      	str	r7, [r5, #0]
 800dd24:	2900      	cmp	r1, #0
 800dd26:	d0ca      	beq.n	800dcbe <__sflush_r+0x1a>
 800dd28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd2c:	4299      	cmp	r1, r3
 800dd2e:	d002      	beq.n	800dd36 <__sflush_r+0x92>
 800dd30:	4628      	mov	r0, r5
 800dd32:	f7fd f8eb 	bl	800af0c <_free_r>
 800dd36:	2000      	movs	r0, #0
 800dd38:	6360      	str	r0, [r4, #52]	; 0x34
 800dd3a:	e7c1      	b.n	800dcc0 <__sflush_r+0x1c>
 800dd3c:	6a21      	ldr	r1, [r4, #32]
 800dd3e:	2301      	movs	r3, #1
 800dd40:	4628      	mov	r0, r5
 800dd42:	47b0      	blx	r6
 800dd44:	1c41      	adds	r1, r0, #1
 800dd46:	d1c7      	bne.n	800dcd8 <__sflush_r+0x34>
 800dd48:	682b      	ldr	r3, [r5, #0]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d0c4      	beq.n	800dcd8 <__sflush_r+0x34>
 800dd4e:	2b1d      	cmp	r3, #29
 800dd50:	d001      	beq.n	800dd56 <__sflush_r+0xb2>
 800dd52:	2b16      	cmp	r3, #22
 800dd54:	d101      	bne.n	800dd5a <__sflush_r+0xb6>
 800dd56:	602f      	str	r7, [r5, #0]
 800dd58:	e7b1      	b.n	800dcbe <__sflush_r+0x1a>
 800dd5a:	89a3      	ldrh	r3, [r4, #12]
 800dd5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd60:	81a3      	strh	r3, [r4, #12]
 800dd62:	e7ad      	b.n	800dcc0 <__sflush_r+0x1c>
 800dd64:	690f      	ldr	r7, [r1, #16]
 800dd66:	2f00      	cmp	r7, #0
 800dd68:	d0a9      	beq.n	800dcbe <__sflush_r+0x1a>
 800dd6a:	0793      	lsls	r3, r2, #30
 800dd6c:	680e      	ldr	r6, [r1, #0]
 800dd6e:	bf08      	it	eq
 800dd70:	694b      	ldreq	r3, [r1, #20]
 800dd72:	600f      	str	r7, [r1, #0]
 800dd74:	bf18      	it	ne
 800dd76:	2300      	movne	r3, #0
 800dd78:	eba6 0807 	sub.w	r8, r6, r7
 800dd7c:	608b      	str	r3, [r1, #8]
 800dd7e:	f1b8 0f00 	cmp.w	r8, #0
 800dd82:	dd9c      	ble.n	800dcbe <__sflush_r+0x1a>
 800dd84:	6a21      	ldr	r1, [r4, #32]
 800dd86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd88:	4643      	mov	r3, r8
 800dd8a:	463a      	mov	r2, r7
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	47b0      	blx	r6
 800dd90:	2800      	cmp	r0, #0
 800dd92:	dc06      	bgt.n	800dda2 <__sflush_r+0xfe>
 800dd94:	89a3      	ldrh	r3, [r4, #12]
 800dd96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd9a:	81a3      	strh	r3, [r4, #12]
 800dd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800dda0:	e78e      	b.n	800dcc0 <__sflush_r+0x1c>
 800dda2:	4407      	add	r7, r0
 800dda4:	eba8 0800 	sub.w	r8, r8, r0
 800dda8:	e7e9      	b.n	800dd7e <__sflush_r+0xda>
 800ddaa:	bf00      	nop
 800ddac:	20400001 	.word	0x20400001

0800ddb0 <_fflush_r>:
 800ddb0:	b538      	push	{r3, r4, r5, lr}
 800ddb2:	690b      	ldr	r3, [r1, #16]
 800ddb4:	4605      	mov	r5, r0
 800ddb6:	460c      	mov	r4, r1
 800ddb8:	b913      	cbnz	r3, 800ddc0 <_fflush_r+0x10>
 800ddba:	2500      	movs	r5, #0
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	bd38      	pop	{r3, r4, r5, pc}
 800ddc0:	b118      	cbz	r0, 800ddca <_fflush_r+0x1a>
 800ddc2:	6983      	ldr	r3, [r0, #24]
 800ddc4:	b90b      	cbnz	r3, 800ddca <_fflush_r+0x1a>
 800ddc6:	f000 f887 	bl	800ded8 <__sinit>
 800ddca:	4b14      	ldr	r3, [pc, #80]	; (800de1c <_fflush_r+0x6c>)
 800ddcc:	429c      	cmp	r4, r3
 800ddce:	d11b      	bne.n	800de08 <_fflush_r+0x58>
 800ddd0:	686c      	ldr	r4, [r5, #4]
 800ddd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d0ef      	beq.n	800ddba <_fflush_r+0xa>
 800ddda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dddc:	07d0      	lsls	r0, r2, #31
 800ddde:	d404      	bmi.n	800ddea <_fflush_r+0x3a>
 800dde0:	0599      	lsls	r1, r3, #22
 800dde2:	d402      	bmi.n	800ddea <_fflush_r+0x3a>
 800dde4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dde6:	f000 f967 	bl	800e0b8 <__retarget_lock_acquire_recursive>
 800ddea:	4628      	mov	r0, r5
 800ddec:	4621      	mov	r1, r4
 800ddee:	f7ff ff59 	bl	800dca4 <__sflush_r>
 800ddf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ddf4:	07da      	lsls	r2, r3, #31
 800ddf6:	4605      	mov	r5, r0
 800ddf8:	d4e0      	bmi.n	800ddbc <_fflush_r+0xc>
 800ddfa:	89a3      	ldrh	r3, [r4, #12]
 800ddfc:	059b      	lsls	r3, r3, #22
 800ddfe:	d4dd      	bmi.n	800ddbc <_fflush_r+0xc>
 800de00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de02:	f000 f95b 	bl	800e0bc <__retarget_lock_release_recursive>
 800de06:	e7d9      	b.n	800ddbc <_fflush_r+0xc>
 800de08:	4b05      	ldr	r3, [pc, #20]	; (800de20 <_fflush_r+0x70>)
 800de0a:	429c      	cmp	r4, r3
 800de0c:	d101      	bne.n	800de12 <_fflush_r+0x62>
 800de0e:	68ac      	ldr	r4, [r5, #8]
 800de10:	e7df      	b.n	800ddd2 <_fflush_r+0x22>
 800de12:	4b04      	ldr	r3, [pc, #16]	; (800de24 <_fflush_r+0x74>)
 800de14:	429c      	cmp	r4, r3
 800de16:	bf08      	it	eq
 800de18:	68ec      	ldreq	r4, [r5, #12]
 800de1a:	e7da      	b.n	800ddd2 <_fflush_r+0x22>
 800de1c:	0803f148 	.word	0x0803f148
 800de20:	0803f168 	.word	0x0803f168
 800de24:	0803f128 	.word	0x0803f128

0800de28 <std>:
 800de28:	2300      	movs	r3, #0
 800de2a:	b510      	push	{r4, lr}
 800de2c:	4604      	mov	r4, r0
 800de2e:	e9c0 3300 	strd	r3, r3, [r0]
 800de32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de36:	6083      	str	r3, [r0, #8]
 800de38:	8181      	strh	r1, [r0, #12]
 800de3a:	6643      	str	r3, [r0, #100]	; 0x64
 800de3c:	81c2      	strh	r2, [r0, #14]
 800de3e:	6183      	str	r3, [r0, #24]
 800de40:	4619      	mov	r1, r3
 800de42:	2208      	movs	r2, #8
 800de44:	305c      	adds	r0, #92	; 0x5c
 800de46:	f7fc fde7 	bl	800aa18 <memset>
 800de4a:	4b05      	ldr	r3, [pc, #20]	; (800de60 <std+0x38>)
 800de4c:	6263      	str	r3, [r4, #36]	; 0x24
 800de4e:	4b05      	ldr	r3, [pc, #20]	; (800de64 <std+0x3c>)
 800de50:	62a3      	str	r3, [r4, #40]	; 0x28
 800de52:	4b05      	ldr	r3, [pc, #20]	; (800de68 <std+0x40>)
 800de54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800de56:	4b05      	ldr	r3, [pc, #20]	; (800de6c <std+0x44>)
 800de58:	6224      	str	r4, [r4, #32]
 800de5a:	6323      	str	r3, [r4, #48]	; 0x30
 800de5c:	bd10      	pop	{r4, pc}
 800de5e:	bf00      	nop
 800de60:	0800bd0d 	.word	0x0800bd0d
 800de64:	0800bd33 	.word	0x0800bd33
 800de68:	0800bd6b 	.word	0x0800bd6b
 800de6c:	0800bd8f 	.word	0x0800bd8f

0800de70 <_cleanup_r>:
 800de70:	4901      	ldr	r1, [pc, #4]	; (800de78 <_cleanup_r+0x8>)
 800de72:	f000 b8af 	b.w	800dfd4 <_fwalk_reent>
 800de76:	bf00      	nop
 800de78:	0800ddb1 	.word	0x0800ddb1

0800de7c <__sfmoreglue>:
 800de7c:	b570      	push	{r4, r5, r6, lr}
 800de7e:	2268      	movs	r2, #104	; 0x68
 800de80:	1e4d      	subs	r5, r1, #1
 800de82:	4355      	muls	r5, r2
 800de84:	460e      	mov	r6, r1
 800de86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de8a:	f7fd f8ab 	bl	800afe4 <_malloc_r>
 800de8e:	4604      	mov	r4, r0
 800de90:	b140      	cbz	r0, 800dea4 <__sfmoreglue+0x28>
 800de92:	2100      	movs	r1, #0
 800de94:	e9c0 1600 	strd	r1, r6, [r0]
 800de98:	300c      	adds	r0, #12
 800de9a:	60a0      	str	r0, [r4, #8]
 800de9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dea0:	f7fc fdba 	bl	800aa18 <memset>
 800dea4:	4620      	mov	r0, r4
 800dea6:	bd70      	pop	{r4, r5, r6, pc}

0800dea8 <__sfp_lock_acquire>:
 800dea8:	4801      	ldr	r0, [pc, #4]	; (800deb0 <__sfp_lock_acquire+0x8>)
 800deaa:	f000 b905 	b.w	800e0b8 <__retarget_lock_acquire_recursive>
 800deae:	bf00      	nop
 800deb0:	200037c2 	.word	0x200037c2

0800deb4 <__sfp_lock_release>:
 800deb4:	4801      	ldr	r0, [pc, #4]	; (800debc <__sfp_lock_release+0x8>)
 800deb6:	f000 b901 	b.w	800e0bc <__retarget_lock_release_recursive>
 800deba:	bf00      	nop
 800debc:	200037c2 	.word	0x200037c2

0800dec0 <__sinit_lock_acquire>:
 800dec0:	4801      	ldr	r0, [pc, #4]	; (800dec8 <__sinit_lock_acquire+0x8>)
 800dec2:	f000 b8f9 	b.w	800e0b8 <__retarget_lock_acquire_recursive>
 800dec6:	bf00      	nop
 800dec8:	200037c3 	.word	0x200037c3

0800decc <__sinit_lock_release>:
 800decc:	4801      	ldr	r0, [pc, #4]	; (800ded4 <__sinit_lock_release+0x8>)
 800dece:	f000 b8f5 	b.w	800e0bc <__retarget_lock_release_recursive>
 800ded2:	bf00      	nop
 800ded4:	200037c3 	.word	0x200037c3

0800ded8 <__sinit>:
 800ded8:	b510      	push	{r4, lr}
 800deda:	4604      	mov	r4, r0
 800dedc:	f7ff fff0 	bl	800dec0 <__sinit_lock_acquire>
 800dee0:	69a3      	ldr	r3, [r4, #24]
 800dee2:	b11b      	cbz	r3, 800deec <__sinit+0x14>
 800dee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dee8:	f7ff bff0 	b.w	800decc <__sinit_lock_release>
 800deec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800def0:	6523      	str	r3, [r4, #80]	; 0x50
 800def2:	4b13      	ldr	r3, [pc, #76]	; (800df40 <__sinit+0x68>)
 800def4:	4a13      	ldr	r2, [pc, #76]	; (800df44 <__sinit+0x6c>)
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	62a2      	str	r2, [r4, #40]	; 0x28
 800defa:	42a3      	cmp	r3, r4
 800defc:	bf04      	itt	eq
 800defe:	2301      	moveq	r3, #1
 800df00:	61a3      	streq	r3, [r4, #24]
 800df02:	4620      	mov	r0, r4
 800df04:	f000 f820 	bl	800df48 <__sfp>
 800df08:	6060      	str	r0, [r4, #4]
 800df0a:	4620      	mov	r0, r4
 800df0c:	f000 f81c 	bl	800df48 <__sfp>
 800df10:	60a0      	str	r0, [r4, #8]
 800df12:	4620      	mov	r0, r4
 800df14:	f000 f818 	bl	800df48 <__sfp>
 800df18:	2200      	movs	r2, #0
 800df1a:	60e0      	str	r0, [r4, #12]
 800df1c:	2104      	movs	r1, #4
 800df1e:	6860      	ldr	r0, [r4, #4]
 800df20:	f7ff ff82 	bl	800de28 <std>
 800df24:	68a0      	ldr	r0, [r4, #8]
 800df26:	2201      	movs	r2, #1
 800df28:	2109      	movs	r1, #9
 800df2a:	f7ff ff7d 	bl	800de28 <std>
 800df2e:	68e0      	ldr	r0, [r4, #12]
 800df30:	2202      	movs	r2, #2
 800df32:	2112      	movs	r1, #18
 800df34:	f7ff ff78 	bl	800de28 <std>
 800df38:	2301      	movs	r3, #1
 800df3a:	61a3      	str	r3, [r4, #24]
 800df3c:	e7d2      	b.n	800dee4 <__sinit+0xc>
 800df3e:	bf00      	nop
 800df40:	0803ec48 	.word	0x0803ec48
 800df44:	0800de71 	.word	0x0800de71

0800df48 <__sfp>:
 800df48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df4a:	4607      	mov	r7, r0
 800df4c:	f7ff ffac 	bl	800dea8 <__sfp_lock_acquire>
 800df50:	4b1e      	ldr	r3, [pc, #120]	; (800dfcc <__sfp+0x84>)
 800df52:	681e      	ldr	r6, [r3, #0]
 800df54:	69b3      	ldr	r3, [r6, #24]
 800df56:	b913      	cbnz	r3, 800df5e <__sfp+0x16>
 800df58:	4630      	mov	r0, r6
 800df5a:	f7ff ffbd 	bl	800ded8 <__sinit>
 800df5e:	3648      	adds	r6, #72	; 0x48
 800df60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df64:	3b01      	subs	r3, #1
 800df66:	d503      	bpl.n	800df70 <__sfp+0x28>
 800df68:	6833      	ldr	r3, [r6, #0]
 800df6a:	b30b      	cbz	r3, 800dfb0 <__sfp+0x68>
 800df6c:	6836      	ldr	r6, [r6, #0]
 800df6e:	e7f7      	b.n	800df60 <__sfp+0x18>
 800df70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800df74:	b9d5      	cbnz	r5, 800dfac <__sfp+0x64>
 800df76:	4b16      	ldr	r3, [pc, #88]	; (800dfd0 <__sfp+0x88>)
 800df78:	60e3      	str	r3, [r4, #12]
 800df7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800df7e:	6665      	str	r5, [r4, #100]	; 0x64
 800df80:	f000 f898 	bl	800e0b4 <__retarget_lock_init_recursive>
 800df84:	f7ff ff96 	bl	800deb4 <__sfp_lock_release>
 800df88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800df8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800df90:	6025      	str	r5, [r4, #0]
 800df92:	61a5      	str	r5, [r4, #24]
 800df94:	2208      	movs	r2, #8
 800df96:	4629      	mov	r1, r5
 800df98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df9c:	f7fc fd3c 	bl	800aa18 <memset>
 800dfa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dfa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfac:	3468      	adds	r4, #104	; 0x68
 800dfae:	e7d9      	b.n	800df64 <__sfp+0x1c>
 800dfb0:	2104      	movs	r1, #4
 800dfb2:	4638      	mov	r0, r7
 800dfb4:	f7ff ff62 	bl	800de7c <__sfmoreglue>
 800dfb8:	4604      	mov	r4, r0
 800dfba:	6030      	str	r0, [r6, #0]
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	d1d5      	bne.n	800df6c <__sfp+0x24>
 800dfc0:	f7ff ff78 	bl	800deb4 <__sfp_lock_release>
 800dfc4:	230c      	movs	r3, #12
 800dfc6:	603b      	str	r3, [r7, #0]
 800dfc8:	e7ee      	b.n	800dfa8 <__sfp+0x60>
 800dfca:	bf00      	nop
 800dfcc:	0803ec48 	.word	0x0803ec48
 800dfd0:	ffff0001 	.word	0xffff0001

0800dfd4 <_fwalk_reent>:
 800dfd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfd8:	4606      	mov	r6, r0
 800dfda:	4688      	mov	r8, r1
 800dfdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dfe0:	2700      	movs	r7, #0
 800dfe2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dfe6:	f1b9 0901 	subs.w	r9, r9, #1
 800dfea:	d505      	bpl.n	800dff8 <_fwalk_reent+0x24>
 800dfec:	6824      	ldr	r4, [r4, #0]
 800dfee:	2c00      	cmp	r4, #0
 800dff0:	d1f7      	bne.n	800dfe2 <_fwalk_reent+0xe>
 800dff2:	4638      	mov	r0, r7
 800dff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dff8:	89ab      	ldrh	r3, [r5, #12]
 800dffa:	2b01      	cmp	r3, #1
 800dffc:	d907      	bls.n	800e00e <_fwalk_reent+0x3a>
 800dffe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e002:	3301      	adds	r3, #1
 800e004:	d003      	beq.n	800e00e <_fwalk_reent+0x3a>
 800e006:	4629      	mov	r1, r5
 800e008:	4630      	mov	r0, r6
 800e00a:	47c0      	blx	r8
 800e00c:	4307      	orrs	r7, r0
 800e00e:	3568      	adds	r5, #104	; 0x68
 800e010:	e7e9      	b.n	800dfe6 <_fwalk_reent+0x12>
	...

0800e014 <_findenv_r>:
 800e014:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e018:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800e088 <_findenv_r+0x74>
 800e01c:	4607      	mov	r7, r0
 800e01e:	4689      	mov	r9, r1
 800e020:	4616      	mov	r6, r2
 800e022:	f001 facf 	bl	800f5c4 <__env_lock>
 800e026:	f8da 4000 	ldr.w	r4, [sl]
 800e02a:	b134      	cbz	r4, 800e03a <_findenv_r+0x26>
 800e02c:	464b      	mov	r3, r9
 800e02e:	4698      	mov	r8, r3
 800e030:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e034:	b13a      	cbz	r2, 800e046 <_findenv_r+0x32>
 800e036:	2a3d      	cmp	r2, #61	; 0x3d
 800e038:	d1f9      	bne.n	800e02e <_findenv_r+0x1a>
 800e03a:	4638      	mov	r0, r7
 800e03c:	f001 fac8 	bl	800f5d0 <__env_unlock>
 800e040:	2000      	movs	r0, #0
 800e042:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e046:	eba8 0809 	sub.w	r8, r8, r9
 800e04a:	46a3      	mov	fp, r4
 800e04c:	f854 0b04 	ldr.w	r0, [r4], #4
 800e050:	2800      	cmp	r0, #0
 800e052:	d0f2      	beq.n	800e03a <_findenv_r+0x26>
 800e054:	4642      	mov	r2, r8
 800e056:	4649      	mov	r1, r9
 800e058:	f001 f9e2 	bl	800f420 <strncmp>
 800e05c:	2800      	cmp	r0, #0
 800e05e:	d1f4      	bne.n	800e04a <_findenv_r+0x36>
 800e060:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e064:	eb03 0508 	add.w	r5, r3, r8
 800e068:	f813 3008 	ldrb.w	r3, [r3, r8]
 800e06c:	2b3d      	cmp	r3, #61	; 0x3d
 800e06e:	d1ec      	bne.n	800e04a <_findenv_r+0x36>
 800e070:	f8da 3000 	ldr.w	r3, [sl]
 800e074:	ebab 0303 	sub.w	r3, fp, r3
 800e078:	109b      	asrs	r3, r3, #2
 800e07a:	4638      	mov	r0, r7
 800e07c:	6033      	str	r3, [r6, #0]
 800e07e:	f001 faa7 	bl	800f5d0 <__env_unlock>
 800e082:	1c68      	adds	r0, r5, #1
 800e084:	e7dd      	b.n	800e042 <_findenv_r+0x2e>
 800e086:	bf00      	nop
 800e088:	20000368 	.word	0x20000368

0800e08c <_getenv_r>:
 800e08c:	b507      	push	{r0, r1, r2, lr}
 800e08e:	aa01      	add	r2, sp, #4
 800e090:	f7ff ffc0 	bl	800e014 <_findenv_r>
 800e094:	b003      	add	sp, #12
 800e096:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800e09c <__gettzinfo>:
 800e09c:	4800      	ldr	r0, [pc, #0]	; (800e0a0 <__gettzinfo+0x4>)
 800e09e:	4770      	bx	lr
 800e0a0:	20000310 	.word	0x20000310

0800e0a4 <labs>:
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	bfb8      	it	lt
 800e0a8:	4240      	neglt	r0, r0
 800e0aa:	4770      	bx	lr

0800e0ac <_localeconv_r>:
 800e0ac:	4800      	ldr	r0, [pc, #0]	; (800e0b0 <_localeconv_r+0x4>)
 800e0ae:	4770      	bx	lr
 800e0b0:	2000045c 	.word	0x2000045c

0800e0b4 <__retarget_lock_init_recursive>:
 800e0b4:	4770      	bx	lr

0800e0b6 <__retarget_lock_acquire>:
 800e0b6:	4770      	bx	lr

0800e0b8 <__retarget_lock_acquire_recursive>:
 800e0b8:	4770      	bx	lr

0800e0ba <__retarget_lock_release>:
 800e0ba:	4770      	bx	lr

0800e0bc <__retarget_lock_release_recursive>:
 800e0bc:	4770      	bx	lr
	...

0800e0c0 <_lseek_r>:
 800e0c0:	b538      	push	{r3, r4, r5, lr}
 800e0c2:	4d07      	ldr	r5, [pc, #28]	; (800e0e0 <_lseek_r+0x20>)
 800e0c4:	4604      	mov	r4, r0
 800e0c6:	4608      	mov	r0, r1
 800e0c8:	4611      	mov	r1, r2
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	602a      	str	r2, [r5, #0]
 800e0ce:	461a      	mov	r2, r3
 800e0d0:	f003 ff34 	bl	8011f3c <_lseek>
 800e0d4:	1c43      	adds	r3, r0, #1
 800e0d6:	d102      	bne.n	800e0de <_lseek_r+0x1e>
 800e0d8:	682b      	ldr	r3, [r5, #0]
 800e0da:	b103      	cbz	r3, 800e0de <_lseek_r+0x1e>
 800e0dc:	6023      	str	r3, [r4, #0]
 800e0de:	bd38      	pop	{r3, r4, r5, pc}
 800e0e0:	200037c8 	.word	0x200037c8

0800e0e4 <__swhatbuf_r>:
 800e0e4:	b570      	push	{r4, r5, r6, lr}
 800e0e6:	460e      	mov	r6, r1
 800e0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0ec:	2900      	cmp	r1, #0
 800e0ee:	b096      	sub	sp, #88	; 0x58
 800e0f0:	4614      	mov	r4, r2
 800e0f2:	461d      	mov	r5, r3
 800e0f4:	da08      	bge.n	800e108 <__swhatbuf_r+0x24>
 800e0f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	602a      	str	r2, [r5, #0]
 800e0fe:	061a      	lsls	r2, r3, #24
 800e100:	d410      	bmi.n	800e124 <__swhatbuf_r+0x40>
 800e102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e106:	e00e      	b.n	800e126 <__swhatbuf_r+0x42>
 800e108:	466a      	mov	r2, sp
 800e10a:	f001 fa6d 	bl	800f5e8 <_fstat_r>
 800e10e:	2800      	cmp	r0, #0
 800e110:	dbf1      	blt.n	800e0f6 <__swhatbuf_r+0x12>
 800e112:	9a01      	ldr	r2, [sp, #4]
 800e114:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e118:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e11c:	425a      	negs	r2, r3
 800e11e:	415a      	adcs	r2, r3
 800e120:	602a      	str	r2, [r5, #0]
 800e122:	e7ee      	b.n	800e102 <__swhatbuf_r+0x1e>
 800e124:	2340      	movs	r3, #64	; 0x40
 800e126:	2000      	movs	r0, #0
 800e128:	6023      	str	r3, [r4, #0]
 800e12a:	b016      	add	sp, #88	; 0x58
 800e12c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e130 <__smakebuf_r>:
 800e130:	898b      	ldrh	r3, [r1, #12]
 800e132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e134:	079d      	lsls	r5, r3, #30
 800e136:	4606      	mov	r6, r0
 800e138:	460c      	mov	r4, r1
 800e13a:	d507      	bpl.n	800e14c <__smakebuf_r+0x1c>
 800e13c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e140:	6023      	str	r3, [r4, #0]
 800e142:	6123      	str	r3, [r4, #16]
 800e144:	2301      	movs	r3, #1
 800e146:	6163      	str	r3, [r4, #20]
 800e148:	b002      	add	sp, #8
 800e14a:	bd70      	pop	{r4, r5, r6, pc}
 800e14c:	ab01      	add	r3, sp, #4
 800e14e:	466a      	mov	r2, sp
 800e150:	f7ff ffc8 	bl	800e0e4 <__swhatbuf_r>
 800e154:	9900      	ldr	r1, [sp, #0]
 800e156:	4605      	mov	r5, r0
 800e158:	4630      	mov	r0, r6
 800e15a:	f7fc ff43 	bl	800afe4 <_malloc_r>
 800e15e:	b948      	cbnz	r0, 800e174 <__smakebuf_r+0x44>
 800e160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e164:	059a      	lsls	r2, r3, #22
 800e166:	d4ef      	bmi.n	800e148 <__smakebuf_r+0x18>
 800e168:	f023 0303 	bic.w	r3, r3, #3
 800e16c:	f043 0302 	orr.w	r3, r3, #2
 800e170:	81a3      	strh	r3, [r4, #12]
 800e172:	e7e3      	b.n	800e13c <__smakebuf_r+0xc>
 800e174:	4b0d      	ldr	r3, [pc, #52]	; (800e1ac <__smakebuf_r+0x7c>)
 800e176:	62b3      	str	r3, [r6, #40]	; 0x28
 800e178:	89a3      	ldrh	r3, [r4, #12]
 800e17a:	6020      	str	r0, [r4, #0]
 800e17c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e180:	81a3      	strh	r3, [r4, #12]
 800e182:	9b00      	ldr	r3, [sp, #0]
 800e184:	6163      	str	r3, [r4, #20]
 800e186:	9b01      	ldr	r3, [sp, #4]
 800e188:	6120      	str	r0, [r4, #16]
 800e18a:	b15b      	cbz	r3, 800e1a4 <__smakebuf_r+0x74>
 800e18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e190:	4630      	mov	r0, r6
 800e192:	f001 fa3b 	bl	800f60c <_isatty_r>
 800e196:	b128      	cbz	r0, 800e1a4 <__smakebuf_r+0x74>
 800e198:	89a3      	ldrh	r3, [r4, #12]
 800e19a:	f023 0303 	bic.w	r3, r3, #3
 800e19e:	f043 0301 	orr.w	r3, r3, #1
 800e1a2:	81a3      	strh	r3, [r4, #12]
 800e1a4:	89a0      	ldrh	r0, [r4, #12]
 800e1a6:	4305      	orrs	r5, r0
 800e1a8:	81a5      	strh	r5, [r4, #12]
 800e1aa:	e7cd      	b.n	800e148 <__smakebuf_r+0x18>
 800e1ac:	0800de71 	.word	0x0800de71

0800e1b0 <memmove>:
 800e1b0:	4288      	cmp	r0, r1
 800e1b2:	b510      	push	{r4, lr}
 800e1b4:	eb01 0402 	add.w	r4, r1, r2
 800e1b8:	d902      	bls.n	800e1c0 <memmove+0x10>
 800e1ba:	4284      	cmp	r4, r0
 800e1bc:	4623      	mov	r3, r4
 800e1be:	d807      	bhi.n	800e1d0 <memmove+0x20>
 800e1c0:	1e43      	subs	r3, r0, #1
 800e1c2:	42a1      	cmp	r1, r4
 800e1c4:	d008      	beq.n	800e1d8 <memmove+0x28>
 800e1c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e1ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e1ce:	e7f8      	b.n	800e1c2 <memmove+0x12>
 800e1d0:	4402      	add	r2, r0
 800e1d2:	4601      	mov	r1, r0
 800e1d4:	428a      	cmp	r2, r1
 800e1d6:	d100      	bne.n	800e1da <memmove+0x2a>
 800e1d8:	bd10      	pop	{r4, pc}
 800e1da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e1de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e1e2:	e7f7      	b.n	800e1d4 <memmove+0x24>

0800e1e4 <__malloc_lock>:
 800e1e4:	4801      	ldr	r0, [pc, #4]	; (800e1ec <__malloc_lock+0x8>)
 800e1e6:	f7ff bf67 	b.w	800e0b8 <__retarget_lock_acquire_recursive>
 800e1ea:	bf00      	nop
 800e1ec:	200037c1 	.word	0x200037c1

0800e1f0 <__malloc_unlock>:
 800e1f0:	4801      	ldr	r0, [pc, #4]	; (800e1f8 <__malloc_unlock+0x8>)
 800e1f2:	f7ff bf63 	b.w	800e0bc <__retarget_lock_release_recursive>
 800e1f6:	bf00      	nop
 800e1f8:	200037c1 	.word	0x200037c1

0800e1fc <_Balloc>:
 800e1fc:	b570      	push	{r4, r5, r6, lr}
 800e1fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e200:	4604      	mov	r4, r0
 800e202:	460d      	mov	r5, r1
 800e204:	b976      	cbnz	r6, 800e224 <_Balloc+0x28>
 800e206:	2010      	movs	r0, #16
 800e208:	f7fc fbe8 	bl	800a9dc <malloc>
 800e20c:	4602      	mov	r2, r0
 800e20e:	6260      	str	r0, [r4, #36]	; 0x24
 800e210:	b920      	cbnz	r0, 800e21c <_Balloc+0x20>
 800e212:	4b18      	ldr	r3, [pc, #96]	; (800e274 <_Balloc+0x78>)
 800e214:	4818      	ldr	r0, [pc, #96]	; (800e278 <_Balloc+0x7c>)
 800e216:	2166      	movs	r1, #102	; 0x66
 800e218:	f7fc fb8c 	bl	800a934 <__assert_func>
 800e21c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e220:	6006      	str	r6, [r0, #0]
 800e222:	60c6      	str	r6, [r0, #12]
 800e224:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e226:	68f3      	ldr	r3, [r6, #12]
 800e228:	b183      	cbz	r3, 800e24c <_Balloc+0x50>
 800e22a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e22c:	68db      	ldr	r3, [r3, #12]
 800e22e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e232:	b9b8      	cbnz	r0, 800e264 <_Balloc+0x68>
 800e234:	2101      	movs	r1, #1
 800e236:	fa01 f605 	lsl.w	r6, r1, r5
 800e23a:	1d72      	adds	r2, r6, #5
 800e23c:	0092      	lsls	r2, r2, #2
 800e23e:	4620      	mov	r0, r4
 800e240:	f000 fb60 	bl	800e904 <_calloc_r>
 800e244:	b160      	cbz	r0, 800e260 <_Balloc+0x64>
 800e246:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e24a:	e00e      	b.n	800e26a <_Balloc+0x6e>
 800e24c:	2221      	movs	r2, #33	; 0x21
 800e24e:	2104      	movs	r1, #4
 800e250:	4620      	mov	r0, r4
 800e252:	f000 fb57 	bl	800e904 <_calloc_r>
 800e256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e258:	60f0      	str	r0, [r6, #12]
 800e25a:	68db      	ldr	r3, [r3, #12]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d1e4      	bne.n	800e22a <_Balloc+0x2e>
 800e260:	2000      	movs	r0, #0
 800e262:	bd70      	pop	{r4, r5, r6, pc}
 800e264:	6802      	ldr	r2, [r0, #0]
 800e266:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e26a:	2300      	movs	r3, #0
 800e26c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e270:	e7f7      	b.n	800e262 <_Balloc+0x66>
 800e272:	bf00      	nop
 800e274:	0803eb40 	.word	0x0803eb40
 800e278:	0803f1e8 	.word	0x0803f1e8

0800e27c <_Bfree>:
 800e27c:	b570      	push	{r4, r5, r6, lr}
 800e27e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e280:	4605      	mov	r5, r0
 800e282:	460c      	mov	r4, r1
 800e284:	b976      	cbnz	r6, 800e2a4 <_Bfree+0x28>
 800e286:	2010      	movs	r0, #16
 800e288:	f7fc fba8 	bl	800a9dc <malloc>
 800e28c:	4602      	mov	r2, r0
 800e28e:	6268      	str	r0, [r5, #36]	; 0x24
 800e290:	b920      	cbnz	r0, 800e29c <_Bfree+0x20>
 800e292:	4b09      	ldr	r3, [pc, #36]	; (800e2b8 <_Bfree+0x3c>)
 800e294:	4809      	ldr	r0, [pc, #36]	; (800e2bc <_Bfree+0x40>)
 800e296:	218a      	movs	r1, #138	; 0x8a
 800e298:	f7fc fb4c 	bl	800a934 <__assert_func>
 800e29c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e2a0:	6006      	str	r6, [r0, #0]
 800e2a2:	60c6      	str	r6, [r0, #12]
 800e2a4:	b13c      	cbz	r4, 800e2b6 <_Bfree+0x3a>
 800e2a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e2a8:	6862      	ldr	r2, [r4, #4]
 800e2aa:	68db      	ldr	r3, [r3, #12]
 800e2ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e2b0:	6021      	str	r1, [r4, #0]
 800e2b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e2b6:	bd70      	pop	{r4, r5, r6, pc}
 800e2b8:	0803eb40 	.word	0x0803eb40
 800e2bc:	0803f1e8 	.word	0x0803f1e8

0800e2c0 <__multadd>:
 800e2c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2c4:	690d      	ldr	r5, [r1, #16]
 800e2c6:	4607      	mov	r7, r0
 800e2c8:	460c      	mov	r4, r1
 800e2ca:	461e      	mov	r6, r3
 800e2cc:	f101 0c14 	add.w	ip, r1, #20
 800e2d0:	2000      	movs	r0, #0
 800e2d2:	f8dc 3000 	ldr.w	r3, [ip]
 800e2d6:	b299      	uxth	r1, r3
 800e2d8:	fb02 6101 	mla	r1, r2, r1, r6
 800e2dc:	0c1e      	lsrs	r6, r3, #16
 800e2de:	0c0b      	lsrs	r3, r1, #16
 800e2e0:	fb02 3306 	mla	r3, r2, r6, r3
 800e2e4:	b289      	uxth	r1, r1
 800e2e6:	3001      	adds	r0, #1
 800e2e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e2ec:	4285      	cmp	r5, r0
 800e2ee:	f84c 1b04 	str.w	r1, [ip], #4
 800e2f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e2f6:	dcec      	bgt.n	800e2d2 <__multadd+0x12>
 800e2f8:	b30e      	cbz	r6, 800e33e <__multadd+0x7e>
 800e2fa:	68a3      	ldr	r3, [r4, #8]
 800e2fc:	42ab      	cmp	r3, r5
 800e2fe:	dc19      	bgt.n	800e334 <__multadd+0x74>
 800e300:	6861      	ldr	r1, [r4, #4]
 800e302:	4638      	mov	r0, r7
 800e304:	3101      	adds	r1, #1
 800e306:	f7ff ff79 	bl	800e1fc <_Balloc>
 800e30a:	4680      	mov	r8, r0
 800e30c:	b928      	cbnz	r0, 800e31a <__multadd+0x5a>
 800e30e:	4602      	mov	r2, r0
 800e310:	4b0c      	ldr	r3, [pc, #48]	; (800e344 <__multadd+0x84>)
 800e312:	480d      	ldr	r0, [pc, #52]	; (800e348 <__multadd+0x88>)
 800e314:	21b5      	movs	r1, #181	; 0xb5
 800e316:	f7fc fb0d 	bl	800a934 <__assert_func>
 800e31a:	6922      	ldr	r2, [r4, #16]
 800e31c:	3202      	adds	r2, #2
 800e31e:	f104 010c 	add.w	r1, r4, #12
 800e322:	0092      	lsls	r2, r2, #2
 800e324:	300c      	adds	r0, #12
 800e326:	f7fc fb69 	bl	800a9fc <memcpy>
 800e32a:	4621      	mov	r1, r4
 800e32c:	4638      	mov	r0, r7
 800e32e:	f7ff ffa5 	bl	800e27c <_Bfree>
 800e332:	4644      	mov	r4, r8
 800e334:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e338:	3501      	adds	r5, #1
 800e33a:	615e      	str	r6, [r3, #20]
 800e33c:	6125      	str	r5, [r4, #16]
 800e33e:	4620      	mov	r0, r4
 800e340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e344:	0803f115 	.word	0x0803f115
 800e348:	0803f1e8 	.word	0x0803f1e8

0800e34c <__hi0bits>:
 800e34c:	0c03      	lsrs	r3, r0, #16
 800e34e:	041b      	lsls	r3, r3, #16
 800e350:	b9d3      	cbnz	r3, 800e388 <__hi0bits+0x3c>
 800e352:	0400      	lsls	r0, r0, #16
 800e354:	2310      	movs	r3, #16
 800e356:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e35a:	bf04      	itt	eq
 800e35c:	0200      	lsleq	r0, r0, #8
 800e35e:	3308      	addeq	r3, #8
 800e360:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e364:	bf04      	itt	eq
 800e366:	0100      	lsleq	r0, r0, #4
 800e368:	3304      	addeq	r3, #4
 800e36a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e36e:	bf04      	itt	eq
 800e370:	0080      	lsleq	r0, r0, #2
 800e372:	3302      	addeq	r3, #2
 800e374:	2800      	cmp	r0, #0
 800e376:	db05      	blt.n	800e384 <__hi0bits+0x38>
 800e378:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e37c:	f103 0301 	add.w	r3, r3, #1
 800e380:	bf08      	it	eq
 800e382:	2320      	moveq	r3, #32
 800e384:	4618      	mov	r0, r3
 800e386:	4770      	bx	lr
 800e388:	2300      	movs	r3, #0
 800e38a:	e7e4      	b.n	800e356 <__hi0bits+0xa>

0800e38c <__lo0bits>:
 800e38c:	6803      	ldr	r3, [r0, #0]
 800e38e:	f013 0207 	ands.w	r2, r3, #7
 800e392:	4601      	mov	r1, r0
 800e394:	d00b      	beq.n	800e3ae <__lo0bits+0x22>
 800e396:	07da      	lsls	r2, r3, #31
 800e398:	d423      	bmi.n	800e3e2 <__lo0bits+0x56>
 800e39a:	0798      	lsls	r0, r3, #30
 800e39c:	bf49      	itett	mi
 800e39e:	085b      	lsrmi	r3, r3, #1
 800e3a0:	089b      	lsrpl	r3, r3, #2
 800e3a2:	2001      	movmi	r0, #1
 800e3a4:	600b      	strmi	r3, [r1, #0]
 800e3a6:	bf5c      	itt	pl
 800e3a8:	600b      	strpl	r3, [r1, #0]
 800e3aa:	2002      	movpl	r0, #2
 800e3ac:	4770      	bx	lr
 800e3ae:	b298      	uxth	r0, r3
 800e3b0:	b9a8      	cbnz	r0, 800e3de <__lo0bits+0x52>
 800e3b2:	0c1b      	lsrs	r3, r3, #16
 800e3b4:	2010      	movs	r0, #16
 800e3b6:	b2da      	uxtb	r2, r3
 800e3b8:	b90a      	cbnz	r2, 800e3be <__lo0bits+0x32>
 800e3ba:	3008      	adds	r0, #8
 800e3bc:	0a1b      	lsrs	r3, r3, #8
 800e3be:	071a      	lsls	r2, r3, #28
 800e3c0:	bf04      	itt	eq
 800e3c2:	091b      	lsreq	r3, r3, #4
 800e3c4:	3004      	addeq	r0, #4
 800e3c6:	079a      	lsls	r2, r3, #30
 800e3c8:	bf04      	itt	eq
 800e3ca:	089b      	lsreq	r3, r3, #2
 800e3cc:	3002      	addeq	r0, #2
 800e3ce:	07da      	lsls	r2, r3, #31
 800e3d0:	d403      	bmi.n	800e3da <__lo0bits+0x4e>
 800e3d2:	085b      	lsrs	r3, r3, #1
 800e3d4:	f100 0001 	add.w	r0, r0, #1
 800e3d8:	d005      	beq.n	800e3e6 <__lo0bits+0x5a>
 800e3da:	600b      	str	r3, [r1, #0]
 800e3dc:	4770      	bx	lr
 800e3de:	4610      	mov	r0, r2
 800e3e0:	e7e9      	b.n	800e3b6 <__lo0bits+0x2a>
 800e3e2:	2000      	movs	r0, #0
 800e3e4:	4770      	bx	lr
 800e3e6:	2020      	movs	r0, #32
 800e3e8:	4770      	bx	lr
	...

0800e3ec <__i2b>:
 800e3ec:	b510      	push	{r4, lr}
 800e3ee:	460c      	mov	r4, r1
 800e3f0:	2101      	movs	r1, #1
 800e3f2:	f7ff ff03 	bl	800e1fc <_Balloc>
 800e3f6:	4602      	mov	r2, r0
 800e3f8:	b928      	cbnz	r0, 800e406 <__i2b+0x1a>
 800e3fa:	4b05      	ldr	r3, [pc, #20]	; (800e410 <__i2b+0x24>)
 800e3fc:	4805      	ldr	r0, [pc, #20]	; (800e414 <__i2b+0x28>)
 800e3fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e402:	f7fc fa97 	bl	800a934 <__assert_func>
 800e406:	2301      	movs	r3, #1
 800e408:	6144      	str	r4, [r0, #20]
 800e40a:	6103      	str	r3, [r0, #16]
 800e40c:	bd10      	pop	{r4, pc}
 800e40e:	bf00      	nop
 800e410:	0803f115 	.word	0x0803f115
 800e414:	0803f1e8 	.word	0x0803f1e8

0800e418 <__multiply>:
 800e418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e41c:	4691      	mov	r9, r2
 800e41e:	690a      	ldr	r2, [r1, #16]
 800e420:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e424:	429a      	cmp	r2, r3
 800e426:	bfb8      	it	lt
 800e428:	460b      	movlt	r3, r1
 800e42a:	460c      	mov	r4, r1
 800e42c:	bfbc      	itt	lt
 800e42e:	464c      	movlt	r4, r9
 800e430:	4699      	movlt	r9, r3
 800e432:	6927      	ldr	r7, [r4, #16]
 800e434:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e438:	68a3      	ldr	r3, [r4, #8]
 800e43a:	6861      	ldr	r1, [r4, #4]
 800e43c:	eb07 060a 	add.w	r6, r7, sl
 800e440:	42b3      	cmp	r3, r6
 800e442:	b085      	sub	sp, #20
 800e444:	bfb8      	it	lt
 800e446:	3101      	addlt	r1, #1
 800e448:	f7ff fed8 	bl	800e1fc <_Balloc>
 800e44c:	b930      	cbnz	r0, 800e45c <__multiply+0x44>
 800e44e:	4602      	mov	r2, r0
 800e450:	4b44      	ldr	r3, [pc, #272]	; (800e564 <__multiply+0x14c>)
 800e452:	4845      	ldr	r0, [pc, #276]	; (800e568 <__multiply+0x150>)
 800e454:	f240 115d 	movw	r1, #349	; 0x15d
 800e458:	f7fc fa6c 	bl	800a934 <__assert_func>
 800e45c:	f100 0514 	add.w	r5, r0, #20
 800e460:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e464:	462b      	mov	r3, r5
 800e466:	2200      	movs	r2, #0
 800e468:	4543      	cmp	r3, r8
 800e46a:	d321      	bcc.n	800e4b0 <__multiply+0x98>
 800e46c:	f104 0314 	add.w	r3, r4, #20
 800e470:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e474:	f109 0314 	add.w	r3, r9, #20
 800e478:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e47c:	9202      	str	r2, [sp, #8]
 800e47e:	1b3a      	subs	r2, r7, r4
 800e480:	3a15      	subs	r2, #21
 800e482:	f022 0203 	bic.w	r2, r2, #3
 800e486:	3204      	adds	r2, #4
 800e488:	f104 0115 	add.w	r1, r4, #21
 800e48c:	428f      	cmp	r7, r1
 800e48e:	bf38      	it	cc
 800e490:	2204      	movcc	r2, #4
 800e492:	9201      	str	r2, [sp, #4]
 800e494:	9a02      	ldr	r2, [sp, #8]
 800e496:	9303      	str	r3, [sp, #12]
 800e498:	429a      	cmp	r2, r3
 800e49a:	d80c      	bhi.n	800e4b6 <__multiply+0x9e>
 800e49c:	2e00      	cmp	r6, #0
 800e49e:	dd03      	ble.n	800e4a8 <__multiply+0x90>
 800e4a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d05a      	beq.n	800e55e <__multiply+0x146>
 800e4a8:	6106      	str	r6, [r0, #16]
 800e4aa:	b005      	add	sp, #20
 800e4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b0:	f843 2b04 	str.w	r2, [r3], #4
 800e4b4:	e7d8      	b.n	800e468 <__multiply+0x50>
 800e4b6:	f8b3 a000 	ldrh.w	sl, [r3]
 800e4ba:	f1ba 0f00 	cmp.w	sl, #0
 800e4be:	d024      	beq.n	800e50a <__multiply+0xf2>
 800e4c0:	f104 0e14 	add.w	lr, r4, #20
 800e4c4:	46a9      	mov	r9, r5
 800e4c6:	f04f 0c00 	mov.w	ip, #0
 800e4ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e4ce:	f8d9 1000 	ldr.w	r1, [r9]
 800e4d2:	fa1f fb82 	uxth.w	fp, r2
 800e4d6:	b289      	uxth	r1, r1
 800e4d8:	fb0a 110b 	mla	r1, sl, fp, r1
 800e4dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e4e0:	f8d9 2000 	ldr.w	r2, [r9]
 800e4e4:	4461      	add	r1, ip
 800e4e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e4ea:	fb0a c20b 	mla	r2, sl, fp, ip
 800e4ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e4f2:	b289      	uxth	r1, r1
 800e4f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e4f8:	4577      	cmp	r7, lr
 800e4fa:	f849 1b04 	str.w	r1, [r9], #4
 800e4fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e502:	d8e2      	bhi.n	800e4ca <__multiply+0xb2>
 800e504:	9a01      	ldr	r2, [sp, #4]
 800e506:	f845 c002 	str.w	ip, [r5, r2]
 800e50a:	9a03      	ldr	r2, [sp, #12]
 800e50c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e510:	3304      	adds	r3, #4
 800e512:	f1b9 0f00 	cmp.w	r9, #0
 800e516:	d020      	beq.n	800e55a <__multiply+0x142>
 800e518:	6829      	ldr	r1, [r5, #0]
 800e51a:	f104 0c14 	add.w	ip, r4, #20
 800e51e:	46ae      	mov	lr, r5
 800e520:	f04f 0a00 	mov.w	sl, #0
 800e524:	f8bc b000 	ldrh.w	fp, [ip]
 800e528:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e52c:	fb09 220b 	mla	r2, r9, fp, r2
 800e530:	4492      	add	sl, r2
 800e532:	b289      	uxth	r1, r1
 800e534:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e538:	f84e 1b04 	str.w	r1, [lr], #4
 800e53c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e540:	f8be 1000 	ldrh.w	r1, [lr]
 800e544:	0c12      	lsrs	r2, r2, #16
 800e546:	fb09 1102 	mla	r1, r9, r2, r1
 800e54a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e54e:	4567      	cmp	r7, ip
 800e550:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e554:	d8e6      	bhi.n	800e524 <__multiply+0x10c>
 800e556:	9a01      	ldr	r2, [sp, #4]
 800e558:	50a9      	str	r1, [r5, r2]
 800e55a:	3504      	adds	r5, #4
 800e55c:	e79a      	b.n	800e494 <__multiply+0x7c>
 800e55e:	3e01      	subs	r6, #1
 800e560:	e79c      	b.n	800e49c <__multiply+0x84>
 800e562:	bf00      	nop
 800e564:	0803f115 	.word	0x0803f115
 800e568:	0803f1e8 	.word	0x0803f1e8

0800e56c <__pow5mult>:
 800e56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e570:	4615      	mov	r5, r2
 800e572:	f012 0203 	ands.w	r2, r2, #3
 800e576:	4606      	mov	r6, r0
 800e578:	460f      	mov	r7, r1
 800e57a:	d007      	beq.n	800e58c <__pow5mult+0x20>
 800e57c:	4c25      	ldr	r4, [pc, #148]	; (800e614 <__pow5mult+0xa8>)
 800e57e:	3a01      	subs	r2, #1
 800e580:	2300      	movs	r3, #0
 800e582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e586:	f7ff fe9b 	bl	800e2c0 <__multadd>
 800e58a:	4607      	mov	r7, r0
 800e58c:	10ad      	asrs	r5, r5, #2
 800e58e:	d03d      	beq.n	800e60c <__pow5mult+0xa0>
 800e590:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e592:	b97c      	cbnz	r4, 800e5b4 <__pow5mult+0x48>
 800e594:	2010      	movs	r0, #16
 800e596:	f7fc fa21 	bl	800a9dc <malloc>
 800e59a:	4602      	mov	r2, r0
 800e59c:	6270      	str	r0, [r6, #36]	; 0x24
 800e59e:	b928      	cbnz	r0, 800e5ac <__pow5mult+0x40>
 800e5a0:	4b1d      	ldr	r3, [pc, #116]	; (800e618 <__pow5mult+0xac>)
 800e5a2:	481e      	ldr	r0, [pc, #120]	; (800e61c <__pow5mult+0xb0>)
 800e5a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e5a8:	f7fc f9c4 	bl	800a934 <__assert_func>
 800e5ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e5b0:	6004      	str	r4, [r0, #0]
 800e5b2:	60c4      	str	r4, [r0, #12]
 800e5b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e5b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e5bc:	b94c      	cbnz	r4, 800e5d2 <__pow5mult+0x66>
 800e5be:	f240 2171 	movw	r1, #625	; 0x271
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	f7ff ff12 	bl	800e3ec <__i2b>
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800e5ce:	4604      	mov	r4, r0
 800e5d0:	6003      	str	r3, [r0, #0]
 800e5d2:	f04f 0900 	mov.w	r9, #0
 800e5d6:	07eb      	lsls	r3, r5, #31
 800e5d8:	d50a      	bpl.n	800e5f0 <__pow5mult+0x84>
 800e5da:	4639      	mov	r1, r7
 800e5dc:	4622      	mov	r2, r4
 800e5de:	4630      	mov	r0, r6
 800e5e0:	f7ff ff1a 	bl	800e418 <__multiply>
 800e5e4:	4639      	mov	r1, r7
 800e5e6:	4680      	mov	r8, r0
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	f7ff fe47 	bl	800e27c <_Bfree>
 800e5ee:	4647      	mov	r7, r8
 800e5f0:	106d      	asrs	r5, r5, #1
 800e5f2:	d00b      	beq.n	800e60c <__pow5mult+0xa0>
 800e5f4:	6820      	ldr	r0, [r4, #0]
 800e5f6:	b938      	cbnz	r0, 800e608 <__pow5mult+0x9c>
 800e5f8:	4622      	mov	r2, r4
 800e5fa:	4621      	mov	r1, r4
 800e5fc:	4630      	mov	r0, r6
 800e5fe:	f7ff ff0b 	bl	800e418 <__multiply>
 800e602:	6020      	str	r0, [r4, #0]
 800e604:	f8c0 9000 	str.w	r9, [r0]
 800e608:	4604      	mov	r4, r0
 800e60a:	e7e4      	b.n	800e5d6 <__pow5mult+0x6a>
 800e60c:	4638      	mov	r0, r7
 800e60e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e612:	bf00      	nop
 800e614:	0803f338 	.word	0x0803f338
 800e618:	0803eb40 	.word	0x0803eb40
 800e61c:	0803f1e8 	.word	0x0803f1e8

0800e620 <__lshift>:
 800e620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e624:	460c      	mov	r4, r1
 800e626:	6849      	ldr	r1, [r1, #4]
 800e628:	6923      	ldr	r3, [r4, #16]
 800e62a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e62e:	68a3      	ldr	r3, [r4, #8]
 800e630:	4607      	mov	r7, r0
 800e632:	4691      	mov	r9, r2
 800e634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e638:	f108 0601 	add.w	r6, r8, #1
 800e63c:	42b3      	cmp	r3, r6
 800e63e:	db0b      	blt.n	800e658 <__lshift+0x38>
 800e640:	4638      	mov	r0, r7
 800e642:	f7ff fddb 	bl	800e1fc <_Balloc>
 800e646:	4605      	mov	r5, r0
 800e648:	b948      	cbnz	r0, 800e65e <__lshift+0x3e>
 800e64a:	4602      	mov	r2, r0
 800e64c:	4b2a      	ldr	r3, [pc, #168]	; (800e6f8 <__lshift+0xd8>)
 800e64e:	482b      	ldr	r0, [pc, #172]	; (800e6fc <__lshift+0xdc>)
 800e650:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e654:	f7fc f96e 	bl	800a934 <__assert_func>
 800e658:	3101      	adds	r1, #1
 800e65a:	005b      	lsls	r3, r3, #1
 800e65c:	e7ee      	b.n	800e63c <__lshift+0x1c>
 800e65e:	2300      	movs	r3, #0
 800e660:	f100 0114 	add.w	r1, r0, #20
 800e664:	f100 0210 	add.w	r2, r0, #16
 800e668:	4618      	mov	r0, r3
 800e66a:	4553      	cmp	r3, sl
 800e66c:	db37      	blt.n	800e6de <__lshift+0xbe>
 800e66e:	6920      	ldr	r0, [r4, #16]
 800e670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e674:	f104 0314 	add.w	r3, r4, #20
 800e678:	f019 091f 	ands.w	r9, r9, #31
 800e67c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e680:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e684:	d02f      	beq.n	800e6e6 <__lshift+0xc6>
 800e686:	f1c9 0e20 	rsb	lr, r9, #32
 800e68a:	468a      	mov	sl, r1
 800e68c:	f04f 0c00 	mov.w	ip, #0
 800e690:	681a      	ldr	r2, [r3, #0]
 800e692:	fa02 f209 	lsl.w	r2, r2, r9
 800e696:	ea42 020c 	orr.w	r2, r2, ip
 800e69a:	f84a 2b04 	str.w	r2, [sl], #4
 800e69e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6a2:	4298      	cmp	r0, r3
 800e6a4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e6a8:	d8f2      	bhi.n	800e690 <__lshift+0x70>
 800e6aa:	1b03      	subs	r3, r0, r4
 800e6ac:	3b15      	subs	r3, #21
 800e6ae:	f023 0303 	bic.w	r3, r3, #3
 800e6b2:	3304      	adds	r3, #4
 800e6b4:	f104 0215 	add.w	r2, r4, #21
 800e6b8:	4290      	cmp	r0, r2
 800e6ba:	bf38      	it	cc
 800e6bc:	2304      	movcc	r3, #4
 800e6be:	f841 c003 	str.w	ip, [r1, r3]
 800e6c2:	f1bc 0f00 	cmp.w	ip, #0
 800e6c6:	d001      	beq.n	800e6cc <__lshift+0xac>
 800e6c8:	f108 0602 	add.w	r6, r8, #2
 800e6cc:	3e01      	subs	r6, #1
 800e6ce:	4638      	mov	r0, r7
 800e6d0:	612e      	str	r6, [r5, #16]
 800e6d2:	4621      	mov	r1, r4
 800e6d4:	f7ff fdd2 	bl	800e27c <_Bfree>
 800e6d8:	4628      	mov	r0, r5
 800e6da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6de:	f842 0f04 	str.w	r0, [r2, #4]!
 800e6e2:	3301      	adds	r3, #1
 800e6e4:	e7c1      	b.n	800e66a <__lshift+0x4a>
 800e6e6:	3904      	subs	r1, #4
 800e6e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800e6f0:	4298      	cmp	r0, r3
 800e6f2:	d8f9      	bhi.n	800e6e8 <__lshift+0xc8>
 800e6f4:	e7ea      	b.n	800e6cc <__lshift+0xac>
 800e6f6:	bf00      	nop
 800e6f8:	0803f115 	.word	0x0803f115
 800e6fc:	0803f1e8 	.word	0x0803f1e8

0800e700 <__mcmp>:
 800e700:	b530      	push	{r4, r5, lr}
 800e702:	6902      	ldr	r2, [r0, #16]
 800e704:	690c      	ldr	r4, [r1, #16]
 800e706:	1b12      	subs	r2, r2, r4
 800e708:	d10e      	bne.n	800e728 <__mcmp+0x28>
 800e70a:	f100 0314 	add.w	r3, r0, #20
 800e70e:	3114      	adds	r1, #20
 800e710:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e714:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e718:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e71c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e720:	42a5      	cmp	r5, r4
 800e722:	d003      	beq.n	800e72c <__mcmp+0x2c>
 800e724:	d305      	bcc.n	800e732 <__mcmp+0x32>
 800e726:	2201      	movs	r2, #1
 800e728:	4610      	mov	r0, r2
 800e72a:	bd30      	pop	{r4, r5, pc}
 800e72c:	4283      	cmp	r3, r0
 800e72e:	d3f3      	bcc.n	800e718 <__mcmp+0x18>
 800e730:	e7fa      	b.n	800e728 <__mcmp+0x28>
 800e732:	f04f 32ff 	mov.w	r2, #4294967295
 800e736:	e7f7      	b.n	800e728 <__mcmp+0x28>

0800e738 <__mdiff>:
 800e738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e73c:	460c      	mov	r4, r1
 800e73e:	4606      	mov	r6, r0
 800e740:	4611      	mov	r1, r2
 800e742:	4620      	mov	r0, r4
 800e744:	4690      	mov	r8, r2
 800e746:	f7ff ffdb 	bl	800e700 <__mcmp>
 800e74a:	1e05      	subs	r5, r0, #0
 800e74c:	d110      	bne.n	800e770 <__mdiff+0x38>
 800e74e:	4629      	mov	r1, r5
 800e750:	4630      	mov	r0, r6
 800e752:	f7ff fd53 	bl	800e1fc <_Balloc>
 800e756:	b930      	cbnz	r0, 800e766 <__mdiff+0x2e>
 800e758:	4b3a      	ldr	r3, [pc, #232]	; (800e844 <__mdiff+0x10c>)
 800e75a:	4602      	mov	r2, r0
 800e75c:	f240 2132 	movw	r1, #562	; 0x232
 800e760:	4839      	ldr	r0, [pc, #228]	; (800e848 <__mdiff+0x110>)
 800e762:	f7fc f8e7 	bl	800a934 <__assert_func>
 800e766:	2301      	movs	r3, #1
 800e768:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e76c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e770:	bfa4      	itt	ge
 800e772:	4643      	movge	r3, r8
 800e774:	46a0      	movge	r8, r4
 800e776:	4630      	mov	r0, r6
 800e778:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e77c:	bfa6      	itte	ge
 800e77e:	461c      	movge	r4, r3
 800e780:	2500      	movge	r5, #0
 800e782:	2501      	movlt	r5, #1
 800e784:	f7ff fd3a 	bl	800e1fc <_Balloc>
 800e788:	b920      	cbnz	r0, 800e794 <__mdiff+0x5c>
 800e78a:	4b2e      	ldr	r3, [pc, #184]	; (800e844 <__mdiff+0x10c>)
 800e78c:	4602      	mov	r2, r0
 800e78e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e792:	e7e5      	b.n	800e760 <__mdiff+0x28>
 800e794:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e798:	6926      	ldr	r6, [r4, #16]
 800e79a:	60c5      	str	r5, [r0, #12]
 800e79c:	f104 0914 	add.w	r9, r4, #20
 800e7a0:	f108 0514 	add.w	r5, r8, #20
 800e7a4:	f100 0e14 	add.w	lr, r0, #20
 800e7a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e7ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e7b0:	f108 0210 	add.w	r2, r8, #16
 800e7b4:	46f2      	mov	sl, lr
 800e7b6:	2100      	movs	r1, #0
 800e7b8:	f859 3b04 	ldr.w	r3, [r9], #4
 800e7bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e7c0:	fa1f f883 	uxth.w	r8, r3
 800e7c4:	fa11 f18b 	uxtah	r1, r1, fp
 800e7c8:	0c1b      	lsrs	r3, r3, #16
 800e7ca:	eba1 0808 	sub.w	r8, r1, r8
 800e7ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e7d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e7d6:	fa1f f888 	uxth.w	r8, r8
 800e7da:	1419      	asrs	r1, r3, #16
 800e7dc:	454e      	cmp	r6, r9
 800e7de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e7e2:	f84a 3b04 	str.w	r3, [sl], #4
 800e7e6:	d8e7      	bhi.n	800e7b8 <__mdiff+0x80>
 800e7e8:	1b33      	subs	r3, r6, r4
 800e7ea:	3b15      	subs	r3, #21
 800e7ec:	f023 0303 	bic.w	r3, r3, #3
 800e7f0:	3304      	adds	r3, #4
 800e7f2:	3415      	adds	r4, #21
 800e7f4:	42a6      	cmp	r6, r4
 800e7f6:	bf38      	it	cc
 800e7f8:	2304      	movcc	r3, #4
 800e7fa:	441d      	add	r5, r3
 800e7fc:	4473      	add	r3, lr
 800e7fe:	469e      	mov	lr, r3
 800e800:	462e      	mov	r6, r5
 800e802:	4566      	cmp	r6, ip
 800e804:	d30e      	bcc.n	800e824 <__mdiff+0xec>
 800e806:	f10c 0203 	add.w	r2, ip, #3
 800e80a:	1b52      	subs	r2, r2, r5
 800e80c:	f022 0203 	bic.w	r2, r2, #3
 800e810:	3d03      	subs	r5, #3
 800e812:	45ac      	cmp	ip, r5
 800e814:	bf38      	it	cc
 800e816:	2200      	movcc	r2, #0
 800e818:	441a      	add	r2, r3
 800e81a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e81e:	b17b      	cbz	r3, 800e840 <__mdiff+0x108>
 800e820:	6107      	str	r7, [r0, #16]
 800e822:	e7a3      	b.n	800e76c <__mdiff+0x34>
 800e824:	f856 8b04 	ldr.w	r8, [r6], #4
 800e828:	fa11 f288 	uxtah	r2, r1, r8
 800e82c:	1414      	asrs	r4, r2, #16
 800e82e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e832:	b292      	uxth	r2, r2
 800e834:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e838:	f84e 2b04 	str.w	r2, [lr], #4
 800e83c:	1421      	asrs	r1, r4, #16
 800e83e:	e7e0      	b.n	800e802 <__mdiff+0xca>
 800e840:	3f01      	subs	r7, #1
 800e842:	e7ea      	b.n	800e81a <__mdiff+0xe2>
 800e844:	0803f115 	.word	0x0803f115
 800e848:	0803f1e8 	.word	0x0803f1e8

0800e84c <__d2b>:
 800e84c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e850:	4689      	mov	r9, r1
 800e852:	2101      	movs	r1, #1
 800e854:	ec57 6b10 	vmov	r6, r7, d0
 800e858:	4690      	mov	r8, r2
 800e85a:	f7ff fccf 	bl	800e1fc <_Balloc>
 800e85e:	4604      	mov	r4, r0
 800e860:	b930      	cbnz	r0, 800e870 <__d2b+0x24>
 800e862:	4602      	mov	r2, r0
 800e864:	4b25      	ldr	r3, [pc, #148]	; (800e8fc <__d2b+0xb0>)
 800e866:	4826      	ldr	r0, [pc, #152]	; (800e900 <__d2b+0xb4>)
 800e868:	f240 310a 	movw	r1, #778	; 0x30a
 800e86c:	f7fc f862 	bl	800a934 <__assert_func>
 800e870:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e874:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e878:	bb35      	cbnz	r5, 800e8c8 <__d2b+0x7c>
 800e87a:	2e00      	cmp	r6, #0
 800e87c:	9301      	str	r3, [sp, #4]
 800e87e:	d028      	beq.n	800e8d2 <__d2b+0x86>
 800e880:	4668      	mov	r0, sp
 800e882:	9600      	str	r6, [sp, #0]
 800e884:	f7ff fd82 	bl	800e38c <__lo0bits>
 800e888:	9900      	ldr	r1, [sp, #0]
 800e88a:	b300      	cbz	r0, 800e8ce <__d2b+0x82>
 800e88c:	9a01      	ldr	r2, [sp, #4]
 800e88e:	f1c0 0320 	rsb	r3, r0, #32
 800e892:	fa02 f303 	lsl.w	r3, r2, r3
 800e896:	430b      	orrs	r3, r1
 800e898:	40c2      	lsrs	r2, r0
 800e89a:	6163      	str	r3, [r4, #20]
 800e89c:	9201      	str	r2, [sp, #4]
 800e89e:	9b01      	ldr	r3, [sp, #4]
 800e8a0:	61a3      	str	r3, [r4, #24]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	bf14      	ite	ne
 800e8a6:	2202      	movne	r2, #2
 800e8a8:	2201      	moveq	r2, #1
 800e8aa:	6122      	str	r2, [r4, #16]
 800e8ac:	b1d5      	cbz	r5, 800e8e4 <__d2b+0x98>
 800e8ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e8b2:	4405      	add	r5, r0
 800e8b4:	f8c9 5000 	str.w	r5, [r9]
 800e8b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e8bc:	f8c8 0000 	str.w	r0, [r8]
 800e8c0:	4620      	mov	r0, r4
 800e8c2:	b003      	add	sp, #12
 800e8c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e8cc:	e7d5      	b.n	800e87a <__d2b+0x2e>
 800e8ce:	6161      	str	r1, [r4, #20]
 800e8d0:	e7e5      	b.n	800e89e <__d2b+0x52>
 800e8d2:	a801      	add	r0, sp, #4
 800e8d4:	f7ff fd5a 	bl	800e38c <__lo0bits>
 800e8d8:	9b01      	ldr	r3, [sp, #4]
 800e8da:	6163      	str	r3, [r4, #20]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	6122      	str	r2, [r4, #16]
 800e8e0:	3020      	adds	r0, #32
 800e8e2:	e7e3      	b.n	800e8ac <__d2b+0x60>
 800e8e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e8e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e8ec:	f8c9 0000 	str.w	r0, [r9]
 800e8f0:	6918      	ldr	r0, [r3, #16]
 800e8f2:	f7ff fd2b 	bl	800e34c <__hi0bits>
 800e8f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e8fa:	e7df      	b.n	800e8bc <__d2b+0x70>
 800e8fc:	0803f115 	.word	0x0803f115
 800e900:	0803f1e8 	.word	0x0803f1e8

0800e904 <_calloc_r>:
 800e904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e906:	fba1 2402 	umull	r2, r4, r1, r2
 800e90a:	b94c      	cbnz	r4, 800e920 <_calloc_r+0x1c>
 800e90c:	4611      	mov	r1, r2
 800e90e:	9201      	str	r2, [sp, #4]
 800e910:	f7fc fb68 	bl	800afe4 <_malloc_r>
 800e914:	9a01      	ldr	r2, [sp, #4]
 800e916:	4605      	mov	r5, r0
 800e918:	b930      	cbnz	r0, 800e928 <_calloc_r+0x24>
 800e91a:	4628      	mov	r0, r5
 800e91c:	b003      	add	sp, #12
 800e91e:	bd30      	pop	{r4, r5, pc}
 800e920:	220c      	movs	r2, #12
 800e922:	6002      	str	r2, [r0, #0]
 800e924:	2500      	movs	r5, #0
 800e926:	e7f8      	b.n	800e91a <_calloc_r+0x16>
 800e928:	4621      	mov	r1, r4
 800e92a:	f7fc f875 	bl	800aa18 <memset>
 800e92e:	e7f4      	b.n	800e91a <_calloc_r+0x16>

0800e930 <_realloc_r>:
 800e930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e934:	4680      	mov	r8, r0
 800e936:	4614      	mov	r4, r2
 800e938:	460e      	mov	r6, r1
 800e93a:	b921      	cbnz	r1, 800e946 <_realloc_r+0x16>
 800e93c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e940:	4611      	mov	r1, r2
 800e942:	f7fc bb4f 	b.w	800afe4 <_malloc_r>
 800e946:	b92a      	cbnz	r2, 800e954 <_realloc_r+0x24>
 800e948:	f7fc fae0 	bl	800af0c <_free_r>
 800e94c:	4625      	mov	r5, r4
 800e94e:	4628      	mov	r0, r5
 800e950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e954:	f000 fe7c 	bl	800f650 <_malloc_usable_size_r>
 800e958:	4284      	cmp	r4, r0
 800e95a:	4607      	mov	r7, r0
 800e95c:	d802      	bhi.n	800e964 <_realloc_r+0x34>
 800e95e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e962:	d812      	bhi.n	800e98a <_realloc_r+0x5a>
 800e964:	4621      	mov	r1, r4
 800e966:	4640      	mov	r0, r8
 800e968:	f7fc fb3c 	bl	800afe4 <_malloc_r>
 800e96c:	4605      	mov	r5, r0
 800e96e:	2800      	cmp	r0, #0
 800e970:	d0ed      	beq.n	800e94e <_realloc_r+0x1e>
 800e972:	42bc      	cmp	r4, r7
 800e974:	4622      	mov	r2, r4
 800e976:	4631      	mov	r1, r6
 800e978:	bf28      	it	cs
 800e97a:	463a      	movcs	r2, r7
 800e97c:	f7fc f83e 	bl	800a9fc <memcpy>
 800e980:	4631      	mov	r1, r6
 800e982:	4640      	mov	r0, r8
 800e984:	f7fc fac2 	bl	800af0c <_free_r>
 800e988:	e7e1      	b.n	800e94e <_realloc_r+0x1e>
 800e98a:	4635      	mov	r5, r6
 800e98c:	e7df      	b.n	800e94e <_realloc_r+0x1e>

0800e98e <__ssputs_r>:
 800e98e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e992:	688e      	ldr	r6, [r1, #8]
 800e994:	429e      	cmp	r6, r3
 800e996:	4682      	mov	sl, r0
 800e998:	460c      	mov	r4, r1
 800e99a:	4690      	mov	r8, r2
 800e99c:	461f      	mov	r7, r3
 800e99e:	d838      	bhi.n	800ea12 <__ssputs_r+0x84>
 800e9a0:	898a      	ldrh	r2, [r1, #12]
 800e9a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e9a6:	d032      	beq.n	800ea0e <__ssputs_r+0x80>
 800e9a8:	6825      	ldr	r5, [r4, #0]
 800e9aa:	6909      	ldr	r1, [r1, #16]
 800e9ac:	eba5 0901 	sub.w	r9, r5, r1
 800e9b0:	6965      	ldr	r5, [r4, #20]
 800e9b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e9b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	444b      	add	r3, r9
 800e9be:	106d      	asrs	r5, r5, #1
 800e9c0:	429d      	cmp	r5, r3
 800e9c2:	bf38      	it	cc
 800e9c4:	461d      	movcc	r5, r3
 800e9c6:	0553      	lsls	r3, r2, #21
 800e9c8:	d531      	bpl.n	800ea2e <__ssputs_r+0xa0>
 800e9ca:	4629      	mov	r1, r5
 800e9cc:	f7fc fb0a 	bl	800afe4 <_malloc_r>
 800e9d0:	4606      	mov	r6, r0
 800e9d2:	b950      	cbnz	r0, 800e9ea <__ssputs_r+0x5c>
 800e9d4:	230c      	movs	r3, #12
 800e9d6:	f8ca 3000 	str.w	r3, [sl]
 800e9da:	89a3      	ldrh	r3, [r4, #12]
 800e9dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9e0:	81a3      	strh	r3, [r4, #12]
 800e9e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ea:	6921      	ldr	r1, [r4, #16]
 800e9ec:	464a      	mov	r2, r9
 800e9ee:	f7fc f805 	bl	800a9fc <memcpy>
 800e9f2:	89a3      	ldrh	r3, [r4, #12]
 800e9f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e9f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9fc:	81a3      	strh	r3, [r4, #12]
 800e9fe:	6126      	str	r6, [r4, #16]
 800ea00:	6165      	str	r5, [r4, #20]
 800ea02:	444e      	add	r6, r9
 800ea04:	eba5 0509 	sub.w	r5, r5, r9
 800ea08:	6026      	str	r6, [r4, #0]
 800ea0a:	60a5      	str	r5, [r4, #8]
 800ea0c:	463e      	mov	r6, r7
 800ea0e:	42be      	cmp	r6, r7
 800ea10:	d900      	bls.n	800ea14 <__ssputs_r+0x86>
 800ea12:	463e      	mov	r6, r7
 800ea14:	6820      	ldr	r0, [r4, #0]
 800ea16:	4632      	mov	r2, r6
 800ea18:	4641      	mov	r1, r8
 800ea1a:	f7ff fbc9 	bl	800e1b0 <memmove>
 800ea1e:	68a3      	ldr	r3, [r4, #8]
 800ea20:	1b9b      	subs	r3, r3, r6
 800ea22:	60a3      	str	r3, [r4, #8]
 800ea24:	6823      	ldr	r3, [r4, #0]
 800ea26:	4433      	add	r3, r6
 800ea28:	6023      	str	r3, [r4, #0]
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	e7db      	b.n	800e9e6 <__ssputs_r+0x58>
 800ea2e:	462a      	mov	r2, r5
 800ea30:	f7ff ff7e 	bl	800e930 <_realloc_r>
 800ea34:	4606      	mov	r6, r0
 800ea36:	2800      	cmp	r0, #0
 800ea38:	d1e1      	bne.n	800e9fe <__ssputs_r+0x70>
 800ea3a:	6921      	ldr	r1, [r4, #16]
 800ea3c:	4650      	mov	r0, sl
 800ea3e:	f7fc fa65 	bl	800af0c <_free_r>
 800ea42:	e7c7      	b.n	800e9d4 <__ssputs_r+0x46>

0800ea44 <_svfiprintf_r>:
 800ea44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea48:	4698      	mov	r8, r3
 800ea4a:	898b      	ldrh	r3, [r1, #12]
 800ea4c:	061b      	lsls	r3, r3, #24
 800ea4e:	b09d      	sub	sp, #116	; 0x74
 800ea50:	4607      	mov	r7, r0
 800ea52:	460d      	mov	r5, r1
 800ea54:	4614      	mov	r4, r2
 800ea56:	d50e      	bpl.n	800ea76 <_svfiprintf_r+0x32>
 800ea58:	690b      	ldr	r3, [r1, #16]
 800ea5a:	b963      	cbnz	r3, 800ea76 <_svfiprintf_r+0x32>
 800ea5c:	2140      	movs	r1, #64	; 0x40
 800ea5e:	f7fc fac1 	bl	800afe4 <_malloc_r>
 800ea62:	6028      	str	r0, [r5, #0]
 800ea64:	6128      	str	r0, [r5, #16]
 800ea66:	b920      	cbnz	r0, 800ea72 <_svfiprintf_r+0x2e>
 800ea68:	230c      	movs	r3, #12
 800ea6a:	603b      	str	r3, [r7, #0]
 800ea6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea70:	e0d1      	b.n	800ec16 <_svfiprintf_r+0x1d2>
 800ea72:	2340      	movs	r3, #64	; 0x40
 800ea74:	616b      	str	r3, [r5, #20]
 800ea76:	2300      	movs	r3, #0
 800ea78:	9309      	str	r3, [sp, #36]	; 0x24
 800ea7a:	2320      	movs	r3, #32
 800ea7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea80:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea84:	2330      	movs	r3, #48	; 0x30
 800ea86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ec30 <_svfiprintf_r+0x1ec>
 800ea8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea8e:	f04f 0901 	mov.w	r9, #1
 800ea92:	4623      	mov	r3, r4
 800ea94:	469a      	mov	sl, r3
 800ea96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea9a:	b10a      	cbz	r2, 800eaa0 <_svfiprintf_r+0x5c>
 800ea9c:	2a25      	cmp	r2, #37	; 0x25
 800ea9e:	d1f9      	bne.n	800ea94 <_svfiprintf_r+0x50>
 800eaa0:	ebba 0b04 	subs.w	fp, sl, r4
 800eaa4:	d00b      	beq.n	800eabe <_svfiprintf_r+0x7a>
 800eaa6:	465b      	mov	r3, fp
 800eaa8:	4622      	mov	r2, r4
 800eaaa:	4629      	mov	r1, r5
 800eaac:	4638      	mov	r0, r7
 800eaae:	f7ff ff6e 	bl	800e98e <__ssputs_r>
 800eab2:	3001      	adds	r0, #1
 800eab4:	f000 80aa 	beq.w	800ec0c <_svfiprintf_r+0x1c8>
 800eab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eaba:	445a      	add	r2, fp
 800eabc:	9209      	str	r2, [sp, #36]	; 0x24
 800eabe:	f89a 3000 	ldrb.w	r3, [sl]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	f000 80a2 	beq.w	800ec0c <_svfiprintf_r+0x1c8>
 800eac8:	2300      	movs	r3, #0
 800eaca:	f04f 32ff 	mov.w	r2, #4294967295
 800eace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ead2:	f10a 0a01 	add.w	sl, sl, #1
 800ead6:	9304      	str	r3, [sp, #16]
 800ead8:	9307      	str	r3, [sp, #28]
 800eada:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eade:	931a      	str	r3, [sp, #104]	; 0x68
 800eae0:	4654      	mov	r4, sl
 800eae2:	2205      	movs	r2, #5
 800eae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eae8:	4851      	ldr	r0, [pc, #324]	; (800ec30 <_svfiprintf_r+0x1ec>)
 800eaea:	f7f1 fb89 	bl	8000200 <memchr>
 800eaee:	9a04      	ldr	r2, [sp, #16]
 800eaf0:	b9d8      	cbnz	r0, 800eb2a <_svfiprintf_r+0xe6>
 800eaf2:	06d0      	lsls	r0, r2, #27
 800eaf4:	bf44      	itt	mi
 800eaf6:	2320      	movmi	r3, #32
 800eaf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eafc:	0711      	lsls	r1, r2, #28
 800eafe:	bf44      	itt	mi
 800eb00:	232b      	movmi	r3, #43	; 0x2b
 800eb02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb06:	f89a 3000 	ldrb.w	r3, [sl]
 800eb0a:	2b2a      	cmp	r3, #42	; 0x2a
 800eb0c:	d015      	beq.n	800eb3a <_svfiprintf_r+0xf6>
 800eb0e:	9a07      	ldr	r2, [sp, #28]
 800eb10:	4654      	mov	r4, sl
 800eb12:	2000      	movs	r0, #0
 800eb14:	f04f 0c0a 	mov.w	ip, #10
 800eb18:	4621      	mov	r1, r4
 800eb1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb1e:	3b30      	subs	r3, #48	; 0x30
 800eb20:	2b09      	cmp	r3, #9
 800eb22:	d94e      	bls.n	800ebc2 <_svfiprintf_r+0x17e>
 800eb24:	b1b0      	cbz	r0, 800eb54 <_svfiprintf_r+0x110>
 800eb26:	9207      	str	r2, [sp, #28]
 800eb28:	e014      	b.n	800eb54 <_svfiprintf_r+0x110>
 800eb2a:	eba0 0308 	sub.w	r3, r0, r8
 800eb2e:	fa09 f303 	lsl.w	r3, r9, r3
 800eb32:	4313      	orrs	r3, r2
 800eb34:	9304      	str	r3, [sp, #16]
 800eb36:	46a2      	mov	sl, r4
 800eb38:	e7d2      	b.n	800eae0 <_svfiprintf_r+0x9c>
 800eb3a:	9b03      	ldr	r3, [sp, #12]
 800eb3c:	1d19      	adds	r1, r3, #4
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	9103      	str	r1, [sp, #12]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	bfbb      	ittet	lt
 800eb46:	425b      	neglt	r3, r3
 800eb48:	f042 0202 	orrlt.w	r2, r2, #2
 800eb4c:	9307      	strge	r3, [sp, #28]
 800eb4e:	9307      	strlt	r3, [sp, #28]
 800eb50:	bfb8      	it	lt
 800eb52:	9204      	strlt	r2, [sp, #16]
 800eb54:	7823      	ldrb	r3, [r4, #0]
 800eb56:	2b2e      	cmp	r3, #46	; 0x2e
 800eb58:	d10c      	bne.n	800eb74 <_svfiprintf_r+0x130>
 800eb5a:	7863      	ldrb	r3, [r4, #1]
 800eb5c:	2b2a      	cmp	r3, #42	; 0x2a
 800eb5e:	d135      	bne.n	800ebcc <_svfiprintf_r+0x188>
 800eb60:	9b03      	ldr	r3, [sp, #12]
 800eb62:	1d1a      	adds	r2, r3, #4
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	9203      	str	r2, [sp, #12]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	bfb8      	it	lt
 800eb6c:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb70:	3402      	adds	r4, #2
 800eb72:	9305      	str	r3, [sp, #20]
 800eb74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ec40 <_svfiprintf_r+0x1fc>
 800eb78:	7821      	ldrb	r1, [r4, #0]
 800eb7a:	2203      	movs	r2, #3
 800eb7c:	4650      	mov	r0, sl
 800eb7e:	f7f1 fb3f 	bl	8000200 <memchr>
 800eb82:	b140      	cbz	r0, 800eb96 <_svfiprintf_r+0x152>
 800eb84:	2340      	movs	r3, #64	; 0x40
 800eb86:	eba0 000a 	sub.w	r0, r0, sl
 800eb8a:	fa03 f000 	lsl.w	r0, r3, r0
 800eb8e:	9b04      	ldr	r3, [sp, #16]
 800eb90:	4303      	orrs	r3, r0
 800eb92:	3401      	adds	r4, #1
 800eb94:	9304      	str	r3, [sp, #16]
 800eb96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb9a:	4826      	ldr	r0, [pc, #152]	; (800ec34 <_svfiprintf_r+0x1f0>)
 800eb9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eba0:	2206      	movs	r2, #6
 800eba2:	f7f1 fb2d 	bl	8000200 <memchr>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d038      	beq.n	800ec1c <_svfiprintf_r+0x1d8>
 800ebaa:	4b23      	ldr	r3, [pc, #140]	; (800ec38 <_svfiprintf_r+0x1f4>)
 800ebac:	bb1b      	cbnz	r3, 800ebf6 <_svfiprintf_r+0x1b2>
 800ebae:	9b03      	ldr	r3, [sp, #12]
 800ebb0:	3307      	adds	r3, #7
 800ebb2:	f023 0307 	bic.w	r3, r3, #7
 800ebb6:	3308      	adds	r3, #8
 800ebb8:	9303      	str	r3, [sp, #12]
 800ebba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebbc:	4433      	add	r3, r6
 800ebbe:	9309      	str	r3, [sp, #36]	; 0x24
 800ebc0:	e767      	b.n	800ea92 <_svfiprintf_r+0x4e>
 800ebc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	2001      	movs	r0, #1
 800ebca:	e7a5      	b.n	800eb18 <_svfiprintf_r+0xd4>
 800ebcc:	2300      	movs	r3, #0
 800ebce:	3401      	adds	r4, #1
 800ebd0:	9305      	str	r3, [sp, #20]
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	f04f 0c0a 	mov.w	ip, #10
 800ebd8:	4620      	mov	r0, r4
 800ebda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebde:	3a30      	subs	r2, #48	; 0x30
 800ebe0:	2a09      	cmp	r2, #9
 800ebe2:	d903      	bls.n	800ebec <_svfiprintf_r+0x1a8>
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d0c5      	beq.n	800eb74 <_svfiprintf_r+0x130>
 800ebe8:	9105      	str	r1, [sp, #20]
 800ebea:	e7c3      	b.n	800eb74 <_svfiprintf_r+0x130>
 800ebec:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e7f0      	b.n	800ebd8 <_svfiprintf_r+0x194>
 800ebf6:	ab03      	add	r3, sp, #12
 800ebf8:	9300      	str	r3, [sp, #0]
 800ebfa:	462a      	mov	r2, r5
 800ebfc:	4b0f      	ldr	r3, [pc, #60]	; (800ec3c <_svfiprintf_r+0x1f8>)
 800ebfe:	a904      	add	r1, sp, #16
 800ec00:	4638      	mov	r0, r7
 800ec02:	f7fc fc5d 	bl	800b4c0 <_printf_float>
 800ec06:	1c42      	adds	r2, r0, #1
 800ec08:	4606      	mov	r6, r0
 800ec0a:	d1d6      	bne.n	800ebba <_svfiprintf_r+0x176>
 800ec0c:	89ab      	ldrh	r3, [r5, #12]
 800ec0e:	065b      	lsls	r3, r3, #25
 800ec10:	f53f af2c 	bmi.w	800ea6c <_svfiprintf_r+0x28>
 800ec14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ec16:	b01d      	add	sp, #116	; 0x74
 800ec18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec1c:	ab03      	add	r3, sp, #12
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	462a      	mov	r2, r5
 800ec22:	4b06      	ldr	r3, [pc, #24]	; (800ec3c <_svfiprintf_r+0x1f8>)
 800ec24:	a904      	add	r1, sp, #16
 800ec26:	4638      	mov	r0, r7
 800ec28:	f7fc feee 	bl	800ba08 <_printf_i>
 800ec2c:	e7eb      	b.n	800ec06 <_svfiprintf_r+0x1c2>
 800ec2e:	bf00      	nop
 800ec30:	0803ecac 	.word	0x0803ecac
 800ec34:	0803ecb6 	.word	0x0803ecb6
 800ec38:	0800b4c1 	.word	0x0800b4c1
 800ec3c:	0800e98f 	.word	0x0800e98f
 800ec40:	0803ecb2 	.word	0x0803ecb2

0800ec44 <_sungetc_r>:
 800ec44:	b538      	push	{r3, r4, r5, lr}
 800ec46:	1c4b      	adds	r3, r1, #1
 800ec48:	4614      	mov	r4, r2
 800ec4a:	d103      	bne.n	800ec54 <_sungetc_r+0x10>
 800ec4c:	f04f 35ff 	mov.w	r5, #4294967295
 800ec50:	4628      	mov	r0, r5
 800ec52:	bd38      	pop	{r3, r4, r5, pc}
 800ec54:	8993      	ldrh	r3, [r2, #12]
 800ec56:	f023 0320 	bic.w	r3, r3, #32
 800ec5a:	8193      	strh	r3, [r2, #12]
 800ec5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ec5e:	6852      	ldr	r2, [r2, #4]
 800ec60:	b2cd      	uxtb	r5, r1
 800ec62:	b18b      	cbz	r3, 800ec88 <_sungetc_r+0x44>
 800ec64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ec66:	4293      	cmp	r3, r2
 800ec68:	dd08      	ble.n	800ec7c <_sungetc_r+0x38>
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	1e5a      	subs	r2, r3, #1
 800ec6e:	6022      	str	r2, [r4, #0]
 800ec70:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ec74:	6863      	ldr	r3, [r4, #4]
 800ec76:	3301      	adds	r3, #1
 800ec78:	6063      	str	r3, [r4, #4]
 800ec7a:	e7e9      	b.n	800ec50 <_sungetc_r+0xc>
 800ec7c:	4621      	mov	r1, r4
 800ec7e:	f000 fc67 	bl	800f550 <__submore>
 800ec82:	2800      	cmp	r0, #0
 800ec84:	d0f1      	beq.n	800ec6a <_sungetc_r+0x26>
 800ec86:	e7e1      	b.n	800ec4c <_sungetc_r+0x8>
 800ec88:	6921      	ldr	r1, [r4, #16]
 800ec8a:	6823      	ldr	r3, [r4, #0]
 800ec8c:	b151      	cbz	r1, 800eca4 <_sungetc_r+0x60>
 800ec8e:	4299      	cmp	r1, r3
 800ec90:	d208      	bcs.n	800eca4 <_sungetc_r+0x60>
 800ec92:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ec96:	42a9      	cmp	r1, r5
 800ec98:	d104      	bne.n	800eca4 <_sungetc_r+0x60>
 800ec9a:	3b01      	subs	r3, #1
 800ec9c:	3201      	adds	r2, #1
 800ec9e:	6023      	str	r3, [r4, #0]
 800eca0:	6062      	str	r2, [r4, #4]
 800eca2:	e7d5      	b.n	800ec50 <_sungetc_r+0xc>
 800eca4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800eca8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ecac:	6363      	str	r3, [r4, #52]	; 0x34
 800ecae:	2303      	movs	r3, #3
 800ecb0:	63a3      	str	r3, [r4, #56]	; 0x38
 800ecb2:	4623      	mov	r3, r4
 800ecb4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ecb8:	6023      	str	r3, [r4, #0]
 800ecba:	2301      	movs	r3, #1
 800ecbc:	e7dc      	b.n	800ec78 <_sungetc_r+0x34>

0800ecbe <__ssrefill_r>:
 800ecbe:	b510      	push	{r4, lr}
 800ecc0:	460c      	mov	r4, r1
 800ecc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ecc4:	b169      	cbz	r1, 800ece2 <__ssrefill_r+0x24>
 800ecc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ecca:	4299      	cmp	r1, r3
 800eccc:	d001      	beq.n	800ecd2 <__ssrefill_r+0x14>
 800ecce:	f7fc f91d 	bl	800af0c <_free_r>
 800ecd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ecd4:	6063      	str	r3, [r4, #4]
 800ecd6:	2000      	movs	r0, #0
 800ecd8:	6360      	str	r0, [r4, #52]	; 0x34
 800ecda:	b113      	cbz	r3, 800ece2 <__ssrefill_r+0x24>
 800ecdc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ecde:	6023      	str	r3, [r4, #0]
 800ece0:	bd10      	pop	{r4, pc}
 800ece2:	6923      	ldr	r3, [r4, #16]
 800ece4:	6023      	str	r3, [r4, #0]
 800ece6:	2300      	movs	r3, #0
 800ece8:	6063      	str	r3, [r4, #4]
 800ecea:	89a3      	ldrh	r3, [r4, #12]
 800ecec:	f043 0320 	orr.w	r3, r3, #32
 800ecf0:	81a3      	strh	r3, [r4, #12]
 800ecf2:	f04f 30ff 	mov.w	r0, #4294967295
 800ecf6:	e7f3      	b.n	800ece0 <__ssrefill_r+0x22>

0800ecf8 <__ssvfiscanf_r>:
 800ecf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecfc:	460c      	mov	r4, r1
 800ecfe:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800ed02:	2100      	movs	r1, #0
 800ed04:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800ed08:	49a6      	ldr	r1, [pc, #664]	; (800efa4 <__ssvfiscanf_r+0x2ac>)
 800ed0a:	91a0      	str	r1, [sp, #640]	; 0x280
 800ed0c:	f10d 0804 	add.w	r8, sp, #4
 800ed10:	49a5      	ldr	r1, [pc, #660]	; (800efa8 <__ssvfiscanf_r+0x2b0>)
 800ed12:	4fa6      	ldr	r7, [pc, #664]	; (800efac <__ssvfiscanf_r+0x2b4>)
 800ed14:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800efb0 <__ssvfiscanf_r+0x2b8>
 800ed18:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ed1c:	4606      	mov	r6, r0
 800ed1e:	91a1      	str	r1, [sp, #644]	; 0x284
 800ed20:	9300      	str	r3, [sp, #0]
 800ed22:	7813      	ldrb	r3, [r2, #0]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	f000 815a 	beq.w	800efde <__ssvfiscanf_r+0x2e6>
 800ed2a:	5dd9      	ldrb	r1, [r3, r7]
 800ed2c:	f011 0108 	ands.w	r1, r1, #8
 800ed30:	f102 0501 	add.w	r5, r2, #1
 800ed34:	d019      	beq.n	800ed6a <__ssvfiscanf_r+0x72>
 800ed36:	6863      	ldr	r3, [r4, #4]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	dd0f      	ble.n	800ed5c <__ssvfiscanf_r+0x64>
 800ed3c:	6823      	ldr	r3, [r4, #0]
 800ed3e:	781a      	ldrb	r2, [r3, #0]
 800ed40:	5cba      	ldrb	r2, [r7, r2]
 800ed42:	0712      	lsls	r2, r2, #28
 800ed44:	d401      	bmi.n	800ed4a <__ssvfiscanf_r+0x52>
 800ed46:	462a      	mov	r2, r5
 800ed48:	e7eb      	b.n	800ed22 <__ssvfiscanf_r+0x2a>
 800ed4a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ed4c:	3201      	adds	r2, #1
 800ed4e:	9245      	str	r2, [sp, #276]	; 0x114
 800ed50:	6862      	ldr	r2, [r4, #4]
 800ed52:	3301      	adds	r3, #1
 800ed54:	3a01      	subs	r2, #1
 800ed56:	6062      	str	r2, [r4, #4]
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	e7ec      	b.n	800ed36 <__ssvfiscanf_r+0x3e>
 800ed5c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ed5e:	4621      	mov	r1, r4
 800ed60:	4630      	mov	r0, r6
 800ed62:	4798      	blx	r3
 800ed64:	2800      	cmp	r0, #0
 800ed66:	d0e9      	beq.n	800ed3c <__ssvfiscanf_r+0x44>
 800ed68:	e7ed      	b.n	800ed46 <__ssvfiscanf_r+0x4e>
 800ed6a:	2b25      	cmp	r3, #37	; 0x25
 800ed6c:	d012      	beq.n	800ed94 <__ssvfiscanf_r+0x9c>
 800ed6e:	469a      	mov	sl, r3
 800ed70:	6863      	ldr	r3, [r4, #4]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	f340 8091 	ble.w	800ee9a <__ssvfiscanf_r+0x1a2>
 800ed78:	6822      	ldr	r2, [r4, #0]
 800ed7a:	7813      	ldrb	r3, [r2, #0]
 800ed7c:	4553      	cmp	r3, sl
 800ed7e:	f040 812e 	bne.w	800efde <__ssvfiscanf_r+0x2e6>
 800ed82:	6863      	ldr	r3, [r4, #4]
 800ed84:	3b01      	subs	r3, #1
 800ed86:	6063      	str	r3, [r4, #4]
 800ed88:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ed8a:	3201      	adds	r2, #1
 800ed8c:	3301      	adds	r3, #1
 800ed8e:	6022      	str	r2, [r4, #0]
 800ed90:	9345      	str	r3, [sp, #276]	; 0x114
 800ed92:	e7d8      	b.n	800ed46 <__ssvfiscanf_r+0x4e>
 800ed94:	9141      	str	r1, [sp, #260]	; 0x104
 800ed96:	9143      	str	r1, [sp, #268]	; 0x10c
 800ed98:	7853      	ldrb	r3, [r2, #1]
 800ed9a:	2b2a      	cmp	r3, #42	; 0x2a
 800ed9c:	bf02      	ittt	eq
 800ed9e:	2310      	moveq	r3, #16
 800eda0:	1c95      	addeq	r5, r2, #2
 800eda2:	9341      	streq	r3, [sp, #260]	; 0x104
 800eda4:	220a      	movs	r2, #10
 800eda6:	46aa      	mov	sl, r5
 800eda8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800edac:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800edb0:	2b09      	cmp	r3, #9
 800edb2:	d91d      	bls.n	800edf0 <__ssvfiscanf_r+0xf8>
 800edb4:	487e      	ldr	r0, [pc, #504]	; (800efb0 <__ssvfiscanf_r+0x2b8>)
 800edb6:	2203      	movs	r2, #3
 800edb8:	f7f1 fa22 	bl	8000200 <memchr>
 800edbc:	b140      	cbz	r0, 800edd0 <__ssvfiscanf_r+0xd8>
 800edbe:	2301      	movs	r3, #1
 800edc0:	eba0 0009 	sub.w	r0, r0, r9
 800edc4:	fa03 f000 	lsl.w	r0, r3, r0
 800edc8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800edca:	4318      	orrs	r0, r3
 800edcc:	9041      	str	r0, [sp, #260]	; 0x104
 800edce:	4655      	mov	r5, sl
 800edd0:	f815 3b01 	ldrb.w	r3, [r5], #1
 800edd4:	2b78      	cmp	r3, #120	; 0x78
 800edd6:	d806      	bhi.n	800ede6 <__ssvfiscanf_r+0xee>
 800edd8:	2b57      	cmp	r3, #87	; 0x57
 800edda:	d810      	bhi.n	800edfe <__ssvfiscanf_r+0x106>
 800eddc:	2b25      	cmp	r3, #37	; 0x25
 800edde:	d0c6      	beq.n	800ed6e <__ssvfiscanf_r+0x76>
 800ede0:	d856      	bhi.n	800ee90 <__ssvfiscanf_r+0x198>
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d064      	beq.n	800eeb0 <__ssvfiscanf_r+0x1b8>
 800ede6:	2303      	movs	r3, #3
 800ede8:	9347      	str	r3, [sp, #284]	; 0x11c
 800edea:	230a      	movs	r3, #10
 800edec:	9342      	str	r3, [sp, #264]	; 0x108
 800edee:	e071      	b.n	800eed4 <__ssvfiscanf_r+0x1dc>
 800edf0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800edf2:	fb02 1103 	mla	r1, r2, r3, r1
 800edf6:	3930      	subs	r1, #48	; 0x30
 800edf8:	9143      	str	r1, [sp, #268]	; 0x10c
 800edfa:	4655      	mov	r5, sl
 800edfc:	e7d3      	b.n	800eda6 <__ssvfiscanf_r+0xae>
 800edfe:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ee02:	2a20      	cmp	r2, #32
 800ee04:	d8ef      	bhi.n	800ede6 <__ssvfiscanf_r+0xee>
 800ee06:	a101      	add	r1, pc, #4	; (adr r1, 800ee0c <__ssvfiscanf_r+0x114>)
 800ee08:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ee0c:	0800eebf 	.word	0x0800eebf
 800ee10:	0800ede7 	.word	0x0800ede7
 800ee14:	0800ede7 	.word	0x0800ede7
 800ee18:	0800ef1d 	.word	0x0800ef1d
 800ee1c:	0800ede7 	.word	0x0800ede7
 800ee20:	0800ede7 	.word	0x0800ede7
 800ee24:	0800ede7 	.word	0x0800ede7
 800ee28:	0800ede7 	.word	0x0800ede7
 800ee2c:	0800ede7 	.word	0x0800ede7
 800ee30:	0800ede7 	.word	0x0800ede7
 800ee34:	0800ede7 	.word	0x0800ede7
 800ee38:	0800ef33 	.word	0x0800ef33
 800ee3c:	0800ef09 	.word	0x0800ef09
 800ee40:	0800ee97 	.word	0x0800ee97
 800ee44:	0800ee97 	.word	0x0800ee97
 800ee48:	0800ee97 	.word	0x0800ee97
 800ee4c:	0800ede7 	.word	0x0800ede7
 800ee50:	0800ef0d 	.word	0x0800ef0d
 800ee54:	0800ede7 	.word	0x0800ede7
 800ee58:	0800ede7 	.word	0x0800ede7
 800ee5c:	0800ede7 	.word	0x0800ede7
 800ee60:	0800ede7 	.word	0x0800ede7
 800ee64:	0800ef43 	.word	0x0800ef43
 800ee68:	0800ef15 	.word	0x0800ef15
 800ee6c:	0800eeb7 	.word	0x0800eeb7
 800ee70:	0800ede7 	.word	0x0800ede7
 800ee74:	0800ede7 	.word	0x0800ede7
 800ee78:	0800ef3f 	.word	0x0800ef3f
 800ee7c:	0800ede7 	.word	0x0800ede7
 800ee80:	0800ef09 	.word	0x0800ef09
 800ee84:	0800ede7 	.word	0x0800ede7
 800ee88:	0800ede7 	.word	0x0800ede7
 800ee8c:	0800eebf 	.word	0x0800eebf
 800ee90:	3b45      	subs	r3, #69	; 0x45
 800ee92:	2b02      	cmp	r3, #2
 800ee94:	d8a7      	bhi.n	800ede6 <__ssvfiscanf_r+0xee>
 800ee96:	2305      	movs	r3, #5
 800ee98:	e01b      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ee9a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ee9c:	4621      	mov	r1, r4
 800ee9e:	4630      	mov	r0, r6
 800eea0:	4798      	blx	r3
 800eea2:	2800      	cmp	r0, #0
 800eea4:	f43f af68 	beq.w	800ed78 <__ssvfiscanf_r+0x80>
 800eea8:	9844      	ldr	r0, [sp, #272]	; 0x110
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	f040 808d 	bne.w	800efca <__ssvfiscanf_r+0x2d2>
 800eeb0:	f04f 30ff 	mov.w	r0, #4294967295
 800eeb4:	e08f      	b.n	800efd6 <__ssvfiscanf_r+0x2de>
 800eeb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800eeb8:	f042 0220 	orr.w	r2, r2, #32
 800eebc:	9241      	str	r2, [sp, #260]	; 0x104
 800eebe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800eec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800eec4:	9241      	str	r2, [sp, #260]	; 0x104
 800eec6:	2210      	movs	r2, #16
 800eec8:	2b6f      	cmp	r3, #111	; 0x6f
 800eeca:	9242      	str	r2, [sp, #264]	; 0x108
 800eecc:	bf34      	ite	cc
 800eece:	2303      	movcc	r3, #3
 800eed0:	2304      	movcs	r3, #4
 800eed2:	9347      	str	r3, [sp, #284]	; 0x11c
 800eed4:	6863      	ldr	r3, [r4, #4]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	dd42      	ble.n	800ef60 <__ssvfiscanf_r+0x268>
 800eeda:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800eedc:	0659      	lsls	r1, r3, #25
 800eede:	d404      	bmi.n	800eeea <__ssvfiscanf_r+0x1f2>
 800eee0:	6823      	ldr	r3, [r4, #0]
 800eee2:	781a      	ldrb	r2, [r3, #0]
 800eee4:	5cba      	ldrb	r2, [r7, r2]
 800eee6:	0712      	lsls	r2, r2, #28
 800eee8:	d441      	bmi.n	800ef6e <__ssvfiscanf_r+0x276>
 800eeea:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800eeec:	2b02      	cmp	r3, #2
 800eeee:	dc50      	bgt.n	800ef92 <__ssvfiscanf_r+0x29a>
 800eef0:	466b      	mov	r3, sp
 800eef2:	4622      	mov	r2, r4
 800eef4:	a941      	add	r1, sp, #260	; 0x104
 800eef6:	4630      	mov	r0, r6
 800eef8:	f000 f876 	bl	800efe8 <_scanf_chars>
 800eefc:	2801      	cmp	r0, #1
 800eefe:	d06e      	beq.n	800efde <__ssvfiscanf_r+0x2e6>
 800ef00:	2802      	cmp	r0, #2
 800ef02:	f47f af20 	bne.w	800ed46 <__ssvfiscanf_r+0x4e>
 800ef06:	e7cf      	b.n	800eea8 <__ssvfiscanf_r+0x1b0>
 800ef08:	220a      	movs	r2, #10
 800ef0a:	e7dd      	b.n	800eec8 <__ssvfiscanf_r+0x1d0>
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	9342      	str	r3, [sp, #264]	; 0x108
 800ef10:	2303      	movs	r3, #3
 800ef12:	e7de      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ef14:	2308      	movs	r3, #8
 800ef16:	9342      	str	r3, [sp, #264]	; 0x108
 800ef18:	2304      	movs	r3, #4
 800ef1a:	e7da      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ef1c:	4629      	mov	r1, r5
 800ef1e:	4640      	mov	r0, r8
 800ef20:	f000 f9c6 	bl	800f2b0 <__sccl>
 800ef24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ef26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef2a:	9341      	str	r3, [sp, #260]	; 0x104
 800ef2c:	4605      	mov	r5, r0
 800ef2e:	2301      	movs	r3, #1
 800ef30:	e7cf      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ef32:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ef34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef38:	9341      	str	r3, [sp, #260]	; 0x104
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	e7c9      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ef3e:	2302      	movs	r3, #2
 800ef40:	e7c7      	b.n	800eed2 <__ssvfiscanf_r+0x1da>
 800ef42:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ef44:	06c3      	lsls	r3, r0, #27
 800ef46:	f53f aefe 	bmi.w	800ed46 <__ssvfiscanf_r+0x4e>
 800ef4a:	9b00      	ldr	r3, [sp, #0]
 800ef4c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ef4e:	1d19      	adds	r1, r3, #4
 800ef50:	9100      	str	r1, [sp, #0]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	f010 0f01 	tst.w	r0, #1
 800ef58:	bf14      	ite	ne
 800ef5a:	801a      	strhne	r2, [r3, #0]
 800ef5c:	601a      	streq	r2, [r3, #0]
 800ef5e:	e6f2      	b.n	800ed46 <__ssvfiscanf_r+0x4e>
 800ef60:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ef62:	4621      	mov	r1, r4
 800ef64:	4630      	mov	r0, r6
 800ef66:	4798      	blx	r3
 800ef68:	2800      	cmp	r0, #0
 800ef6a:	d0b6      	beq.n	800eeda <__ssvfiscanf_r+0x1e2>
 800ef6c:	e79c      	b.n	800eea8 <__ssvfiscanf_r+0x1b0>
 800ef6e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ef70:	3201      	adds	r2, #1
 800ef72:	9245      	str	r2, [sp, #276]	; 0x114
 800ef74:	6862      	ldr	r2, [r4, #4]
 800ef76:	3a01      	subs	r2, #1
 800ef78:	2a00      	cmp	r2, #0
 800ef7a:	6062      	str	r2, [r4, #4]
 800ef7c:	dd02      	ble.n	800ef84 <__ssvfiscanf_r+0x28c>
 800ef7e:	3301      	adds	r3, #1
 800ef80:	6023      	str	r3, [r4, #0]
 800ef82:	e7ad      	b.n	800eee0 <__ssvfiscanf_r+0x1e8>
 800ef84:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ef86:	4621      	mov	r1, r4
 800ef88:	4630      	mov	r0, r6
 800ef8a:	4798      	blx	r3
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	d0a7      	beq.n	800eee0 <__ssvfiscanf_r+0x1e8>
 800ef90:	e78a      	b.n	800eea8 <__ssvfiscanf_r+0x1b0>
 800ef92:	2b04      	cmp	r3, #4
 800ef94:	dc0e      	bgt.n	800efb4 <__ssvfiscanf_r+0x2bc>
 800ef96:	466b      	mov	r3, sp
 800ef98:	4622      	mov	r2, r4
 800ef9a:	a941      	add	r1, sp, #260	; 0x104
 800ef9c:	4630      	mov	r0, r6
 800ef9e:	f000 f87d 	bl	800f09c <_scanf_i>
 800efa2:	e7ab      	b.n	800eefc <__ssvfiscanf_r+0x204>
 800efa4:	0800ec45 	.word	0x0800ec45
 800efa8:	0800ecbf 	.word	0x0800ecbf
 800efac:	0803efad 	.word	0x0803efad
 800efb0:	0803ecb2 	.word	0x0803ecb2
 800efb4:	4b0b      	ldr	r3, [pc, #44]	; (800efe4 <__ssvfiscanf_r+0x2ec>)
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	f43f aec5 	beq.w	800ed46 <__ssvfiscanf_r+0x4e>
 800efbc:	466b      	mov	r3, sp
 800efbe:	4622      	mov	r2, r4
 800efc0:	a941      	add	r1, sp, #260	; 0x104
 800efc2:	4630      	mov	r0, r6
 800efc4:	f3af 8000 	nop.w
 800efc8:	e798      	b.n	800eefc <__ssvfiscanf_r+0x204>
 800efca:	89a3      	ldrh	r3, [r4, #12]
 800efcc:	f013 0f40 	tst.w	r3, #64	; 0x40
 800efd0:	bf18      	it	ne
 800efd2:	f04f 30ff 	movne.w	r0, #4294967295
 800efd6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800efda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efde:	9844      	ldr	r0, [sp, #272]	; 0x110
 800efe0:	e7f9      	b.n	800efd6 <__ssvfiscanf_r+0x2de>
 800efe2:	bf00      	nop
 800efe4:	00000000 	.word	0x00000000

0800efe8 <_scanf_chars>:
 800efe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efec:	4615      	mov	r5, r2
 800efee:	688a      	ldr	r2, [r1, #8]
 800eff0:	4680      	mov	r8, r0
 800eff2:	460c      	mov	r4, r1
 800eff4:	b932      	cbnz	r2, 800f004 <_scanf_chars+0x1c>
 800eff6:	698a      	ldr	r2, [r1, #24]
 800eff8:	2a00      	cmp	r2, #0
 800effa:	bf0c      	ite	eq
 800effc:	2201      	moveq	r2, #1
 800effe:	f04f 32ff 	movne.w	r2, #4294967295
 800f002:	608a      	str	r2, [r1, #8]
 800f004:	6822      	ldr	r2, [r4, #0]
 800f006:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800f098 <_scanf_chars+0xb0>
 800f00a:	06d1      	lsls	r1, r2, #27
 800f00c:	bf5f      	itttt	pl
 800f00e:	681a      	ldrpl	r2, [r3, #0]
 800f010:	1d11      	addpl	r1, r2, #4
 800f012:	6019      	strpl	r1, [r3, #0]
 800f014:	6816      	ldrpl	r6, [r2, #0]
 800f016:	2700      	movs	r7, #0
 800f018:	69a0      	ldr	r0, [r4, #24]
 800f01a:	b188      	cbz	r0, 800f040 <_scanf_chars+0x58>
 800f01c:	2801      	cmp	r0, #1
 800f01e:	d107      	bne.n	800f030 <_scanf_chars+0x48>
 800f020:	682a      	ldr	r2, [r5, #0]
 800f022:	7811      	ldrb	r1, [r2, #0]
 800f024:	6962      	ldr	r2, [r4, #20]
 800f026:	5c52      	ldrb	r2, [r2, r1]
 800f028:	b952      	cbnz	r2, 800f040 <_scanf_chars+0x58>
 800f02a:	2f00      	cmp	r7, #0
 800f02c:	d031      	beq.n	800f092 <_scanf_chars+0xaa>
 800f02e:	e022      	b.n	800f076 <_scanf_chars+0x8e>
 800f030:	2802      	cmp	r0, #2
 800f032:	d120      	bne.n	800f076 <_scanf_chars+0x8e>
 800f034:	682b      	ldr	r3, [r5, #0]
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	f813 3009 	ldrb.w	r3, [r3, r9]
 800f03c:	071b      	lsls	r3, r3, #28
 800f03e:	d41a      	bmi.n	800f076 <_scanf_chars+0x8e>
 800f040:	6823      	ldr	r3, [r4, #0]
 800f042:	06da      	lsls	r2, r3, #27
 800f044:	bf5e      	ittt	pl
 800f046:	682b      	ldrpl	r3, [r5, #0]
 800f048:	781b      	ldrbpl	r3, [r3, #0]
 800f04a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f04e:	682a      	ldr	r2, [r5, #0]
 800f050:	686b      	ldr	r3, [r5, #4]
 800f052:	3201      	adds	r2, #1
 800f054:	602a      	str	r2, [r5, #0]
 800f056:	68a2      	ldr	r2, [r4, #8]
 800f058:	3b01      	subs	r3, #1
 800f05a:	3a01      	subs	r2, #1
 800f05c:	606b      	str	r3, [r5, #4]
 800f05e:	3701      	adds	r7, #1
 800f060:	60a2      	str	r2, [r4, #8]
 800f062:	b142      	cbz	r2, 800f076 <_scanf_chars+0x8e>
 800f064:	2b00      	cmp	r3, #0
 800f066:	dcd7      	bgt.n	800f018 <_scanf_chars+0x30>
 800f068:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f06c:	4629      	mov	r1, r5
 800f06e:	4640      	mov	r0, r8
 800f070:	4798      	blx	r3
 800f072:	2800      	cmp	r0, #0
 800f074:	d0d0      	beq.n	800f018 <_scanf_chars+0x30>
 800f076:	6823      	ldr	r3, [r4, #0]
 800f078:	f013 0310 	ands.w	r3, r3, #16
 800f07c:	d105      	bne.n	800f08a <_scanf_chars+0xa2>
 800f07e:	68e2      	ldr	r2, [r4, #12]
 800f080:	3201      	adds	r2, #1
 800f082:	60e2      	str	r2, [r4, #12]
 800f084:	69a2      	ldr	r2, [r4, #24]
 800f086:	b102      	cbz	r2, 800f08a <_scanf_chars+0xa2>
 800f088:	7033      	strb	r3, [r6, #0]
 800f08a:	6923      	ldr	r3, [r4, #16]
 800f08c:	443b      	add	r3, r7
 800f08e:	6123      	str	r3, [r4, #16]
 800f090:	2000      	movs	r0, #0
 800f092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f096:	bf00      	nop
 800f098:	0803efad 	.word	0x0803efad

0800f09c <_scanf_i>:
 800f09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a0:	4698      	mov	r8, r3
 800f0a2:	4b76      	ldr	r3, [pc, #472]	; (800f27c <_scanf_i+0x1e0>)
 800f0a4:	460c      	mov	r4, r1
 800f0a6:	4682      	mov	sl, r0
 800f0a8:	4616      	mov	r6, r2
 800f0aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f0ae:	b087      	sub	sp, #28
 800f0b0:	ab03      	add	r3, sp, #12
 800f0b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f0b6:	4b72      	ldr	r3, [pc, #456]	; (800f280 <_scanf_i+0x1e4>)
 800f0b8:	69a1      	ldr	r1, [r4, #24]
 800f0ba:	4a72      	ldr	r2, [pc, #456]	; (800f284 <_scanf_i+0x1e8>)
 800f0bc:	2903      	cmp	r1, #3
 800f0be:	bf18      	it	ne
 800f0c0:	461a      	movne	r2, r3
 800f0c2:	68a3      	ldr	r3, [r4, #8]
 800f0c4:	9201      	str	r2, [sp, #4]
 800f0c6:	1e5a      	subs	r2, r3, #1
 800f0c8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f0cc:	bf88      	it	hi
 800f0ce:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f0d2:	4627      	mov	r7, r4
 800f0d4:	bf82      	ittt	hi
 800f0d6:	eb03 0905 	addhi.w	r9, r3, r5
 800f0da:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f0de:	60a3      	strhi	r3, [r4, #8]
 800f0e0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f0e4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800f0e8:	bf98      	it	ls
 800f0ea:	f04f 0900 	movls.w	r9, #0
 800f0ee:	6023      	str	r3, [r4, #0]
 800f0f0:	463d      	mov	r5, r7
 800f0f2:	f04f 0b00 	mov.w	fp, #0
 800f0f6:	6831      	ldr	r1, [r6, #0]
 800f0f8:	ab03      	add	r3, sp, #12
 800f0fa:	7809      	ldrb	r1, [r1, #0]
 800f0fc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f100:	2202      	movs	r2, #2
 800f102:	f7f1 f87d 	bl	8000200 <memchr>
 800f106:	b328      	cbz	r0, 800f154 <_scanf_i+0xb8>
 800f108:	f1bb 0f01 	cmp.w	fp, #1
 800f10c:	d159      	bne.n	800f1c2 <_scanf_i+0x126>
 800f10e:	6862      	ldr	r2, [r4, #4]
 800f110:	b92a      	cbnz	r2, 800f11e <_scanf_i+0x82>
 800f112:	6822      	ldr	r2, [r4, #0]
 800f114:	2308      	movs	r3, #8
 800f116:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f11a:	6063      	str	r3, [r4, #4]
 800f11c:	6022      	str	r2, [r4, #0]
 800f11e:	6822      	ldr	r2, [r4, #0]
 800f120:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800f124:	6022      	str	r2, [r4, #0]
 800f126:	68a2      	ldr	r2, [r4, #8]
 800f128:	1e51      	subs	r1, r2, #1
 800f12a:	60a1      	str	r1, [r4, #8]
 800f12c:	b192      	cbz	r2, 800f154 <_scanf_i+0xb8>
 800f12e:	6832      	ldr	r2, [r6, #0]
 800f130:	1c51      	adds	r1, r2, #1
 800f132:	6031      	str	r1, [r6, #0]
 800f134:	7812      	ldrb	r2, [r2, #0]
 800f136:	f805 2b01 	strb.w	r2, [r5], #1
 800f13a:	6872      	ldr	r2, [r6, #4]
 800f13c:	3a01      	subs	r2, #1
 800f13e:	2a00      	cmp	r2, #0
 800f140:	6072      	str	r2, [r6, #4]
 800f142:	dc07      	bgt.n	800f154 <_scanf_i+0xb8>
 800f144:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800f148:	4631      	mov	r1, r6
 800f14a:	4650      	mov	r0, sl
 800f14c:	4790      	blx	r2
 800f14e:	2800      	cmp	r0, #0
 800f150:	f040 8085 	bne.w	800f25e <_scanf_i+0x1c2>
 800f154:	f10b 0b01 	add.w	fp, fp, #1
 800f158:	f1bb 0f03 	cmp.w	fp, #3
 800f15c:	d1cb      	bne.n	800f0f6 <_scanf_i+0x5a>
 800f15e:	6863      	ldr	r3, [r4, #4]
 800f160:	b90b      	cbnz	r3, 800f166 <_scanf_i+0xca>
 800f162:	230a      	movs	r3, #10
 800f164:	6063      	str	r3, [r4, #4]
 800f166:	6863      	ldr	r3, [r4, #4]
 800f168:	4947      	ldr	r1, [pc, #284]	; (800f288 <_scanf_i+0x1ec>)
 800f16a:	6960      	ldr	r0, [r4, #20]
 800f16c:	1ac9      	subs	r1, r1, r3
 800f16e:	f000 f89f 	bl	800f2b0 <__sccl>
 800f172:	f04f 0b00 	mov.w	fp, #0
 800f176:	68a3      	ldr	r3, [r4, #8]
 800f178:	6822      	ldr	r2, [r4, #0]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d03d      	beq.n	800f1fa <_scanf_i+0x15e>
 800f17e:	6831      	ldr	r1, [r6, #0]
 800f180:	6960      	ldr	r0, [r4, #20]
 800f182:	f891 c000 	ldrb.w	ip, [r1]
 800f186:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f18a:	2800      	cmp	r0, #0
 800f18c:	d035      	beq.n	800f1fa <_scanf_i+0x15e>
 800f18e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800f192:	d124      	bne.n	800f1de <_scanf_i+0x142>
 800f194:	0510      	lsls	r0, r2, #20
 800f196:	d522      	bpl.n	800f1de <_scanf_i+0x142>
 800f198:	f10b 0b01 	add.w	fp, fp, #1
 800f19c:	f1b9 0f00 	cmp.w	r9, #0
 800f1a0:	d003      	beq.n	800f1aa <_scanf_i+0x10e>
 800f1a2:	3301      	adds	r3, #1
 800f1a4:	f109 39ff 	add.w	r9, r9, #4294967295
 800f1a8:	60a3      	str	r3, [r4, #8]
 800f1aa:	6873      	ldr	r3, [r6, #4]
 800f1ac:	3b01      	subs	r3, #1
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	6073      	str	r3, [r6, #4]
 800f1b2:	dd1b      	ble.n	800f1ec <_scanf_i+0x150>
 800f1b4:	6833      	ldr	r3, [r6, #0]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	6033      	str	r3, [r6, #0]
 800f1ba:	68a3      	ldr	r3, [r4, #8]
 800f1bc:	3b01      	subs	r3, #1
 800f1be:	60a3      	str	r3, [r4, #8]
 800f1c0:	e7d9      	b.n	800f176 <_scanf_i+0xda>
 800f1c2:	f1bb 0f02 	cmp.w	fp, #2
 800f1c6:	d1ae      	bne.n	800f126 <_scanf_i+0x8a>
 800f1c8:	6822      	ldr	r2, [r4, #0]
 800f1ca:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800f1ce:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f1d2:	d1bf      	bne.n	800f154 <_scanf_i+0xb8>
 800f1d4:	2310      	movs	r3, #16
 800f1d6:	6063      	str	r3, [r4, #4]
 800f1d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f1dc:	e7a2      	b.n	800f124 <_scanf_i+0x88>
 800f1de:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800f1e2:	6022      	str	r2, [r4, #0]
 800f1e4:	780b      	ldrb	r3, [r1, #0]
 800f1e6:	f805 3b01 	strb.w	r3, [r5], #1
 800f1ea:	e7de      	b.n	800f1aa <_scanf_i+0x10e>
 800f1ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f1f0:	4631      	mov	r1, r6
 800f1f2:	4650      	mov	r0, sl
 800f1f4:	4798      	blx	r3
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	d0df      	beq.n	800f1ba <_scanf_i+0x11e>
 800f1fa:	6823      	ldr	r3, [r4, #0]
 800f1fc:	05db      	lsls	r3, r3, #23
 800f1fe:	d50d      	bpl.n	800f21c <_scanf_i+0x180>
 800f200:	42bd      	cmp	r5, r7
 800f202:	d909      	bls.n	800f218 <_scanf_i+0x17c>
 800f204:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f208:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f20c:	4632      	mov	r2, r6
 800f20e:	4650      	mov	r0, sl
 800f210:	4798      	blx	r3
 800f212:	f105 39ff 	add.w	r9, r5, #4294967295
 800f216:	464d      	mov	r5, r9
 800f218:	42bd      	cmp	r5, r7
 800f21a:	d02d      	beq.n	800f278 <_scanf_i+0x1dc>
 800f21c:	6822      	ldr	r2, [r4, #0]
 800f21e:	f012 0210 	ands.w	r2, r2, #16
 800f222:	d113      	bne.n	800f24c <_scanf_i+0x1b0>
 800f224:	702a      	strb	r2, [r5, #0]
 800f226:	6863      	ldr	r3, [r4, #4]
 800f228:	9e01      	ldr	r6, [sp, #4]
 800f22a:	4639      	mov	r1, r7
 800f22c:	4650      	mov	r0, sl
 800f22e:	47b0      	blx	r6
 800f230:	6821      	ldr	r1, [r4, #0]
 800f232:	f8d8 3000 	ldr.w	r3, [r8]
 800f236:	f011 0f20 	tst.w	r1, #32
 800f23a:	d013      	beq.n	800f264 <_scanf_i+0x1c8>
 800f23c:	1d1a      	adds	r2, r3, #4
 800f23e:	f8c8 2000 	str.w	r2, [r8]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	6018      	str	r0, [r3, #0]
 800f246:	68e3      	ldr	r3, [r4, #12]
 800f248:	3301      	adds	r3, #1
 800f24a:	60e3      	str	r3, [r4, #12]
 800f24c:	1bed      	subs	r5, r5, r7
 800f24e:	44ab      	add	fp, r5
 800f250:	6925      	ldr	r5, [r4, #16]
 800f252:	445d      	add	r5, fp
 800f254:	6125      	str	r5, [r4, #16]
 800f256:	2000      	movs	r0, #0
 800f258:	b007      	add	sp, #28
 800f25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f25e:	f04f 0b00 	mov.w	fp, #0
 800f262:	e7ca      	b.n	800f1fa <_scanf_i+0x15e>
 800f264:	1d1a      	adds	r2, r3, #4
 800f266:	f8c8 2000 	str.w	r2, [r8]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	f011 0f01 	tst.w	r1, #1
 800f270:	bf14      	ite	ne
 800f272:	8018      	strhne	r0, [r3, #0]
 800f274:	6018      	streq	r0, [r3, #0]
 800f276:	e7e6      	b.n	800f246 <_scanf_i+0x1aa>
 800f278:	2001      	movs	r0, #1
 800f27a:	e7ed      	b.n	800f258 <_scanf_i+0x1bc>
 800f27c:	08012788 	.word	0x08012788
 800f280:	0800c919 	.word	0x0800c919
 800f284:	0800f54d 	.word	0x0800f54d
 800f288:	0803f35d 	.word	0x0803f35d

0800f28c <_read_r>:
 800f28c:	b538      	push	{r3, r4, r5, lr}
 800f28e:	4d07      	ldr	r5, [pc, #28]	; (800f2ac <_read_r+0x20>)
 800f290:	4604      	mov	r4, r0
 800f292:	4608      	mov	r0, r1
 800f294:	4611      	mov	r1, r2
 800f296:	2200      	movs	r2, #0
 800f298:	602a      	str	r2, [r5, #0]
 800f29a:	461a      	mov	r2, r3
 800f29c:	f002 fe56 	bl	8011f4c <_read>
 800f2a0:	1c43      	adds	r3, r0, #1
 800f2a2:	d102      	bne.n	800f2aa <_read_r+0x1e>
 800f2a4:	682b      	ldr	r3, [r5, #0]
 800f2a6:	b103      	cbz	r3, 800f2aa <_read_r+0x1e>
 800f2a8:	6023      	str	r3, [r4, #0]
 800f2aa:	bd38      	pop	{r3, r4, r5, pc}
 800f2ac:	200037c8 	.word	0x200037c8

0800f2b0 <__sccl>:
 800f2b0:	b570      	push	{r4, r5, r6, lr}
 800f2b2:	780b      	ldrb	r3, [r1, #0]
 800f2b4:	4604      	mov	r4, r0
 800f2b6:	2b5e      	cmp	r3, #94	; 0x5e
 800f2b8:	bf0b      	itete	eq
 800f2ba:	784b      	ldrbeq	r3, [r1, #1]
 800f2bc:	1c48      	addne	r0, r1, #1
 800f2be:	1c88      	addeq	r0, r1, #2
 800f2c0:	2200      	movne	r2, #0
 800f2c2:	bf08      	it	eq
 800f2c4:	2201      	moveq	r2, #1
 800f2c6:	1e61      	subs	r1, r4, #1
 800f2c8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800f2cc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800f2d0:	42a9      	cmp	r1, r5
 800f2d2:	d1fb      	bne.n	800f2cc <__sccl+0x1c>
 800f2d4:	b90b      	cbnz	r3, 800f2da <__sccl+0x2a>
 800f2d6:	3801      	subs	r0, #1
 800f2d8:	bd70      	pop	{r4, r5, r6, pc}
 800f2da:	f082 0201 	eor.w	r2, r2, #1
 800f2de:	54e2      	strb	r2, [r4, r3]
 800f2e0:	4605      	mov	r5, r0
 800f2e2:	4628      	mov	r0, r5
 800f2e4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800f2e8:	292d      	cmp	r1, #45	; 0x2d
 800f2ea:	d006      	beq.n	800f2fa <__sccl+0x4a>
 800f2ec:	295d      	cmp	r1, #93	; 0x5d
 800f2ee:	d0f3      	beq.n	800f2d8 <__sccl+0x28>
 800f2f0:	b909      	cbnz	r1, 800f2f6 <__sccl+0x46>
 800f2f2:	4628      	mov	r0, r5
 800f2f4:	e7f0      	b.n	800f2d8 <__sccl+0x28>
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	e7f1      	b.n	800f2de <__sccl+0x2e>
 800f2fa:	786e      	ldrb	r6, [r5, #1]
 800f2fc:	2e5d      	cmp	r6, #93	; 0x5d
 800f2fe:	d0fa      	beq.n	800f2f6 <__sccl+0x46>
 800f300:	42b3      	cmp	r3, r6
 800f302:	dcf8      	bgt.n	800f2f6 <__sccl+0x46>
 800f304:	3502      	adds	r5, #2
 800f306:	4619      	mov	r1, r3
 800f308:	3101      	adds	r1, #1
 800f30a:	428e      	cmp	r6, r1
 800f30c:	5462      	strb	r2, [r4, r1]
 800f30e:	dcfb      	bgt.n	800f308 <__sccl+0x58>
 800f310:	1af1      	subs	r1, r6, r3
 800f312:	3901      	subs	r1, #1
 800f314:	1c58      	adds	r0, r3, #1
 800f316:	42b3      	cmp	r3, r6
 800f318:	bfa8      	it	ge
 800f31a:	2100      	movge	r1, #0
 800f31c:	1843      	adds	r3, r0, r1
 800f31e:	e7e0      	b.n	800f2e2 <__sccl+0x32>

0800f320 <_raise_r>:
 800f320:	291f      	cmp	r1, #31
 800f322:	b538      	push	{r3, r4, r5, lr}
 800f324:	4604      	mov	r4, r0
 800f326:	460d      	mov	r5, r1
 800f328:	d904      	bls.n	800f334 <_raise_r+0x14>
 800f32a:	2316      	movs	r3, #22
 800f32c:	6003      	str	r3, [r0, #0]
 800f32e:	f04f 30ff 	mov.w	r0, #4294967295
 800f332:	bd38      	pop	{r3, r4, r5, pc}
 800f334:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f336:	b112      	cbz	r2, 800f33e <_raise_r+0x1e>
 800f338:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f33c:	b94b      	cbnz	r3, 800f352 <_raise_r+0x32>
 800f33e:	4620      	mov	r0, r4
 800f340:	f000 f830 	bl	800f3a4 <_getpid_r>
 800f344:	462a      	mov	r2, r5
 800f346:	4601      	mov	r1, r0
 800f348:	4620      	mov	r0, r4
 800f34a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f34e:	f000 b817 	b.w	800f380 <_kill_r>
 800f352:	2b01      	cmp	r3, #1
 800f354:	d00a      	beq.n	800f36c <_raise_r+0x4c>
 800f356:	1c59      	adds	r1, r3, #1
 800f358:	d103      	bne.n	800f362 <_raise_r+0x42>
 800f35a:	2316      	movs	r3, #22
 800f35c:	6003      	str	r3, [r0, #0]
 800f35e:	2001      	movs	r0, #1
 800f360:	e7e7      	b.n	800f332 <_raise_r+0x12>
 800f362:	2400      	movs	r4, #0
 800f364:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f368:	4628      	mov	r0, r5
 800f36a:	4798      	blx	r3
 800f36c:	2000      	movs	r0, #0
 800f36e:	e7e0      	b.n	800f332 <_raise_r+0x12>

0800f370 <raise>:
 800f370:	4b02      	ldr	r3, [pc, #8]	; (800f37c <raise+0xc>)
 800f372:	4601      	mov	r1, r0
 800f374:	6818      	ldr	r0, [r3, #0]
 800f376:	f7ff bfd3 	b.w	800f320 <_raise_r>
 800f37a:	bf00      	nop
 800f37c:	200002a4 	.word	0x200002a4

0800f380 <_kill_r>:
 800f380:	b538      	push	{r3, r4, r5, lr}
 800f382:	4d07      	ldr	r5, [pc, #28]	; (800f3a0 <_kill_r+0x20>)
 800f384:	2300      	movs	r3, #0
 800f386:	4604      	mov	r4, r0
 800f388:	4608      	mov	r0, r1
 800f38a:	4611      	mov	r1, r2
 800f38c:	602b      	str	r3, [r5, #0]
 800f38e:	f002 fdcd 	bl	8011f2c <_kill>
 800f392:	1c43      	adds	r3, r0, #1
 800f394:	d102      	bne.n	800f39c <_kill_r+0x1c>
 800f396:	682b      	ldr	r3, [r5, #0]
 800f398:	b103      	cbz	r3, 800f39c <_kill_r+0x1c>
 800f39a:	6023      	str	r3, [r4, #0]
 800f39c:	bd38      	pop	{r3, r4, r5, pc}
 800f39e:	bf00      	nop
 800f3a0:	200037c8 	.word	0x200037c8

0800f3a4 <_getpid_r>:
 800f3a4:	f002 bdb2 	b.w	8011f0c <_getpid>

0800f3a8 <sniprintf>:
 800f3a8:	b40c      	push	{r2, r3}
 800f3aa:	b530      	push	{r4, r5, lr}
 800f3ac:	4b17      	ldr	r3, [pc, #92]	; (800f40c <sniprintf+0x64>)
 800f3ae:	1e0c      	subs	r4, r1, #0
 800f3b0:	681d      	ldr	r5, [r3, #0]
 800f3b2:	b09d      	sub	sp, #116	; 0x74
 800f3b4:	da08      	bge.n	800f3c8 <sniprintf+0x20>
 800f3b6:	238b      	movs	r3, #139	; 0x8b
 800f3b8:	602b      	str	r3, [r5, #0]
 800f3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800f3be:	b01d      	add	sp, #116	; 0x74
 800f3c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f3c4:	b002      	add	sp, #8
 800f3c6:	4770      	bx	lr
 800f3c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f3cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f3d0:	bf14      	ite	ne
 800f3d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f3d6:	4623      	moveq	r3, r4
 800f3d8:	9304      	str	r3, [sp, #16]
 800f3da:	9307      	str	r3, [sp, #28]
 800f3dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f3e0:	9002      	str	r0, [sp, #8]
 800f3e2:	9006      	str	r0, [sp, #24]
 800f3e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f3e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f3ea:	ab21      	add	r3, sp, #132	; 0x84
 800f3ec:	a902      	add	r1, sp, #8
 800f3ee:	4628      	mov	r0, r5
 800f3f0:	9301      	str	r3, [sp, #4]
 800f3f2:	f7ff fb27 	bl	800ea44 <_svfiprintf_r>
 800f3f6:	1c43      	adds	r3, r0, #1
 800f3f8:	bfbc      	itt	lt
 800f3fa:	238b      	movlt	r3, #139	; 0x8b
 800f3fc:	602b      	strlt	r3, [r5, #0]
 800f3fe:	2c00      	cmp	r4, #0
 800f400:	d0dd      	beq.n	800f3be <sniprintf+0x16>
 800f402:	9b02      	ldr	r3, [sp, #8]
 800f404:	2200      	movs	r2, #0
 800f406:	701a      	strb	r2, [r3, #0]
 800f408:	e7d9      	b.n	800f3be <sniprintf+0x16>
 800f40a:	bf00      	nop
 800f40c:	200002a4 	.word	0x200002a4

0800f410 <strcpy>:
 800f410:	4603      	mov	r3, r0
 800f412:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f416:	f803 2b01 	strb.w	r2, [r3], #1
 800f41a:	2a00      	cmp	r2, #0
 800f41c:	d1f9      	bne.n	800f412 <strcpy+0x2>
 800f41e:	4770      	bx	lr

0800f420 <strncmp>:
 800f420:	b510      	push	{r4, lr}
 800f422:	b17a      	cbz	r2, 800f444 <strncmp+0x24>
 800f424:	4603      	mov	r3, r0
 800f426:	3901      	subs	r1, #1
 800f428:	1884      	adds	r4, r0, r2
 800f42a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f42e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f432:	4290      	cmp	r0, r2
 800f434:	d101      	bne.n	800f43a <strncmp+0x1a>
 800f436:	42a3      	cmp	r3, r4
 800f438:	d101      	bne.n	800f43e <strncmp+0x1e>
 800f43a:	1a80      	subs	r0, r0, r2
 800f43c:	bd10      	pop	{r4, pc}
 800f43e:	2800      	cmp	r0, #0
 800f440:	d1f3      	bne.n	800f42a <strncmp+0xa>
 800f442:	e7fa      	b.n	800f43a <strncmp+0x1a>
 800f444:	4610      	mov	r0, r2
 800f446:	e7f9      	b.n	800f43c <strncmp+0x1c>

0800f448 <_strtol_l.constprop.0>:
 800f448:	2b01      	cmp	r3, #1
 800f44a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f44e:	d001      	beq.n	800f454 <_strtol_l.constprop.0+0xc>
 800f450:	2b24      	cmp	r3, #36	; 0x24
 800f452:	d906      	bls.n	800f462 <_strtol_l.constprop.0+0x1a>
 800f454:	f000 f8c2 	bl	800f5dc <__errno>
 800f458:	2316      	movs	r3, #22
 800f45a:	6003      	str	r3, [r0, #0]
 800f45c:	2000      	movs	r0, #0
 800f45e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f462:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f548 <_strtol_l.constprop.0+0x100>
 800f466:	460d      	mov	r5, r1
 800f468:	462e      	mov	r6, r5
 800f46a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f46e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f472:	f017 0708 	ands.w	r7, r7, #8
 800f476:	d1f7      	bne.n	800f468 <_strtol_l.constprop.0+0x20>
 800f478:	2c2d      	cmp	r4, #45	; 0x2d
 800f47a:	d132      	bne.n	800f4e2 <_strtol_l.constprop.0+0x9a>
 800f47c:	782c      	ldrb	r4, [r5, #0]
 800f47e:	2701      	movs	r7, #1
 800f480:	1cb5      	adds	r5, r6, #2
 800f482:	2b00      	cmp	r3, #0
 800f484:	d05b      	beq.n	800f53e <_strtol_l.constprop.0+0xf6>
 800f486:	2b10      	cmp	r3, #16
 800f488:	d109      	bne.n	800f49e <_strtol_l.constprop.0+0x56>
 800f48a:	2c30      	cmp	r4, #48	; 0x30
 800f48c:	d107      	bne.n	800f49e <_strtol_l.constprop.0+0x56>
 800f48e:	782c      	ldrb	r4, [r5, #0]
 800f490:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f494:	2c58      	cmp	r4, #88	; 0x58
 800f496:	d14d      	bne.n	800f534 <_strtol_l.constprop.0+0xec>
 800f498:	786c      	ldrb	r4, [r5, #1]
 800f49a:	2310      	movs	r3, #16
 800f49c:	3502      	adds	r5, #2
 800f49e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f4a2:	f108 38ff 	add.w	r8, r8, #4294967295
 800f4a6:	f04f 0c00 	mov.w	ip, #0
 800f4aa:	fbb8 f9f3 	udiv	r9, r8, r3
 800f4ae:	4666      	mov	r6, ip
 800f4b0:	fb03 8a19 	mls	sl, r3, r9, r8
 800f4b4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f4b8:	f1be 0f09 	cmp.w	lr, #9
 800f4bc:	d816      	bhi.n	800f4ec <_strtol_l.constprop.0+0xa4>
 800f4be:	4674      	mov	r4, lr
 800f4c0:	42a3      	cmp	r3, r4
 800f4c2:	dd24      	ble.n	800f50e <_strtol_l.constprop.0+0xc6>
 800f4c4:	f1bc 0f00 	cmp.w	ip, #0
 800f4c8:	db1e      	blt.n	800f508 <_strtol_l.constprop.0+0xc0>
 800f4ca:	45b1      	cmp	r9, r6
 800f4cc:	d31c      	bcc.n	800f508 <_strtol_l.constprop.0+0xc0>
 800f4ce:	d101      	bne.n	800f4d4 <_strtol_l.constprop.0+0x8c>
 800f4d0:	45a2      	cmp	sl, r4
 800f4d2:	db19      	blt.n	800f508 <_strtol_l.constprop.0+0xc0>
 800f4d4:	fb06 4603 	mla	r6, r6, r3, r4
 800f4d8:	f04f 0c01 	mov.w	ip, #1
 800f4dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4e0:	e7e8      	b.n	800f4b4 <_strtol_l.constprop.0+0x6c>
 800f4e2:	2c2b      	cmp	r4, #43	; 0x2b
 800f4e4:	bf04      	itt	eq
 800f4e6:	782c      	ldrbeq	r4, [r5, #0]
 800f4e8:	1cb5      	addeq	r5, r6, #2
 800f4ea:	e7ca      	b.n	800f482 <_strtol_l.constprop.0+0x3a>
 800f4ec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f4f0:	f1be 0f19 	cmp.w	lr, #25
 800f4f4:	d801      	bhi.n	800f4fa <_strtol_l.constprop.0+0xb2>
 800f4f6:	3c37      	subs	r4, #55	; 0x37
 800f4f8:	e7e2      	b.n	800f4c0 <_strtol_l.constprop.0+0x78>
 800f4fa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f4fe:	f1be 0f19 	cmp.w	lr, #25
 800f502:	d804      	bhi.n	800f50e <_strtol_l.constprop.0+0xc6>
 800f504:	3c57      	subs	r4, #87	; 0x57
 800f506:	e7db      	b.n	800f4c0 <_strtol_l.constprop.0+0x78>
 800f508:	f04f 3cff 	mov.w	ip, #4294967295
 800f50c:	e7e6      	b.n	800f4dc <_strtol_l.constprop.0+0x94>
 800f50e:	f1bc 0f00 	cmp.w	ip, #0
 800f512:	da05      	bge.n	800f520 <_strtol_l.constprop.0+0xd8>
 800f514:	2322      	movs	r3, #34	; 0x22
 800f516:	6003      	str	r3, [r0, #0]
 800f518:	4646      	mov	r6, r8
 800f51a:	b942      	cbnz	r2, 800f52e <_strtol_l.constprop.0+0xe6>
 800f51c:	4630      	mov	r0, r6
 800f51e:	e79e      	b.n	800f45e <_strtol_l.constprop.0+0x16>
 800f520:	b107      	cbz	r7, 800f524 <_strtol_l.constprop.0+0xdc>
 800f522:	4276      	negs	r6, r6
 800f524:	2a00      	cmp	r2, #0
 800f526:	d0f9      	beq.n	800f51c <_strtol_l.constprop.0+0xd4>
 800f528:	f1bc 0f00 	cmp.w	ip, #0
 800f52c:	d000      	beq.n	800f530 <_strtol_l.constprop.0+0xe8>
 800f52e:	1e69      	subs	r1, r5, #1
 800f530:	6011      	str	r1, [r2, #0]
 800f532:	e7f3      	b.n	800f51c <_strtol_l.constprop.0+0xd4>
 800f534:	2430      	movs	r4, #48	; 0x30
 800f536:	2b00      	cmp	r3, #0
 800f538:	d1b1      	bne.n	800f49e <_strtol_l.constprop.0+0x56>
 800f53a:	2308      	movs	r3, #8
 800f53c:	e7af      	b.n	800f49e <_strtol_l.constprop.0+0x56>
 800f53e:	2c30      	cmp	r4, #48	; 0x30
 800f540:	d0a5      	beq.n	800f48e <_strtol_l.constprop.0+0x46>
 800f542:	230a      	movs	r3, #10
 800f544:	e7ab      	b.n	800f49e <_strtol_l.constprop.0+0x56>
 800f546:	bf00      	nop
 800f548:	0803efad 	.word	0x0803efad

0800f54c <_strtol_r>:
 800f54c:	f7ff bf7c 	b.w	800f448 <_strtol_l.constprop.0>

0800f550 <__submore>:
 800f550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f554:	460c      	mov	r4, r1
 800f556:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800f558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f55c:	4299      	cmp	r1, r3
 800f55e:	d11d      	bne.n	800f59c <__submore+0x4c>
 800f560:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f564:	f7fb fd3e 	bl	800afe4 <_malloc_r>
 800f568:	b918      	cbnz	r0, 800f572 <__submore+0x22>
 800f56a:	f04f 30ff 	mov.w	r0, #4294967295
 800f56e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f576:	63a3      	str	r3, [r4, #56]	; 0x38
 800f578:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800f57c:	6360      	str	r0, [r4, #52]	; 0x34
 800f57e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800f582:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800f586:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800f58a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800f58e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800f592:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800f596:	6020      	str	r0, [r4, #0]
 800f598:	2000      	movs	r0, #0
 800f59a:	e7e8      	b.n	800f56e <__submore+0x1e>
 800f59c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800f59e:	0077      	lsls	r7, r6, #1
 800f5a0:	463a      	mov	r2, r7
 800f5a2:	f7ff f9c5 	bl	800e930 <_realloc_r>
 800f5a6:	4605      	mov	r5, r0
 800f5a8:	2800      	cmp	r0, #0
 800f5aa:	d0de      	beq.n	800f56a <__submore+0x1a>
 800f5ac:	eb00 0806 	add.w	r8, r0, r6
 800f5b0:	4601      	mov	r1, r0
 800f5b2:	4632      	mov	r2, r6
 800f5b4:	4640      	mov	r0, r8
 800f5b6:	f7fb fa21 	bl	800a9fc <memcpy>
 800f5ba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800f5be:	f8c4 8000 	str.w	r8, [r4]
 800f5c2:	e7e9      	b.n	800f598 <__submore+0x48>

0800f5c4 <__env_lock>:
 800f5c4:	4801      	ldr	r0, [pc, #4]	; (800f5cc <__env_lock+0x8>)
 800f5c6:	f7fe bd77 	b.w	800e0b8 <__retarget_lock_acquire_recursive>
 800f5ca:	bf00      	nop
 800f5cc:	200037c0 	.word	0x200037c0

0800f5d0 <__env_unlock>:
 800f5d0:	4801      	ldr	r0, [pc, #4]	; (800f5d8 <__env_unlock+0x8>)
 800f5d2:	f7fe bd73 	b.w	800e0bc <__retarget_lock_release_recursive>
 800f5d6:	bf00      	nop
 800f5d8:	200037c0 	.word	0x200037c0

0800f5dc <__errno>:
 800f5dc:	4b01      	ldr	r3, [pc, #4]	; (800f5e4 <__errno+0x8>)
 800f5de:	6818      	ldr	r0, [r3, #0]
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	200002a4 	.word	0x200002a4

0800f5e8 <_fstat_r>:
 800f5e8:	b538      	push	{r3, r4, r5, lr}
 800f5ea:	4d07      	ldr	r5, [pc, #28]	; (800f608 <_fstat_r+0x20>)
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	4604      	mov	r4, r0
 800f5f0:	4608      	mov	r0, r1
 800f5f2:	4611      	mov	r1, r2
 800f5f4:	602b      	str	r3, [r5, #0]
 800f5f6:	f002 fc81 	bl	8011efc <_fstat>
 800f5fa:	1c43      	adds	r3, r0, #1
 800f5fc:	d102      	bne.n	800f604 <_fstat_r+0x1c>
 800f5fe:	682b      	ldr	r3, [r5, #0]
 800f600:	b103      	cbz	r3, 800f604 <_fstat_r+0x1c>
 800f602:	6023      	str	r3, [r4, #0]
 800f604:	bd38      	pop	{r3, r4, r5, pc}
 800f606:	bf00      	nop
 800f608:	200037c8 	.word	0x200037c8

0800f60c <_isatty_r>:
 800f60c:	b538      	push	{r3, r4, r5, lr}
 800f60e:	4d06      	ldr	r5, [pc, #24]	; (800f628 <_isatty_r+0x1c>)
 800f610:	2300      	movs	r3, #0
 800f612:	4604      	mov	r4, r0
 800f614:	4608      	mov	r0, r1
 800f616:	602b      	str	r3, [r5, #0]
 800f618:	f002 fc80 	bl	8011f1c <_isatty>
 800f61c:	1c43      	adds	r3, r0, #1
 800f61e:	d102      	bne.n	800f626 <_isatty_r+0x1a>
 800f620:	682b      	ldr	r3, [r5, #0]
 800f622:	b103      	cbz	r3, 800f626 <_isatty_r+0x1a>
 800f624:	6023      	str	r3, [r4, #0]
 800f626:	bd38      	pop	{r3, r4, r5, pc}
 800f628:	200037c8 	.word	0x200037c8

0800f62c <__ascii_mbtowc>:
 800f62c:	b082      	sub	sp, #8
 800f62e:	b901      	cbnz	r1, 800f632 <__ascii_mbtowc+0x6>
 800f630:	a901      	add	r1, sp, #4
 800f632:	b142      	cbz	r2, 800f646 <__ascii_mbtowc+0x1a>
 800f634:	b14b      	cbz	r3, 800f64a <__ascii_mbtowc+0x1e>
 800f636:	7813      	ldrb	r3, [r2, #0]
 800f638:	600b      	str	r3, [r1, #0]
 800f63a:	7812      	ldrb	r2, [r2, #0]
 800f63c:	1e10      	subs	r0, r2, #0
 800f63e:	bf18      	it	ne
 800f640:	2001      	movne	r0, #1
 800f642:	b002      	add	sp, #8
 800f644:	4770      	bx	lr
 800f646:	4610      	mov	r0, r2
 800f648:	e7fb      	b.n	800f642 <__ascii_mbtowc+0x16>
 800f64a:	f06f 0001 	mvn.w	r0, #1
 800f64e:	e7f8      	b.n	800f642 <__ascii_mbtowc+0x16>

0800f650 <_malloc_usable_size_r>:
 800f650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f654:	1f18      	subs	r0, r3, #4
 800f656:	2b00      	cmp	r3, #0
 800f658:	bfbc      	itt	lt
 800f65a:	580b      	ldrlt	r3, [r1, r0]
 800f65c:	18c0      	addlt	r0, r0, r3
 800f65e:	4770      	bx	lr

0800f660 <__ascii_wctomb>:
 800f660:	b149      	cbz	r1, 800f676 <__ascii_wctomb+0x16>
 800f662:	2aff      	cmp	r2, #255	; 0xff
 800f664:	bf85      	ittet	hi
 800f666:	238a      	movhi	r3, #138	; 0x8a
 800f668:	6003      	strhi	r3, [r0, #0]
 800f66a:	700a      	strbls	r2, [r1, #0]
 800f66c:	f04f 30ff 	movhi.w	r0, #4294967295
 800f670:	bf98      	it	ls
 800f672:	2001      	movls	r0, #1
 800f674:	4770      	bx	lr
 800f676:	4608      	mov	r0, r1
 800f678:	4770      	bx	lr
 800f67a:	0000      	movs	r0, r0
 800f67c:	0000      	movs	r0, r0
	...

0800f680 <cos>:
 800f680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f682:	ec53 2b10 	vmov	r2, r3, d0
 800f686:	4826      	ldr	r0, [pc, #152]	; (800f720 <cos+0xa0>)
 800f688:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f68c:	4281      	cmp	r1, r0
 800f68e:	dc06      	bgt.n	800f69e <cos+0x1e>
 800f690:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f718 <cos+0x98>
 800f694:	b005      	add	sp, #20
 800f696:	f85d eb04 	ldr.w	lr, [sp], #4
 800f69a:	f001 bbf1 	b.w	8010e80 <__kernel_cos>
 800f69e:	4821      	ldr	r0, [pc, #132]	; (800f724 <cos+0xa4>)
 800f6a0:	4281      	cmp	r1, r0
 800f6a2:	dd09      	ble.n	800f6b8 <cos+0x38>
 800f6a4:	ee10 0a10 	vmov	r0, s0
 800f6a8:	4619      	mov	r1, r3
 800f6aa:	f7f0 fe07 	bl	80002bc <__aeabi_dsub>
 800f6ae:	ec41 0b10 	vmov	d0, r0, r1
 800f6b2:	b005      	add	sp, #20
 800f6b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800f6b8:	4668      	mov	r0, sp
 800f6ba:	f001 f921 	bl	8010900 <__ieee754_rem_pio2>
 800f6be:	f000 0003 	and.w	r0, r0, #3
 800f6c2:	2801      	cmp	r0, #1
 800f6c4:	d00b      	beq.n	800f6de <cos+0x5e>
 800f6c6:	2802      	cmp	r0, #2
 800f6c8:	d016      	beq.n	800f6f8 <cos+0x78>
 800f6ca:	b9e0      	cbnz	r0, 800f706 <cos+0x86>
 800f6cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6d0:	ed9d 0b00 	vldr	d0, [sp]
 800f6d4:	f001 fbd4 	bl	8010e80 <__kernel_cos>
 800f6d8:	ec51 0b10 	vmov	r0, r1, d0
 800f6dc:	e7e7      	b.n	800f6ae <cos+0x2e>
 800f6de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6e2:	ed9d 0b00 	vldr	d0, [sp]
 800f6e6:	f001 ffe3 	bl	80116b0 <__kernel_sin>
 800f6ea:	ec53 2b10 	vmov	r2, r3, d0
 800f6ee:	ee10 0a10 	vmov	r0, s0
 800f6f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f6f6:	e7da      	b.n	800f6ae <cos+0x2e>
 800f6f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6fc:	ed9d 0b00 	vldr	d0, [sp]
 800f700:	f001 fbbe 	bl	8010e80 <__kernel_cos>
 800f704:	e7f1      	b.n	800f6ea <cos+0x6a>
 800f706:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f70a:	ed9d 0b00 	vldr	d0, [sp]
 800f70e:	2001      	movs	r0, #1
 800f710:	f001 ffce 	bl	80116b0 <__kernel_sin>
 800f714:	e7e0      	b.n	800f6d8 <cos+0x58>
 800f716:	bf00      	nop
	...
 800f720:	3fe921fb 	.word	0x3fe921fb
 800f724:	7fefffff 	.word	0x7fefffff

0800f728 <sin>:
 800f728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f72a:	ec53 2b10 	vmov	r2, r3, d0
 800f72e:	4828      	ldr	r0, [pc, #160]	; (800f7d0 <sin+0xa8>)
 800f730:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f734:	4281      	cmp	r1, r0
 800f736:	dc07      	bgt.n	800f748 <sin+0x20>
 800f738:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f7c8 <sin+0xa0>
 800f73c:	2000      	movs	r0, #0
 800f73e:	b005      	add	sp, #20
 800f740:	f85d eb04 	ldr.w	lr, [sp], #4
 800f744:	f001 bfb4 	b.w	80116b0 <__kernel_sin>
 800f748:	4822      	ldr	r0, [pc, #136]	; (800f7d4 <sin+0xac>)
 800f74a:	4281      	cmp	r1, r0
 800f74c:	dd09      	ble.n	800f762 <sin+0x3a>
 800f74e:	ee10 0a10 	vmov	r0, s0
 800f752:	4619      	mov	r1, r3
 800f754:	f7f0 fdb2 	bl	80002bc <__aeabi_dsub>
 800f758:	ec41 0b10 	vmov	d0, r0, r1
 800f75c:	b005      	add	sp, #20
 800f75e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f762:	4668      	mov	r0, sp
 800f764:	f001 f8cc 	bl	8010900 <__ieee754_rem_pio2>
 800f768:	f000 0003 	and.w	r0, r0, #3
 800f76c:	2801      	cmp	r0, #1
 800f76e:	d00c      	beq.n	800f78a <sin+0x62>
 800f770:	2802      	cmp	r0, #2
 800f772:	d011      	beq.n	800f798 <sin+0x70>
 800f774:	b9f0      	cbnz	r0, 800f7b4 <sin+0x8c>
 800f776:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f77a:	ed9d 0b00 	vldr	d0, [sp]
 800f77e:	2001      	movs	r0, #1
 800f780:	f001 ff96 	bl	80116b0 <__kernel_sin>
 800f784:	ec51 0b10 	vmov	r0, r1, d0
 800f788:	e7e6      	b.n	800f758 <sin+0x30>
 800f78a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f78e:	ed9d 0b00 	vldr	d0, [sp]
 800f792:	f001 fb75 	bl	8010e80 <__kernel_cos>
 800f796:	e7f5      	b.n	800f784 <sin+0x5c>
 800f798:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f79c:	ed9d 0b00 	vldr	d0, [sp]
 800f7a0:	2001      	movs	r0, #1
 800f7a2:	f001 ff85 	bl	80116b0 <__kernel_sin>
 800f7a6:	ec53 2b10 	vmov	r2, r3, d0
 800f7aa:	ee10 0a10 	vmov	r0, s0
 800f7ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f7b2:	e7d1      	b.n	800f758 <sin+0x30>
 800f7b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7b8:	ed9d 0b00 	vldr	d0, [sp]
 800f7bc:	f001 fb60 	bl	8010e80 <__kernel_cos>
 800f7c0:	e7f1      	b.n	800f7a6 <sin+0x7e>
 800f7c2:	bf00      	nop
 800f7c4:	f3af 8000 	nop.w
	...
 800f7d0:	3fe921fb 	.word	0x3fe921fb
 800f7d4:	7fefffff 	.word	0x7fefffff

0800f7d8 <tan>:
 800f7d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7da:	ec53 2b10 	vmov	r2, r3, d0
 800f7de:	4816      	ldr	r0, [pc, #88]	; (800f838 <tan+0x60>)
 800f7e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f7e4:	4281      	cmp	r1, r0
 800f7e6:	dc07      	bgt.n	800f7f8 <tan+0x20>
 800f7e8:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800f830 <tan+0x58>
 800f7ec:	2001      	movs	r0, #1
 800f7ee:	b005      	add	sp, #20
 800f7f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7f4:	f002 b81c 	b.w	8011830 <__kernel_tan>
 800f7f8:	4810      	ldr	r0, [pc, #64]	; (800f83c <tan+0x64>)
 800f7fa:	4281      	cmp	r1, r0
 800f7fc:	dd09      	ble.n	800f812 <tan+0x3a>
 800f7fe:	ee10 0a10 	vmov	r0, s0
 800f802:	4619      	mov	r1, r3
 800f804:	f7f0 fd5a 	bl	80002bc <__aeabi_dsub>
 800f808:	ec41 0b10 	vmov	d0, r0, r1
 800f80c:	b005      	add	sp, #20
 800f80e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f812:	4668      	mov	r0, sp
 800f814:	f001 f874 	bl	8010900 <__ieee754_rem_pio2>
 800f818:	0040      	lsls	r0, r0, #1
 800f81a:	f000 0002 	and.w	r0, r0, #2
 800f81e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f822:	ed9d 0b00 	vldr	d0, [sp]
 800f826:	f1c0 0001 	rsb	r0, r0, #1
 800f82a:	f002 f801 	bl	8011830 <__kernel_tan>
 800f82e:	e7ed      	b.n	800f80c <tan+0x34>
	...
 800f838:	3fe921fb 	.word	0x3fe921fb
 800f83c:	7fefffff 	.word	0x7fefffff

0800f840 <acos>:
 800f840:	b538      	push	{r3, r4, r5, lr}
 800f842:	ed2d 8b02 	vpush	{d8}
 800f846:	ec55 4b10 	vmov	r4, r5, d0
 800f84a:	f000 f8c9 	bl	800f9e0 <__ieee754_acos>
 800f84e:	4622      	mov	r2, r4
 800f850:	462b      	mov	r3, r5
 800f852:	4620      	mov	r0, r4
 800f854:	4629      	mov	r1, r5
 800f856:	eeb0 8a40 	vmov.f32	s16, s0
 800f85a:	eef0 8a60 	vmov.f32	s17, s1
 800f85e:	f7f1 f97f 	bl	8000b60 <__aeabi_dcmpun>
 800f862:	b9a8      	cbnz	r0, 800f890 <acos+0x50>
 800f864:	ec45 4b10 	vmov	d0, r4, r5
 800f868:	f002 fa1c 	bl	8011ca4 <fabs>
 800f86c:	4b0c      	ldr	r3, [pc, #48]	; (800f8a0 <acos+0x60>)
 800f86e:	ec51 0b10 	vmov	r0, r1, d0
 800f872:	2200      	movs	r2, #0
 800f874:	f7f1 f96a 	bl	8000b4c <__aeabi_dcmpgt>
 800f878:	b150      	cbz	r0, 800f890 <acos+0x50>
 800f87a:	f7ff feaf 	bl	800f5dc <__errno>
 800f87e:	ecbd 8b02 	vpop	{d8}
 800f882:	2321      	movs	r3, #33	; 0x21
 800f884:	6003      	str	r3, [r0, #0]
 800f886:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f88a:	4806      	ldr	r0, [pc, #24]	; (800f8a4 <acos+0x64>)
 800f88c:	f002 baa0 	b.w	8011dd0 <nan>
 800f890:	eeb0 0a48 	vmov.f32	s0, s16
 800f894:	eef0 0a68 	vmov.f32	s1, s17
 800f898:	ecbd 8b02 	vpop	{d8}
 800f89c:	bd38      	pop	{r3, r4, r5, pc}
 800f89e:	bf00      	nop
 800f8a0:	3ff00000 	.word	0x3ff00000
 800f8a4:	0803ebd2 	.word	0x0803ebd2

0800f8a8 <pow>:
 800f8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8aa:	ed2d 8b02 	vpush	{d8}
 800f8ae:	eeb0 8a40 	vmov.f32	s16, s0
 800f8b2:	eef0 8a60 	vmov.f32	s17, s1
 800f8b6:	ec55 4b11 	vmov	r4, r5, d1
 800f8ba:	f000 faf1 	bl	800fea0 <__ieee754_pow>
 800f8be:	4622      	mov	r2, r4
 800f8c0:	462b      	mov	r3, r5
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	4629      	mov	r1, r5
 800f8c6:	ec57 6b10 	vmov	r6, r7, d0
 800f8ca:	f7f1 f949 	bl	8000b60 <__aeabi_dcmpun>
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	d13b      	bne.n	800f94a <pow+0xa2>
 800f8d2:	ec51 0b18 	vmov	r0, r1, d8
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	2300      	movs	r3, #0
 800f8da:	f7f1 f90f 	bl	8000afc <__aeabi_dcmpeq>
 800f8de:	b1b8      	cbz	r0, 800f910 <pow+0x68>
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	4620      	mov	r0, r4
 800f8e6:	4629      	mov	r1, r5
 800f8e8:	f7f1 f908 	bl	8000afc <__aeabi_dcmpeq>
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	d146      	bne.n	800f97e <pow+0xd6>
 800f8f0:	ec45 4b10 	vmov	d0, r4, r5
 800f8f4:	f002 f9df 	bl	8011cb6 <finite>
 800f8f8:	b338      	cbz	r0, 800f94a <pow+0xa2>
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	4620      	mov	r0, r4
 800f900:	4629      	mov	r1, r5
 800f902:	f7f1 f905 	bl	8000b10 <__aeabi_dcmplt>
 800f906:	b300      	cbz	r0, 800f94a <pow+0xa2>
 800f908:	f7ff fe68 	bl	800f5dc <__errno>
 800f90c:	2322      	movs	r3, #34	; 0x22
 800f90e:	e01b      	b.n	800f948 <pow+0xa0>
 800f910:	ec47 6b10 	vmov	d0, r6, r7
 800f914:	f002 f9cf 	bl	8011cb6 <finite>
 800f918:	b9e0      	cbnz	r0, 800f954 <pow+0xac>
 800f91a:	eeb0 0a48 	vmov.f32	s0, s16
 800f91e:	eef0 0a68 	vmov.f32	s1, s17
 800f922:	f002 f9c8 	bl	8011cb6 <finite>
 800f926:	b1a8      	cbz	r0, 800f954 <pow+0xac>
 800f928:	ec45 4b10 	vmov	d0, r4, r5
 800f92c:	f002 f9c3 	bl	8011cb6 <finite>
 800f930:	b180      	cbz	r0, 800f954 <pow+0xac>
 800f932:	4632      	mov	r2, r6
 800f934:	463b      	mov	r3, r7
 800f936:	4630      	mov	r0, r6
 800f938:	4639      	mov	r1, r7
 800f93a:	f7f1 f911 	bl	8000b60 <__aeabi_dcmpun>
 800f93e:	2800      	cmp	r0, #0
 800f940:	d0e2      	beq.n	800f908 <pow+0x60>
 800f942:	f7ff fe4b 	bl	800f5dc <__errno>
 800f946:	2321      	movs	r3, #33	; 0x21
 800f948:	6003      	str	r3, [r0, #0]
 800f94a:	ecbd 8b02 	vpop	{d8}
 800f94e:	ec47 6b10 	vmov	d0, r6, r7
 800f952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f954:	2200      	movs	r2, #0
 800f956:	2300      	movs	r3, #0
 800f958:	4630      	mov	r0, r6
 800f95a:	4639      	mov	r1, r7
 800f95c:	f7f1 f8ce 	bl	8000afc <__aeabi_dcmpeq>
 800f960:	2800      	cmp	r0, #0
 800f962:	d0f2      	beq.n	800f94a <pow+0xa2>
 800f964:	eeb0 0a48 	vmov.f32	s0, s16
 800f968:	eef0 0a68 	vmov.f32	s1, s17
 800f96c:	f002 f9a3 	bl	8011cb6 <finite>
 800f970:	2800      	cmp	r0, #0
 800f972:	d0ea      	beq.n	800f94a <pow+0xa2>
 800f974:	ec45 4b10 	vmov	d0, r4, r5
 800f978:	f002 f99d 	bl	8011cb6 <finite>
 800f97c:	e7c3      	b.n	800f906 <pow+0x5e>
 800f97e:	4f01      	ldr	r7, [pc, #4]	; (800f984 <pow+0xdc>)
 800f980:	2600      	movs	r6, #0
 800f982:	e7e2      	b.n	800f94a <pow+0xa2>
 800f984:	3ff00000 	.word	0x3ff00000

0800f988 <sqrt>:
 800f988:	b538      	push	{r3, r4, r5, lr}
 800f98a:	ed2d 8b02 	vpush	{d8}
 800f98e:	ec55 4b10 	vmov	r4, r5, d0
 800f992:	f001 f9c1 	bl	8010d18 <__ieee754_sqrt>
 800f996:	4622      	mov	r2, r4
 800f998:	462b      	mov	r3, r5
 800f99a:	4620      	mov	r0, r4
 800f99c:	4629      	mov	r1, r5
 800f99e:	eeb0 8a40 	vmov.f32	s16, s0
 800f9a2:	eef0 8a60 	vmov.f32	s17, s1
 800f9a6:	f7f1 f8db 	bl	8000b60 <__aeabi_dcmpun>
 800f9aa:	b990      	cbnz	r0, 800f9d2 <sqrt+0x4a>
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	4620      	mov	r0, r4
 800f9b2:	4629      	mov	r1, r5
 800f9b4:	f7f1 f8ac 	bl	8000b10 <__aeabi_dcmplt>
 800f9b8:	b158      	cbz	r0, 800f9d2 <sqrt+0x4a>
 800f9ba:	f7ff fe0f 	bl	800f5dc <__errno>
 800f9be:	2321      	movs	r3, #33	; 0x21
 800f9c0:	6003      	str	r3, [r0, #0]
 800f9c2:	2200      	movs	r2, #0
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	4610      	mov	r0, r2
 800f9c8:	4619      	mov	r1, r3
 800f9ca:	f7f0 ff59 	bl	8000880 <__aeabi_ddiv>
 800f9ce:	ec41 0b18 	vmov	d8, r0, r1
 800f9d2:	eeb0 0a48 	vmov.f32	s0, s16
 800f9d6:	eef0 0a68 	vmov.f32	s1, s17
 800f9da:	ecbd 8b02 	vpop	{d8}
 800f9de:	bd38      	pop	{r3, r4, r5, pc}

0800f9e0 <__ieee754_acos>:
 800f9e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e4:	ec55 4b10 	vmov	r4, r5, d0
 800f9e8:	49b7      	ldr	r1, [pc, #732]	; (800fcc8 <__ieee754_acos+0x2e8>)
 800f9ea:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f9ee:	428b      	cmp	r3, r1
 800f9f0:	dd1b      	ble.n	800fa2a <__ieee754_acos+0x4a>
 800f9f2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800f9f6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f9fa:	4323      	orrs	r3, r4
 800f9fc:	d106      	bne.n	800fa0c <__ieee754_acos+0x2c>
 800f9fe:	2d00      	cmp	r5, #0
 800fa00:	f300 8211 	bgt.w	800fe26 <__ieee754_acos+0x446>
 800fa04:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800fc60 <__ieee754_acos+0x280>
 800fa08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa0c:	ee10 2a10 	vmov	r2, s0
 800fa10:	462b      	mov	r3, r5
 800fa12:	ee10 0a10 	vmov	r0, s0
 800fa16:	4629      	mov	r1, r5
 800fa18:	f7f0 fc50 	bl	80002bc <__aeabi_dsub>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	f7f0 ff2e 	bl	8000880 <__aeabi_ddiv>
 800fa24:	ec41 0b10 	vmov	d0, r0, r1
 800fa28:	e7ee      	b.n	800fa08 <__ieee754_acos+0x28>
 800fa2a:	49a8      	ldr	r1, [pc, #672]	; (800fccc <__ieee754_acos+0x2ec>)
 800fa2c:	428b      	cmp	r3, r1
 800fa2e:	f300 8087 	bgt.w	800fb40 <__ieee754_acos+0x160>
 800fa32:	4aa7      	ldr	r2, [pc, #668]	; (800fcd0 <__ieee754_acos+0x2f0>)
 800fa34:	4293      	cmp	r3, r2
 800fa36:	f340 81f9 	ble.w	800fe2c <__ieee754_acos+0x44c>
 800fa3a:	ee10 2a10 	vmov	r2, s0
 800fa3e:	ee10 0a10 	vmov	r0, s0
 800fa42:	462b      	mov	r3, r5
 800fa44:	4629      	mov	r1, r5
 800fa46:	f7f0 fdf1 	bl	800062c <__aeabi_dmul>
 800fa4a:	a387      	add	r3, pc, #540	; (adr r3, 800fc68 <__ieee754_acos+0x288>)
 800fa4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa50:	4606      	mov	r6, r0
 800fa52:	460f      	mov	r7, r1
 800fa54:	f7f0 fdea 	bl	800062c <__aeabi_dmul>
 800fa58:	a385      	add	r3, pc, #532	; (adr r3, 800fc70 <__ieee754_acos+0x290>)
 800fa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa5e:	f7f0 fc2f 	bl	80002c0 <__adddf3>
 800fa62:	4632      	mov	r2, r6
 800fa64:	463b      	mov	r3, r7
 800fa66:	f7f0 fde1 	bl	800062c <__aeabi_dmul>
 800fa6a:	a383      	add	r3, pc, #524	; (adr r3, 800fc78 <__ieee754_acos+0x298>)
 800fa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa70:	f7f0 fc24 	bl	80002bc <__aeabi_dsub>
 800fa74:	4632      	mov	r2, r6
 800fa76:	463b      	mov	r3, r7
 800fa78:	f7f0 fdd8 	bl	800062c <__aeabi_dmul>
 800fa7c:	a380      	add	r3, pc, #512	; (adr r3, 800fc80 <__ieee754_acos+0x2a0>)
 800fa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa82:	f7f0 fc1d 	bl	80002c0 <__adddf3>
 800fa86:	4632      	mov	r2, r6
 800fa88:	463b      	mov	r3, r7
 800fa8a:	f7f0 fdcf 	bl	800062c <__aeabi_dmul>
 800fa8e:	a37e      	add	r3, pc, #504	; (adr r3, 800fc88 <__ieee754_acos+0x2a8>)
 800fa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa94:	f7f0 fc12 	bl	80002bc <__aeabi_dsub>
 800fa98:	4632      	mov	r2, r6
 800fa9a:	463b      	mov	r3, r7
 800fa9c:	f7f0 fdc6 	bl	800062c <__aeabi_dmul>
 800faa0:	a37b      	add	r3, pc, #492	; (adr r3, 800fc90 <__ieee754_acos+0x2b0>)
 800faa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa6:	f7f0 fc0b 	bl	80002c0 <__adddf3>
 800faaa:	4632      	mov	r2, r6
 800faac:	463b      	mov	r3, r7
 800faae:	f7f0 fdbd 	bl	800062c <__aeabi_dmul>
 800fab2:	a379      	add	r3, pc, #484	; (adr r3, 800fc98 <__ieee754_acos+0x2b8>)
 800fab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab8:	4680      	mov	r8, r0
 800faba:	4689      	mov	r9, r1
 800fabc:	4630      	mov	r0, r6
 800fabe:	4639      	mov	r1, r7
 800fac0:	f7f0 fdb4 	bl	800062c <__aeabi_dmul>
 800fac4:	a376      	add	r3, pc, #472	; (adr r3, 800fca0 <__ieee754_acos+0x2c0>)
 800fac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faca:	f7f0 fbf7 	bl	80002bc <__aeabi_dsub>
 800face:	4632      	mov	r2, r6
 800fad0:	463b      	mov	r3, r7
 800fad2:	f7f0 fdab 	bl	800062c <__aeabi_dmul>
 800fad6:	a374      	add	r3, pc, #464	; (adr r3, 800fca8 <__ieee754_acos+0x2c8>)
 800fad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fadc:	f7f0 fbf0 	bl	80002c0 <__adddf3>
 800fae0:	4632      	mov	r2, r6
 800fae2:	463b      	mov	r3, r7
 800fae4:	f7f0 fda2 	bl	800062c <__aeabi_dmul>
 800fae8:	a371      	add	r3, pc, #452	; (adr r3, 800fcb0 <__ieee754_acos+0x2d0>)
 800faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faee:	f7f0 fbe5 	bl	80002bc <__aeabi_dsub>
 800faf2:	4632      	mov	r2, r6
 800faf4:	463b      	mov	r3, r7
 800faf6:	f7f0 fd99 	bl	800062c <__aeabi_dmul>
 800fafa:	4b76      	ldr	r3, [pc, #472]	; (800fcd4 <__ieee754_acos+0x2f4>)
 800fafc:	2200      	movs	r2, #0
 800fafe:	f7f0 fbdf 	bl	80002c0 <__adddf3>
 800fb02:	4602      	mov	r2, r0
 800fb04:	460b      	mov	r3, r1
 800fb06:	4640      	mov	r0, r8
 800fb08:	4649      	mov	r1, r9
 800fb0a:	f7f0 feb9 	bl	8000880 <__aeabi_ddiv>
 800fb0e:	4622      	mov	r2, r4
 800fb10:	462b      	mov	r3, r5
 800fb12:	f7f0 fd8b 	bl	800062c <__aeabi_dmul>
 800fb16:	4602      	mov	r2, r0
 800fb18:	460b      	mov	r3, r1
 800fb1a:	a167      	add	r1, pc, #412	; (adr r1, 800fcb8 <__ieee754_acos+0x2d8>)
 800fb1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb20:	f7f0 fbcc 	bl	80002bc <__aeabi_dsub>
 800fb24:	4602      	mov	r2, r0
 800fb26:	460b      	mov	r3, r1
 800fb28:	4620      	mov	r0, r4
 800fb2a:	4629      	mov	r1, r5
 800fb2c:	f7f0 fbc6 	bl	80002bc <__aeabi_dsub>
 800fb30:	4602      	mov	r2, r0
 800fb32:	460b      	mov	r3, r1
 800fb34:	a162      	add	r1, pc, #392	; (adr r1, 800fcc0 <__ieee754_acos+0x2e0>)
 800fb36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb3a:	f7f0 fbbf 	bl	80002bc <__aeabi_dsub>
 800fb3e:	e771      	b.n	800fa24 <__ieee754_acos+0x44>
 800fb40:	2d00      	cmp	r5, #0
 800fb42:	f280 80cb 	bge.w	800fcdc <__ieee754_acos+0x2fc>
 800fb46:	ee10 0a10 	vmov	r0, s0
 800fb4a:	4b62      	ldr	r3, [pc, #392]	; (800fcd4 <__ieee754_acos+0x2f4>)
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	4629      	mov	r1, r5
 800fb50:	f7f0 fbb6 	bl	80002c0 <__adddf3>
 800fb54:	4b60      	ldr	r3, [pc, #384]	; (800fcd8 <__ieee754_acos+0x2f8>)
 800fb56:	2200      	movs	r2, #0
 800fb58:	f7f0 fd68 	bl	800062c <__aeabi_dmul>
 800fb5c:	a342      	add	r3, pc, #264	; (adr r3, 800fc68 <__ieee754_acos+0x288>)
 800fb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb62:	4604      	mov	r4, r0
 800fb64:	460d      	mov	r5, r1
 800fb66:	f7f0 fd61 	bl	800062c <__aeabi_dmul>
 800fb6a:	a341      	add	r3, pc, #260	; (adr r3, 800fc70 <__ieee754_acos+0x290>)
 800fb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb70:	f7f0 fba6 	bl	80002c0 <__adddf3>
 800fb74:	4622      	mov	r2, r4
 800fb76:	462b      	mov	r3, r5
 800fb78:	f7f0 fd58 	bl	800062c <__aeabi_dmul>
 800fb7c:	a33e      	add	r3, pc, #248	; (adr r3, 800fc78 <__ieee754_acos+0x298>)
 800fb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb82:	f7f0 fb9b 	bl	80002bc <__aeabi_dsub>
 800fb86:	4622      	mov	r2, r4
 800fb88:	462b      	mov	r3, r5
 800fb8a:	f7f0 fd4f 	bl	800062c <__aeabi_dmul>
 800fb8e:	a33c      	add	r3, pc, #240	; (adr r3, 800fc80 <__ieee754_acos+0x2a0>)
 800fb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb94:	f7f0 fb94 	bl	80002c0 <__adddf3>
 800fb98:	4622      	mov	r2, r4
 800fb9a:	462b      	mov	r3, r5
 800fb9c:	f7f0 fd46 	bl	800062c <__aeabi_dmul>
 800fba0:	a339      	add	r3, pc, #228	; (adr r3, 800fc88 <__ieee754_acos+0x2a8>)
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	f7f0 fb89 	bl	80002bc <__aeabi_dsub>
 800fbaa:	4622      	mov	r2, r4
 800fbac:	462b      	mov	r3, r5
 800fbae:	f7f0 fd3d 	bl	800062c <__aeabi_dmul>
 800fbb2:	a337      	add	r3, pc, #220	; (adr r3, 800fc90 <__ieee754_acos+0x2b0>)
 800fbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb8:	f7f0 fb82 	bl	80002c0 <__adddf3>
 800fbbc:	4622      	mov	r2, r4
 800fbbe:	462b      	mov	r3, r5
 800fbc0:	f7f0 fd34 	bl	800062c <__aeabi_dmul>
 800fbc4:	ec45 4b10 	vmov	d0, r4, r5
 800fbc8:	4680      	mov	r8, r0
 800fbca:	4689      	mov	r9, r1
 800fbcc:	f001 f8a4 	bl	8010d18 <__ieee754_sqrt>
 800fbd0:	a331      	add	r3, pc, #196	; (adr r3, 800fc98 <__ieee754_acos+0x2b8>)
 800fbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	4629      	mov	r1, r5
 800fbda:	ec57 6b10 	vmov	r6, r7, d0
 800fbde:	f7f0 fd25 	bl	800062c <__aeabi_dmul>
 800fbe2:	a32f      	add	r3, pc, #188	; (adr r3, 800fca0 <__ieee754_acos+0x2c0>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	f7f0 fb68 	bl	80002bc <__aeabi_dsub>
 800fbec:	4622      	mov	r2, r4
 800fbee:	462b      	mov	r3, r5
 800fbf0:	f7f0 fd1c 	bl	800062c <__aeabi_dmul>
 800fbf4:	a32c      	add	r3, pc, #176	; (adr r3, 800fca8 <__ieee754_acos+0x2c8>)
 800fbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfa:	f7f0 fb61 	bl	80002c0 <__adddf3>
 800fbfe:	4622      	mov	r2, r4
 800fc00:	462b      	mov	r3, r5
 800fc02:	f7f0 fd13 	bl	800062c <__aeabi_dmul>
 800fc06:	a32a      	add	r3, pc, #168	; (adr r3, 800fcb0 <__ieee754_acos+0x2d0>)
 800fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0c:	f7f0 fb56 	bl	80002bc <__aeabi_dsub>
 800fc10:	4622      	mov	r2, r4
 800fc12:	462b      	mov	r3, r5
 800fc14:	f7f0 fd0a 	bl	800062c <__aeabi_dmul>
 800fc18:	4b2e      	ldr	r3, [pc, #184]	; (800fcd4 <__ieee754_acos+0x2f4>)
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	f7f0 fb50 	bl	80002c0 <__adddf3>
 800fc20:	4602      	mov	r2, r0
 800fc22:	460b      	mov	r3, r1
 800fc24:	4640      	mov	r0, r8
 800fc26:	4649      	mov	r1, r9
 800fc28:	f7f0 fe2a 	bl	8000880 <__aeabi_ddiv>
 800fc2c:	4632      	mov	r2, r6
 800fc2e:	463b      	mov	r3, r7
 800fc30:	f7f0 fcfc 	bl	800062c <__aeabi_dmul>
 800fc34:	a320      	add	r3, pc, #128	; (adr r3, 800fcb8 <__ieee754_acos+0x2d8>)
 800fc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3a:	f7f0 fb3f 	bl	80002bc <__aeabi_dsub>
 800fc3e:	4632      	mov	r2, r6
 800fc40:	463b      	mov	r3, r7
 800fc42:	f7f0 fb3d 	bl	80002c0 <__adddf3>
 800fc46:	4602      	mov	r2, r0
 800fc48:	460b      	mov	r3, r1
 800fc4a:	f7f0 fb39 	bl	80002c0 <__adddf3>
 800fc4e:	4602      	mov	r2, r0
 800fc50:	460b      	mov	r3, r1
 800fc52:	a103      	add	r1, pc, #12	; (adr r1, 800fc60 <__ieee754_acos+0x280>)
 800fc54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc58:	e76f      	b.n	800fb3a <__ieee754_acos+0x15a>
 800fc5a:	bf00      	nop
 800fc5c:	f3af 8000 	nop.w
 800fc60:	54442d18 	.word	0x54442d18
 800fc64:	400921fb 	.word	0x400921fb
 800fc68:	0dfdf709 	.word	0x0dfdf709
 800fc6c:	3f023de1 	.word	0x3f023de1
 800fc70:	7501b288 	.word	0x7501b288
 800fc74:	3f49efe0 	.word	0x3f49efe0
 800fc78:	b5688f3b 	.word	0xb5688f3b
 800fc7c:	3fa48228 	.word	0x3fa48228
 800fc80:	0e884455 	.word	0x0e884455
 800fc84:	3fc9c155 	.word	0x3fc9c155
 800fc88:	03eb6f7d 	.word	0x03eb6f7d
 800fc8c:	3fd4d612 	.word	0x3fd4d612
 800fc90:	55555555 	.word	0x55555555
 800fc94:	3fc55555 	.word	0x3fc55555
 800fc98:	b12e9282 	.word	0xb12e9282
 800fc9c:	3fb3b8c5 	.word	0x3fb3b8c5
 800fca0:	1b8d0159 	.word	0x1b8d0159
 800fca4:	3fe6066c 	.word	0x3fe6066c
 800fca8:	9c598ac8 	.word	0x9c598ac8
 800fcac:	40002ae5 	.word	0x40002ae5
 800fcb0:	1c8a2d4b 	.word	0x1c8a2d4b
 800fcb4:	40033a27 	.word	0x40033a27
 800fcb8:	33145c07 	.word	0x33145c07
 800fcbc:	3c91a626 	.word	0x3c91a626
 800fcc0:	54442d18 	.word	0x54442d18
 800fcc4:	3ff921fb 	.word	0x3ff921fb
 800fcc8:	3fefffff 	.word	0x3fefffff
 800fccc:	3fdfffff 	.word	0x3fdfffff
 800fcd0:	3c600000 	.word	0x3c600000
 800fcd4:	3ff00000 	.word	0x3ff00000
 800fcd8:	3fe00000 	.word	0x3fe00000
 800fcdc:	ee10 2a10 	vmov	r2, s0
 800fce0:	462b      	mov	r3, r5
 800fce2:	496d      	ldr	r1, [pc, #436]	; (800fe98 <__ieee754_acos+0x4b8>)
 800fce4:	2000      	movs	r0, #0
 800fce6:	f7f0 fae9 	bl	80002bc <__aeabi_dsub>
 800fcea:	4b6c      	ldr	r3, [pc, #432]	; (800fe9c <__ieee754_acos+0x4bc>)
 800fcec:	2200      	movs	r2, #0
 800fcee:	f7f0 fc9d 	bl	800062c <__aeabi_dmul>
 800fcf2:	4604      	mov	r4, r0
 800fcf4:	460d      	mov	r5, r1
 800fcf6:	ec45 4b10 	vmov	d0, r4, r5
 800fcfa:	f001 f80d 	bl	8010d18 <__ieee754_sqrt>
 800fcfe:	a34e      	add	r3, pc, #312	; (adr r3, 800fe38 <__ieee754_acos+0x458>)
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	4620      	mov	r0, r4
 800fd06:	4629      	mov	r1, r5
 800fd08:	ec59 8b10 	vmov	r8, r9, d0
 800fd0c:	f7f0 fc8e 	bl	800062c <__aeabi_dmul>
 800fd10:	a34b      	add	r3, pc, #300	; (adr r3, 800fe40 <__ieee754_acos+0x460>)
 800fd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd16:	f7f0 fad3 	bl	80002c0 <__adddf3>
 800fd1a:	4622      	mov	r2, r4
 800fd1c:	462b      	mov	r3, r5
 800fd1e:	f7f0 fc85 	bl	800062c <__aeabi_dmul>
 800fd22:	a349      	add	r3, pc, #292	; (adr r3, 800fe48 <__ieee754_acos+0x468>)
 800fd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd28:	f7f0 fac8 	bl	80002bc <__aeabi_dsub>
 800fd2c:	4622      	mov	r2, r4
 800fd2e:	462b      	mov	r3, r5
 800fd30:	f7f0 fc7c 	bl	800062c <__aeabi_dmul>
 800fd34:	a346      	add	r3, pc, #280	; (adr r3, 800fe50 <__ieee754_acos+0x470>)
 800fd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3a:	f7f0 fac1 	bl	80002c0 <__adddf3>
 800fd3e:	4622      	mov	r2, r4
 800fd40:	462b      	mov	r3, r5
 800fd42:	f7f0 fc73 	bl	800062c <__aeabi_dmul>
 800fd46:	a344      	add	r3, pc, #272	; (adr r3, 800fe58 <__ieee754_acos+0x478>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	f7f0 fab6 	bl	80002bc <__aeabi_dsub>
 800fd50:	4622      	mov	r2, r4
 800fd52:	462b      	mov	r3, r5
 800fd54:	f7f0 fc6a 	bl	800062c <__aeabi_dmul>
 800fd58:	a341      	add	r3, pc, #260	; (adr r3, 800fe60 <__ieee754_acos+0x480>)
 800fd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5e:	f7f0 faaf 	bl	80002c0 <__adddf3>
 800fd62:	4622      	mov	r2, r4
 800fd64:	462b      	mov	r3, r5
 800fd66:	f7f0 fc61 	bl	800062c <__aeabi_dmul>
 800fd6a:	a33f      	add	r3, pc, #252	; (adr r3, 800fe68 <__ieee754_acos+0x488>)
 800fd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd70:	4682      	mov	sl, r0
 800fd72:	468b      	mov	fp, r1
 800fd74:	4620      	mov	r0, r4
 800fd76:	4629      	mov	r1, r5
 800fd78:	f7f0 fc58 	bl	800062c <__aeabi_dmul>
 800fd7c:	a33c      	add	r3, pc, #240	; (adr r3, 800fe70 <__ieee754_acos+0x490>)
 800fd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd82:	f7f0 fa9b 	bl	80002bc <__aeabi_dsub>
 800fd86:	4622      	mov	r2, r4
 800fd88:	462b      	mov	r3, r5
 800fd8a:	f7f0 fc4f 	bl	800062c <__aeabi_dmul>
 800fd8e:	a33a      	add	r3, pc, #232	; (adr r3, 800fe78 <__ieee754_acos+0x498>)
 800fd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd94:	f7f0 fa94 	bl	80002c0 <__adddf3>
 800fd98:	4622      	mov	r2, r4
 800fd9a:	462b      	mov	r3, r5
 800fd9c:	f7f0 fc46 	bl	800062c <__aeabi_dmul>
 800fda0:	a337      	add	r3, pc, #220	; (adr r3, 800fe80 <__ieee754_acos+0x4a0>)
 800fda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda6:	f7f0 fa89 	bl	80002bc <__aeabi_dsub>
 800fdaa:	4622      	mov	r2, r4
 800fdac:	462b      	mov	r3, r5
 800fdae:	f7f0 fc3d 	bl	800062c <__aeabi_dmul>
 800fdb2:	4b39      	ldr	r3, [pc, #228]	; (800fe98 <__ieee754_acos+0x4b8>)
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	f7f0 fa83 	bl	80002c0 <__adddf3>
 800fdba:	4602      	mov	r2, r0
 800fdbc:	460b      	mov	r3, r1
 800fdbe:	4650      	mov	r0, sl
 800fdc0:	4659      	mov	r1, fp
 800fdc2:	f7f0 fd5d 	bl	8000880 <__aeabi_ddiv>
 800fdc6:	4642      	mov	r2, r8
 800fdc8:	464b      	mov	r3, r9
 800fdca:	f7f0 fc2f 	bl	800062c <__aeabi_dmul>
 800fdce:	2600      	movs	r6, #0
 800fdd0:	4682      	mov	sl, r0
 800fdd2:	468b      	mov	fp, r1
 800fdd4:	4632      	mov	r2, r6
 800fdd6:	464b      	mov	r3, r9
 800fdd8:	4630      	mov	r0, r6
 800fdda:	4649      	mov	r1, r9
 800fddc:	f7f0 fc26 	bl	800062c <__aeabi_dmul>
 800fde0:	4602      	mov	r2, r0
 800fde2:	460b      	mov	r3, r1
 800fde4:	4620      	mov	r0, r4
 800fde6:	4629      	mov	r1, r5
 800fde8:	f7f0 fa68 	bl	80002bc <__aeabi_dsub>
 800fdec:	4632      	mov	r2, r6
 800fdee:	4604      	mov	r4, r0
 800fdf0:	460d      	mov	r5, r1
 800fdf2:	464b      	mov	r3, r9
 800fdf4:	4640      	mov	r0, r8
 800fdf6:	4649      	mov	r1, r9
 800fdf8:	f7f0 fa62 	bl	80002c0 <__adddf3>
 800fdfc:	4602      	mov	r2, r0
 800fdfe:	460b      	mov	r3, r1
 800fe00:	4620      	mov	r0, r4
 800fe02:	4629      	mov	r1, r5
 800fe04:	f7f0 fd3c 	bl	8000880 <__aeabi_ddiv>
 800fe08:	4602      	mov	r2, r0
 800fe0a:	460b      	mov	r3, r1
 800fe0c:	4650      	mov	r0, sl
 800fe0e:	4659      	mov	r1, fp
 800fe10:	f7f0 fa56 	bl	80002c0 <__adddf3>
 800fe14:	4632      	mov	r2, r6
 800fe16:	464b      	mov	r3, r9
 800fe18:	f7f0 fa52 	bl	80002c0 <__adddf3>
 800fe1c:	4602      	mov	r2, r0
 800fe1e:	460b      	mov	r3, r1
 800fe20:	f7f0 fa4e 	bl	80002c0 <__adddf3>
 800fe24:	e5fe      	b.n	800fa24 <__ieee754_acos+0x44>
 800fe26:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800fe88 <__ieee754_acos+0x4a8>
 800fe2a:	e5ed      	b.n	800fa08 <__ieee754_acos+0x28>
 800fe2c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800fe90 <__ieee754_acos+0x4b0>
 800fe30:	e5ea      	b.n	800fa08 <__ieee754_acos+0x28>
 800fe32:	bf00      	nop
 800fe34:	f3af 8000 	nop.w
 800fe38:	0dfdf709 	.word	0x0dfdf709
 800fe3c:	3f023de1 	.word	0x3f023de1
 800fe40:	7501b288 	.word	0x7501b288
 800fe44:	3f49efe0 	.word	0x3f49efe0
 800fe48:	b5688f3b 	.word	0xb5688f3b
 800fe4c:	3fa48228 	.word	0x3fa48228
 800fe50:	0e884455 	.word	0x0e884455
 800fe54:	3fc9c155 	.word	0x3fc9c155
 800fe58:	03eb6f7d 	.word	0x03eb6f7d
 800fe5c:	3fd4d612 	.word	0x3fd4d612
 800fe60:	55555555 	.word	0x55555555
 800fe64:	3fc55555 	.word	0x3fc55555
 800fe68:	b12e9282 	.word	0xb12e9282
 800fe6c:	3fb3b8c5 	.word	0x3fb3b8c5
 800fe70:	1b8d0159 	.word	0x1b8d0159
 800fe74:	3fe6066c 	.word	0x3fe6066c
 800fe78:	9c598ac8 	.word	0x9c598ac8
 800fe7c:	40002ae5 	.word	0x40002ae5
 800fe80:	1c8a2d4b 	.word	0x1c8a2d4b
 800fe84:	40033a27 	.word	0x40033a27
	...
 800fe90:	54442d18 	.word	0x54442d18
 800fe94:	3ff921fb 	.word	0x3ff921fb
 800fe98:	3ff00000 	.word	0x3ff00000
 800fe9c:	3fe00000 	.word	0x3fe00000

0800fea0 <__ieee754_pow>:
 800fea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fea4:	ed2d 8b06 	vpush	{d8-d10}
 800fea8:	b089      	sub	sp, #36	; 0x24
 800feaa:	ed8d 1b00 	vstr	d1, [sp]
 800feae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800feb2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800feb6:	ea58 0102 	orrs.w	r1, r8, r2
 800feba:	ec57 6b10 	vmov	r6, r7, d0
 800febe:	d115      	bne.n	800feec <__ieee754_pow+0x4c>
 800fec0:	19b3      	adds	r3, r6, r6
 800fec2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800fec6:	4152      	adcs	r2, r2
 800fec8:	4299      	cmp	r1, r3
 800feca:	4b89      	ldr	r3, [pc, #548]	; (80100f0 <__ieee754_pow+0x250>)
 800fecc:	4193      	sbcs	r3, r2
 800fece:	f080 84d2 	bcs.w	8010876 <__ieee754_pow+0x9d6>
 800fed2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fed6:	4630      	mov	r0, r6
 800fed8:	4639      	mov	r1, r7
 800feda:	f7f0 f9f1 	bl	80002c0 <__adddf3>
 800fede:	ec41 0b10 	vmov	d0, r0, r1
 800fee2:	b009      	add	sp, #36	; 0x24
 800fee4:	ecbd 8b06 	vpop	{d8-d10}
 800fee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feec:	4b81      	ldr	r3, [pc, #516]	; (80100f4 <__ieee754_pow+0x254>)
 800feee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800fef2:	429c      	cmp	r4, r3
 800fef4:	ee10 aa10 	vmov	sl, s0
 800fef8:	463d      	mov	r5, r7
 800fefa:	dc06      	bgt.n	800ff0a <__ieee754_pow+0x6a>
 800fefc:	d101      	bne.n	800ff02 <__ieee754_pow+0x62>
 800fefe:	2e00      	cmp	r6, #0
 800ff00:	d1e7      	bne.n	800fed2 <__ieee754_pow+0x32>
 800ff02:	4598      	cmp	r8, r3
 800ff04:	dc01      	bgt.n	800ff0a <__ieee754_pow+0x6a>
 800ff06:	d10f      	bne.n	800ff28 <__ieee754_pow+0x88>
 800ff08:	b172      	cbz	r2, 800ff28 <__ieee754_pow+0x88>
 800ff0a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ff0e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ff12:	ea55 050a 	orrs.w	r5, r5, sl
 800ff16:	d1dc      	bne.n	800fed2 <__ieee754_pow+0x32>
 800ff18:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ff1c:	18db      	adds	r3, r3, r3
 800ff1e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ff22:	4152      	adcs	r2, r2
 800ff24:	429d      	cmp	r5, r3
 800ff26:	e7d0      	b.n	800feca <__ieee754_pow+0x2a>
 800ff28:	2d00      	cmp	r5, #0
 800ff2a:	da3b      	bge.n	800ffa4 <__ieee754_pow+0x104>
 800ff2c:	4b72      	ldr	r3, [pc, #456]	; (80100f8 <__ieee754_pow+0x258>)
 800ff2e:	4598      	cmp	r8, r3
 800ff30:	dc51      	bgt.n	800ffd6 <__ieee754_pow+0x136>
 800ff32:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ff36:	4598      	cmp	r8, r3
 800ff38:	f340 84ac 	ble.w	8010894 <__ieee754_pow+0x9f4>
 800ff3c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ff40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ff44:	2b14      	cmp	r3, #20
 800ff46:	dd0f      	ble.n	800ff68 <__ieee754_pow+0xc8>
 800ff48:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ff4c:	fa22 f103 	lsr.w	r1, r2, r3
 800ff50:	fa01 f303 	lsl.w	r3, r1, r3
 800ff54:	4293      	cmp	r3, r2
 800ff56:	f040 849d 	bne.w	8010894 <__ieee754_pow+0x9f4>
 800ff5a:	f001 0101 	and.w	r1, r1, #1
 800ff5e:	f1c1 0302 	rsb	r3, r1, #2
 800ff62:	9304      	str	r3, [sp, #16]
 800ff64:	b182      	cbz	r2, 800ff88 <__ieee754_pow+0xe8>
 800ff66:	e05f      	b.n	8010028 <__ieee754_pow+0x188>
 800ff68:	2a00      	cmp	r2, #0
 800ff6a:	d15b      	bne.n	8010024 <__ieee754_pow+0x184>
 800ff6c:	f1c3 0314 	rsb	r3, r3, #20
 800ff70:	fa48 f103 	asr.w	r1, r8, r3
 800ff74:	fa01 f303 	lsl.w	r3, r1, r3
 800ff78:	4543      	cmp	r3, r8
 800ff7a:	f040 8488 	bne.w	801088e <__ieee754_pow+0x9ee>
 800ff7e:	f001 0101 	and.w	r1, r1, #1
 800ff82:	f1c1 0302 	rsb	r3, r1, #2
 800ff86:	9304      	str	r3, [sp, #16]
 800ff88:	4b5c      	ldr	r3, [pc, #368]	; (80100fc <__ieee754_pow+0x25c>)
 800ff8a:	4598      	cmp	r8, r3
 800ff8c:	d132      	bne.n	800fff4 <__ieee754_pow+0x154>
 800ff8e:	f1b9 0f00 	cmp.w	r9, #0
 800ff92:	f280 8478 	bge.w	8010886 <__ieee754_pow+0x9e6>
 800ff96:	4959      	ldr	r1, [pc, #356]	; (80100fc <__ieee754_pow+0x25c>)
 800ff98:	4632      	mov	r2, r6
 800ff9a:	463b      	mov	r3, r7
 800ff9c:	2000      	movs	r0, #0
 800ff9e:	f7f0 fc6f 	bl	8000880 <__aeabi_ddiv>
 800ffa2:	e79c      	b.n	800fede <__ieee754_pow+0x3e>
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	9304      	str	r3, [sp, #16]
 800ffa8:	2a00      	cmp	r2, #0
 800ffaa:	d13d      	bne.n	8010028 <__ieee754_pow+0x188>
 800ffac:	4b51      	ldr	r3, [pc, #324]	; (80100f4 <__ieee754_pow+0x254>)
 800ffae:	4598      	cmp	r8, r3
 800ffb0:	d1ea      	bne.n	800ff88 <__ieee754_pow+0xe8>
 800ffb2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ffb6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ffba:	ea53 030a 	orrs.w	r3, r3, sl
 800ffbe:	f000 845a 	beq.w	8010876 <__ieee754_pow+0x9d6>
 800ffc2:	4b4f      	ldr	r3, [pc, #316]	; (8010100 <__ieee754_pow+0x260>)
 800ffc4:	429c      	cmp	r4, r3
 800ffc6:	dd08      	ble.n	800ffda <__ieee754_pow+0x13a>
 800ffc8:	f1b9 0f00 	cmp.w	r9, #0
 800ffcc:	f2c0 8457 	blt.w	801087e <__ieee754_pow+0x9de>
 800ffd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffd4:	e783      	b.n	800fede <__ieee754_pow+0x3e>
 800ffd6:	2302      	movs	r3, #2
 800ffd8:	e7e5      	b.n	800ffa6 <__ieee754_pow+0x106>
 800ffda:	f1b9 0f00 	cmp.w	r9, #0
 800ffde:	f04f 0000 	mov.w	r0, #0
 800ffe2:	f04f 0100 	mov.w	r1, #0
 800ffe6:	f6bf af7a 	bge.w	800fede <__ieee754_pow+0x3e>
 800ffea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ffee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fff2:	e774      	b.n	800fede <__ieee754_pow+0x3e>
 800fff4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800fff8:	d106      	bne.n	8010008 <__ieee754_pow+0x168>
 800fffa:	4632      	mov	r2, r6
 800fffc:	463b      	mov	r3, r7
 800fffe:	4630      	mov	r0, r6
 8010000:	4639      	mov	r1, r7
 8010002:	f7f0 fb13 	bl	800062c <__aeabi_dmul>
 8010006:	e76a      	b.n	800fede <__ieee754_pow+0x3e>
 8010008:	4b3e      	ldr	r3, [pc, #248]	; (8010104 <__ieee754_pow+0x264>)
 801000a:	4599      	cmp	r9, r3
 801000c:	d10c      	bne.n	8010028 <__ieee754_pow+0x188>
 801000e:	2d00      	cmp	r5, #0
 8010010:	db0a      	blt.n	8010028 <__ieee754_pow+0x188>
 8010012:	ec47 6b10 	vmov	d0, r6, r7
 8010016:	b009      	add	sp, #36	; 0x24
 8010018:	ecbd 8b06 	vpop	{d8-d10}
 801001c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010020:	f000 be7a 	b.w	8010d18 <__ieee754_sqrt>
 8010024:	2300      	movs	r3, #0
 8010026:	9304      	str	r3, [sp, #16]
 8010028:	ec47 6b10 	vmov	d0, r6, r7
 801002c:	f001 fe3a 	bl	8011ca4 <fabs>
 8010030:	ec51 0b10 	vmov	r0, r1, d0
 8010034:	f1ba 0f00 	cmp.w	sl, #0
 8010038:	d129      	bne.n	801008e <__ieee754_pow+0x1ee>
 801003a:	b124      	cbz	r4, 8010046 <__ieee754_pow+0x1a6>
 801003c:	4b2f      	ldr	r3, [pc, #188]	; (80100fc <__ieee754_pow+0x25c>)
 801003e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010042:	429a      	cmp	r2, r3
 8010044:	d123      	bne.n	801008e <__ieee754_pow+0x1ee>
 8010046:	f1b9 0f00 	cmp.w	r9, #0
 801004a:	da05      	bge.n	8010058 <__ieee754_pow+0x1b8>
 801004c:	4602      	mov	r2, r0
 801004e:	460b      	mov	r3, r1
 8010050:	2000      	movs	r0, #0
 8010052:	492a      	ldr	r1, [pc, #168]	; (80100fc <__ieee754_pow+0x25c>)
 8010054:	f7f0 fc14 	bl	8000880 <__aeabi_ddiv>
 8010058:	2d00      	cmp	r5, #0
 801005a:	f6bf af40 	bge.w	800fede <__ieee754_pow+0x3e>
 801005e:	9b04      	ldr	r3, [sp, #16]
 8010060:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010064:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010068:	4323      	orrs	r3, r4
 801006a:	d108      	bne.n	801007e <__ieee754_pow+0x1de>
 801006c:	4602      	mov	r2, r0
 801006e:	460b      	mov	r3, r1
 8010070:	4610      	mov	r0, r2
 8010072:	4619      	mov	r1, r3
 8010074:	f7f0 f922 	bl	80002bc <__aeabi_dsub>
 8010078:	4602      	mov	r2, r0
 801007a:	460b      	mov	r3, r1
 801007c:	e78f      	b.n	800ff9e <__ieee754_pow+0xfe>
 801007e:	9b04      	ldr	r3, [sp, #16]
 8010080:	2b01      	cmp	r3, #1
 8010082:	f47f af2c 	bne.w	800fede <__ieee754_pow+0x3e>
 8010086:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801008a:	4619      	mov	r1, r3
 801008c:	e727      	b.n	800fede <__ieee754_pow+0x3e>
 801008e:	0feb      	lsrs	r3, r5, #31
 8010090:	3b01      	subs	r3, #1
 8010092:	9306      	str	r3, [sp, #24]
 8010094:	9a06      	ldr	r2, [sp, #24]
 8010096:	9b04      	ldr	r3, [sp, #16]
 8010098:	4313      	orrs	r3, r2
 801009a:	d102      	bne.n	80100a2 <__ieee754_pow+0x202>
 801009c:	4632      	mov	r2, r6
 801009e:	463b      	mov	r3, r7
 80100a0:	e7e6      	b.n	8010070 <__ieee754_pow+0x1d0>
 80100a2:	4b19      	ldr	r3, [pc, #100]	; (8010108 <__ieee754_pow+0x268>)
 80100a4:	4598      	cmp	r8, r3
 80100a6:	f340 80fb 	ble.w	80102a0 <__ieee754_pow+0x400>
 80100aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80100ae:	4598      	cmp	r8, r3
 80100b0:	4b13      	ldr	r3, [pc, #76]	; (8010100 <__ieee754_pow+0x260>)
 80100b2:	dd0c      	ble.n	80100ce <__ieee754_pow+0x22e>
 80100b4:	429c      	cmp	r4, r3
 80100b6:	dc0f      	bgt.n	80100d8 <__ieee754_pow+0x238>
 80100b8:	f1b9 0f00 	cmp.w	r9, #0
 80100bc:	da0f      	bge.n	80100de <__ieee754_pow+0x23e>
 80100be:	2000      	movs	r0, #0
 80100c0:	b009      	add	sp, #36	; 0x24
 80100c2:	ecbd 8b06 	vpop	{d8-d10}
 80100c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100ca:	f001 bde2 	b.w	8011c92 <__math_oflow>
 80100ce:	429c      	cmp	r4, r3
 80100d0:	dbf2      	blt.n	80100b8 <__ieee754_pow+0x218>
 80100d2:	4b0a      	ldr	r3, [pc, #40]	; (80100fc <__ieee754_pow+0x25c>)
 80100d4:	429c      	cmp	r4, r3
 80100d6:	dd19      	ble.n	801010c <__ieee754_pow+0x26c>
 80100d8:	f1b9 0f00 	cmp.w	r9, #0
 80100dc:	dcef      	bgt.n	80100be <__ieee754_pow+0x21e>
 80100de:	2000      	movs	r0, #0
 80100e0:	b009      	add	sp, #36	; 0x24
 80100e2:	ecbd 8b06 	vpop	{d8-d10}
 80100e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100ea:	f001 bdc9 	b.w	8011c80 <__math_uflow>
 80100ee:	bf00      	nop
 80100f0:	fff00000 	.word	0xfff00000
 80100f4:	7ff00000 	.word	0x7ff00000
 80100f8:	433fffff 	.word	0x433fffff
 80100fc:	3ff00000 	.word	0x3ff00000
 8010100:	3fefffff 	.word	0x3fefffff
 8010104:	3fe00000 	.word	0x3fe00000
 8010108:	41e00000 	.word	0x41e00000
 801010c:	4b60      	ldr	r3, [pc, #384]	; (8010290 <__ieee754_pow+0x3f0>)
 801010e:	2200      	movs	r2, #0
 8010110:	f7f0 f8d4 	bl	80002bc <__aeabi_dsub>
 8010114:	a354      	add	r3, pc, #336	; (adr r3, 8010268 <__ieee754_pow+0x3c8>)
 8010116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801011a:	4604      	mov	r4, r0
 801011c:	460d      	mov	r5, r1
 801011e:	f7f0 fa85 	bl	800062c <__aeabi_dmul>
 8010122:	a353      	add	r3, pc, #332	; (adr r3, 8010270 <__ieee754_pow+0x3d0>)
 8010124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010128:	4606      	mov	r6, r0
 801012a:	460f      	mov	r7, r1
 801012c:	4620      	mov	r0, r4
 801012e:	4629      	mov	r1, r5
 8010130:	f7f0 fa7c 	bl	800062c <__aeabi_dmul>
 8010134:	4b57      	ldr	r3, [pc, #348]	; (8010294 <__ieee754_pow+0x3f4>)
 8010136:	4682      	mov	sl, r0
 8010138:	468b      	mov	fp, r1
 801013a:	2200      	movs	r2, #0
 801013c:	4620      	mov	r0, r4
 801013e:	4629      	mov	r1, r5
 8010140:	f7f0 fa74 	bl	800062c <__aeabi_dmul>
 8010144:	4602      	mov	r2, r0
 8010146:	460b      	mov	r3, r1
 8010148:	a14b      	add	r1, pc, #300	; (adr r1, 8010278 <__ieee754_pow+0x3d8>)
 801014a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801014e:	f7f0 f8b5 	bl	80002bc <__aeabi_dsub>
 8010152:	4622      	mov	r2, r4
 8010154:	462b      	mov	r3, r5
 8010156:	f7f0 fa69 	bl	800062c <__aeabi_dmul>
 801015a:	4602      	mov	r2, r0
 801015c:	460b      	mov	r3, r1
 801015e:	2000      	movs	r0, #0
 8010160:	494d      	ldr	r1, [pc, #308]	; (8010298 <__ieee754_pow+0x3f8>)
 8010162:	f7f0 f8ab 	bl	80002bc <__aeabi_dsub>
 8010166:	4622      	mov	r2, r4
 8010168:	4680      	mov	r8, r0
 801016a:	4689      	mov	r9, r1
 801016c:	462b      	mov	r3, r5
 801016e:	4620      	mov	r0, r4
 8010170:	4629      	mov	r1, r5
 8010172:	f7f0 fa5b 	bl	800062c <__aeabi_dmul>
 8010176:	4602      	mov	r2, r0
 8010178:	460b      	mov	r3, r1
 801017a:	4640      	mov	r0, r8
 801017c:	4649      	mov	r1, r9
 801017e:	f7f0 fa55 	bl	800062c <__aeabi_dmul>
 8010182:	a33f      	add	r3, pc, #252	; (adr r3, 8010280 <__ieee754_pow+0x3e0>)
 8010184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010188:	f7f0 fa50 	bl	800062c <__aeabi_dmul>
 801018c:	4602      	mov	r2, r0
 801018e:	460b      	mov	r3, r1
 8010190:	4650      	mov	r0, sl
 8010192:	4659      	mov	r1, fp
 8010194:	f7f0 f892 	bl	80002bc <__aeabi_dsub>
 8010198:	4602      	mov	r2, r0
 801019a:	460b      	mov	r3, r1
 801019c:	4680      	mov	r8, r0
 801019e:	4689      	mov	r9, r1
 80101a0:	4630      	mov	r0, r6
 80101a2:	4639      	mov	r1, r7
 80101a4:	f7f0 f88c 	bl	80002c0 <__adddf3>
 80101a8:	2000      	movs	r0, #0
 80101aa:	4632      	mov	r2, r6
 80101ac:	463b      	mov	r3, r7
 80101ae:	4604      	mov	r4, r0
 80101b0:	460d      	mov	r5, r1
 80101b2:	f7f0 f883 	bl	80002bc <__aeabi_dsub>
 80101b6:	4602      	mov	r2, r0
 80101b8:	460b      	mov	r3, r1
 80101ba:	4640      	mov	r0, r8
 80101bc:	4649      	mov	r1, r9
 80101be:	f7f0 f87d 	bl	80002bc <__aeabi_dsub>
 80101c2:	9b04      	ldr	r3, [sp, #16]
 80101c4:	9a06      	ldr	r2, [sp, #24]
 80101c6:	3b01      	subs	r3, #1
 80101c8:	4313      	orrs	r3, r2
 80101ca:	4682      	mov	sl, r0
 80101cc:	468b      	mov	fp, r1
 80101ce:	f040 81e7 	bne.w	80105a0 <__ieee754_pow+0x700>
 80101d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010288 <__ieee754_pow+0x3e8>
 80101d6:	eeb0 8a47 	vmov.f32	s16, s14
 80101da:	eef0 8a67 	vmov.f32	s17, s15
 80101de:	e9dd 6700 	ldrd	r6, r7, [sp]
 80101e2:	2600      	movs	r6, #0
 80101e4:	4632      	mov	r2, r6
 80101e6:	463b      	mov	r3, r7
 80101e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101ec:	f7f0 f866 	bl	80002bc <__aeabi_dsub>
 80101f0:	4622      	mov	r2, r4
 80101f2:	462b      	mov	r3, r5
 80101f4:	f7f0 fa1a 	bl	800062c <__aeabi_dmul>
 80101f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101fc:	4680      	mov	r8, r0
 80101fe:	4689      	mov	r9, r1
 8010200:	4650      	mov	r0, sl
 8010202:	4659      	mov	r1, fp
 8010204:	f7f0 fa12 	bl	800062c <__aeabi_dmul>
 8010208:	4602      	mov	r2, r0
 801020a:	460b      	mov	r3, r1
 801020c:	4640      	mov	r0, r8
 801020e:	4649      	mov	r1, r9
 8010210:	f7f0 f856 	bl	80002c0 <__adddf3>
 8010214:	4632      	mov	r2, r6
 8010216:	463b      	mov	r3, r7
 8010218:	4680      	mov	r8, r0
 801021a:	4689      	mov	r9, r1
 801021c:	4620      	mov	r0, r4
 801021e:	4629      	mov	r1, r5
 8010220:	f7f0 fa04 	bl	800062c <__aeabi_dmul>
 8010224:	460b      	mov	r3, r1
 8010226:	4604      	mov	r4, r0
 8010228:	460d      	mov	r5, r1
 801022a:	4602      	mov	r2, r0
 801022c:	4649      	mov	r1, r9
 801022e:	4640      	mov	r0, r8
 8010230:	f7f0 f846 	bl	80002c0 <__adddf3>
 8010234:	4b19      	ldr	r3, [pc, #100]	; (801029c <__ieee754_pow+0x3fc>)
 8010236:	4299      	cmp	r1, r3
 8010238:	ec45 4b19 	vmov	d9, r4, r5
 801023c:	4606      	mov	r6, r0
 801023e:	460f      	mov	r7, r1
 8010240:	468b      	mov	fp, r1
 8010242:	f340 82f1 	ble.w	8010828 <__ieee754_pow+0x988>
 8010246:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801024a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801024e:	4303      	orrs	r3, r0
 8010250:	f000 81e4 	beq.w	801061c <__ieee754_pow+0x77c>
 8010254:	ec51 0b18 	vmov	r0, r1, d8
 8010258:	2200      	movs	r2, #0
 801025a:	2300      	movs	r3, #0
 801025c:	f7f0 fc58 	bl	8000b10 <__aeabi_dcmplt>
 8010260:	3800      	subs	r0, #0
 8010262:	bf18      	it	ne
 8010264:	2001      	movne	r0, #1
 8010266:	e72b      	b.n	80100c0 <__ieee754_pow+0x220>
 8010268:	60000000 	.word	0x60000000
 801026c:	3ff71547 	.word	0x3ff71547
 8010270:	f85ddf44 	.word	0xf85ddf44
 8010274:	3e54ae0b 	.word	0x3e54ae0b
 8010278:	55555555 	.word	0x55555555
 801027c:	3fd55555 	.word	0x3fd55555
 8010280:	652b82fe 	.word	0x652b82fe
 8010284:	3ff71547 	.word	0x3ff71547
 8010288:	00000000 	.word	0x00000000
 801028c:	bff00000 	.word	0xbff00000
 8010290:	3ff00000 	.word	0x3ff00000
 8010294:	3fd00000 	.word	0x3fd00000
 8010298:	3fe00000 	.word	0x3fe00000
 801029c:	408fffff 	.word	0x408fffff
 80102a0:	4bd5      	ldr	r3, [pc, #852]	; (80105f8 <__ieee754_pow+0x758>)
 80102a2:	402b      	ands	r3, r5
 80102a4:	2200      	movs	r2, #0
 80102a6:	b92b      	cbnz	r3, 80102b4 <__ieee754_pow+0x414>
 80102a8:	4bd4      	ldr	r3, [pc, #848]	; (80105fc <__ieee754_pow+0x75c>)
 80102aa:	f7f0 f9bf 	bl	800062c <__aeabi_dmul>
 80102ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80102b2:	460c      	mov	r4, r1
 80102b4:	1523      	asrs	r3, r4, #20
 80102b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80102ba:	4413      	add	r3, r2
 80102bc:	9305      	str	r3, [sp, #20]
 80102be:	4bd0      	ldr	r3, [pc, #832]	; (8010600 <__ieee754_pow+0x760>)
 80102c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80102c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80102c8:	429c      	cmp	r4, r3
 80102ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80102ce:	dd08      	ble.n	80102e2 <__ieee754_pow+0x442>
 80102d0:	4bcc      	ldr	r3, [pc, #816]	; (8010604 <__ieee754_pow+0x764>)
 80102d2:	429c      	cmp	r4, r3
 80102d4:	f340 8162 	ble.w	801059c <__ieee754_pow+0x6fc>
 80102d8:	9b05      	ldr	r3, [sp, #20]
 80102da:	3301      	adds	r3, #1
 80102dc:	9305      	str	r3, [sp, #20]
 80102de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80102e2:	2400      	movs	r4, #0
 80102e4:	00e3      	lsls	r3, r4, #3
 80102e6:	9307      	str	r3, [sp, #28]
 80102e8:	4bc7      	ldr	r3, [pc, #796]	; (8010608 <__ieee754_pow+0x768>)
 80102ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80102ee:	ed93 7b00 	vldr	d7, [r3]
 80102f2:	4629      	mov	r1, r5
 80102f4:	ec53 2b17 	vmov	r2, r3, d7
 80102f8:	eeb0 9a47 	vmov.f32	s18, s14
 80102fc:	eef0 9a67 	vmov.f32	s19, s15
 8010300:	4682      	mov	sl, r0
 8010302:	f7ef ffdb 	bl	80002bc <__aeabi_dsub>
 8010306:	4652      	mov	r2, sl
 8010308:	4606      	mov	r6, r0
 801030a:	460f      	mov	r7, r1
 801030c:	462b      	mov	r3, r5
 801030e:	ec51 0b19 	vmov	r0, r1, d9
 8010312:	f7ef ffd5 	bl	80002c0 <__adddf3>
 8010316:	4602      	mov	r2, r0
 8010318:	460b      	mov	r3, r1
 801031a:	2000      	movs	r0, #0
 801031c:	49bb      	ldr	r1, [pc, #748]	; (801060c <__ieee754_pow+0x76c>)
 801031e:	f7f0 faaf 	bl	8000880 <__aeabi_ddiv>
 8010322:	ec41 0b1a 	vmov	d10, r0, r1
 8010326:	4602      	mov	r2, r0
 8010328:	460b      	mov	r3, r1
 801032a:	4630      	mov	r0, r6
 801032c:	4639      	mov	r1, r7
 801032e:	f7f0 f97d 	bl	800062c <__aeabi_dmul>
 8010332:	2300      	movs	r3, #0
 8010334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010338:	9302      	str	r3, [sp, #8]
 801033a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801033e:	46ab      	mov	fp, r5
 8010340:	106d      	asrs	r5, r5, #1
 8010342:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010346:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801034a:	ec41 0b18 	vmov	d8, r0, r1
 801034e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010352:	2200      	movs	r2, #0
 8010354:	4640      	mov	r0, r8
 8010356:	4649      	mov	r1, r9
 8010358:	4614      	mov	r4, r2
 801035a:	461d      	mov	r5, r3
 801035c:	f7f0 f966 	bl	800062c <__aeabi_dmul>
 8010360:	4602      	mov	r2, r0
 8010362:	460b      	mov	r3, r1
 8010364:	4630      	mov	r0, r6
 8010366:	4639      	mov	r1, r7
 8010368:	f7ef ffa8 	bl	80002bc <__aeabi_dsub>
 801036c:	ec53 2b19 	vmov	r2, r3, d9
 8010370:	4606      	mov	r6, r0
 8010372:	460f      	mov	r7, r1
 8010374:	4620      	mov	r0, r4
 8010376:	4629      	mov	r1, r5
 8010378:	f7ef ffa0 	bl	80002bc <__aeabi_dsub>
 801037c:	4602      	mov	r2, r0
 801037e:	460b      	mov	r3, r1
 8010380:	4650      	mov	r0, sl
 8010382:	4659      	mov	r1, fp
 8010384:	f7ef ff9a 	bl	80002bc <__aeabi_dsub>
 8010388:	4642      	mov	r2, r8
 801038a:	464b      	mov	r3, r9
 801038c:	f7f0 f94e 	bl	800062c <__aeabi_dmul>
 8010390:	4602      	mov	r2, r0
 8010392:	460b      	mov	r3, r1
 8010394:	4630      	mov	r0, r6
 8010396:	4639      	mov	r1, r7
 8010398:	f7ef ff90 	bl	80002bc <__aeabi_dsub>
 801039c:	ec53 2b1a 	vmov	r2, r3, d10
 80103a0:	f7f0 f944 	bl	800062c <__aeabi_dmul>
 80103a4:	ec53 2b18 	vmov	r2, r3, d8
 80103a8:	ec41 0b19 	vmov	d9, r0, r1
 80103ac:	ec51 0b18 	vmov	r0, r1, d8
 80103b0:	f7f0 f93c 	bl	800062c <__aeabi_dmul>
 80103b4:	a37c      	add	r3, pc, #496	; (adr r3, 80105a8 <__ieee754_pow+0x708>)
 80103b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ba:	4604      	mov	r4, r0
 80103bc:	460d      	mov	r5, r1
 80103be:	f7f0 f935 	bl	800062c <__aeabi_dmul>
 80103c2:	a37b      	add	r3, pc, #492	; (adr r3, 80105b0 <__ieee754_pow+0x710>)
 80103c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c8:	f7ef ff7a 	bl	80002c0 <__adddf3>
 80103cc:	4622      	mov	r2, r4
 80103ce:	462b      	mov	r3, r5
 80103d0:	f7f0 f92c 	bl	800062c <__aeabi_dmul>
 80103d4:	a378      	add	r3, pc, #480	; (adr r3, 80105b8 <__ieee754_pow+0x718>)
 80103d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103da:	f7ef ff71 	bl	80002c0 <__adddf3>
 80103de:	4622      	mov	r2, r4
 80103e0:	462b      	mov	r3, r5
 80103e2:	f7f0 f923 	bl	800062c <__aeabi_dmul>
 80103e6:	a376      	add	r3, pc, #472	; (adr r3, 80105c0 <__ieee754_pow+0x720>)
 80103e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ec:	f7ef ff68 	bl	80002c0 <__adddf3>
 80103f0:	4622      	mov	r2, r4
 80103f2:	462b      	mov	r3, r5
 80103f4:	f7f0 f91a 	bl	800062c <__aeabi_dmul>
 80103f8:	a373      	add	r3, pc, #460	; (adr r3, 80105c8 <__ieee754_pow+0x728>)
 80103fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fe:	f7ef ff5f 	bl	80002c0 <__adddf3>
 8010402:	4622      	mov	r2, r4
 8010404:	462b      	mov	r3, r5
 8010406:	f7f0 f911 	bl	800062c <__aeabi_dmul>
 801040a:	a371      	add	r3, pc, #452	; (adr r3, 80105d0 <__ieee754_pow+0x730>)
 801040c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010410:	f7ef ff56 	bl	80002c0 <__adddf3>
 8010414:	4622      	mov	r2, r4
 8010416:	4606      	mov	r6, r0
 8010418:	460f      	mov	r7, r1
 801041a:	462b      	mov	r3, r5
 801041c:	4620      	mov	r0, r4
 801041e:	4629      	mov	r1, r5
 8010420:	f7f0 f904 	bl	800062c <__aeabi_dmul>
 8010424:	4602      	mov	r2, r0
 8010426:	460b      	mov	r3, r1
 8010428:	4630      	mov	r0, r6
 801042a:	4639      	mov	r1, r7
 801042c:	f7f0 f8fe 	bl	800062c <__aeabi_dmul>
 8010430:	4642      	mov	r2, r8
 8010432:	4604      	mov	r4, r0
 8010434:	460d      	mov	r5, r1
 8010436:	464b      	mov	r3, r9
 8010438:	ec51 0b18 	vmov	r0, r1, d8
 801043c:	f7ef ff40 	bl	80002c0 <__adddf3>
 8010440:	ec53 2b19 	vmov	r2, r3, d9
 8010444:	f7f0 f8f2 	bl	800062c <__aeabi_dmul>
 8010448:	4622      	mov	r2, r4
 801044a:	462b      	mov	r3, r5
 801044c:	f7ef ff38 	bl	80002c0 <__adddf3>
 8010450:	4642      	mov	r2, r8
 8010452:	4682      	mov	sl, r0
 8010454:	468b      	mov	fp, r1
 8010456:	464b      	mov	r3, r9
 8010458:	4640      	mov	r0, r8
 801045a:	4649      	mov	r1, r9
 801045c:	f7f0 f8e6 	bl	800062c <__aeabi_dmul>
 8010460:	4b6b      	ldr	r3, [pc, #428]	; (8010610 <__ieee754_pow+0x770>)
 8010462:	2200      	movs	r2, #0
 8010464:	4606      	mov	r6, r0
 8010466:	460f      	mov	r7, r1
 8010468:	f7ef ff2a 	bl	80002c0 <__adddf3>
 801046c:	4652      	mov	r2, sl
 801046e:	465b      	mov	r3, fp
 8010470:	f7ef ff26 	bl	80002c0 <__adddf3>
 8010474:	2000      	movs	r0, #0
 8010476:	4604      	mov	r4, r0
 8010478:	460d      	mov	r5, r1
 801047a:	4602      	mov	r2, r0
 801047c:	460b      	mov	r3, r1
 801047e:	4640      	mov	r0, r8
 8010480:	4649      	mov	r1, r9
 8010482:	f7f0 f8d3 	bl	800062c <__aeabi_dmul>
 8010486:	4b62      	ldr	r3, [pc, #392]	; (8010610 <__ieee754_pow+0x770>)
 8010488:	4680      	mov	r8, r0
 801048a:	4689      	mov	r9, r1
 801048c:	2200      	movs	r2, #0
 801048e:	4620      	mov	r0, r4
 8010490:	4629      	mov	r1, r5
 8010492:	f7ef ff13 	bl	80002bc <__aeabi_dsub>
 8010496:	4632      	mov	r2, r6
 8010498:	463b      	mov	r3, r7
 801049a:	f7ef ff0f 	bl	80002bc <__aeabi_dsub>
 801049e:	4602      	mov	r2, r0
 80104a0:	460b      	mov	r3, r1
 80104a2:	4650      	mov	r0, sl
 80104a4:	4659      	mov	r1, fp
 80104a6:	f7ef ff09 	bl	80002bc <__aeabi_dsub>
 80104aa:	ec53 2b18 	vmov	r2, r3, d8
 80104ae:	f7f0 f8bd 	bl	800062c <__aeabi_dmul>
 80104b2:	4622      	mov	r2, r4
 80104b4:	4606      	mov	r6, r0
 80104b6:	460f      	mov	r7, r1
 80104b8:	462b      	mov	r3, r5
 80104ba:	ec51 0b19 	vmov	r0, r1, d9
 80104be:	f7f0 f8b5 	bl	800062c <__aeabi_dmul>
 80104c2:	4602      	mov	r2, r0
 80104c4:	460b      	mov	r3, r1
 80104c6:	4630      	mov	r0, r6
 80104c8:	4639      	mov	r1, r7
 80104ca:	f7ef fef9 	bl	80002c0 <__adddf3>
 80104ce:	4606      	mov	r6, r0
 80104d0:	460f      	mov	r7, r1
 80104d2:	4602      	mov	r2, r0
 80104d4:	460b      	mov	r3, r1
 80104d6:	4640      	mov	r0, r8
 80104d8:	4649      	mov	r1, r9
 80104da:	f7ef fef1 	bl	80002c0 <__adddf3>
 80104de:	a33e      	add	r3, pc, #248	; (adr r3, 80105d8 <__ieee754_pow+0x738>)
 80104e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e4:	2000      	movs	r0, #0
 80104e6:	4604      	mov	r4, r0
 80104e8:	460d      	mov	r5, r1
 80104ea:	f7f0 f89f 	bl	800062c <__aeabi_dmul>
 80104ee:	4642      	mov	r2, r8
 80104f0:	ec41 0b18 	vmov	d8, r0, r1
 80104f4:	464b      	mov	r3, r9
 80104f6:	4620      	mov	r0, r4
 80104f8:	4629      	mov	r1, r5
 80104fa:	f7ef fedf 	bl	80002bc <__aeabi_dsub>
 80104fe:	4602      	mov	r2, r0
 8010500:	460b      	mov	r3, r1
 8010502:	4630      	mov	r0, r6
 8010504:	4639      	mov	r1, r7
 8010506:	f7ef fed9 	bl	80002bc <__aeabi_dsub>
 801050a:	a335      	add	r3, pc, #212	; (adr r3, 80105e0 <__ieee754_pow+0x740>)
 801050c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010510:	f7f0 f88c 	bl	800062c <__aeabi_dmul>
 8010514:	a334      	add	r3, pc, #208	; (adr r3, 80105e8 <__ieee754_pow+0x748>)
 8010516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801051a:	4606      	mov	r6, r0
 801051c:	460f      	mov	r7, r1
 801051e:	4620      	mov	r0, r4
 8010520:	4629      	mov	r1, r5
 8010522:	f7f0 f883 	bl	800062c <__aeabi_dmul>
 8010526:	4602      	mov	r2, r0
 8010528:	460b      	mov	r3, r1
 801052a:	4630      	mov	r0, r6
 801052c:	4639      	mov	r1, r7
 801052e:	f7ef fec7 	bl	80002c0 <__adddf3>
 8010532:	9a07      	ldr	r2, [sp, #28]
 8010534:	4b37      	ldr	r3, [pc, #220]	; (8010614 <__ieee754_pow+0x774>)
 8010536:	4413      	add	r3, r2
 8010538:	e9d3 2300 	ldrd	r2, r3, [r3]
 801053c:	f7ef fec0 	bl	80002c0 <__adddf3>
 8010540:	4682      	mov	sl, r0
 8010542:	9805      	ldr	r0, [sp, #20]
 8010544:	468b      	mov	fp, r1
 8010546:	f7f0 f807 	bl	8000558 <__aeabi_i2d>
 801054a:	9a07      	ldr	r2, [sp, #28]
 801054c:	4b32      	ldr	r3, [pc, #200]	; (8010618 <__ieee754_pow+0x778>)
 801054e:	4413      	add	r3, r2
 8010550:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010554:	4606      	mov	r6, r0
 8010556:	460f      	mov	r7, r1
 8010558:	4652      	mov	r2, sl
 801055a:	465b      	mov	r3, fp
 801055c:	ec51 0b18 	vmov	r0, r1, d8
 8010560:	f7ef feae 	bl	80002c0 <__adddf3>
 8010564:	4642      	mov	r2, r8
 8010566:	464b      	mov	r3, r9
 8010568:	f7ef feaa 	bl	80002c0 <__adddf3>
 801056c:	4632      	mov	r2, r6
 801056e:	463b      	mov	r3, r7
 8010570:	f7ef fea6 	bl	80002c0 <__adddf3>
 8010574:	2000      	movs	r0, #0
 8010576:	4632      	mov	r2, r6
 8010578:	463b      	mov	r3, r7
 801057a:	4604      	mov	r4, r0
 801057c:	460d      	mov	r5, r1
 801057e:	f7ef fe9d 	bl	80002bc <__aeabi_dsub>
 8010582:	4642      	mov	r2, r8
 8010584:	464b      	mov	r3, r9
 8010586:	f7ef fe99 	bl	80002bc <__aeabi_dsub>
 801058a:	ec53 2b18 	vmov	r2, r3, d8
 801058e:	f7ef fe95 	bl	80002bc <__aeabi_dsub>
 8010592:	4602      	mov	r2, r0
 8010594:	460b      	mov	r3, r1
 8010596:	4650      	mov	r0, sl
 8010598:	4659      	mov	r1, fp
 801059a:	e610      	b.n	80101be <__ieee754_pow+0x31e>
 801059c:	2401      	movs	r4, #1
 801059e:	e6a1      	b.n	80102e4 <__ieee754_pow+0x444>
 80105a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80105f0 <__ieee754_pow+0x750>
 80105a4:	e617      	b.n	80101d6 <__ieee754_pow+0x336>
 80105a6:	bf00      	nop
 80105a8:	4a454eef 	.word	0x4a454eef
 80105ac:	3fca7e28 	.word	0x3fca7e28
 80105b0:	93c9db65 	.word	0x93c9db65
 80105b4:	3fcd864a 	.word	0x3fcd864a
 80105b8:	a91d4101 	.word	0xa91d4101
 80105bc:	3fd17460 	.word	0x3fd17460
 80105c0:	518f264d 	.word	0x518f264d
 80105c4:	3fd55555 	.word	0x3fd55555
 80105c8:	db6fabff 	.word	0xdb6fabff
 80105cc:	3fdb6db6 	.word	0x3fdb6db6
 80105d0:	33333303 	.word	0x33333303
 80105d4:	3fe33333 	.word	0x3fe33333
 80105d8:	e0000000 	.word	0xe0000000
 80105dc:	3feec709 	.word	0x3feec709
 80105e0:	dc3a03fd 	.word	0xdc3a03fd
 80105e4:	3feec709 	.word	0x3feec709
 80105e8:	145b01f5 	.word	0x145b01f5
 80105ec:	be3e2fe0 	.word	0xbe3e2fe0
 80105f0:	00000000 	.word	0x00000000
 80105f4:	3ff00000 	.word	0x3ff00000
 80105f8:	7ff00000 	.word	0x7ff00000
 80105fc:	43400000 	.word	0x43400000
 8010600:	0003988e 	.word	0x0003988e
 8010604:	000bb679 	.word	0x000bb679
 8010608:	0803f370 	.word	0x0803f370
 801060c:	3ff00000 	.word	0x3ff00000
 8010610:	40080000 	.word	0x40080000
 8010614:	0803f390 	.word	0x0803f390
 8010618:	0803f380 	.word	0x0803f380
 801061c:	a3b5      	add	r3, pc, #724	; (adr r3, 80108f4 <__ieee754_pow+0xa54>)
 801061e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010622:	4640      	mov	r0, r8
 8010624:	4649      	mov	r1, r9
 8010626:	f7ef fe4b 	bl	80002c0 <__adddf3>
 801062a:	4622      	mov	r2, r4
 801062c:	ec41 0b1a 	vmov	d10, r0, r1
 8010630:	462b      	mov	r3, r5
 8010632:	4630      	mov	r0, r6
 8010634:	4639      	mov	r1, r7
 8010636:	f7ef fe41 	bl	80002bc <__aeabi_dsub>
 801063a:	4602      	mov	r2, r0
 801063c:	460b      	mov	r3, r1
 801063e:	ec51 0b1a 	vmov	r0, r1, d10
 8010642:	f7f0 fa83 	bl	8000b4c <__aeabi_dcmpgt>
 8010646:	2800      	cmp	r0, #0
 8010648:	f47f ae04 	bne.w	8010254 <__ieee754_pow+0x3b4>
 801064c:	4aa4      	ldr	r2, [pc, #656]	; (80108e0 <__ieee754_pow+0xa40>)
 801064e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010652:	4293      	cmp	r3, r2
 8010654:	f340 8108 	ble.w	8010868 <__ieee754_pow+0x9c8>
 8010658:	151b      	asrs	r3, r3, #20
 801065a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801065e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010662:	fa4a f303 	asr.w	r3, sl, r3
 8010666:	445b      	add	r3, fp
 8010668:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801066c:	4e9d      	ldr	r6, [pc, #628]	; (80108e4 <__ieee754_pow+0xa44>)
 801066e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010672:	4116      	asrs	r6, r2
 8010674:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010678:	2000      	movs	r0, #0
 801067a:	ea23 0106 	bic.w	r1, r3, r6
 801067e:	f1c2 0214 	rsb	r2, r2, #20
 8010682:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010686:	fa4a fa02 	asr.w	sl, sl, r2
 801068a:	f1bb 0f00 	cmp.w	fp, #0
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	4620      	mov	r0, r4
 8010694:	4629      	mov	r1, r5
 8010696:	bfb8      	it	lt
 8010698:	f1ca 0a00 	rsblt	sl, sl, #0
 801069c:	f7ef fe0e 	bl	80002bc <__aeabi_dsub>
 80106a0:	ec41 0b19 	vmov	d9, r0, r1
 80106a4:	4642      	mov	r2, r8
 80106a6:	464b      	mov	r3, r9
 80106a8:	ec51 0b19 	vmov	r0, r1, d9
 80106ac:	f7ef fe08 	bl	80002c0 <__adddf3>
 80106b0:	a37b      	add	r3, pc, #492	; (adr r3, 80108a0 <__ieee754_pow+0xa00>)
 80106b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b6:	2000      	movs	r0, #0
 80106b8:	4604      	mov	r4, r0
 80106ba:	460d      	mov	r5, r1
 80106bc:	f7ef ffb6 	bl	800062c <__aeabi_dmul>
 80106c0:	ec53 2b19 	vmov	r2, r3, d9
 80106c4:	4606      	mov	r6, r0
 80106c6:	460f      	mov	r7, r1
 80106c8:	4620      	mov	r0, r4
 80106ca:	4629      	mov	r1, r5
 80106cc:	f7ef fdf6 	bl	80002bc <__aeabi_dsub>
 80106d0:	4602      	mov	r2, r0
 80106d2:	460b      	mov	r3, r1
 80106d4:	4640      	mov	r0, r8
 80106d6:	4649      	mov	r1, r9
 80106d8:	f7ef fdf0 	bl	80002bc <__aeabi_dsub>
 80106dc:	a372      	add	r3, pc, #456	; (adr r3, 80108a8 <__ieee754_pow+0xa08>)
 80106de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e2:	f7ef ffa3 	bl	800062c <__aeabi_dmul>
 80106e6:	a372      	add	r3, pc, #456	; (adr r3, 80108b0 <__ieee754_pow+0xa10>)
 80106e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ec:	4680      	mov	r8, r0
 80106ee:	4689      	mov	r9, r1
 80106f0:	4620      	mov	r0, r4
 80106f2:	4629      	mov	r1, r5
 80106f4:	f7ef ff9a 	bl	800062c <__aeabi_dmul>
 80106f8:	4602      	mov	r2, r0
 80106fa:	460b      	mov	r3, r1
 80106fc:	4640      	mov	r0, r8
 80106fe:	4649      	mov	r1, r9
 8010700:	f7ef fdde 	bl	80002c0 <__adddf3>
 8010704:	4604      	mov	r4, r0
 8010706:	460d      	mov	r5, r1
 8010708:	4602      	mov	r2, r0
 801070a:	460b      	mov	r3, r1
 801070c:	4630      	mov	r0, r6
 801070e:	4639      	mov	r1, r7
 8010710:	f7ef fdd6 	bl	80002c0 <__adddf3>
 8010714:	4632      	mov	r2, r6
 8010716:	463b      	mov	r3, r7
 8010718:	4680      	mov	r8, r0
 801071a:	4689      	mov	r9, r1
 801071c:	f7ef fdce 	bl	80002bc <__aeabi_dsub>
 8010720:	4602      	mov	r2, r0
 8010722:	460b      	mov	r3, r1
 8010724:	4620      	mov	r0, r4
 8010726:	4629      	mov	r1, r5
 8010728:	f7ef fdc8 	bl	80002bc <__aeabi_dsub>
 801072c:	4642      	mov	r2, r8
 801072e:	4606      	mov	r6, r0
 8010730:	460f      	mov	r7, r1
 8010732:	464b      	mov	r3, r9
 8010734:	4640      	mov	r0, r8
 8010736:	4649      	mov	r1, r9
 8010738:	f7ef ff78 	bl	800062c <__aeabi_dmul>
 801073c:	a35e      	add	r3, pc, #376	; (adr r3, 80108b8 <__ieee754_pow+0xa18>)
 801073e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010742:	4604      	mov	r4, r0
 8010744:	460d      	mov	r5, r1
 8010746:	f7ef ff71 	bl	800062c <__aeabi_dmul>
 801074a:	a35d      	add	r3, pc, #372	; (adr r3, 80108c0 <__ieee754_pow+0xa20>)
 801074c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010750:	f7ef fdb4 	bl	80002bc <__aeabi_dsub>
 8010754:	4622      	mov	r2, r4
 8010756:	462b      	mov	r3, r5
 8010758:	f7ef ff68 	bl	800062c <__aeabi_dmul>
 801075c:	a35a      	add	r3, pc, #360	; (adr r3, 80108c8 <__ieee754_pow+0xa28>)
 801075e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010762:	f7ef fdad 	bl	80002c0 <__adddf3>
 8010766:	4622      	mov	r2, r4
 8010768:	462b      	mov	r3, r5
 801076a:	f7ef ff5f 	bl	800062c <__aeabi_dmul>
 801076e:	a358      	add	r3, pc, #352	; (adr r3, 80108d0 <__ieee754_pow+0xa30>)
 8010770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010774:	f7ef fda2 	bl	80002bc <__aeabi_dsub>
 8010778:	4622      	mov	r2, r4
 801077a:	462b      	mov	r3, r5
 801077c:	f7ef ff56 	bl	800062c <__aeabi_dmul>
 8010780:	a355      	add	r3, pc, #340	; (adr r3, 80108d8 <__ieee754_pow+0xa38>)
 8010782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010786:	f7ef fd9b 	bl	80002c0 <__adddf3>
 801078a:	4622      	mov	r2, r4
 801078c:	462b      	mov	r3, r5
 801078e:	f7ef ff4d 	bl	800062c <__aeabi_dmul>
 8010792:	4602      	mov	r2, r0
 8010794:	460b      	mov	r3, r1
 8010796:	4640      	mov	r0, r8
 8010798:	4649      	mov	r1, r9
 801079a:	f7ef fd8f 	bl	80002bc <__aeabi_dsub>
 801079e:	4604      	mov	r4, r0
 80107a0:	460d      	mov	r5, r1
 80107a2:	4602      	mov	r2, r0
 80107a4:	460b      	mov	r3, r1
 80107a6:	4640      	mov	r0, r8
 80107a8:	4649      	mov	r1, r9
 80107aa:	f7ef ff3f 	bl	800062c <__aeabi_dmul>
 80107ae:	2200      	movs	r2, #0
 80107b0:	ec41 0b19 	vmov	d9, r0, r1
 80107b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80107b8:	4620      	mov	r0, r4
 80107ba:	4629      	mov	r1, r5
 80107bc:	f7ef fd7e 	bl	80002bc <__aeabi_dsub>
 80107c0:	4602      	mov	r2, r0
 80107c2:	460b      	mov	r3, r1
 80107c4:	ec51 0b19 	vmov	r0, r1, d9
 80107c8:	f7f0 f85a 	bl	8000880 <__aeabi_ddiv>
 80107cc:	4632      	mov	r2, r6
 80107ce:	4604      	mov	r4, r0
 80107d0:	460d      	mov	r5, r1
 80107d2:	463b      	mov	r3, r7
 80107d4:	4640      	mov	r0, r8
 80107d6:	4649      	mov	r1, r9
 80107d8:	f7ef ff28 	bl	800062c <__aeabi_dmul>
 80107dc:	4632      	mov	r2, r6
 80107de:	463b      	mov	r3, r7
 80107e0:	f7ef fd6e 	bl	80002c0 <__adddf3>
 80107e4:	4602      	mov	r2, r0
 80107e6:	460b      	mov	r3, r1
 80107e8:	4620      	mov	r0, r4
 80107ea:	4629      	mov	r1, r5
 80107ec:	f7ef fd66 	bl	80002bc <__aeabi_dsub>
 80107f0:	4642      	mov	r2, r8
 80107f2:	464b      	mov	r3, r9
 80107f4:	f7ef fd62 	bl	80002bc <__aeabi_dsub>
 80107f8:	460b      	mov	r3, r1
 80107fa:	4602      	mov	r2, r0
 80107fc:	493a      	ldr	r1, [pc, #232]	; (80108e8 <__ieee754_pow+0xa48>)
 80107fe:	2000      	movs	r0, #0
 8010800:	f7ef fd5c 	bl	80002bc <__aeabi_dsub>
 8010804:	ec41 0b10 	vmov	d0, r0, r1
 8010808:	ee10 3a90 	vmov	r3, s1
 801080c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010810:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010814:	da2b      	bge.n	801086e <__ieee754_pow+0x9ce>
 8010816:	4650      	mov	r0, sl
 8010818:	f001 fae2 	bl	8011de0 <scalbn>
 801081c:	ec51 0b10 	vmov	r0, r1, d0
 8010820:	ec53 2b18 	vmov	r2, r3, d8
 8010824:	f7ff bbed 	b.w	8010002 <__ieee754_pow+0x162>
 8010828:	4b30      	ldr	r3, [pc, #192]	; (80108ec <__ieee754_pow+0xa4c>)
 801082a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801082e:	429e      	cmp	r6, r3
 8010830:	f77f af0c 	ble.w	801064c <__ieee754_pow+0x7ac>
 8010834:	4b2e      	ldr	r3, [pc, #184]	; (80108f0 <__ieee754_pow+0xa50>)
 8010836:	440b      	add	r3, r1
 8010838:	4303      	orrs	r3, r0
 801083a:	d009      	beq.n	8010850 <__ieee754_pow+0x9b0>
 801083c:	ec51 0b18 	vmov	r0, r1, d8
 8010840:	2200      	movs	r2, #0
 8010842:	2300      	movs	r3, #0
 8010844:	f7f0 f964 	bl	8000b10 <__aeabi_dcmplt>
 8010848:	3800      	subs	r0, #0
 801084a:	bf18      	it	ne
 801084c:	2001      	movne	r0, #1
 801084e:	e447      	b.n	80100e0 <__ieee754_pow+0x240>
 8010850:	4622      	mov	r2, r4
 8010852:	462b      	mov	r3, r5
 8010854:	f7ef fd32 	bl	80002bc <__aeabi_dsub>
 8010858:	4642      	mov	r2, r8
 801085a:	464b      	mov	r3, r9
 801085c:	f7f0 f96c 	bl	8000b38 <__aeabi_dcmpge>
 8010860:	2800      	cmp	r0, #0
 8010862:	f43f aef3 	beq.w	801064c <__ieee754_pow+0x7ac>
 8010866:	e7e9      	b.n	801083c <__ieee754_pow+0x99c>
 8010868:	f04f 0a00 	mov.w	sl, #0
 801086c:	e71a      	b.n	80106a4 <__ieee754_pow+0x804>
 801086e:	ec51 0b10 	vmov	r0, r1, d0
 8010872:	4619      	mov	r1, r3
 8010874:	e7d4      	b.n	8010820 <__ieee754_pow+0x980>
 8010876:	491c      	ldr	r1, [pc, #112]	; (80108e8 <__ieee754_pow+0xa48>)
 8010878:	2000      	movs	r0, #0
 801087a:	f7ff bb30 	b.w	800fede <__ieee754_pow+0x3e>
 801087e:	2000      	movs	r0, #0
 8010880:	2100      	movs	r1, #0
 8010882:	f7ff bb2c 	b.w	800fede <__ieee754_pow+0x3e>
 8010886:	4630      	mov	r0, r6
 8010888:	4639      	mov	r1, r7
 801088a:	f7ff bb28 	b.w	800fede <__ieee754_pow+0x3e>
 801088e:	9204      	str	r2, [sp, #16]
 8010890:	f7ff bb7a 	b.w	800ff88 <__ieee754_pow+0xe8>
 8010894:	2300      	movs	r3, #0
 8010896:	f7ff bb64 	b.w	800ff62 <__ieee754_pow+0xc2>
 801089a:	bf00      	nop
 801089c:	f3af 8000 	nop.w
 80108a0:	00000000 	.word	0x00000000
 80108a4:	3fe62e43 	.word	0x3fe62e43
 80108a8:	fefa39ef 	.word	0xfefa39ef
 80108ac:	3fe62e42 	.word	0x3fe62e42
 80108b0:	0ca86c39 	.word	0x0ca86c39
 80108b4:	be205c61 	.word	0xbe205c61
 80108b8:	72bea4d0 	.word	0x72bea4d0
 80108bc:	3e663769 	.word	0x3e663769
 80108c0:	c5d26bf1 	.word	0xc5d26bf1
 80108c4:	3ebbbd41 	.word	0x3ebbbd41
 80108c8:	af25de2c 	.word	0xaf25de2c
 80108cc:	3f11566a 	.word	0x3f11566a
 80108d0:	16bebd93 	.word	0x16bebd93
 80108d4:	3f66c16c 	.word	0x3f66c16c
 80108d8:	5555553e 	.word	0x5555553e
 80108dc:	3fc55555 	.word	0x3fc55555
 80108e0:	3fe00000 	.word	0x3fe00000
 80108e4:	000fffff 	.word	0x000fffff
 80108e8:	3ff00000 	.word	0x3ff00000
 80108ec:	4090cbff 	.word	0x4090cbff
 80108f0:	3f6f3400 	.word	0x3f6f3400
 80108f4:	652b82fe 	.word	0x652b82fe
 80108f8:	3c971547 	.word	0x3c971547
 80108fc:	00000000 	.word	0x00000000

08010900 <__ieee754_rem_pio2>:
 8010900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010904:	ed2d 8b02 	vpush	{d8}
 8010908:	ec55 4b10 	vmov	r4, r5, d0
 801090c:	4bca      	ldr	r3, [pc, #808]	; (8010c38 <__ieee754_rem_pio2+0x338>)
 801090e:	b08b      	sub	sp, #44	; 0x2c
 8010910:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8010914:	4598      	cmp	r8, r3
 8010916:	4682      	mov	sl, r0
 8010918:	9502      	str	r5, [sp, #8]
 801091a:	dc08      	bgt.n	801092e <__ieee754_rem_pio2+0x2e>
 801091c:	2200      	movs	r2, #0
 801091e:	2300      	movs	r3, #0
 8010920:	ed80 0b00 	vstr	d0, [r0]
 8010924:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010928:	f04f 0b00 	mov.w	fp, #0
 801092c:	e028      	b.n	8010980 <__ieee754_rem_pio2+0x80>
 801092e:	4bc3      	ldr	r3, [pc, #780]	; (8010c3c <__ieee754_rem_pio2+0x33c>)
 8010930:	4598      	cmp	r8, r3
 8010932:	dc78      	bgt.n	8010a26 <__ieee754_rem_pio2+0x126>
 8010934:	9b02      	ldr	r3, [sp, #8]
 8010936:	4ec2      	ldr	r6, [pc, #776]	; (8010c40 <__ieee754_rem_pio2+0x340>)
 8010938:	2b00      	cmp	r3, #0
 801093a:	ee10 0a10 	vmov	r0, s0
 801093e:	a3b0      	add	r3, pc, #704	; (adr r3, 8010c00 <__ieee754_rem_pio2+0x300>)
 8010940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010944:	4629      	mov	r1, r5
 8010946:	dd39      	ble.n	80109bc <__ieee754_rem_pio2+0xbc>
 8010948:	f7ef fcb8 	bl	80002bc <__aeabi_dsub>
 801094c:	45b0      	cmp	r8, r6
 801094e:	4604      	mov	r4, r0
 8010950:	460d      	mov	r5, r1
 8010952:	d01b      	beq.n	801098c <__ieee754_rem_pio2+0x8c>
 8010954:	a3ac      	add	r3, pc, #688	; (adr r3, 8010c08 <__ieee754_rem_pio2+0x308>)
 8010956:	e9d3 2300 	ldrd	r2, r3, [r3]
 801095a:	f7ef fcaf 	bl	80002bc <__aeabi_dsub>
 801095e:	4602      	mov	r2, r0
 8010960:	460b      	mov	r3, r1
 8010962:	e9ca 2300 	strd	r2, r3, [sl]
 8010966:	4620      	mov	r0, r4
 8010968:	4629      	mov	r1, r5
 801096a:	f7ef fca7 	bl	80002bc <__aeabi_dsub>
 801096e:	a3a6      	add	r3, pc, #664	; (adr r3, 8010c08 <__ieee754_rem_pio2+0x308>)
 8010970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010974:	f7ef fca2 	bl	80002bc <__aeabi_dsub>
 8010978:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801097c:	f04f 0b01 	mov.w	fp, #1
 8010980:	4658      	mov	r0, fp
 8010982:	b00b      	add	sp, #44	; 0x2c
 8010984:	ecbd 8b02 	vpop	{d8}
 8010988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801098c:	a3a0      	add	r3, pc, #640	; (adr r3, 8010c10 <__ieee754_rem_pio2+0x310>)
 801098e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010992:	f7ef fc93 	bl	80002bc <__aeabi_dsub>
 8010996:	a3a0      	add	r3, pc, #640	; (adr r3, 8010c18 <__ieee754_rem_pio2+0x318>)
 8010998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801099c:	4604      	mov	r4, r0
 801099e:	460d      	mov	r5, r1
 80109a0:	f7ef fc8c 	bl	80002bc <__aeabi_dsub>
 80109a4:	4602      	mov	r2, r0
 80109a6:	460b      	mov	r3, r1
 80109a8:	e9ca 2300 	strd	r2, r3, [sl]
 80109ac:	4620      	mov	r0, r4
 80109ae:	4629      	mov	r1, r5
 80109b0:	f7ef fc84 	bl	80002bc <__aeabi_dsub>
 80109b4:	a398      	add	r3, pc, #608	; (adr r3, 8010c18 <__ieee754_rem_pio2+0x318>)
 80109b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ba:	e7db      	b.n	8010974 <__ieee754_rem_pio2+0x74>
 80109bc:	f7ef fc80 	bl	80002c0 <__adddf3>
 80109c0:	45b0      	cmp	r8, r6
 80109c2:	4604      	mov	r4, r0
 80109c4:	460d      	mov	r5, r1
 80109c6:	d016      	beq.n	80109f6 <__ieee754_rem_pio2+0xf6>
 80109c8:	a38f      	add	r3, pc, #572	; (adr r3, 8010c08 <__ieee754_rem_pio2+0x308>)
 80109ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ce:	f7ef fc77 	bl	80002c0 <__adddf3>
 80109d2:	4602      	mov	r2, r0
 80109d4:	460b      	mov	r3, r1
 80109d6:	e9ca 2300 	strd	r2, r3, [sl]
 80109da:	4620      	mov	r0, r4
 80109dc:	4629      	mov	r1, r5
 80109de:	f7ef fc6d 	bl	80002bc <__aeabi_dsub>
 80109e2:	a389      	add	r3, pc, #548	; (adr r3, 8010c08 <__ieee754_rem_pio2+0x308>)
 80109e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e8:	f7ef fc6a 	bl	80002c0 <__adddf3>
 80109ec:	f04f 3bff 	mov.w	fp, #4294967295
 80109f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80109f4:	e7c4      	b.n	8010980 <__ieee754_rem_pio2+0x80>
 80109f6:	a386      	add	r3, pc, #536	; (adr r3, 8010c10 <__ieee754_rem_pio2+0x310>)
 80109f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109fc:	f7ef fc60 	bl	80002c0 <__adddf3>
 8010a00:	a385      	add	r3, pc, #532	; (adr r3, 8010c18 <__ieee754_rem_pio2+0x318>)
 8010a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a06:	4604      	mov	r4, r0
 8010a08:	460d      	mov	r5, r1
 8010a0a:	f7ef fc59 	bl	80002c0 <__adddf3>
 8010a0e:	4602      	mov	r2, r0
 8010a10:	460b      	mov	r3, r1
 8010a12:	e9ca 2300 	strd	r2, r3, [sl]
 8010a16:	4620      	mov	r0, r4
 8010a18:	4629      	mov	r1, r5
 8010a1a:	f7ef fc4f 	bl	80002bc <__aeabi_dsub>
 8010a1e:	a37e      	add	r3, pc, #504	; (adr r3, 8010c18 <__ieee754_rem_pio2+0x318>)
 8010a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a24:	e7e0      	b.n	80109e8 <__ieee754_rem_pio2+0xe8>
 8010a26:	4b87      	ldr	r3, [pc, #540]	; (8010c44 <__ieee754_rem_pio2+0x344>)
 8010a28:	4598      	cmp	r8, r3
 8010a2a:	f300 80d9 	bgt.w	8010be0 <__ieee754_rem_pio2+0x2e0>
 8010a2e:	f001 f939 	bl	8011ca4 <fabs>
 8010a32:	ec55 4b10 	vmov	r4, r5, d0
 8010a36:	ee10 0a10 	vmov	r0, s0
 8010a3a:	a379      	add	r3, pc, #484	; (adr r3, 8010c20 <__ieee754_rem_pio2+0x320>)
 8010a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a40:	4629      	mov	r1, r5
 8010a42:	f7ef fdf3 	bl	800062c <__aeabi_dmul>
 8010a46:	4b80      	ldr	r3, [pc, #512]	; (8010c48 <__ieee754_rem_pio2+0x348>)
 8010a48:	2200      	movs	r2, #0
 8010a4a:	f7ef fc39 	bl	80002c0 <__adddf3>
 8010a4e:	f7f0 f89d 	bl	8000b8c <__aeabi_d2iz>
 8010a52:	4683      	mov	fp, r0
 8010a54:	f7ef fd80 	bl	8000558 <__aeabi_i2d>
 8010a58:	4602      	mov	r2, r0
 8010a5a:	460b      	mov	r3, r1
 8010a5c:	ec43 2b18 	vmov	d8, r2, r3
 8010a60:	a367      	add	r3, pc, #412	; (adr r3, 8010c00 <__ieee754_rem_pio2+0x300>)
 8010a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a66:	f7ef fde1 	bl	800062c <__aeabi_dmul>
 8010a6a:	4602      	mov	r2, r0
 8010a6c:	460b      	mov	r3, r1
 8010a6e:	4620      	mov	r0, r4
 8010a70:	4629      	mov	r1, r5
 8010a72:	f7ef fc23 	bl	80002bc <__aeabi_dsub>
 8010a76:	a364      	add	r3, pc, #400	; (adr r3, 8010c08 <__ieee754_rem_pio2+0x308>)
 8010a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a7c:	4606      	mov	r6, r0
 8010a7e:	460f      	mov	r7, r1
 8010a80:	ec51 0b18 	vmov	r0, r1, d8
 8010a84:	f7ef fdd2 	bl	800062c <__aeabi_dmul>
 8010a88:	f1bb 0f1f 	cmp.w	fp, #31
 8010a8c:	4604      	mov	r4, r0
 8010a8e:	460d      	mov	r5, r1
 8010a90:	dc0d      	bgt.n	8010aae <__ieee754_rem_pio2+0x1ae>
 8010a92:	4b6e      	ldr	r3, [pc, #440]	; (8010c4c <__ieee754_rem_pio2+0x34c>)
 8010a94:	f10b 32ff 	add.w	r2, fp, #4294967295
 8010a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a9c:	4543      	cmp	r3, r8
 8010a9e:	d006      	beq.n	8010aae <__ieee754_rem_pio2+0x1ae>
 8010aa0:	4622      	mov	r2, r4
 8010aa2:	462b      	mov	r3, r5
 8010aa4:	4630      	mov	r0, r6
 8010aa6:	4639      	mov	r1, r7
 8010aa8:	f7ef fc08 	bl	80002bc <__aeabi_dsub>
 8010aac:	e00f      	b.n	8010ace <__ieee754_rem_pio2+0x1ce>
 8010aae:	462b      	mov	r3, r5
 8010ab0:	4622      	mov	r2, r4
 8010ab2:	4630      	mov	r0, r6
 8010ab4:	4639      	mov	r1, r7
 8010ab6:	f7ef fc01 	bl	80002bc <__aeabi_dsub>
 8010aba:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010abe:	9303      	str	r3, [sp, #12]
 8010ac0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010ac4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8010ac8:	f1b8 0f10 	cmp.w	r8, #16
 8010acc:	dc02      	bgt.n	8010ad4 <__ieee754_rem_pio2+0x1d4>
 8010ace:	e9ca 0100 	strd	r0, r1, [sl]
 8010ad2:	e039      	b.n	8010b48 <__ieee754_rem_pio2+0x248>
 8010ad4:	a34e      	add	r3, pc, #312	; (adr r3, 8010c10 <__ieee754_rem_pio2+0x310>)
 8010ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ada:	ec51 0b18 	vmov	r0, r1, d8
 8010ade:	f7ef fda5 	bl	800062c <__aeabi_dmul>
 8010ae2:	4604      	mov	r4, r0
 8010ae4:	460d      	mov	r5, r1
 8010ae6:	4602      	mov	r2, r0
 8010ae8:	460b      	mov	r3, r1
 8010aea:	4630      	mov	r0, r6
 8010aec:	4639      	mov	r1, r7
 8010aee:	f7ef fbe5 	bl	80002bc <__aeabi_dsub>
 8010af2:	4602      	mov	r2, r0
 8010af4:	460b      	mov	r3, r1
 8010af6:	4680      	mov	r8, r0
 8010af8:	4689      	mov	r9, r1
 8010afa:	4630      	mov	r0, r6
 8010afc:	4639      	mov	r1, r7
 8010afe:	f7ef fbdd 	bl	80002bc <__aeabi_dsub>
 8010b02:	4622      	mov	r2, r4
 8010b04:	462b      	mov	r3, r5
 8010b06:	f7ef fbd9 	bl	80002bc <__aeabi_dsub>
 8010b0a:	a343      	add	r3, pc, #268	; (adr r3, 8010c18 <__ieee754_rem_pio2+0x318>)
 8010b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b10:	4604      	mov	r4, r0
 8010b12:	460d      	mov	r5, r1
 8010b14:	ec51 0b18 	vmov	r0, r1, d8
 8010b18:	f7ef fd88 	bl	800062c <__aeabi_dmul>
 8010b1c:	4622      	mov	r2, r4
 8010b1e:	462b      	mov	r3, r5
 8010b20:	f7ef fbcc 	bl	80002bc <__aeabi_dsub>
 8010b24:	4602      	mov	r2, r0
 8010b26:	460b      	mov	r3, r1
 8010b28:	4604      	mov	r4, r0
 8010b2a:	460d      	mov	r5, r1
 8010b2c:	4640      	mov	r0, r8
 8010b2e:	4649      	mov	r1, r9
 8010b30:	f7ef fbc4 	bl	80002bc <__aeabi_dsub>
 8010b34:	9a03      	ldr	r2, [sp, #12]
 8010b36:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010b3a:	1ad3      	subs	r3, r2, r3
 8010b3c:	2b31      	cmp	r3, #49	; 0x31
 8010b3e:	dc24      	bgt.n	8010b8a <__ieee754_rem_pio2+0x28a>
 8010b40:	e9ca 0100 	strd	r0, r1, [sl]
 8010b44:	4646      	mov	r6, r8
 8010b46:	464f      	mov	r7, r9
 8010b48:	e9da 8900 	ldrd	r8, r9, [sl]
 8010b4c:	4630      	mov	r0, r6
 8010b4e:	4642      	mov	r2, r8
 8010b50:	464b      	mov	r3, r9
 8010b52:	4639      	mov	r1, r7
 8010b54:	f7ef fbb2 	bl	80002bc <__aeabi_dsub>
 8010b58:	462b      	mov	r3, r5
 8010b5a:	4622      	mov	r2, r4
 8010b5c:	f7ef fbae 	bl	80002bc <__aeabi_dsub>
 8010b60:	9b02      	ldr	r3, [sp, #8]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010b68:	f6bf af0a 	bge.w	8010980 <__ieee754_rem_pio2+0x80>
 8010b6c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010b70:	f8ca 3004 	str.w	r3, [sl, #4]
 8010b74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b78:	f8ca 8000 	str.w	r8, [sl]
 8010b7c:	f8ca 0008 	str.w	r0, [sl, #8]
 8010b80:	f8ca 300c 	str.w	r3, [sl, #12]
 8010b84:	f1cb 0b00 	rsb	fp, fp, #0
 8010b88:	e6fa      	b.n	8010980 <__ieee754_rem_pio2+0x80>
 8010b8a:	a327      	add	r3, pc, #156	; (adr r3, 8010c28 <__ieee754_rem_pio2+0x328>)
 8010b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b90:	ec51 0b18 	vmov	r0, r1, d8
 8010b94:	f7ef fd4a 	bl	800062c <__aeabi_dmul>
 8010b98:	4604      	mov	r4, r0
 8010b9a:	460d      	mov	r5, r1
 8010b9c:	4602      	mov	r2, r0
 8010b9e:	460b      	mov	r3, r1
 8010ba0:	4640      	mov	r0, r8
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	f7ef fb8a 	bl	80002bc <__aeabi_dsub>
 8010ba8:	4602      	mov	r2, r0
 8010baa:	460b      	mov	r3, r1
 8010bac:	4606      	mov	r6, r0
 8010bae:	460f      	mov	r7, r1
 8010bb0:	4640      	mov	r0, r8
 8010bb2:	4649      	mov	r1, r9
 8010bb4:	f7ef fb82 	bl	80002bc <__aeabi_dsub>
 8010bb8:	4622      	mov	r2, r4
 8010bba:	462b      	mov	r3, r5
 8010bbc:	f7ef fb7e 	bl	80002bc <__aeabi_dsub>
 8010bc0:	a31b      	add	r3, pc, #108	; (adr r3, 8010c30 <__ieee754_rem_pio2+0x330>)
 8010bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc6:	4604      	mov	r4, r0
 8010bc8:	460d      	mov	r5, r1
 8010bca:	ec51 0b18 	vmov	r0, r1, d8
 8010bce:	f7ef fd2d 	bl	800062c <__aeabi_dmul>
 8010bd2:	4622      	mov	r2, r4
 8010bd4:	462b      	mov	r3, r5
 8010bd6:	f7ef fb71 	bl	80002bc <__aeabi_dsub>
 8010bda:	4604      	mov	r4, r0
 8010bdc:	460d      	mov	r5, r1
 8010bde:	e75f      	b.n	8010aa0 <__ieee754_rem_pio2+0x1a0>
 8010be0:	4b1b      	ldr	r3, [pc, #108]	; (8010c50 <__ieee754_rem_pio2+0x350>)
 8010be2:	4598      	cmp	r8, r3
 8010be4:	dd36      	ble.n	8010c54 <__ieee754_rem_pio2+0x354>
 8010be6:	ee10 2a10 	vmov	r2, s0
 8010bea:	462b      	mov	r3, r5
 8010bec:	4620      	mov	r0, r4
 8010bee:	4629      	mov	r1, r5
 8010bf0:	f7ef fb64 	bl	80002bc <__aeabi_dsub>
 8010bf4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010bf8:	e9ca 0100 	strd	r0, r1, [sl]
 8010bfc:	e694      	b.n	8010928 <__ieee754_rem_pio2+0x28>
 8010bfe:	bf00      	nop
 8010c00:	54400000 	.word	0x54400000
 8010c04:	3ff921fb 	.word	0x3ff921fb
 8010c08:	1a626331 	.word	0x1a626331
 8010c0c:	3dd0b461 	.word	0x3dd0b461
 8010c10:	1a600000 	.word	0x1a600000
 8010c14:	3dd0b461 	.word	0x3dd0b461
 8010c18:	2e037073 	.word	0x2e037073
 8010c1c:	3ba3198a 	.word	0x3ba3198a
 8010c20:	6dc9c883 	.word	0x6dc9c883
 8010c24:	3fe45f30 	.word	0x3fe45f30
 8010c28:	2e000000 	.word	0x2e000000
 8010c2c:	3ba3198a 	.word	0x3ba3198a
 8010c30:	252049c1 	.word	0x252049c1
 8010c34:	397b839a 	.word	0x397b839a
 8010c38:	3fe921fb 	.word	0x3fe921fb
 8010c3c:	4002d97b 	.word	0x4002d97b
 8010c40:	3ff921fb 	.word	0x3ff921fb
 8010c44:	413921fb 	.word	0x413921fb
 8010c48:	3fe00000 	.word	0x3fe00000
 8010c4c:	0803f3a0 	.word	0x0803f3a0
 8010c50:	7fefffff 	.word	0x7fefffff
 8010c54:	ea4f 5428 	mov.w	r4, r8, asr #20
 8010c58:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8010c5c:	ee10 0a10 	vmov	r0, s0
 8010c60:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8010c64:	ee10 6a10 	vmov	r6, s0
 8010c68:	460f      	mov	r7, r1
 8010c6a:	f7ef ff8f 	bl	8000b8c <__aeabi_d2iz>
 8010c6e:	f7ef fc73 	bl	8000558 <__aeabi_i2d>
 8010c72:	4602      	mov	r2, r0
 8010c74:	460b      	mov	r3, r1
 8010c76:	4630      	mov	r0, r6
 8010c78:	4639      	mov	r1, r7
 8010c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010c7e:	f7ef fb1d 	bl	80002bc <__aeabi_dsub>
 8010c82:	4b23      	ldr	r3, [pc, #140]	; (8010d10 <__ieee754_rem_pio2+0x410>)
 8010c84:	2200      	movs	r2, #0
 8010c86:	f7ef fcd1 	bl	800062c <__aeabi_dmul>
 8010c8a:	460f      	mov	r7, r1
 8010c8c:	4606      	mov	r6, r0
 8010c8e:	f7ef ff7d 	bl	8000b8c <__aeabi_d2iz>
 8010c92:	f7ef fc61 	bl	8000558 <__aeabi_i2d>
 8010c96:	4602      	mov	r2, r0
 8010c98:	460b      	mov	r3, r1
 8010c9a:	4630      	mov	r0, r6
 8010c9c:	4639      	mov	r1, r7
 8010c9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010ca2:	f7ef fb0b 	bl	80002bc <__aeabi_dsub>
 8010ca6:	4b1a      	ldr	r3, [pc, #104]	; (8010d10 <__ieee754_rem_pio2+0x410>)
 8010ca8:	2200      	movs	r2, #0
 8010caa:	f7ef fcbf 	bl	800062c <__aeabi_dmul>
 8010cae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010cb2:	ad04      	add	r5, sp, #16
 8010cb4:	f04f 0803 	mov.w	r8, #3
 8010cb8:	46a9      	mov	r9, r5
 8010cba:	2600      	movs	r6, #0
 8010cbc:	2700      	movs	r7, #0
 8010cbe:	4632      	mov	r2, r6
 8010cc0:	463b      	mov	r3, r7
 8010cc2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8010cc6:	46c3      	mov	fp, r8
 8010cc8:	3d08      	subs	r5, #8
 8010cca:	f108 38ff 	add.w	r8, r8, #4294967295
 8010cce:	f7ef ff15 	bl	8000afc <__aeabi_dcmpeq>
 8010cd2:	2800      	cmp	r0, #0
 8010cd4:	d1f3      	bne.n	8010cbe <__ieee754_rem_pio2+0x3be>
 8010cd6:	4b0f      	ldr	r3, [pc, #60]	; (8010d14 <__ieee754_rem_pio2+0x414>)
 8010cd8:	9301      	str	r3, [sp, #4]
 8010cda:	2302      	movs	r3, #2
 8010cdc:	9300      	str	r3, [sp, #0]
 8010cde:	4622      	mov	r2, r4
 8010ce0:	465b      	mov	r3, fp
 8010ce2:	4651      	mov	r1, sl
 8010ce4:	4648      	mov	r0, r9
 8010ce6:	f000 f993 	bl	8011010 <__kernel_rem_pio2>
 8010cea:	9b02      	ldr	r3, [sp, #8]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	4683      	mov	fp, r0
 8010cf0:	f6bf ae46 	bge.w	8010980 <__ieee754_rem_pio2+0x80>
 8010cf4:	e9da 2100 	ldrd	r2, r1, [sl]
 8010cf8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010cfc:	e9ca 2300 	strd	r2, r3, [sl]
 8010d00:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010d04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010d08:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010d0c:	e73a      	b.n	8010b84 <__ieee754_rem_pio2+0x284>
 8010d0e:	bf00      	nop
 8010d10:	41700000 	.word	0x41700000
 8010d14:	0803f420 	.word	0x0803f420

08010d18 <__ieee754_sqrt>:
 8010d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d1c:	ec55 4b10 	vmov	r4, r5, d0
 8010d20:	4e55      	ldr	r6, [pc, #340]	; (8010e78 <__ieee754_sqrt+0x160>)
 8010d22:	43ae      	bics	r6, r5
 8010d24:	ee10 0a10 	vmov	r0, s0
 8010d28:	ee10 3a10 	vmov	r3, s0
 8010d2c:	462a      	mov	r2, r5
 8010d2e:	4629      	mov	r1, r5
 8010d30:	d110      	bne.n	8010d54 <__ieee754_sqrt+0x3c>
 8010d32:	ee10 2a10 	vmov	r2, s0
 8010d36:	462b      	mov	r3, r5
 8010d38:	f7ef fc78 	bl	800062c <__aeabi_dmul>
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	460b      	mov	r3, r1
 8010d40:	4620      	mov	r0, r4
 8010d42:	4629      	mov	r1, r5
 8010d44:	f7ef fabc 	bl	80002c0 <__adddf3>
 8010d48:	4604      	mov	r4, r0
 8010d4a:	460d      	mov	r5, r1
 8010d4c:	ec45 4b10 	vmov	d0, r4, r5
 8010d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d54:	2d00      	cmp	r5, #0
 8010d56:	dc10      	bgt.n	8010d7a <__ieee754_sqrt+0x62>
 8010d58:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010d5c:	4330      	orrs	r0, r6
 8010d5e:	d0f5      	beq.n	8010d4c <__ieee754_sqrt+0x34>
 8010d60:	b15d      	cbz	r5, 8010d7a <__ieee754_sqrt+0x62>
 8010d62:	ee10 2a10 	vmov	r2, s0
 8010d66:	462b      	mov	r3, r5
 8010d68:	ee10 0a10 	vmov	r0, s0
 8010d6c:	f7ef faa6 	bl	80002bc <__aeabi_dsub>
 8010d70:	4602      	mov	r2, r0
 8010d72:	460b      	mov	r3, r1
 8010d74:	f7ef fd84 	bl	8000880 <__aeabi_ddiv>
 8010d78:	e7e6      	b.n	8010d48 <__ieee754_sqrt+0x30>
 8010d7a:	1512      	asrs	r2, r2, #20
 8010d7c:	d074      	beq.n	8010e68 <__ieee754_sqrt+0x150>
 8010d7e:	07d4      	lsls	r4, r2, #31
 8010d80:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010d84:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8010d88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010d8c:	bf5e      	ittt	pl
 8010d8e:	0fda      	lsrpl	r2, r3, #31
 8010d90:	005b      	lslpl	r3, r3, #1
 8010d92:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8010d96:	2400      	movs	r4, #0
 8010d98:	0fda      	lsrs	r2, r3, #31
 8010d9a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010d9e:	107f      	asrs	r7, r7, #1
 8010da0:	005b      	lsls	r3, r3, #1
 8010da2:	2516      	movs	r5, #22
 8010da4:	4620      	mov	r0, r4
 8010da6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010daa:	1886      	adds	r6, r0, r2
 8010dac:	428e      	cmp	r6, r1
 8010dae:	bfde      	ittt	le
 8010db0:	1b89      	suble	r1, r1, r6
 8010db2:	18b0      	addle	r0, r6, r2
 8010db4:	18a4      	addle	r4, r4, r2
 8010db6:	0049      	lsls	r1, r1, #1
 8010db8:	3d01      	subs	r5, #1
 8010dba:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010dbe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010dc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010dc6:	d1f0      	bne.n	8010daa <__ieee754_sqrt+0x92>
 8010dc8:	462a      	mov	r2, r5
 8010dca:	f04f 0e20 	mov.w	lr, #32
 8010dce:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010dd2:	4281      	cmp	r1, r0
 8010dd4:	eb06 0c05 	add.w	ip, r6, r5
 8010dd8:	dc02      	bgt.n	8010de0 <__ieee754_sqrt+0xc8>
 8010dda:	d113      	bne.n	8010e04 <__ieee754_sqrt+0xec>
 8010ddc:	459c      	cmp	ip, r3
 8010dde:	d811      	bhi.n	8010e04 <__ieee754_sqrt+0xec>
 8010de0:	f1bc 0f00 	cmp.w	ip, #0
 8010de4:	eb0c 0506 	add.w	r5, ip, r6
 8010de8:	da43      	bge.n	8010e72 <__ieee754_sqrt+0x15a>
 8010dea:	2d00      	cmp	r5, #0
 8010dec:	db41      	blt.n	8010e72 <__ieee754_sqrt+0x15a>
 8010dee:	f100 0801 	add.w	r8, r0, #1
 8010df2:	1a09      	subs	r1, r1, r0
 8010df4:	459c      	cmp	ip, r3
 8010df6:	bf88      	it	hi
 8010df8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8010dfc:	eba3 030c 	sub.w	r3, r3, ip
 8010e00:	4432      	add	r2, r6
 8010e02:	4640      	mov	r0, r8
 8010e04:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8010e08:	f1be 0e01 	subs.w	lr, lr, #1
 8010e0c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8010e10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010e14:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010e18:	d1db      	bne.n	8010dd2 <__ieee754_sqrt+0xba>
 8010e1a:	430b      	orrs	r3, r1
 8010e1c:	d006      	beq.n	8010e2c <__ieee754_sqrt+0x114>
 8010e1e:	1c50      	adds	r0, r2, #1
 8010e20:	bf13      	iteet	ne
 8010e22:	3201      	addne	r2, #1
 8010e24:	3401      	addeq	r4, #1
 8010e26:	4672      	moveq	r2, lr
 8010e28:	f022 0201 	bicne.w	r2, r2, #1
 8010e2c:	1063      	asrs	r3, r4, #1
 8010e2e:	0852      	lsrs	r2, r2, #1
 8010e30:	07e1      	lsls	r1, r4, #31
 8010e32:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010e36:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010e3a:	bf48      	it	mi
 8010e3c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010e40:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010e44:	4614      	mov	r4, r2
 8010e46:	e781      	b.n	8010d4c <__ieee754_sqrt+0x34>
 8010e48:	0ad9      	lsrs	r1, r3, #11
 8010e4a:	3815      	subs	r0, #21
 8010e4c:	055b      	lsls	r3, r3, #21
 8010e4e:	2900      	cmp	r1, #0
 8010e50:	d0fa      	beq.n	8010e48 <__ieee754_sqrt+0x130>
 8010e52:	02cd      	lsls	r5, r1, #11
 8010e54:	d50a      	bpl.n	8010e6c <__ieee754_sqrt+0x154>
 8010e56:	f1c2 0420 	rsb	r4, r2, #32
 8010e5a:	fa23 f404 	lsr.w	r4, r3, r4
 8010e5e:	1e55      	subs	r5, r2, #1
 8010e60:	4093      	lsls	r3, r2
 8010e62:	4321      	orrs	r1, r4
 8010e64:	1b42      	subs	r2, r0, r5
 8010e66:	e78a      	b.n	8010d7e <__ieee754_sqrt+0x66>
 8010e68:	4610      	mov	r0, r2
 8010e6a:	e7f0      	b.n	8010e4e <__ieee754_sqrt+0x136>
 8010e6c:	0049      	lsls	r1, r1, #1
 8010e6e:	3201      	adds	r2, #1
 8010e70:	e7ef      	b.n	8010e52 <__ieee754_sqrt+0x13a>
 8010e72:	4680      	mov	r8, r0
 8010e74:	e7bd      	b.n	8010df2 <__ieee754_sqrt+0xda>
 8010e76:	bf00      	nop
 8010e78:	7ff00000 	.word	0x7ff00000
 8010e7c:	00000000 	.word	0x00000000

08010e80 <__kernel_cos>:
 8010e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e84:	ec57 6b10 	vmov	r6, r7, d0
 8010e88:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8010e8c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8010e90:	ed8d 1b00 	vstr	d1, [sp]
 8010e94:	da07      	bge.n	8010ea6 <__kernel_cos+0x26>
 8010e96:	ee10 0a10 	vmov	r0, s0
 8010e9a:	4639      	mov	r1, r7
 8010e9c:	f7ef fe76 	bl	8000b8c <__aeabi_d2iz>
 8010ea0:	2800      	cmp	r0, #0
 8010ea2:	f000 8088 	beq.w	8010fb6 <__kernel_cos+0x136>
 8010ea6:	4632      	mov	r2, r6
 8010ea8:	463b      	mov	r3, r7
 8010eaa:	4630      	mov	r0, r6
 8010eac:	4639      	mov	r1, r7
 8010eae:	f7ef fbbd 	bl	800062c <__aeabi_dmul>
 8010eb2:	4b51      	ldr	r3, [pc, #324]	; (8010ff8 <__kernel_cos+0x178>)
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	4604      	mov	r4, r0
 8010eb8:	460d      	mov	r5, r1
 8010eba:	f7ef fbb7 	bl	800062c <__aeabi_dmul>
 8010ebe:	a340      	add	r3, pc, #256	; (adr r3, 8010fc0 <__kernel_cos+0x140>)
 8010ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec4:	4682      	mov	sl, r0
 8010ec6:	468b      	mov	fp, r1
 8010ec8:	4620      	mov	r0, r4
 8010eca:	4629      	mov	r1, r5
 8010ecc:	f7ef fbae 	bl	800062c <__aeabi_dmul>
 8010ed0:	a33d      	add	r3, pc, #244	; (adr r3, 8010fc8 <__kernel_cos+0x148>)
 8010ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ed6:	f7ef f9f3 	bl	80002c0 <__adddf3>
 8010eda:	4622      	mov	r2, r4
 8010edc:	462b      	mov	r3, r5
 8010ede:	f7ef fba5 	bl	800062c <__aeabi_dmul>
 8010ee2:	a33b      	add	r3, pc, #236	; (adr r3, 8010fd0 <__kernel_cos+0x150>)
 8010ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ee8:	f7ef f9e8 	bl	80002bc <__aeabi_dsub>
 8010eec:	4622      	mov	r2, r4
 8010eee:	462b      	mov	r3, r5
 8010ef0:	f7ef fb9c 	bl	800062c <__aeabi_dmul>
 8010ef4:	a338      	add	r3, pc, #224	; (adr r3, 8010fd8 <__kernel_cos+0x158>)
 8010ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010efa:	f7ef f9e1 	bl	80002c0 <__adddf3>
 8010efe:	4622      	mov	r2, r4
 8010f00:	462b      	mov	r3, r5
 8010f02:	f7ef fb93 	bl	800062c <__aeabi_dmul>
 8010f06:	a336      	add	r3, pc, #216	; (adr r3, 8010fe0 <__kernel_cos+0x160>)
 8010f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f0c:	f7ef f9d6 	bl	80002bc <__aeabi_dsub>
 8010f10:	4622      	mov	r2, r4
 8010f12:	462b      	mov	r3, r5
 8010f14:	f7ef fb8a 	bl	800062c <__aeabi_dmul>
 8010f18:	a333      	add	r3, pc, #204	; (adr r3, 8010fe8 <__kernel_cos+0x168>)
 8010f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f1e:	f7ef f9cf 	bl	80002c0 <__adddf3>
 8010f22:	4622      	mov	r2, r4
 8010f24:	462b      	mov	r3, r5
 8010f26:	f7ef fb81 	bl	800062c <__aeabi_dmul>
 8010f2a:	4622      	mov	r2, r4
 8010f2c:	462b      	mov	r3, r5
 8010f2e:	f7ef fb7d 	bl	800062c <__aeabi_dmul>
 8010f32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f36:	4604      	mov	r4, r0
 8010f38:	460d      	mov	r5, r1
 8010f3a:	4630      	mov	r0, r6
 8010f3c:	4639      	mov	r1, r7
 8010f3e:	f7ef fb75 	bl	800062c <__aeabi_dmul>
 8010f42:	460b      	mov	r3, r1
 8010f44:	4602      	mov	r2, r0
 8010f46:	4629      	mov	r1, r5
 8010f48:	4620      	mov	r0, r4
 8010f4a:	f7ef f9b7 	bl	80002bc <__aeabi_dsub>
 8010f4e:	4b2b      	ldr	r3, [pc, #172]	; (8010ffc <__kernel_cos+0x17c>)
 8010f50:	4598      	cmp	r8, r3
 8010f52:	4606      	mov	r6, r0
 8010f54:	460f      	mov	r7, r1
 8010f56:	dc10      	bgt.n	8010f7a <__kernel_cos+0xfa>
 8010f58:	4602      	mov	r2, r0
 8010f5a:	460b      	mov	r3, r1
 8010f5c:	4650      	mov	r0, sl
 8010f5e:	4659      	mov	r1, fp
 8010f60:	f7ef f9ac 	bl	80002bc <__aeabi_dsub>
 8010f64:	460b      	mov	r3, r1
 8010f66:	4926      	ldr	r1, [pc, #152]	; (8011000 <__kernel_cos+0x180>)
 8010f68:	4602      	mov	r2, r0
 8010f6a:	2000      	movs	r0, #0
 8010f6c:	f7ef f9a6 	bl	80002bc <__aeabi_dsub>
 8010f70:	ec41 0b10 	vmov	d0, r0, r1
 8010f74:	b003      	add	sp, #12
 8010f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f7a:	4b22      	ldr	r3, [pc, #136]	; (8011004 <__kernel_cos+0x184>)
 8010f7c:	4920      	ldr	r1, [pc, #128]	; (8011000 <__kernel_cos+0x180>)
 8010f7e:	4598      	cmp	r8, r3
 8010f80:	bfcc      	ite	gt
 8010f82:	4d21      	ldrgt	r5, [pc, #132]	; (8011008 <__kernel_cos+0x188>)
 8010f84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8010f88:	2400      	movs	r4, #0
 8010f8a:	4622      	mov	r2, r4
 8010f8c:	462b      	mov	r3, r5
 8010f8e:	2000      	movs	r0, #0
 8010f90:	f7ef f994 	bl	80002bc <__aeabi_dsub>
 8010f94:	4622      	mov	r2, r4
 8010f96:	4680      	mov	r8, r0
 8010f98:	4689      	mov	r9, r1
 8010f9a:	462b      	mov	r3, r5
 8010f9c:	4650      	mov	r0, sl
 8010f9e:	4659      	mov	r1, fp
 8010fa0:	f7ef f98c 	bl	80002bc <__aeabi_dsub>
 8010fa4:	4632      	mov	r2, r6
 8010fa6:	463b      	mov	r3, r7
 8010fa8:	f7ef f988 	bl	80002bc <__aeabi_dsub>
 8010fac:	4602      	mov	r2, r0
 8010fae:	460b      	mov	r3, r1
 8010fb0:	4640      	mov	r0, r8
 8010fb2:	4649      	mov	r1, r9
 8010fb4:	e7da      	b.n	8010f6c <__kernel_cos+0xec>
 8010fb6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010ff0 <__kernel_cos+0x170>
 8010fba:	e7db      	b.n	8010f74 <__kernel_cos+0xf4>
 8010fbc:	f3af 8000 	nop.w
 8010fc0:	be8838d4 	.word	0xbe8838d4
 8010fc4:	bda8fae9 	.word	0xbda8fae9
 8010fc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8010fcc:	3e21ee9e 	.word	0x3e21ee9e
 8010fd0:	809c52ad 	.word	0x809c52ad
 8010fd4:	3e927e4f 	.word	0x3e927e4f
 8010fd8:	19cb1590 	.word	0x19cb1590
 8010fdc:	3efa01a0 	.word	0x3efa01a0
 8010fe0:	16c15177 	.word	0x16c15177
 8010fe4:	3f56c16c 	.word	0x3f56c16c
 8010fe8:	5555554c 	.word	0x5555554c
 8010fec:	3fa55555 	.word	0x3fa55555
 8010ff0:	00000000 	.word	0x00000000
 8010ff4:	3ff00000 	.word	0x3ff00000
 8010ff8:	3fe00000 	.word	0x3fe00000
 8010ffc:	3fd33332 	.word	0x3fd33332
 8011000:	3ff00000 	.word	0x3ff00000
 8011004:	3fe90000 	.word	0x3fe90000
 8011008:	3fd20000 	.word	0x3fd20000
 801100c:	00000000 	.word	0x00000000

08011010 <__kernel_rem_pio2>:
 8011010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011014:	ed2d 8b02 	vpush	{d8}
 8011018:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801101c:	f112 0f14 	cmn.w	r2, #20
 8011020:	9308      	str	r3, [sp, #32]
 8011022:	9101      	str	r1, [sp, #4]
 8011024:	4bc4      	ldr	r3, [pc, #784]	; (8011338 <__kernel_rem_pio2+0x328>)
 8011026:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011028:	900b      	str	r0, [sp, #44]	; 0x2c
 801102a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801102e:	9302      	str	r3, [sp, #8]
 8011030:	9b08      	ldr	r3, [sp, #32]
 8011032:	f103 33ff 	add.w	r3, r3, #4294967295
 8011036:	bfa8      	it	ge
 8011038:	1ed4      	subge	r4, r2, #3
 801103a:	9306      	str	r3, [sp, #24]
 801103c:	bfb2      	itee	lt
 801103e:	2400      	movlt	r4, #0
 8011040:	2318      	movge	r3, #24
 8011042:	fb94 f4f3 	sdivge	r4, r4, r3
 8011046:	f06f 0317 	mvn.w	r3, #23
 801104a:	fb04 3303 	mla	r3, r4, r3, r3
 801104e:	eb03 0a02 	add.w	sl, r3, r2
 8011052:	9b02      	ldr	r3, [sp, #8]
 8011054:	9a06      	ldr	r2, [sp, #24]
 8011056:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8011328 <__kernel_rem_pio2+0x318>
 801105a:	eb03 0802 	add.w	r8, r3, r2
 801105e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011060:	1aa7      	subs	r7, r4, r2
 8011062:	ae22      	add	r6, sp, #136	; 0x88
 8011064:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011068:	2500      	movs	r5, #0
 801106a:	4545      	cmp	r5, r8
 801106c:	dd13      	ble.n	8011096 <__kernel_rem_pio2+0x86>
 801106e:	9b08      	ldr	r3, [sp, #32]
 8011070:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8011328 <__kernel_rem_pio2+0x318>
 8011074:	aa22      	add	r2, sp, #136	; 0x88
 8011076:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801107a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801107e:	f04f 0800 	mov.w	r8, #0
 8011082:	9b02      	ldr	r3, [sp, #8]
 8011084:	4598      	cmp	r8, r3
 8011086:	dc2f      	bgt.n	80110e8 <__kernel_rem_pio2+0xd8>
 8011088:	ed8d 8b04 	vstr	d8, [sp, #16]
 801108c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8011090:	462f      	mov	r7, r5
 8011092:	2600      	movs	r6, #0
 8011094:	e01b      	b.n	80110ce <__kernel_rem_pio2+0xbe>
 8011096:	42ef      	cmn	r7, r5
 8011098:	d407      	bmi.n	80110aa <__kernel_rem_pio2+0x9a>
 801109a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801109e:	f7ef fa5b 	bl	8000558 <__aeabi_i2d>
 80110a2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80110a6:	3501      	adds	r5, #1
 80110a8:	e7df      	b.n	801106a <__kernel_rem_pio2+0x5a>
 80110aa:	ec51 0b18 	vmov	r0, r1, d8
 80110ae:	e7f8      	b.n	80110a2 <__kernel_rem_pio2+0x92>
 80110b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110b4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80110b8:	f7ef fab8 	bl	800062c <__aeabi_dmul>
 80110bc:	4602      	mov	r2, r0
 80110be:	460b      	mov	r3, r1
 80110c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110c4:	f7ef f8fc 	bl	80002c0 <__adddf3>
 80110c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110cc:	3601      	adds	r6, #1
 80110ce:	9b06      	ldr	r3, [sp, #24]
 80110d0:	429e      	cmp	r6, r3
 80110d2:	f1a7 0708 	sub.w	r7, r7, #8
 80110d6:	ddeb      	ble.n	80110b0 <__kernel_rem_pio2+0xa0>
 80110d8:	ed9d 7b04 	vldr	d7, [sp, #16]
 80110dc:	f108 0801 	add.w	r8, r8, #1
 80110e0:	ecab 7b02 	vstmia	fp!, {d7}
 80110e4:	3508      	adds	r5, #8
 80110e6:	e7cc      	b.n	8011082 <__kernel_rem_pio2+0x72>
 80110e8:	9b02      	ldr	r3, [sp, #8]
 80110ea:	aa0e      	add	r2, sp, #56	; 0x38
 80110ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80110f0:	930d      	str	r3, [sp, #52]	; 0x34
 80110f2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80110f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80110f8:	9c02      	ldr	r4, [sp, #8]
 80110fa:	930c      	str	r3, [sp, #48]	; 0x30
 80110fc:	00e3      	lsls	r3, r4, #3
 80110fe:	930a      	str	r3, [sp, #40]	; 0x28
 8011100:	ab9a      	add	r3, sp, #616	; 0x268
 8011102:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011106:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801110a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 801110e:	ab72      	add	r3, sp, #456	; 0x1c8
 8011110:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8011114:	46c3      	mov	fp, r8
 8011116:	46a1      	mov	r9, r4
 8011118:	f1b9 0f00 	cmp.w	r9, #0
 801111c:	f1a5 0508 	sub.w	r5, r5, #8
 8011120:	dc77      	bgt.n	8011212 <__kernel_rem_pio2+0x202>
 8011122:	ec47 6b10 	vmov	d0, r6, r7
 8011126:	4650      	mov	r0, sl
 8011128:	f000 fe5a 	bl	8011de0 <scalbn>
 801112c:	ec57 6b10 	vmov	r6, r7, d0
 8011130:	2200      	movs	r2, #0
 8011132:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011136:	ee10 0a10 	vmov	r0, s0
 801113a:	4639      	mov	r1, r7
 801113c:	f7ef fa76 	bl	800062c <__aeabi_dmul>
 8011140:	ec41 0b10 	vmov	d0, r0, r1
 8011144:	f000 fdc4 	bl	8011cd0 <floor>
 8011148:	4b7c      	ldr	r3, [pc, #496]	; (801133c <__kernel_rem_pio2+0x32c>)
 801114a:	ec51 0b10 	vmov	r0, r1, d0
 801114e:	2200      	movs	r2, #0
 8011150:	f7ef fa6c 	bl	800062c <__aeabi_dmul>
 8011154:	4602      	mov	r2, r0
 8011156:	460b      	mov	r3, r1
 8011158:	4630      	mov	r0, r6
 801115a:	4639      	mov	r1, r7
 801115c:	f7ef f8ae 	bl	80002bc <__aeabi_dsub>
 8011160:	460f      	mov	r7, r1
 8011162:	4606      	mov	r6, r0
 8011164:	f7ef fd12 	bl	8000b8c <__aeabi_d2iz>
 8011168:	9004      	str	r0, [sp, #16]
 801116a:	f7ef f9f5 	bl	8000558 <__aeabi_i2d>
 801116e:	4602      	mov	r2, r0
 8011170:	460b      	mov	r3, r1
 8011172:	4630      	mov	r0, r6
 8011174:	4639      	mov	r1, r7
 8011176:	f7ef f8a1 	bl	80002bc <__aeabi_dsub>
 801117a:	f1ba 0f00 	cmp.w	sl, #0
 801117e:	4606      	mov	r6, r0
 8011180:	460f      	mov	r7, r1
 8011182:	dd6d      	ble.n	8011260 <__kernel_rem_pio2+0x250>
 8011184:	1e62      	subs	r2, r4, #1
 8011186:	ab0e      	add	r3, sp, #56	; 0x38
 8011188:	9d04      	ldr	r5, [sp, #16]
 801118a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801118e:	f1ca 0118 	rsb	r1, sl, #24
 8011192:	fa40 f301 	asr.w	r3, r0, r1
 8011196:	441d      	add	r5, r3
 8011198:	408b      	lsls	r3, r1
 801119a:	1ac0      	subs	r0, r0, r3
 801119c:	ab0e      	add	r3, sp, #56	; 0x38
 801119e:	9504      	str	r5, [sp, #16]
 80111a0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80111a4:	f1ca 0317 	rsb	r3, sl, #23
 80111a8:	fa40 fb03 	asr.w	fp, r0, r3
 80111ac:	f1bb 0f00 	cmp.w	fp, #0
 80111b0:	dd65      	ble.n	801127e <__kernel_rem_pio2+0x26e>
 80111b2:	9b04      	ldr	r3, [sp, #16]
 80111b4:	2200      	movs	r2, #0
 80111b6:	3301      	adds	r3, #1
 80111b8:	9304      	str	r3, [sp, #16]
 80111ba:	4615      	mov	r5, r2
 80111bc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80111c0:	4294      	cmp	r4, r2
 80111c2:	f300 809c 	bgt.w	80112fe <__kernel_rem_pio2+0x2ee>
 80111c6:	f1ba 0f00 	cmp.w	sl, #0
 80111ca:	dd07      	ble.n	80111dc <__kernel_rem_pio2+0x1cc>
 80111cc:	f1ba 0f01 	cmp.w	sl, #1
 80111d0:	f000 80c0 	beq.w	8011354 <__kernel_rem_pio2+0x344>
 80111d4:	f1ba 0f02 	cmp.w	sl, #2
 80111d8:	f000 80c6 	beq.w	8011368 <__kernel_rem_pio2+0x358>
 80111dc:	f1bb 0f02 	cmp.w	fp, #2
 80111e0:	d14d      	bne.n	801127e <__kernel_rem_pio2+0x26e>
 80111e2:	4632      	mov	r2, r6
 80111e4:	463b      	mov	r3, r7
 80111e6:	4956      	ldr	r1, [pc, #344]	; (8011340 <__kernel_rem_pio2+0x330>)
 80111e8:	2000      	movs	r0, #0
 80111ea:	f7ef f867 	bl	80002bc <__aeabi_dsub>
 80111ee:	4606      	mov	r6, r0
 80111f0:	460f      	mov	r7, r1
 80111f2:	2d00      	cmp	r5, #0
 80111f4:	d043      	beq.n	801127e <__kernel_rem_pio2+0x26e>
 80111f6:	4650      	mov	r0, sl
 80111f8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8011330 <__kernel_rem_pio2+0x320>
 80111fc:	f000 fdf0 	bl	8011de0 <scalbn>
 8011200:	4630      	mov	r0, r6
 8011202:	4639      	mov	r1, r7
 8011204:	ec53 2b10 	vmov	r2, r3, d0
 8011208:	f7ef f858 	bl	80002bc <__aeabi_dsub>
 801120c:	4606      	mov	r6, r0
 801120e:	460f      	mov	r7, r1
 8011210:	e035      	b.n	801127e <__kernel_rem_pio2+0x26e>
 8011212:	4b4c      	ldr	r3, [pc, #304]	; (8011344 <__kernel_rem_pio2+0x334>)
 8011214:	2200      	movs	r2, #0
 8011216:	4630      	mov	r0, r6
 8011218:	4639      	mov	r1, r7
 801121a:	f7ef fa07 	bl	800062c <__aeabi_dmul>
 801121e:	f7ef fcb5 	bl	8000b8c <__aeabi_d2iz>
 8011222:	f7ef f999 	bl	8000558 <__aeabi_i2d>
 8011226:	4602      	mov	r2, r0
 8011228:	460b      	mov	r3, r1
 801122a:	ec43 2b18 	vmov	d8, r2, r3
 801122e:	4b46      	ldr	r3, [pc, #280]	; (8011348 <__kernel_rem_pio2+0x338>)
 8011230:	2200      	movs	r2, #0
 8011232:	f7ef f9fb 	bl	800062c <__aeabi_dmul>
 8011236:	4602      	mov	r2, r0
 8011238:	460b      	mov	r3, r1
 801123a:	4630      	mov	r0, r6
 801123c:	4639      	mov	r1, r7
 801123e:	f7ef f83d 	bl	80002bc <__aeabi_dsub>
 8011242:	f7ef fca3 	bl	8000b8c <__aeabi_d2iz>
 8011246:	e9d5 2300 	ldrd	r2, r3, [r5]
 801124a:	f84b 0b04 	str.w	r0, [fp], #4
 801124e:	ec51 0b18 	vmov	r0, r1, d8
 8011252:	f7ef f835 	bl	80002c0 <__adddf3>
 8011256:	f109 39ff 	add.w	r9, r9, #4294967295
 801125a:	4606      	mov	r6, r0
 801125c:	460f      	mov	r7, r1
 801125e:	e75b      	b.n	8011118 <__kernel_rem_pio2+0x108>
 8011260:	d106      	bne.n	8011270 <__kernel_rem_pio2+0x260>
 8011262:	1e63      	subs	r3, r4, #1
 8011264:	aa0e      	add	r2, sp, #56	; 0x38
 8011266:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801126a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801126e:	e79d      	b.n	80111ac <__kernel_rem_pio2+0x19c>
 8011270:	4b36      	ldr	r3, [pc, #216]	; (801134c <__kernel_rem_pio2+0x33c>)
 8011272:	2200      	movs	r2, #0
 8011274:	f7ef fc60 	bl	8000b38 <__aeabi_dcmpge>
 8011278:	2800      	cmp	r0, #0
 801127a:	d13d      	bne.n	80112f8 <__kernel_rem_pio2+0x2e8>
 801127c:	4683      	mov	fp, r0
 801127e:	2200      	movs	r2, #0
 8011280:	2300      	movs	r3, #0
 8011282:	4630      	mov	r0, r6
 8011284:	4639      	mov	r1, r7
 8011286:	f7ef fc39 	bl	8000afc <__aeabi_dcmpeq>
 801128a:	2800      	cmp	r0, #0
 801128c:	f000 80c0 	beq.w	8011410 <__kernel_rem_pio2+0x400>
 8011290:	1e65      	subs	r5, r4, #1
 8011292:	462b      	mov	r3, r5
 8011294:	2200      	movs	r2, #0
 8011296:	9902      	ldr	r1, [sp, #8]
 8011298:	428b      	cmp	r3, r1
 801129a:	da6c      	bge.n	8011376 <__kernel_rem_pio2+0x366>
 801129c:	2a00      	cmp	r2, #0
 801129e:	f000 8089 	beq.w	80113b4 <__kernel_rem_pio2+0x3a4>
 80112a2:	ab0e      	add	r3, sp, #56	; 0x38
 80112a4:	f1aa 0a18 	sub.w	sl, sl, #24
 80112a8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	f000 80ad 	beq.w	801140c <__kernel_rem_pio2+0x3fc>
 80112b2:	4650      	mov	r0, sl
 80112b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8011330 <__kernel_rem_pio2+0x320>
 80112b8:	f000 fd92 	bl	8011de0 <scalbn>
 80112bc:	ab9a      	add	r3, sp, #616	; 0x268
 80112be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80112c2:	ec57 6b10 	vmov	r6, r7, d0
 80112c6:	00ec      	lsls	r4, r5, #3
 80112c8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80112cc:	46aa      	mov	sl, r5
 80112ce:	f1ba 0f00 	cmp.w	sl, #0
 80112d2:	f280 80d6 	bge.w	8011482 <__kernel_rem_pio2+0x472>
 80112d6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8011328 <__kernel_rem_pio2+0x318>
 80112da:	462e      	mov	r6, r5
 80112dc:	2e00      	cmp	r6, #0
 80112de:	f2c0 8104 	blt.w	80114ea <__kernel_rem_pio2+0x4da>
 80112e2:	ab72      	add	r3, sp, #456	; 0x1c8
 80112e4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80112e8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8011350 <__kernel_rem_pio2+0x340>
 80112ec:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80112f0:	f04f 0800 	mov.w	r8, #0
 80112f4:	1baf      	subs	r7, r5, r6
 80112f6:	e0ea      	b.n	80114ce <__kernel_rem_pio2+0x4be>
 80112f8:	f04f 0b02 	mov.w	fp, #2
 80112fc:	e759      	b.n	80111b2 <__kernel_rem_pio2+0x1a2>
 80112fe:	f8d8 3000 	ldr.w	r3, [r8]
 8011302:	b955      	cbnz	r5, 801131a <__kernel_rem_pio2+0x30a>
 8011304:	b123      	cbz	r3, 8011310 <__kernel_rem_pio2+0x300>
 8011306:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801130a:	f8c8 3000 	str.w	r3, [r8]
 801130e:	2301      	movs	r3, #1
 8011310:	3201      	adds	r2, #1
 8011312:	f108 0804 	add.w	r8, r8, #4
 8011316:	461d      	mov	r5, r3
 8011318:	e752      	b.n	80111c0 <__kernel_rem_pio2+0x1b0>
 801131a:	1acb      	subs	r3, r1, r3
 801131c:	f8c8 3000 	str.w	r3, [r8]
 8011320:	462b      	mov	r3, r5
 8011322:	e7f5      	b.n	8011310 <__kernel_rem_pio2+0x300>
 8011324:	f3af 8000 	nop.w
	...
 8011334:	3ff00000 	.word	0x3ff00000
 8011338:	0803f568 	.word	0x0803f568
 801133c:	40200000 	.word	0x40200000
 8011340:	3ff00000 	.word	0x3ff00000
 8011344:	3e700000 	.word	0x3e700000
 8011348:	41700000 	.word	0x41700000
 801134c:	3fe00000 	.word	0x3fe00000
 8011350:	0803f528 	.word	0x0803f528
 8011354:	1e62      	subs	r2, r4, #1
 8011356:	ab0e      	add	r3, sp, #56	; 0x38
 8011358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801135c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011360:	a90e      	add	r1, sp, #56	; 0x38
 8011362:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011366:	e739      	b.n	80111dc <__kernel_rem_pio2+0x1cc>
 8011368:	1e62      	subs	r2, r4, #1
 801136a:	ab0e      	add	r3, sp, #56	; 0x38
 801136c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011370:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011374:	e7f4      	b.n	8011360 <__kernel_rem_pio2+0x350>
 8011376:	a90e      	add	r1, sp, #56	; 0x38
 8011378:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801137c:	3b01      	subs	r3, #1
 801137e:	430a      	orrs	r2, r1
 8011380:	e789      	b.n	8011296 <__kernel_rem_pio2+0x286>
 8011382:	3301      	adds	r3, #1
 8011384:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011388:	2900      	cmp	r1, #0
 801138a:	d0fa      	beq.n	8011382 <__kernel_rem_pio2+0x372>
 801138c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801138e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8011392:	446a      	add	r2, sp
 8011394:	3a98      	subs	r2, #152	; 0x98
 8011396:	920a      	str	r2, [sp, #40]	; 0x28
 8011398:	9a08      	ldr	r2, [sp, #32]
 801139a:	18e3      	adds	r3, r4, r3
 801139c:	18a5      	adds	r5, r4, r2
 801139e:	aa22      	add	r2, sp, #136	; 0x88
 80113a0:	f104 0801 	add.w	r8, r4, #1
 80113a4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80113a8:	9304      	str	r3, [sp, #16]
 80113aa:	9b04      	ldr	r3, [sp, #16]
 80113ac:	4543      	cmp	r3, r8
 80113ae:	da04      	bge.n	80113ba <__kernel_rem_pio2+0x3aa>
 80113b0:	461c      	mov	r4, r3
 80113b2:	e6a3      	b.n	80110fc <__kernel_rem_pio2+0xec>
 80113b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80113b6:	2301      	movs	r3, #1
 80113b8:	e7e4      	b.n	8011384 <__kernel_rem_pio2+0x374>
 80113ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80113c0:	f7ef f8ca 	bl	8000558 <__aeabi_i2d>
 80113c4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80113c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113ca:	46ab      	mov	fp, r5
 80113cc:	461c      	mov	r4, r3
 80113ce:	f04f 0900 	mov.w	r9, #0
 80113d2:	2600      	movs	r6, #0
 80113d4:	2700      	movs	r7, #0
 80113d6:	9b06      	ldr	r3, [sp, #24]
 80113d8:	4599      	cmp	r9, r3
 80113da:	dd06      	ble.n	80113ea <__kernel_rem_pio2+0x3da>
 80113dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80113de:	e8e3 6702 	strd	r6, r7, [r3], #8
 80113e2:	f108 0801 	add.w	r8, r8, #1
 80113e6:	930a      	str	r3, [sp, #40]	; 0x28
 80113e8:	e7df      	b.n	80113aa <__kernel_rem_pio2+0x39a>
 80113ea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80113ee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80113f2:	f7ef f91b 	bl	800062c <__aeabi_dmul>
 80113f6:	4602      	mov	r2, r0
 80113f8:	460b      	mov	r3, r1
 80113fa:	4630      	mov	r0, r6
 80113fc:	4639      	mov	r1, r7
 80113fe:	f7ee ff5f 	bl	80002c0 <__adddf3>
 8011402:	f109 0901 	add.w	r9, r9, #1
 8011406:	4606      	mov	r6, r0
 8011408:	460f      	mov	r7, r1
 801140a:	e7e4      	b.n	80113d6 <__kernel_rem_pio2+0x3c6>
 801140c:	3d01      	subs	r5, #1
 801140e:	e748      	b.n	80112a2 <__kernel_rem_pio2+0x292>
 8011410:	ec47 6b10 	vmov	d0, r6, r7
 8011414:	f1ca 0000 	rsb	r0, sl, #0
 8011418:	f000 fce2 	bl	8011de0 <scalbn>
 801141c:	ec57 6b10 	vmov	r6, r7, d0
 8011420:	4ba0      	ldr	r3, [pc, #640]	; (80116a4 <__kernel_rem_pio2+0x694>)
 8011422:	ee10 0a10 	vmov	r0, s0
 8011426:	2200      	movs	r2, #0
 8011428:	4639      	mov	r1, r7
 801142a:	f7ef fb85 	bl	8000b38 <__aeabi_dcmpge>
 801142e:	b1f8      	cbz	r0, 8011470 <__kernel_rem_pio2+0x460>
 8011430:	4b9d      	ldr	r3, [pc, #628]	; (80116a8 <__kernel_rem_pio2+0x698>)
 8011432:	2200      	movs	r2, #0
 8011434:	4630      	mov	r0, r6
 8011436:	4639      	mov	r1, r7
 8011438:	f7ef f8f8 	bl	800062c <__aeabi_dmul>
 801143c:	f7ef fba6 	bl	8000b8c <__aeabi_d2iz>
 8011440:	4680      	mov	r8, r0
 8011442:	f7ef f889 	bl	8000558 <__aeabi_i2d>
 8011446:	4b97      	ldr	r3, [pc, #604]	; (80116a4 <__kernel_rem_pio2+0x694>)
 8011448:	2200      	movs	r2, #0
 801144a:	f7ef f8ef 	bl	800062c <__aeabi_dmul>
 801144e:	460b      	mov	r3, r1
 8011450:	4602      	mov	r2, r0
 8011452:	4639      	mov	r1, r7
 8011454:	4630      	mov	r0, r6
 8011456:	f7ee ff31 	bl	80002bc <__aeabi_dsub>
 801145a:	f7ef fb97 	bl	8000b8c <__aeabi_d2iz>
 801145e:	1c65      	adds	r5, r4, #1
 8011460:	ab0e      	add	r3, sp, #56	; 0x38
 8011462:	f10a 0a18 	add.w	sl, sl, #24
 8011466:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801146a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801146e:	e720      	b.n	80112b2 <__kernel_rem_pio2+0x2a2>
 8011470:	4630      	mov	r0, r6
 8011472:	4639      	mov	r1, r7
 8011474:	f7ef fb8a 	bl	8000b8c <__aeabi_d2iz>
 8011478:	ab0e      	add	r3, sp, #56	; 0x38
 801147a:	4625      	mov	r5, r4
 801147c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011480:	e717      	b.n	80112b2 <__kernel_rem_pio2+0x2a2>
 8011482:	ab0e      	add	r3, sp, #56	; 0x38
 8011484:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011488:	f7ef f866 	bl	8000558 <__aeabi_i2d>
 801148c:	4632      	mov	r2, r6
 801148e:	463b      	mov	r3, r7
 8011490:	f7ef f8cc 	bl	800062c <__aeabi_dmul>
 8011494:	4b84      	ldr	r3, [pc, #528]	; (80116a8 <__kernel_rem_pio2+0x698>)
 8011496:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801149a:	2200      	movs	r2, #0
 801149c:	4630      	mov	r0, r6
 801149e:	4639      	mov	r1, r7
 80114a0:	f7ef f8c4 	bl	800062c <__aeabi_dmul>
 80114a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80114a8:	4606      	mov	r6, r0
 80114aa:	460f      	mov	r7, r1
 80114ac:	e70f      	b.n	80112ce <__kernel_rem_pio2+0x2be>
 80114ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80114b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80114b6:	f7ef f8b9 	bl	800062c <__aeabi_dmul>
 80114ba:	4602      	mov	r2, r0
 80114bc:	460b      	mov	r3, r1
 80114be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80114c2:	f7ee fefd 	bl	80002c0 <__adddf3>
 80114c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80114ca:	f108 0801 	add.w	r8, r8, #1
 80114ce:	9b02      	ldr	r3, [sp, #8]
 80114d0:	4598      	cmp	r8, r3
 80114d2:	dc01      	bgt.n	80114d8 <__kernel_rem_pio2+0x4c8>
 80114d4:	45b8      	cmp	r8, r7
 80114d6:	ddea      	ble.n	80114ae <__kernel_rem_pio2+0x49e>
 80114d8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80114dc:	ab4a      	add	r3, sp, #296	; 0x128
 80114de:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80114e2:	ed87 7b00 	vstr	d7, [r7]
 80114e6:	3e01      	subs	r6, #1
 80114e8:	e6f8      	b.n	80112dc <__kernel_rem_pio2+0x2cc>
 80114ea:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	dc0b      	bgt.n	8011508 <__kernel_rem_pio2+0x4f8>
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	dc35      	bgt.n	8011560 <__kernel_rem_pio2+0x550>
 80114f4:	d059      	beq.n	80115aa <__kernel_rem_pio2+0x59a>
 80114f6:	9b04      	ldr	r3, [sp, #16]
 80114f8:	f003 0007 	and.w	r0, r3, #7
 80114fc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8011500:	ecbd 8b02 	vpop	{d8}
 8011504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011508:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801150a:	2b03      	cmp	r3, #3
 801150c:	d1f3      	bne.n	80114f6 <__kernel_rem_pio2+0x4e6>
 801150e:	ab4a      	add	r3, sp, #296	; 0x128
 8011510:	4423      	add	r3, r4
 8011512:	9306      	str	r3, [sp, #24]
 8011514:	461c      	mov	r4, r3
 8011516:	469a      	mov	sl, r3
 8011518:	9502      	str	r5, [sp, #8]
 801151a:	9b02      	ldr	r3, [sp, #8]
 801151c:	2b00      	cmp	r3, #0
 801151e:	f1aa 0a08 	sub.w	sl, sl, #8
 8011522:	dc6b      	bgt.n	80115fc <__kernel_rem_pio2+0x5ec>
 8011524:	46aa      	mov	sl, r5
 8011526:	f1ba 0f01 	cmp.w	sl, #1
 801152a:	f1a4 0408 	sub.w	r4, r4, #8
 801152e:	f300 8085 	bgt.w	801163c <__kernel_rem_pio2+0x62c>
 8011532:	9c06      	ldr	r4, [sp, #24]
 8011534:	2000      	movs	r0, #0
 8011536:	3408      	adds	r4, #8
 8011538:	2100      	movs	r1, #0
 801153a:	2d01      	cmp	r5, #1
 801153c:	f300 809d 	bgt.w	801167a <__kernel_rem_pio2+0x66a>
 8011540:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8011544:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8011548:	f1bb 0f00 	cmp.w	fp, #0
 801154c:	f040 809b 	bne.w	8011686 <__kernel_rem_pio2+0x676>
 8011550:	9b01      	ldr	r3, [sp, #4]
 8011552:	e9c3 5600 	strd	r5, r6, [r3]
 8011556:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801155a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801155e:	e7ca      	b.n	80114f6 <__kernel_rem_pio2+0x4e6>
 8011560:	3408      	adds	r4, #8
 8011562:	ab4a      	add	r3, sp, #296	; 0x128
 8011564:	441c      	add	r4, r3
 8011566:	462e      	mov	r6, r5
 8011568:	2000      	movs	r0, #0
 801156a:	2100      	movs	r1, #0
 801156c:	2e00      	cmp	r6, #0
 801156e:	da36      	bge.n	80115de <__kernel_rem_pio2+0x5ce>
 8011570:	f1bb 0f00 	cmp.w	fp, #0
 8011574:	d039      	beq.n	80115ea <__kernel_rem_pio2+0x5da>
 8011576:	4602      	mov	r2, r0
 8011578:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801157c:	9c01      	ldr	r4, [sp, #4]
 801157e:	e9c4 2300 	strd	r2, r3, [r4]
 8011582:	4602      	mov	r2, r0
 8011584:	460b      	mov	r3, r1
 8011586:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801158a:	f7ee fe97 	bl	80002bc <__aeabi_dsub>
 801158e:	ae4c      	add	r6, sp, #304	; 0x130
 8011590:	2401      	movs	r4, #1
 8011592:	42a5      	cmp	r5, r4
 8011594:	da2c      	bge.n	80115f0 <__kernel_rem_pio2+0x5e0>
 8011596:	f1bb 0f00 	cmp.w	fp, #0
 801159a:	d002      	beq.n	80115a2 <__kernel_rem_pio2+0x592>
 801159c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80115a0:	4619      	mov	r1, r3
 80115a2:	9b01      	ldr	r3, [sp, #4]
 80115a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80115a8:	e7a5      	b.n	80114f6 <__kernel_rem_pio2+0x4e6>
 80115aa:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80115ae:	eb0d 0403 	add.w	r4, sp, r3
 80115b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80115b6:	2000      	movs	r0, #0
 80115b8:	2100      	movs	r1, #0
 80115ba:	2d00      	cmp	r5, #0
 80115bc:	da09      	bge.n	80115d2 <__kernel_rem_pio2+0x5c2>
 80115be:	f1bb 0f00 	cmp.w	fp, #0
 80115c2:	d002      	beq.n	80115ca <__kernel_rem_pio2+0x5ba>
 80115c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80115c8:	4619      	mov	r1, r3
 80115ca:	9b01      	ldr	r3, [sp, #4]
 80115cc:	e9c3 0100 	strd	r0, r1, [r3]
 80115d0:	e791      	b.n	80114f6 <__kernel_rem_pio2+0x4e6>
 80115d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80115d6:	f7ee fe73 	bl	80002c0 <__adddf3>
 80115da:	3d01      	subs	r5, #1
 80115dc:	e7ed      	b.n	80115ba <__kernel_rem_pio2+0x5aa>
 80115de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80115e2:	f7ee fe6d 	bl	80002c0 <__adddf3>
 80115e6:	3e01      	subs	r6, #1
 80115e8:	e7c0      	b.n	801156c <__kernel_rem_pio2+0x55c>
 80115ea:	4602      	mov	r2, r0
 80115ec:	460b      	mov	r3, r1
 80115ee:	e7c5      	b.n	801157c <__kernel_rem_pio2+0x56c>
 80115f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80115f4:	f7ee fe64 	bl	80002c0 <__adddf3>
 80115f8:	3401      	adds	r4, #1
 80115fa:	e7ca      	b.n	8011592 <__kernel_rem_pio2+0x582>
 80115fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8011600:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8011604:	9b02      	ldr	r3, [sp, #8]
 8011606:	3b01      	subs	r3, #1
 8011608:	9302      	str	r3, [sp, #8]
 801160a:	4632      	mov	r2, r6
 801160c:	463b      	mov	r3, r7
 801160e:	4640      	mov	r0, r8
 8011610:	4649      	mov	r1, r9
 8011612:	f7ee fe55 	bl	80002c0 <__adddf3>
 8011616:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801161a:	4602      	mov	r2, r0
 801161c:	460b      	mov	r3, r1
 801161e:	4640      	mov	r0, r8
 8011620:	4649      	mov	r1, r9
 8011622:	f7ee fe4b 	bl	80002bc <__aeabi_dsub>
 8011626:	4632      	mov	r2, r6
 8011628:	463b      	mov	r3, r7
 801162a:	f7ee fe49 	bl	80002c0 <__adddf3>
 801162e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8011632:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011636:	ed8a 7b00 	vstr	d7, [sl]
 801163a:	e76e      	b.n	801151a <__kernel_rem_pio2+0x50a>
 801163c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011640:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8011644:	4640      	mov	r0, r8
 8011646:	4632      	mov	r2, r6
 8011648:	463b      	mov	r3, r7
 801164a:	4649      	mov	r1, r9
 801164c:	f7ee fe38 	bl	80002c0 <__adddf3>
 8011650:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011654:	4602      	mov	r2, r0
 8011656:	460b      	mov	r3, r1
 8011658:	4640      	mov	r0, r8
 801165a:	4649      	mov	r1, r9
 801165c:	f7ee fe2e 	bl	80002bc <__aeabi_dsub>
 8011660:	4632      	mov	r2, r6
 8011662:	463b      	mov	r3, r7
 8011664:	f7ee fe2c 	bl	80002c0 <__adddf3>
 8011668:	ed9d 7b02 	vldr	d7, [sp, #8]
 801166c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011670:	ed84 7b00 	vstr	d7, [r4]
 8011674:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011678:	e755      	b.n	8011526 <__kernel_rem_pio2+0x516>
 801167a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801167e:	f7ee fe1f 	bl	80002c0 <__adddf3>
 8011682:	3d01      	subs	r5, #1
 8011684:	e759      	b.n	801153a <__kernel_rem_pio2+0x52a>
 8011686:	9b01      	ldr	r3, [sp, #4]
 8011688:	9a01      	ldr	r2, [sp, #4]
 801168a:	601d      	str	r5, [r3, #0]
 801168c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8011690:	605c      	str	r4, [r3, #4]
 8011692:	609f      	str	r7, [r3, #8]
 8011694:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8011698:	60d3      	str	r3, [r2, #12]
 801169a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801169e:	6110      	str	r0, [r2, #16]
 80116a0:	6153      	str	r3, [r2, #20]
 80116a2:	e728      	b.n	80114f6 <__kernel_rem_pio2+0x4e6>
 80116a4:	41700000 	.word	0x41700000
 80116a8:	3e700000 	.word	0x3e700000
 80116ac:	00000000 	.word	0x00000000

080116b0 <__kernel_sin>:
 80116b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116b4:	ed2d 8b04 	vpush	{d8-d9}
 80116b8:	eeb0 8a41 	vmov.f32	s16, s2
 80116bc:	eef0 8a61 	vmov.f32	s17, s3
 80116c0:	ec55 4b10 	vmov	r4, r5, d0
 80116c4:	b083      	sub	sp, #12
 80116c6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80116ca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80116ce:	9001      	str	r0, [sp, #4]
 80116d0:	da06      	bge.n	80116e0 <__kernel_sin+0x30>
 80116d2:	ee10 0a10 	vmov	r0, s0
 80116d6:	4629      	mov	r1, r5
 80116d8:	f7ef fa58 	bl	8000b8c <__aeabi_d2iz>
 80116dc:	2800      	cmp	r0, #0
 80116de:	d051      	beq.n	8011784 <__kernel_sin+0xd4>
 80116e0:	4622      	mov	r2, r4
 80116e2:	462b      	mov	r3, r5
 80116e4:	4620      	mov	r0, r4
 80116e6:	4629      	mov	r1, r5
 80116e8:	f7ee ffa0 	bl	800062c <__aeabi_dmul>
 80116ec:	4682      	mov	sl, r0
 80116ee:	468b      	mov	fp, r1
 80116f0:	4602      	mov	r2, r0
 80116f2:	460b      	mov	r3, r1
 80116f4:	4620      	mov	r0, r4
 80116f6:	4629      	mov	r1, r5
 80116f8:	f7ee ff98 	bl	800062c <__aeabi_dmul>
 80116fc:	a341      	add	r3, pc, #260	; (adr r3, 8011804 <__kernel_sin+0x154>)
 80116fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011702:	4680      	mov	r8, r0
 8011704:	4689      	mov	r9, r1
 8011706:	4650      	mov	r0, sl
 8011708:	4659      	mov	r1, fp
 801170a:	f7ee ff8f 	bl	800062c <__aeabi_dmul>
 801170e:	a33f      	add	r3, pc, #252	; (adr r3, 801180c <__kernel_sin+0x15c>)
 8011710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011714:	f7ee fdd2 	bl	80002bc <__aeabi_dsub>
 8011718:	4652      	mov	r2, sl
 801171a:	465b      	mov	r3, fp
 801171c:	f7ee ff86 	bl	800062c <__aeabi_dmul>
 8011720:	a33c      	add	r3, pc, #240	; (adr r3, 8011814 <__kernel_sin+0x164>)
 8011722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011726:	f7ee fdcb 	bl	80002c0 <__adddf3>
 801172a:	4652      	mov	r2, sl
 801172c:	465b      	mov	r3, fp
 801172e:	f7ee ff7d 	bl	800062c <__aeabi_dmul>
 8011732:	a33a      	add	r3, pc, #232	; (adr r3, 801181c <__kernel_sin+0x16c>)
 8011734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011738:	f7ee fdc0 	bl	80002bc <__aeabi_dsub>
 801173c:	4652      	mov	r2, sl
 801173e:	465b      	mov	r3, fp
 8011740:	f7ee ff74 	bl	800062c <__aeabi_dmul>
 8011744:	a337      	add	r3, pc, #220	; (adr r3, 8011824 <__kernel_sin+0x174>)
 8011746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801174a:	f7ee fdb9 	bl	80002c0 <__adddf3>
 801174e:	9b01      	ldr	r3, [sp, #4]
 8011750:	4606      	mov	r6, r0
 8011752:	460f      	mov	r7, r1
 8011754:	b9eb      	cbnz	r3, 8011792 <__kernel_sin+0xe2>
 8011756:	4602      	mov	r2, r0
 8011758:	460b      	mov	r3, r1
 801175a:	4650      	mov	r0, sl
 801175c:	4659      	mov	r1, fp
 801175e:	f7ee ff65 	bl	800062c <__aeabi_dmul>
 8011762:	a325      	add	r3, pc, #148	; (adr r3, 80117f8 <__kernel_sin+0x148>)
 8011764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011768:	f7ee fda8 	bl	80002bc <__aeabi_dsub>
 801176c:	4642      	mov	r2, r8
 801176e:	464b      	mov	r3, r9
 8011770:	f7ee ff5c 	bl	800062c <__aeabi_dmul>
 8011774:	4602      	mov	r2, r0
 8011776:	460b      	mov	r3, r1
 8011778:	4620      	mov	r0, r4
 801177a:	4629      	mov	r1, r5
 801177c:	f7ee fda0 	bl	80002c0 <__adddf3>
 8011780:	4604      	mov	r4, r0
 8011782:	460d      	mov	r5, r1
 8011784:	ec45 4b10 	vmov	d0, r4, r5
 8011788:	b003      	add	sp, #12
 801178a:	ecbd 8b04 	vpop	{d8-d9}
 801178e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011792:	4b1b      	ldr	r3, [pc, #108]	; (8011800 <__kernel_sin+0x150>)
 8011794:	ec51 0b18 	vmov	r0, r1, d8
 8011798:	2200      	movs	r2, #0
 801179a:	f7ee ff47 	bl	800062c <__aeabi_dmul>
 801179e:	4632      	mov	r2, r6
 80117a0:	ec41 0b19 	vmov	d9, r0, r1
 80117a4:	463b      	mov	r3, r7
 80117a6:	4640      	mov	r0, r8
 80117a8:	4649      	mov	r1, r9
 80117aa:	f7ee ff3f 	bl	800062c <__aeabi_dmul>
 80117ae:	4602      	mov	r2, r0
 80117b0:	460b      	mov	r3, r1
 80117b2:	ec51 0b19 	vmov	r0, r1, d9
 80117b6:	f7ee fd81 	bl	80002bc <__aeabi_dsub>
 80117ba:	4652      	mov	r2, sl
 80117bc:	465b      	mov	r3, fp
 80117be:	f7ee ff35 	bl	800062c <__aeabi_dmul>
 80117c2:	ec53 2b18 	vmov	r2, r3, d8
 80117c6:	f7ee fd79 	bl	80002bc <__aeabi_dsub>
 80117ca:	a30b      	add	r3, pc, #44	; (adr r3, 80117f8 <__kernel_sin+0x148>)
 80117cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117d0:	4606      	mov	r6, r0
 80117d2:	460f      	mov	r7, r1
 80117d4:	4640      	mov	r0, r8
 80117d6:	4649      	mov	r1, r9
 80117d8:	f7ee ff28 	bl	800062c <__aeabi_dmul>
 80117dc:	4602      	mov	r2, r0
 80117de:	460b      	mov	r3, r1
 80117e0:	4630      	mov	r0, r6
 80117e2:	4639      	mov	r1, r7
 80117e4:	f7ee fd6c 	bl	80002c0 <__adddf3>
 80117e8:	4602      	mov	r2, r0
 80117ea:	460b      	mov	r3, r1
 80117ec:	4620      	mov	r0, r4
 80117ee:	4629      	mov	r1, r5
 80117f0:	f7ee fd64 	bl	80002bc <__aeabi_dsub>
 80117f4:	e7c4      	b.n	8011780 <__kernel_sin+0xd0>
 80117f6:	bf00      	nop
 80117f8:	55555549 	.word	0x55555549
 80117fc:	3fc55555 	.word	0x3fc55555
 8011800:	3fe00000 	.word	0x3fe00000
 8011804:	5acfd57c 	.word	0x5acfd57c
 8011808:	3de5d93a 	.word	0x3de5d93a
 801180c:	8a2b9ceb 	.word	0x8a2b9ceb
 8011810:	3e5ae5e6 	.word	0x3e5ae5e6
 8011814:	57b1fe7d 	.word	0x57b1fe7d
 8011818:	3ec71de3 	.word	0x3ec71de3
 801181c:	19c161d5 	.word	0x19c161d5
 8011820:	3f2a01a0 	.word	0x3f2a01a0
 8011824:	1110f8a6 	.word	0x1110f8a6
 8011828:	3f811111 	.word	0x3f811111
 801182c:	00000000 	.word	0x00000000

08011830 <__kernel_tan>:
 8011830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011834:	ed2d 8b06 	vpush	{d8-d10}
 8011838:	ec5b ab10 	vmov	sl, fp, d0
 801183c:	4be0      	ldr	r3, [pc, #896]	; (8011bc0 <__kernel_tan+0x390>)
 801183e:	b083      	sub	sp, #12
 8011840:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8011844:	429f      	cmp	r7, r3
 8011846:	ec59 8b11 	vmov	r8, r9, d1
 801184a:	4606      	mov	r6, r0
 801184c:	f8cd b000 	str.w	fp, [sp]
 8011850:	dc61      	bgt.n	8011916 <__kernel_tan+0xe6>
 8011852:	ee10 0a10 	vmov	r0, s0
 8011856:	4659      	mov	r1, fp
 8011858:	f7ef f998 	bl	8000b8c <__aeabi_d2iz>
 801185c:	4605      	mov	r5, r0
 801185e:	2800      	cmp	r0, #0
 8011860:	f040 8083 	bne.w	801196a <__kernel_tan+0x13a>
 8011864:	1c73      	adds	r3, r6, #1
 8011866:	4652      	mov	r2, sl
 8011868:	4313      	orrs	r3, r2
 801186a:	433b      	orrs	r3, r7
 801186c:	d112      	bne.n	8011894 <__kernel_tan+0x64>
 801186e:	ec4b ab10 	vmov	d0, sl, fp
 8011872:	f000 fa17 	bl	8011ca4 <fabs>
 8011876:	49d3      	ldr	r1, [pc, #844]	; (8011bc4 <__kernel_tan+0x394>)
 8011878:	ec53 2b10 	vmov	r2, r3, d0
 801187c:	2000      	movs	r0, #0
 801187e:	f7ee ffff 	bl	8000880 <__aeabi_ddiv>
 8011882:	4682      	mov	sl, r0
 8011884:	468b      	mov	fp, r1
 8011886:	ec4b ab10 	vmov	d0, sl, fp
 801188a:	b003      	add	sp, #12
 801188c:	ecbd 8b06 	vpop	{d8-d10}
 8011890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011894:	2e01      	cmp	r6, #1
 8011896:	d0f6      	beq.n	8011886 <__kernel_tan+0x56>
 8011898:	4642      	mov	r2, r8
 801189a:	464b      	mov	r3, r9
 801189c:	4650      	mov	r0, sl
 801189e:	4659      	mov	r1, fp
 80118a0:	f7ee fd0e 	bl	80002c0 <__adddf3>
 80118a4:	4602      	mov	r2, r0
 80118a6:	460b      	mov	r3, r1
 80118a8:	460f      	mov	r7, r1
 80118aa:	2000      	movs	r0, #0
 80118ac:	49c6      	ldr	r1, [pc, #792]	; (8011bc8 <__kernel_tan+0x398>)
 80118ae:	f7ee ffe7 	bl	8000880 <__aeabi_ddiv>
 80118b2:	e9cd 0100 	strd	r0, r1, [sp]
 80118b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118ba:	462e      	mov	r6, r5
 80118bc:	4652      	mov	r2, sl
 80118be:	462c      	mov	r4, r5
 80118c0:	4630      	mov	r0, r6
 80118c2:	461d      	mov	r5, r3
 80118c4:	4639      	mov	r1, r7
 80118c6:	465b      	mov	r3, fp
 80118c8:	f7ee fcf8 	bl	80002bc <__aeabi_dsub>
 80118cc:	4602      	mov	r2, r0
 80118ce:	460b      	mov	r3, r1
 80118d0:	4640      	mov	r0, r8
 80118d2:	4649      	mov	r1, r9
 80118d4:	f7ee fcf2 	bl	80002bc <__aeabi_dsub>
 80118d8:	4632      	mov	r2, r6
 80118da:	462b      	mov	r3, r5
 80118dc:	f7ee fea6 	bl	800062c <__aeabi_dmul>
 80118e0:	4632      	mov	r2, r6
 80118e2:	4680      	mov	r8, r0
 80118e4:	4689      	mov	r9, r1
 80118e6:	462b      	mov	r3, r5
 80118e8:	4630      	mov	r0, r6
 80118ea:	4639      	mov	r1, r7
 80118ec:	f7ee fe9e 	bl	800062c <__aeabi_dmul>
 80118f0:	4bb4      	ldr	r3, [pc, #720]	; (8011bc4 <__kernel_tan+0x394>)
 80118f2:	2200      	movs	r2, #0
 80118f4:	f7ee fce4 	bl	80002c0 <__adddf3>
 80118f8:	4602      	mov	r2, r0
 80118fa:	460b      	mov	r3, r1
 80118fc:	4640      	mov	r0, r8
 80118fe:	4649      	mov	r1, r9
 8011900:	f7ee fcde 	bl	80002c0 <__adddf3>
 8011904:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011908:	f7ee fe90 	bl	800062c <__aeabi_dmul>
 801190c:	4622      	mov	r2, r4
 801190e:	462b      	mov	r3, r5
 8011910:	f7ee fcd6 	bl	80002c0 <__adddf3>
 8011914:	e7b5      	b.n	8011882 <__kernel_tan+0x52>
 8011916:	4bad      	ldr	r3, [pc, #692]	; (8011bcc <__kernel_tan+0x39c>)
 8011918:	429f      	cmp	r7, r3
 801191a:	dd26      	ble.n	801196a <__kernel_tan+0x13a>
 801191c:	9b00      	ldr	r3, [sp, #0]
 801191e:	2b00      	cmp	r3, #0
 8011920:	da09      	bge.n	8011936 <__kernel_tan+0x106>
 8011922:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011926:	469b      	mov	fp, r3
 8011928:	ee10 aa10 	vmov	sl, s0
 801192c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011930:	ee11 8a10 	vmov	r8, s2
 8011934:	4699      	mov	r9, r3
 8011936:	4652      	mov	r2, sl
 8011938:	465b      	mov	r3, fp
 801193a:	a183      	add	r1, pc, #524	; (adr r1, 8011b48 <__kernel_tan+0x318>)
 801193c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011940:	f7ee fcbc 	bl	80002bc <__aeabi_dsub>
 8011944:	4642      	mov	r2, r8
 8011946:	464b      	mov	r3, r9
 8011948:	4604      	mov	r4, r0
 801194a:	460d      	mov	r5, r1
 801194c:	a180      	add	r1, pc, #512	; (adr r1, 8011b50 <__kernel_tan+0x320>)
 801194e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011952:	f7ee fcb3 	bl	80002bc <__aeabi_dsub>
 8011956:	4622      	mov	r2, r4
 8011958:	462b      	mov	r3, r5
 801195a:	f7ee fcb1 	bl	80002c0 <__adddf3>
 801195e:	f04f 0800 	mov.w	r8, #0
 8011962:	4682      	mov	sl, r0
 8011964:	468b      	mov	fp, r1
 8011966:	f04f 0900 	mov.w	r9, #0
 801196a:	4652      	mov	r2, sl
 801196c:	465b      	mov	r3, fp
 801196e:	4650      	mov	r0, sl
 8011970:	4659      	mov	r1, fp
 8011972:	f7ee fe5b 	bl	800062c <__aeabi_dmul>
 8011976:	4602      	mov	r2, r0
 8011978:	460b      	mov	r3, r1
 801197a:	ec43 2b18 	vmov	d8, r2, r3
 801197e:	f7ee fe55 	bl	800062c <__aeabi_dmul>
 8011982:	ec53 2b18 	vmov	r2, r3, d8
 8011986:	4604      	mov	r4, r0
 8011988:	460d      	mov	r5, r1
 801198a:	4650      	mov	r0, sl
 801198c:	4659      	mov	r1, fp
 801198e:	f7ee fe4d 	bl	800062c <__aeabi_dmul>
 8011992:	a371      	add	r3, pc, #452	; (adr r3, 8011b58 <__kernel_tan+0x328>)
 8011994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011998:	ec41 0b19 	vmov	d9, r0, r1
 801199c:	4620      	mov	r0, r4
 801199e:	4629      	mov	r1, r5
 80119a0:	f7ee fe44 	bl	800062c <__aeabi_dmul>
 80119a4:	a36e      	add	r3, pc, #440	; (adr r3, 8011b60 <__kernel_tan+0x330>)
 80119a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119aa:	f7ee fc89 	bl	80002c0 <__adddf3>
 80119ae:	4622      	mov	r2, r4
 80119b0:	462b      	mov	r3, r5
 80119b2:	f7ee fe3b 	bl	800062c <__aeabi_dmul>
 80119b6:	a36c      	add	r3, pc, #432	; (adr r3, 8011b68 <__kernel_tan+0x338>)
 80119b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119bc:	f7ee fc80 	bl	80002c0 <__adddf3>
 80119c0:	4622      	mov	r2, r4
 80119c2:	462b      	mov	r3, r5
 80119c4:	f7ee fe32 	bl	800062c <__aeabi_dmul>
 80119c8:	a369      	add	r3, pc, #420	; (adr r3, 8011b70 <__kernel_tan+0x340>)
 80119ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ce:	f7ee fc77 	bl	80002c0 <__adddf3>
 80119d2:	4622      	mov	r2, r4
 80119d4:	462b      	mov	r3, r5
 80119d6:	f7ee fe29 	bl	800062c <__aeabi_dmul>
 80119da:	a367      	add	r3, pc, #412	; (adr r3, 8011b78 <__kernel_tan+0x348>)
 80119dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e0:	f7ee fc6e 	bl	80002c0 <__adddf3>
 80119e4:	4622      	mov	r2, r4
 80119e6:	462b      	mov	r3, r5
 80119e8:	f7ee fe20 	bl	800062c <__aeabi_dmul>
 80119ec:	a364      	add	r3, pc, #400	; (adr r3, 8011b80 <__kernel_tan+0x350>)
 80119ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f2:	f7ee fc65 	bl	80002c0 <__adddf3>
 80119f6:	ec53 2b18 	vmov	r2, r3, d8
 80119fa:	f7ee fe17 	bl	800062c <__aeabi_dmul>
 80119fe:	a362      	add	r3, pc, #392	; (adr r3, 8011b88 <__kernel_tan+0x358>)
 8011a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a04:	ec41 0b1a 	vmov	d10, r0, r1
 8011a08:	4620      	mov	r0, r4
 8011a0a:	4629      	mov	r1, r5
 8011a0c:	f7ee fe0e 	bl	800062c <__aeabi_dmul>
 8011a10:	a35f      	add	r3, pc, #380	; (adr r3, 8011b90 <__kernel_tan+0x360>)
 8011a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a16:	f7ee fc53 	bl	80002c0 <__adddf3>
 8011a1a:	4622      	mov	r2, r4
 8011a1c:	462b      	mov	r3, r5
 8011a1e:	f7ee fe05 	bl	800062c <__aeabi_dmul>
 8011a22:	a35d      	add	r3, pc, #372	; (adr r3, 8011b98 <__kernel_tan+0x368>)
 8011a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a28:	f7ee fc4a 	bl	80002c0 <__adddf3>
 8011a2c:	4622      	mov	r2, r4
 8011a2e:	462b      	mov	r3, r5
 8011a30:	f7ee fdfc 	bl	800062c <__aeabi_dmul>
 8011a34:	a35a      	add	r3, pc, #360	; (adr r3, 8011ba0 <__kernel_tan+0x370>)
 8011a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3a:	f7ee fc41 	bl	80002c0 <__adddf3>
 8011a3e:	4622      	mov	r2, r4
 8011a40:	462b      	mov	r3, r5
 8011a42:	f7ee fdf3 	bl	800062c <__aeabi_dmul>
 8011a46:	a358      	add	r3, pc, #352	; (adr r3, 8011ba8 <__kernel_tan+0x378>)
 8011a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a4c:	f7ee fc38 	bl	80002c0 <__adddf3>
 8011a50:	4622      	mov	r2, r4
 8011a52:	462b      	mov	r3, r5
 8011a54:	f7ee fdea 	bl	800062c <__aeabi_dmul>
 8011a58:	a355      	add	r3, pc, #340	; (adr r3, 8011bb0 <__kernel_tan+0x380>)
 8011a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a5e:	f7ee fc2f 	bl	80002c0 <__adddf3>
 8011a62:	4602      	mov	r2, r0
 8011a64:	460b      	mov	r3, r1
 8011a66:	ec51 0b1a 	vmov	r0, r1, d10
 8011a6a:	f7ee fc29 	bl	80002c0 <__adddf3>
 8011a6e:	ec53 2b19 	vmov	r2, r3, d9
 8011a72:	f7ee fddb 	bl	800062c <__aeabi_dmul>
 8011a76:	4642      	mov	r2, r8
 8011a78:	464b      	mov	r3, r9
 8011a7a:	f7ee fc21 	bl	80002c0 <__adddf3>
 8011a7e:	ec53 2b18 	vmov	r2, r3, d8
 8011a82:	f7ee fdd3 	bl	800062c <__aeabi_dmul>
 8011a86:	4642      	mov	r2, r8
 8011a88:	464b      	mov	r3, r9
 8011a8a:	f7ee fc19 	bl	80002c0 <__adddf3>
 8011a8e:	a34a      	add	r3, pc, #296	; (adr r3, 8011bb8 <__kernel_tan+0x388>)
 8011a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a94:	4604      	mov	r4, r0
 8011a96:	460d      	mov	r5, r1
 8011a98:	ec51 0b19 	vmov	r0, r1, d9
 8011a9c:	f7ee fdc6 	bl	800062c <__aeabi_dmul>
 8011aa0:	4622      	mov	r2, r4
 8011aa2:	462b      	mov	r3, r5
 8011aa4:	f7ee fc0c 	bl	80002c0 <__adddf3>
 8011aa8:	460b      	mov	r3, r1
 8011aaa:	ec41 0b18 	vmov	d8, r0, r1
 8011aae:	4602      	mov	r2, r0
 8011ab0:	4659      	mov	r1, fp
 8011ab2:	4650      	mov	r0, sl
 8011ab4:	f7ee fc04 	bl	80002c0 <__adddf3>
 8011ab8:	4b44      	ldr	r3, [pc, #272]	; (8011bcc <__kernel_tan+0x39c>)
 8011aba:	429f      	cmp	r7, r3
 8011abc:	4604      	mov	r4, r0
 8011abe:	460d      	mov	r5, r1
 8011ac0:	f340 8086 	ble.w	8011bd0 <__kernel_tan+0x3a0>
 8011ac4:	4630      	mov	r0, r6
 8011ac6:	f7ee fd47 	bl	8000558 <__aeabi_i2d>
 8011aca:	4622      	mov	r2, r4
 8011acc:	4680      	mov	r8, r0
 8011ace:	4689      	mov	r9, r1
 8011ad0:	462b      	mov	r3, r5
 8011ad2:	4620      	mov	r0, r4
 8011ad4:	4629      	mov	r1, r5
 8011ad6:	f7ee fda9 	bl	800062c <__aeabi_dmul>
 8011ada:	4642      	mov	r2, r8
 8011adc:	4606      	mov	r6, r0
 8011ade:	460f      	mov	r7, r1
 8011ae0:	464b      	mov	r3, r9
 8011ae2:	4620      	mov	r0, r4
 8011ae4:	4629      	mov	r1, r5
 8011ae6:	f7ee fbeb 	bl	80002c0 <__adddf3>
 8011aea:	4602      	mov	r2, r0
 8011aec:	460b      	mov	r3, r1
 8011aee:	4630      	mov	r0, r6
 8011af0:	4639      	mov	r1, r7
 8011af2:	f7ee fec5 	bl	8000880 <__aeabi_ddiv>
 8011af6:	ec53 2b18 	vmov	r2, r3, d8
 8011afa:	f7ee fbdf 	bl	80002bc <__aeabi_dsub>
 8011afe:	4602      	mov	r2, r0
 8011b00:	460b      	mov	r3, r1
 8011b02:	4650      	mov	r0, sl
 8011b04:	4659      	mov	r1, fp
 8011b06:	f7ee fbd9 	bl	80002bc <__aeabi_dsub>
 8011b0a:	4602      	mov	r2, r0
 8011b0c:	460b      	mov	r3, r1
 8011b0e:	f7ee fbd7 	bl	80002c0 <__adddf3>
 8011b12:	4602      	mov	r2, r0
 8011b14:	460b      	mov	r3, r1
 8011b16:	4640      	mov	r0, r8
 8011b18:	4649      	mov	r1, r9
 8011b1a:	f7ee fbcf 	bl	80002bc <__aeabi_dsub>
 8011b1e:	9b00      	ldr	r3, [sp, #0]
 8011b20:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8011b24:	f00a 0a02 	and.w	sl, sl, #2
 8011b28:	4604      	mov	r4, r0
 8011b2a:	f1ca 0001 	rsb	r0, sl, #1
 8011b2e:	460d      	mov	r5, r1
 8011b30:	f7ee fd12 	bl	8000558 <__aeabi_i2d>
 8011b34:	4602      	mov	r2, r0
 8011b36:	460b      	mov	r3, r1
 8011b38:	4620      	mov	r0, r4
 8011b3a:	4629      	mov	r1, r5
 8011b3c:	f7ee fd76 	bl	800062c <__aeabi_dmul>
 8011b40:	e69f      	b.n	8011882 <__kernel_tan+0x52>
 8011b42:	bf00      	nop
 8011b44:	f3af 8000 	nop.w
 8011b48:	54442d18 	.word	0x54442d18
 8011b4c:	3fe921fb 	.word	0x3fe921fb
 8011b50:	33145c07 	.word	0x33145c07
 8011b54:	3c81a626 	.word	0x3c81a626
 8011b58:	74bf7ad4 	.word	0x74bf7ad4
 8011b5c:	3efb2a70 	.word	0x3efb2a70
 8011b60:	32f0a7e9 	.word	0x32f0a7e9
 8011b64:	3f12b80f 	.word	0x3f12b80f
 8011b68:	1a8d1068 	.word	0x1a8d1068
 8011b6c:	3f3026f7 	.word	0x3f3026f7
 8011b70:	fee08315 	.word	0xfee08315
 8011b74:	3f57dbc8 	.word	0x3f57dbc8
 8011b78:	e96e8493 	.word	0xe96e8493
 8011b7c:	3f8226e3 	.word	0x3f8226e3
 8011b80:	1bb341fe 	.word	0x1bb341fe
 8011b84:	3faba1ba 	.word	0x3faba1ba
 8011b88:	db605373 	.word	0xdb605373
 8011b8c:	bef375cb 	.word	0xbef375cb
 8011b90:	a03792a6 	.word	0xa03792a6
 8011b94:	3f147e88 	.word	0x3f147e88
 8011b98:	f2f26501 	.word	0xf2f26501
 8011b9c:	3f4344d8 	.word	0x3f4344d8
 8011ba0:	c9560328 	.word	0xc9560328
 8011ba4:	3f6d6d22 	.word	0x3f6d6d22
 8011ba8:	8406d637 	.word	0x8406d637
 8011bac:	3f9664f4 	.word	0x3f9664f4
 8011bb0:	1110fe7a 	.word	0x1110fe7a
 8011bb4:	3fc11111 	.word	0x3fc11111
 8011bb8:	55555563 	.word	0x55555563
 8011bbc:	3fd55555 	.word	0x3fd55555
 8011bc0:	3e2fffff 	.word	0x3e2fffff
 8011bc4:	3ff00000 	.word	0x3ff00000
 8011bc8:	bff00000 	.word	0xbff00000
 8011bcc:	3fe59427 	.word	0x3fe59427
 8011bd0:	2e01      	cmp	r6, #1
 8011bd2:	d02f      	beq.n	8011c34 <__kernel_tan+0x404>
 8011bd4:	460f      	mov	r7, r1
 8011bd6:	4602      	mov	r2, r0
 8011bd8:	460b      	mov	r3, r1
 8011bda:	4689      	mov	r9, r1
 8011bdc:	2000      	movs	r0, #0
 8011bde:	4917      	ldr	r1, [pc, #92]	; (8011c3c <__kernel_tan+0x40c>)
 8011be0:	f7ee fe4e 	bl	8000880 <__aeabi_ddiv>
 8011be4:	2600      	movs	r6, #0
 8011be6:	e9cd 0100 	strd	r0, r1, [sp]
 8011bea:	4652      	mov	r2, sl
 8011bec:	465b      	mov	r3, fp
 8011bee:	4630      	mov	r0, r6
 8011bf0:	4639      	mov	r1, r7
 8011bf2:	f7ee fb63 	bl	80002bc <__aeabi_dsub>
 8011bf6:	e9dd 4500 	ldrd	r4, r5, [sp]
 8011bfa:	4602      	mov	r2, r0
 8011bfc:	460b      	mov	r3, r1
 8011bfe:	ec51 0b18 	vmov	r0, r1, d8
 8011c02:	f7ee fb5b 	bl	80002bc <__aeabi_dsub>
 8011c06:	4632      	mov	r2, r6
 8011c08:	462b      	mov	r3, r5
 8011c0a:	f7ee fd0f 	bl	800062c <__aeabi_dmul>
 8011c0e:	46b0      	mov	r8, r6
 8011c10:	460f      	mov	r7, r1
 8011c12:	4642      	mov	r2, r8
 8011c14:	462b      	mov	r3, r5
 8011c16:	4634      	mov	r4, r6
 8011c18:	4649      	mov	r1, r9
 8011c1a:	4606      	mov	r6, r0
 8011c1c:	4640      	mov	r0, r8
 8011c1e:	f7ee fd05 	bl	800062c <__aeabi_dmul>
 8011c22:	4b07      	ldr	r3, [pc, #28]	; (8011c40 <__kernel_tan+0x410>)
 8011c24:	2200      	movs	r2, #0
 8011c26:	f7ee fb4b 	bl	80002c0 <__adddf3>
 8011c2a:	4602      	mov	r2, r0
 8011c2c:	460b      	mov	r3, r1
 8011c2e:	4630      	mov	r0, r6
 8011c30:	4639      	mov	r1, r7
 8011c32:	e665      	b.n	8011900 <__kernel_tan+0xd0>
 8011c34:	4682      	mov	sl, r0
 8011c36:	468b      	mov	fp, r1
 8011c38:	e625      	b.n	8011886 <__kernel_tan+0x56>
 8011c3a:	bf00      	nop
 8011c3c:	bff00000 	.word	0xbff00000
 8011c40:	3ff00000 	.word	0x3ff00000

08011c44 <with_errno>:
 8011c44:	b570      	push	{r4, r5, r6, lr}
 8011c46:	4604      	mov	r4, r0
 8011c48:	460d      	mov	r5, r1
 8011c4a:	4616      	mov	r6, r2
 8011c4c:	f7fd fcc6 	bl	800f5dc <__errno>
 8011c50:	4629      	mov	r1, r5
 8011c52:	6006      	str	r6, [r0, #0]
 8011c54:	4620      	mov	r0, r4
 8011c56:	bd70      	pop	{r4, r5, r6, pc}

08011c58 <xflow>:
 8011c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c5a:	4614      	mov	r4, r2
 8011c5c:	461d      	mov	r5, r3
 8011c5e:	b108      	cbz	r0, 8011c64 <xflow+0xc>
 8011c60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011c64:	e9cd 2300 	strd	r2, r3, [sp]
 8011c68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c6c:	4620      	mov	r0, r4
 8011c6e:	4629      	mov	r1, r5
 8011c70:	f7ee fcdc 	bl	800062c <__aeabi_dmul>
 8011c74:	2222      	movs	r2, #34	; 0x22
 8011c76:	b003      	add	sp, #12
 8011c78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011c7c:	f7ff bfe2 	b.w	8011c44 <with_errno>

08011c80 <__math_uflow>:
 8011c80:	b508      	push	{r3, lr}
 8011c82:	2200      	movs	r2, #0
 8011c84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011c88:	f7ff ffe6 	bl	8011c58 <xflow>
 8011c8c:	ec41 0b10 	vmov	d0, r0, r1
 8011c90:	bd08      	pop	{r3, pc}

08011c92 <__math_oflow>:
 8011c92:	b508      	push	{r3, lr}
 8011c94:	2200      	movs	r2, #0
 8011c96:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8011c9a:	f7ff ffdd 	bl	8011c58 <xflow>
 8011c9e:	ec41 0b10 	vmov	d0, r0, r1
 8011ca2:	bd08      	pop	{r3, pc}

08011ca4 <fabs>:
 8011ca4:	ec51 0b10 	vmov	r0, r1, d0
 8011ca8:	ee10 2a10 	vmov	r2, s0
 8011cac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011cb0:	ec43 2b10 	vmov	d0, r2, r3
 8011cb4:	4770      	bx	lr

08011cb6 <finite>:
 8011cb6:	b082      	sub	sp, #8
 8011cb8:	ed8d 0b00 	vstr	d0, [sp]
 8011cbc:	9801      	ldr	r0, [sp, #4]
 8011cbe:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011cc2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011cc6:	0fc0      	lsrs	r0, r0, #31
 8011cc8:	b002      	add	sp, #8
 8011cca:	4770      	bx	lr
 8011ccc:	0000      	movs	r0, r0
	...

08011cd0 <floor>:
 8011cd0:	ec51 0b10 	vmov	r0, r1, d0
 8011cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cd8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8011cdc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8011ce0:	2e13      	cmp	r6, #19
 8011ce2:	ee10 5a10 	vmov	r5, s0
 8011ce6:	ee10 8a10 	vmov	r8, s0
 8011cea:	460c      	mov	r4, r1
 8011cec:	dc32      	bgt.n	8011d54 <floor+0x84>
 8011cee:	2e00      	cmp	r6, #0
 8011cf0:	da14      	bge.n	8011d1c <floor+0x4c>
 8011cf2:	a333      	add	r3, pc, #204	; (adr r3, 8011dc0 <floor+0xf0>)
 8011cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf8:	f7ee fae2 	bl	80002c0 <__adddf3>
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	2300      	movs	r3, #0
 8011d00:	f7ee ff24 	bl	8000b4c <__aeabi_dcmpgt>
 8011d04:	b138      	cbz	r0, 8011d16 <floor+0x46>
 8011d06:	2c00      	cmp	r4, #0
 8011d08:	da57      	bge.n	8011dba <floor+0xea>
 8011d0a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011d0e:	431d      	orrs	r5, r3
 8011d10:	d001      	beq.n	8011d16 <floor+0x46>
 8011d12:	4c2d      	ldr	r4, [pc, #180]	; (8011dc8 <floor+0xf8>)
 8011d14:	2500      	movs	r5, #0
 8011d16:	4621      	mov	r1, r4
 8011d18:	4628      	mov	r0, r5
 8011d1a:	e025      	b.n	8011d68 <floor+0x98>
 8011d1c:	4f2b      	ldr	r7, [pc, #172]	; (8011dcc <floor+0xfc>)
 8011d1e:	4137      	asrs	r7, r6
 8011d20:	ea01 0307 	and.w	r3, r1, r7
 8011d24:	4303      	orrs	r3, r0
 8011d26:	d01f      	beq.n	8011d68 <floor+0x98>
 8011d28:	a325      	add	r3, pc, #148	; (adr r3, 8011dc0 <floor+0xf0>)
 8011d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d2e:	f7ee fac7 	bl	80002c0 <__adddf3>
 8011d32:	2200      	movs	r2, #0
 8011d34:	2300      	movs	r3, #0
 8011d36:	f7ee ff09 	bl	8000b4c <__aeabi_dcmpgt>
 8011d3a:	2800      	cmp	r0, #0
 8011d3c:	d0eb      	beq.n	8011d16 <floor+0x46>
 8011d3e:	2c00      	cmp	r4, #0
 8011d40:	bfbe      	ittt	lt
 8011d42:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011d46:	fa43 f606 	asrlt.w	r6, r3, r6
 8011d4a:	19a4      	addlt	r4, r4, r6
 8011d4c:	ea24 0407 	bic.w	r4, r4, r7
 8011d50:	2500      	movs	r5, #0
 8011d52:	e7e0      	b.n	8011d16 <floor+0x46>
 8011d54:	2e33      	cmp	r6, #51	; 0x33
 8011d56:	dd0b      	ble.n	8011d70 <floor+0xa0>
 8011d58:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011d5c:	d104      	bne.n	8011d68 <floor+0x98>
 8011d5e:	ee10 2a10 	vmov	r2, s0
 8011d62:	460b      	mov	r3, r1
 8011d64:	f7ee faac 	bl	80002c0 <__adddf3>
 8011d68:	ec41 0b10 	vmov	d0, r0, r1
 8011d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d70:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011d74:	f04f 33ff 	mov.w	r3, #4294967295
 8011d78:	fa23 f707 	lsr.w	r7, r3, r7
 8011d7c:	4207      	tst	r7, r0
 8011d7e:	d0f3      	beq.n	8011d68 <floor+0x98>
 8011d80:	a30f      	add	r3, pc, #60	; (adr r3, 8011dc0 <floor+0xf0>)
 8011d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d86:	f7ee fa9b 	bl	80002c0 <__adddf3>
 8011d8a:	2200      	movs	r2, #0
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	f7ee fedd 	bl	8000b4c <__aeabi_dcmpgt>
 8011d92:	2800      	cmp	r0, #0
 8011d94:	d0bf      	beq.n	8011d16 <floor+0x46>
 8011d96:	2c00      	cmp	r4, #0
 8011d98:	da02      	bge.n	8011da0 <floor+0xd0>
 8011d9a:	2e14      	cmp	r6, #20
 8011d9c:	d103      	bne.n	8011da6 <floor+0xd6>
 8011d9e:	3401      	adds	r4, #1
 8011da0:	ea25 0507 	bic.w	r5, r5, r7
 8011da4:	e7b7      	b.n	8011d16 <floor+0x46>
 8011da6:	2301      	movs	r3, #1
 8011da8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011dac:	fa03 f606 	lsl.w	r6, r3, r6
 8011db0:	4435      	add	r5, r6
 8011db2:	4545      	cmp	r5, r8
 8011db4:	bf38      	it	cc
 8011db6:	18e4      	addcc	r4, r4, r3
 8011db8:	e7f2      	b.n	8011da0 <floor+0xd0>
 8011dba:	2500      	movs	r5, #0
 8011dbc:	462c      	mov	r4, r5
 8011dbe:	e7aa      	b.n	8011d16 <floor+0x46>
 8011dc0:	8800759c 	.word	0x8800759c
 8011dc4:	7e37e43c 	.word	0x7e37e43c
 8011dc8:	bff00000 	.word	0xbff00000
 8011dcc:	000fffff 	.word	0x000fffff

08011dd0 <nan>:
 8011dd0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011dd8 <nan+0x8>
 8011dd4:	4770      	bx	lr
 8011dd6:	bf00      	nop
 8011dd8:	00000000 	.word	0x00000000
 8011ddc:	7ff80000 	.word	0x7ff80000

08011de0 <scalbn>:
 8011de0:	b570      	push	{r4, r5, r6, lr}
 8011de2:	ec55 4b10 	vmov	r4, r5, d0
 8011de6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011dea:	4606      	mov	r6, r0
 8011dec:	462b      	mov	r3, r5
 8011dee:	b99a      	cbnz	r2, 8011e18 <scalbn+0x38>
 8011df0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011df4:	4323      	orrs	r3, r4
 8011df6:	d036      	beq.n	8011e66 <scalbn+0x86>
 8011df8:	4b39      	ldr	r3, [pc, #228]	; (8011ee0 <scalbn+0x100>)
 8011dfa:	4629      	mov	r1, r5
 8011dfc:	ee10 0a10 	vmov	r0, s0
 8011e00:	2200      	movs	r2, #0
 8011e02:	f7ee fc13 	bl	800062c <__aeabi_dmul>
 8011e06:	4b37      	ldr	r3, [pc, #220]	; (8011ee4 <scalbn+0x104>)
 8011e08:	429e      	cmp	r6, r3
 8011e0a:	4604      	mov	r4, r0
 8011e0c:	460d      	mov	r5, r1
 8011e0e:	da10      	bge.n	8011e32 <scalbn+0x52>
 8011e10:	a32b      	add	r3, pc, #172	; (adr r3, 8011ec0 <scalbn+0xe0>)
 8011e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e16:	e03a      	b.n	8011e8e <scalbn+0xae>
 8011e18:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011e1c:	428a      	cmp	r2, r1
 8011e1e:	d10c      	bne.n	8011e3a <scalbn+0x5a>
 8011e20:	ee10 2a10 	vmov	r2, s0
 8011e24:	4620      	mov	r0, r4
 8011e26:	4629      	mov	r1, r5
 8011e28:	f7ee fa4a 	bl	80002c0 <__adddf3>
 8011e2c:	4604      	mov	r4, r0
 8011e2e:	460d      	mov	r5, r1
 8011e30:	e019      	b.n	8011e66 <scalbn+0x86>
 8011e32:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011e36:	460b      	mov	r3, r1
 8011e38:	3a36      	subs	r2, #54	; 0x36
 8011e3a:	4432      	add	r2, r6
 8011e3c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011e40:	428a      	cmp	r2, r1
 8011e42:	dd08      	ble.n	8011e56 <scalbn+0x76>
 8011e44:	2d00      	cmp	r5, #0
 8011e46:	a120      	add	r1, pc, #128	; (adr r1, 8011ec8 <scalbn+0xe8>)
 8011e48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e4c:	da1c      	bge.n	8011e88 <scalbn+0xa8>
 8011e4e:	a120      	add	r1, pc, #128	; (adr r1, 8011ed0 <scalbn+0xf0>)
 8011e50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e54:	e018      	b.n	8011e88 <scalbn+0xa8>
 8011e56:	2a00      	cmp	r2, #0
 8011e58:	dd08      	ble.n	8011e6c <scalbn+0x8c>
 8011e5a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011e5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011e62:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011e66:	ec45 4b10 	vmov	d0, r4, r5
 8011e6a:	bd70      	pop	{r4, r5, r6, pc}
 8011e6c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011e70:	da19      	bge.n	8011ea6 <scalbn+0xc6>
 8011e72:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011e76:	429e      	cmp	r6, r3
 8011e78:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8011e7c:	dd0a      	ble.n	8011e94 <scalbn+0xb4>
 8011e7e:	a112      	add	r1, pc, #72	; (adr r1, 8011ec8 <scalbn+0xe8>)
 8011e80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d1e2      	bne.n	8011e4e <scalbn+0x6e>
 8011e88:	a30f      	add	r3, pc, #60	; (adr r3, 8011ec8 <scalbn+0xe8>)
 8011e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e8e:	f7ee fbcd 	bl	800062c <__aeabi_dmul>
 8011e92:	e7cb      	b.n	8011e2c <scalbn+0x4c>
 8011e94:	a10a      	add	r1, pc, #40	; (adr r1, 8011ec0 <scalbn+0xe0>)
 8011e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d0b8      	beq.n	8011e10 <scalbn+0x30>
 8011e9e:	a10e      	add	r1, pc, #56	; (adr r1, 8011ed8 <scalbn+0xf8>)
 8011ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ea4:	e7b4      	b.n	8011e10 <scalbn+0x30>
 8011ea6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011eaa:	3236      	adds	r2, #54	; 0x36
 8011eac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011eb0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011eb4:	4620      	mov	r0, r4
 8011eb6:	4b0c      	ldr	r3, [pc, #48]	; (8011ee8 <scalbn+0x108>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	e7e8      	b.n	8011e8e <scalbn+0xae>
 8011ebc:	f3af 8000 	nop.w
 8011ec0:	c2f8f359 	.word	0xc2f8f359
 8011ec4:	01a56e1f 	.word	0x01a56e1f
 8011ec8:	8800759c 	.word	0x8800759c
 8011ecc:	7e37e43c 	.word	0x7e37e43c
 8011ed0:	8800759c 	.word	0x8800759c
 8011ed4:	fe37e43c 	.word	0xfe37e43c
 8011ed8:	c2f8f359 	.word	0xc2f8f359
 8011edc:	81a56e1f 	.word	0x81a56e1f
 8011ee0:	43500000 	.word	0x43500000
 8011ee4:	ffff3cb0 	.word	0xffff3cb0
 8011ee8:	3c900000 	.word	0x3c900000

08011eec <_close>:
 8011eec:	4b02      	ldr	r3, [pc, #8]	; (8011ef8 <_close+0xc>)
 8011eee:	2258      	movs	r2, #88	; 0x58
 8011ef0:	601a      	str	r2, [r3, #0]
 8011ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8011ef6:	4770      	bx	lr
 8011ef8:	200037c8 	.word	0x200037c8

08011efc <_fstat>:
 8011efc:	4b02      	ldr	r3, [pc, #8]	; (8011f08 <_fstat+0xc>)
 8011efe:	2258      	movs	r2, #88	; 0x58
 8011f00:	601a      	str	r2, [r3, #0]
 8011f02:	f04f 30ff 	mov.w	r0, #4294967295
 8011f06:	4770      	bx	lr
 8011f08:	200037c8 	.word	0x200037c8

08011f0c <_getpid>:
 8011f0c:	4b02      	ldr	r3, [pc, #8]	; (8011f18 <_getpid+0xc>)
 8011f0e:	2258      	movs	r2, #88	; 0x58
 8011f10:	601a      	str	r2, [r3, #0]
 8011f12:	f04f 30ff 	mov.w	r0, #4294967295
 8011f16:	4770      	bx	lr
 8011f18:	200037c8 	.word	0x200037c8

08011f1c <_isatty>:
 8011f1c:	4b02      	ldr	r3, [pc, #8]	; (8011f28 <_isatty+0xc>)
 8011f1e:	2258      	movs	r2, #88	; 0x58
 8011f20:	601a      	str	r2, [r3, #0]
 8011f22:	2000      	movs	r0, #0
 8011f24:	4770      	bx	lr
 8011f26:	bf00      	nop
 8011f28:	200037c8 	.word	0x200037c8

08011f2c <_kill>:
 8011f2c:	4b02      	ldr	r3, [pc, #8]	; (8011f38 <_kill+0xc>)
 8011f2e:	2258      	movs	r2, #88	; 0x58
 8011f30:	601a      	str	r2, [r3, #0]
 8011f32:	f04f 30ff 	mov.w	r0, #4294967295
 8011f36:	4770      	bx	lr
 8011f38:	200037c8 	.word	0x200037c8

08011f3c <_lseek>:
 8011f3c:	4b02      	ldr	r3, [pc, #8]	; (8011f48 <_lseek+0xc>)
 8011f3e:	2258      	movs	r2, #88	; 0x58
 8011f40:	601a      	str	r2, [r3, #0]
 8011f42:	f04f 30ff 	mov.w	r0, #4294967295
 8011f46:	4770      	bx	lr
 8011f48:	200037c8 	.word	0x200037c8

08011f4c <_read>:
 8011f4c:	4b02      	ldr	r3, [pc, #8]	; (8011f58 <_read+0xc>)
 8011f4e:	2258      	movs	r2, #88	; 0x58
 8011f50:	601a      	str	r2, [r3, #0]
 8011f52:	f04f 30ff 	mov.w	r0, #4294967295
 8011f56:	4770      	bx	lr
 8011f58:	200037c8 	.word	0x200037c8

08011f5c <_sbrk>:
 8011f5c:	4a04      	ldr	r2, [pc, #16]	; (8011f70 <_sbrk+0x14>)
 8011f5e:	6811      	ldr	r1, [r2, #0]
 8011f60:	4603      	mov	r3, r0
 8011f62:	b909      	cbnz	r1, 8011f68 <_sbrk+0xc>
 8011f64:	4903      	ldr	r1, [pc, #12]	; (8011f74 <_sbrk+0x18>)
 8011f66:	6011      	str	r1, [r2, #0]
 8011f68:	6810      	ldr	r0, [r2, #0]
 8011f6a:	4403      	add	r3, r0
 8011f6c:	6013      	str	r3, [r2, #0]
 8011f6e:	4770      	bx	lr
 8011f70:	200037d0 	.word	0x200037d0
 8011f74:	200037d8 	.word	0x200037d8

08011f78 <_write>:
 8011f78:	4b02      	ldr	r3, [pc, #8]	; (8011f84 <_write+0xc>)
 8011f7a:	2258      	movs	r2, #88	; 0x58
 8011f7c:	601a      	str	r2, [r3, #0]
 8011f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8011f82:	4770      	bx	lr
 8011f84:	200037c8 	.word	0x200037c8

08011f88 <_exit>:
 8011f88:	e7fe      	b.n	8011f88 <_exit>
	...

08011f8c <_init>:
 8011f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f8e:	bf00      	nop
 8011f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f92:	bc08      	pop	{r3}
 8011f94:	469e      	mov	lr, r3
 8011f96:	4770      	bx	lr

08011f98 <_fini>:
 8011f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f9a:	bf00      	nop
 8011f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f9e:	bc08      	pop	{r3}
 8011fa0:	469e      	mov	lr, r3
 8011fa2:	4770      	bx	lr
