
*** Running vivado
    with args -log mbdesign_ecemptcamip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mbdesign_ecemptcamip_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mbdesign_ecemptcamip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/utkar/fpga-based-packet-processing-unit/ips/ecemptcamip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top mbdesign_ecemptcamip_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 777.949 ; gain = 177.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mbdesign_ecemptcamip_0_0' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ip/mbdesign_ecemptcamip_0_0/synth/mbdesign_ecemptcamip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ecemptcamip_v1_0' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ecemptcamip_v1_0_S00_AXI' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam.v:41]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEY_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter MASK_DISABLE bound to: 0 - type: integer 
	Parameter RAM_STYLE_DATA bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'tcam_line_array' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_line_array.v:41]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEY_WIDTH bound to: 4 - type: integer 
	Parameter MASK_DISABLE bound to: 0 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tcam_line_array' (1#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_line_array.v:41]
INFO: [Synth 8-6157] synthesizing module 'tcam_line_encoder' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_line_encoder.v:41]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tcam_line_encoder' (2#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_line_encoder.v:41]
INFO: [Synth 8-6157] synthesizing module 'tcam_sdpram' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_sdpram.v:41]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module tcam_sdpram 
	Parameter RAM_STYLE bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'tcam_sdpram' (3#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam_sdpram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'tcam' (4#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/src/tcam.v:41]
WARNING: [Synth 8-689] width (5) of port connection 'set_addr' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:435]
WARNING: [Synth 8-689] width (5) of port connection 'set_data' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:436]
WARNING: [Synth 8-689] width (32) of port connection 'set_key' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:437]
WARNING: [Synth 8-689] width (32) of port connection 'set_xmask' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:438]
WARNING: [Synth 8-689] width (32) of port connection 'req_key' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:441]
WARNING: [Synth 8-689] width (5) of port connection 'res_addr' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:444]
WARNING: [Synth 8-689] width (5) of port connection 'res_data' does not match port width (4) of module 'tcam' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:445]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:234]
INFO: [Synth 8-6155] done synthesizing module 'ecemptcamip_v1_0_S00_AXI' (5#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ecemptcamip_v1_0' (6#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mbdesign_ecemptcamip_0_0' (7#1) [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ip/mbdesign_ecemptcamip_0_0/synth/mbdesign_ecemptcamip_0_0.v:57]
WARNING: [Synth 8-3331] design tcam_sdpram has unconnected port rst
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ecemptcamip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 846.172 ; gain = 245.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 846.172 ; gain = 245.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 846.172 ; gain = 245.344
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 960.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 962.121 ; gain = 2.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [c:/Users/utkar/majorproject/majorproject.srcs/sources_1/bd/mbdesign/ipshared/3b58/hdl/ecemptcamip_v1_0_S00_AXI.v:397]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tcam_line_array 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 48    
Module tcam_line_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 18    
Module tcam_sdpram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module tcam 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ecemptcamip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mbdesign_ecemptcamip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-5583] The signal inst/ecemptcamip_v1_0_S00_AXI_inst/tcam_inst/tcam_sdpram_inst/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM inst/ecemptcamip_v1_0_S00_AXI_inst/tcam_inst/tcam_sdpram_inst/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/ecemptcamip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ecemptcamip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ecemptcamip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ecemptcamip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ecemptcamip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ecemptcamip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tcam_sdpram: | ram_reg    | 16 x 4(READ_FIRST)     | W |   | 16 x 4(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ecemptcamip_v1_0_S00_AXI_insti_0/inst/ecemptcamip_v1_0_S00_AXI_inst/tcam_inst/tcam_sdpram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tcam_sdpram: | ram_reg    | 16 x 4(READ_FIRST)     | W |   | 16 x 4(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/ecemptcamip_v1_0_S00_AXI_inst/tcam_inst/tcam_sdpram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 962.121 ; gain = 361.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.594 ; gain = 364.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.594 ; gain = 364.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.594 ; gain = 364.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.594 ; gain = 364.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.598 ; gain = 364.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.598 ; gain = 364.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     5|
|3     |LUT3     |     5|
|4     |LUT4     |    56|
|5     |LUT5     |    83|
|6     |LUT6     |   155|
|7     |RAMB18E1 |     1|
|8     |FDRE     |   387|
|9     |FDSE     |     1|
|10    |LD       |    19|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   713|
|2     |  inst                            |ecemptcamip_v1_0         |   713|
|3     |    ecemptcamip_v1_0_S00_AXI_inst |ecemptcamip_v1_0_S00_AXI |   713|
|4     |      tcam_inst                   |tcam                     |   413|
|5     |        tcam_line_array_inst      |tcam_line_array          |   272|
|6     |        tcam_line_encoder_inst    |tcam_line_encoder        |   113|
|7     |        tcam_sdpram_inst          |tcam_sdpram              |     9|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 965.598 ; gain = 364.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 965.598 ; gain = 248.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.598 ; gain = 364.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 973.336 ; gain = 631.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/utkar/majorproject/majorproject.runs/mbdesign_ecemptcamip_0_0_synth_1/mbdesign_ecemptcamip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mbdesign_ecemptcamip_0_0, cache-ID = 67e77c4a607013b8
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 973.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/utkar/majorproject/majorproject.runs/mbdesign_ecemptcamip_0_0_synth_1/mbdesign_ecemptcamip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mbdesign_ecemptcamip_0_0_utilization_synth.rpt -pb mbdesign_ecemptcamip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 16:34:58 2024...
