// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=16,HLS_SYN_FF=1348,HLS_SYN_LUT=2463}" *)

module matrixmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A
);

parameter    ap_ST_fsm_state1 = 8'b1;
parameter    ap_ST_fsm_pp0_stage0 = 8'b10;
parameter    ap_ST_fsm_pp0_stage1 = 8'b100;
parameter    ap_ST_fsm_pp0_stage2 = 8'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 8'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 8'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 8'b1000000;
parameter    ap_ST_fsm_state23 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv59_0 = 59'b00000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv61_1 = 61'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv32_7 = 32'b111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg[3:0] a_2_WEN_A;
reg a_3_EN_A;
reg[3:0] a_3_WEN_A;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_301;
reg   [2:0] i_reg_312;
reg   [2:0] j_reg_323;
reg   [31:0] reg_335;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_1437;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437;
reg   [0:0] tmp_3_mid2_reg_1478;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [31:0] reg_339;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [31:0] grp_fu_343_p3;
reg   [31:0] reg_350;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] exitcond_flatten_fu_378_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1437;
wire   [4:0] indvar_flatten_next_fu_384_p2;
reg   [4:0] indvar_flatten_next_reg_1441;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_fu_396_p2;
reg   [0:0] exitcond_reg_1446;
wire   [0:0] tmp_mid2_fu_408_p3;
reg   [0:0] tmp_mid2_reg_1451;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451;
wire   [2:0] newIndex1_mid2_v_v_fu_416_p3;
reg   [2:0] newIndex1_mid2_v_v_reg_1471;
wire   [0:0] tmp_3_mid2_fu_436_p3;
wire   [0:0] tmp_mid2_5_fu_450_p3;
reg   [0:0] tmp_mid2_5_reg_1485;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1485;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1485;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1485;
wire   [2:0] j_mid2_fu_471_p3;
reg   [2:0] j_mid2_reg_1494;
wire   [1:0] tmp_22_fu_478_p1;
reg   [1:0] tmp_22_reg_1503;
wire   [2:0] j_1_fu_482_p2;
reg   [2:0] j_1_reg_1514;
wire   [4:0] tmp_1_fu_488_p3;
reg   [4:0] tmp_1_reg_1519;
wire   [63:0] tmp_11_fu_496_p1;
reg   [63:0] tmp_11_reg_1526;
wire   [63:0] tmp_20_cast_fu_514_p1;
reg   [63:0] tmp_20_cast_reg_1536;
wire   [63:0] tmp_13_fu_524_p3;
reg   [63:0] tmp_13_reg_1551;
reg   [31:0] b_copy_0_3_19_reg_1571;
reg   [31:0] b_copy_2_3_19_reg_1579;
wire   [63:0] tmp_15_fu_594_p3;
reg   [63:0] tmp_15_reg_1587;
wire   [2:0] grp_fu_465_p2;
reg   [2:0] newIndex3_mid2_v_reg_1602;
wire  signed [31:0] tmp_4_fu_1010_p6;
reg  signed [31:0] tmp_4_reg_1607;
wire  signed [31:0] tmp_7_fu_1023_p6;
reg  signed [31:0] tmp_7_reg_1612;
wire  signed [31:0] tmp_9_fu_1036_p6;
reg  signed [31:0] tmp_9_reg_1617;
wire  signed [31:0] tmp_10_fu_1049_p6;
reg  signed [31:0] tmp_10_reg_1622;
wire   [63:0] tmp_17_fu_1147_p3;
reg   [63:0] tmp_17_reg_1627;
wire   [0:0] tmp_5_fu_1167_p2;
reg   [0:0] tmp_5_reg_1642;
wire   [0:0] sel_tmp1_fu_1172_p2;
reg   [0:0] sel_tmp1_reg_1650;
wire   [4:0] tmp_21_fu_1180_p2;
reg   [4:0] tmp_21_reg_1658;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_21_reg_1658;
wire   [31:0] a_row_1_fu_1189_p3;
reg   [31:0] a_row_1_reg_1668;
wire  signed [31:0] a_row_0_2_fu_1203_p3;
wire  signed [31:0] a_row_1_2_fu_1229_p3;
wire  signed [31:0] a_row_3_2_fu_1258_p3;
reg  signed [31:0] a_row_3_2_reg_1689;
wire  signed [31:0] a_row_2_2_fu_1272_p3;
wire   [31:0] grp_fu_1210_p2;
reg   [31:0] tmp_6_reg_1699;
wire   [31:0] grp_fu_1235_p2;
reg   [31:0] tmp_11_1_reg_1704;
wire   [31:0] grp_fu_1279_p2;
reg   [31:0] tmp_11_2_reg_1709;
wire   [31:0] grp_fu_1294_p2;
reg   [31:0] tmp_11_3_reg_1714;
wire   [31:0] tmp11_fu_1298_p2;
reg   [31:0] tmp11_reg_1719;
reg   [3:0] a_2_addr_2_reg_1724;
wire   [31:0] tmp_12_3_fu_1311_p2;
reg   [31:0] tmp_12_3_reg_1729;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [4:0] indvar_flatten_phi_fu_305_p4;
reg   [2:0] i_phi_fu_316_p4;
reg   [2:0] j_phi_fu_327_p4;
wire   [63:0] tmp_8_fu_501_p1;
wire   [63:0] tmp_20_fu_533_p3;
wire   [63:0] tmp_22_cast_fu_1302_p1;
reg   [31:0] a_row_0_3_fu_94;
reg   [31:0] a_row_1_3_fu_98;
reg   [31:0] a_row_2_3_fu_102;
reg   [31:0] a_row_3_1_fu_106;
reg   [31:0] b_copy_0_3_11_fu_110;
wire   [31:0] b_copy_0_3_18_fu_1003_p3;
reg   [31:0] b_copy_0_3_8_fu_114;
wire   [31:0] b_copy_0_3_17_fu_996_p3;
reg   [31:0] b_copy_0_3_12_fu_118;
wire   [31:0] b_copy_0_3_16_fu_989_p3;
reg   [31:0] b_copy_0_3_1_fu_122;
wire   [31:0] b_copy_0_3_3_fu_982_p3;
reg   [31:0] b_copy_1_3_11_fu_126;
wire   [31:0] b_copy_1_3_18_fu_975_p3;
reg   [31:0] b_copy_1_3_8_fu_130;
wire   [31:0] b_copy_1_3_17_fu_968_p3;
reg   [31:0] b_copy_1_3_12_fu_134;
wire   [31:0] b_copy_1_3_16_fu_961_p3;
reg   [31:0] b_copy_1_3_1_fu_138;
wire   [31:0] b_copy_1_3_3_fu_954_p3;
reg   [31:0] b_copy_2_3_11_fu_142;
wire   [31:0] b_copy_2_3_18_fu_947_p3;
reg   [31:0] b_copy_2_3_8_fu_146;
wire   [31:0] b_copy_2_3_17_fu_940_p3;
reg   [31:0] b_copy_2_3_12_fu_150;
wire   [31:0] b_copy_2_3_16_fu_933_p3;
reg   [31:0] b_copy_2_3_1_fu_154;
wire   [31:0] b_copy_2_3_3_fu_926_p3;
reg   [31:0] b_copy_3_3_11_fu_158;
wire   [31:0] b_copy_3_3_18_fu_919_p3;
reg   [31:0] b_copy_3_3_8_fu_162;
wire   [31:0] b_copy_3_3_17_fu_912_p3;
reg   [31:0] b_copy_3_3_12_fu_166;
wire   [31:0] b_copy_3_3_16_fu_905_p3;
reg   [31:0] b_copy_3_3_1_fu_170;
wire   [31:0] b_copy_3_3_3_fu_898_p3;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
wire   [31:0] a_3_Addr_A_orig;
wire   [2:0] tmp_1_off_fu_366_p2;
wire   [2:0] i_1_fu_390_p2;
wire   [0:0] tmp_mid1_fu_402_p2;
wire   [0:0] tmp_fu_354_p2;
wire   [2:0] grp_fu_424_p0;
wire   [0:0] tmp_3_mid1_fu_430_p2;
wire   [0:0] tmp_3_fu_360_p2;
wire   [0:0] tmp_mid1_4_fu_444_p2;
wire   [0:0] tmp_s_fu_372_p2;
wire   [3:0] grp_fu_465_p0;
wire   [2:0] grp_fu_465_p1;
wire   [2:0] grp_fu_424_p2;
wire   [3:0] tmp_8_cast_fu_505_p1;
wire   [3:0] tmp_19_fu_508_p2;
wire   [4:0] tmp_12_fu_519_p2;
wire   [4:0] tmp_14_fu_589_p2;
wire   [0:0] sel_tmp5_fu_603_p2;
wire   [0:0] sel_tmp7_fu_615_p2;
wire   [31:0] b_copy_0_3_fu_608_p3;
wire   [0:0] sel_tmp9_fu_628_p2;
wire   [31:0] b_copy_0_3_4_fu_620_p3;
wire   [31:0] b_copy_0_3_5_fu_641_p3;
wire   [31:0] b_copy_0_3_6_fu_648_p3;
wire   [31:0] b_copy_0_3_9_fu_664_p3;
wire   [31:0] b_copy_1_3_fu_686_p3;
wire   [31:0] b_copy_1_3_4_fu_694_p3;
wire   [31:0] b_copy_1_3_5_fu_710_p3;
wire   [31:0] b_copy_1_3_6_fu_718_p3;
wire   [31:0] b_copy_1_3_9_fu_734_p3;
wire   [31:0] b_copy_2_3_fu_758_p3;
wire   [31:0] b_copy_2_3_4_fu_765_p3;
wire   [31:0] b_copy_2_3_5_fu_781_p3;
wire   [31:0] b_copy_2_3_6_fu_788_p3;
wire   [31:0] b_copy_2_3_9_fu_804_p3;
wire   [31:0] b_copy_3_3_fu_826_p3;
wire   [31:0] b_copy_3_3_4_fu_834_p3;
wire   [31:0] b_copy_3_3_5_fu_850_p3;
wire   [31:0] b_copy_3_3_6_fu_858_p3;
wire   [31:0] b_copy_3_3_9_fu_874_p3;
wire   [31:0] b_copy_3_3_2_fu_842_p3;
wire   [31:0] b_copy_3_3_7_fu_866_p3;
wire   [31:0] b_copy_3_3_14_fu_882_p3;
wire   [31:0] b_copy_3_3_15_fu_890_p3;
wire   [31:0] b_copy_2_3_2_fu_773_p3;
wire   [31:0] b_copy_2_3_7_fu_796_p3;
wire   [31:0] b_copy_2_3_14_fu_811_p3;
wire   [31:0] b_copy_2_3_15_fu_819_p3;
wire   [31:0] b_copy_1_3_2_fu_702_p3;
wire   [31:0] b_copy_1_3_7_fu_726_p3;
wire   [31:0] b_copy_1_3_14_fu_742_p3;
wire   [31:0] b_copy_1_3_15_fu_750_p3;
wire   [31:0] b_copy_0_3_2_fu_633_p3;
wire   [31:0] b_copy_0_3_7_fu_656_p3;
wire   [31:0] b_copy_0_3_14_fu_671_p3;
wire   [31:0] b_copy_0_3_15_fu_679_p3;
wire   [31:0] tmp_4_fu_1010_p1;
wire   [31:0] tmp_4_fu_1010_p2;
wire   [31:0] tmp_4_fu_1010_p3;
wire   [31:0] tmp_4_fu_1010_p4;
wire   [31:0] tmp_7_fu_1023_p1;
wire   [31:0] tmp_7_fu_1023_p2;
wire   [31:0] tmp_7_fu_1023_p3;
wire   [31:0] tmp_7_fu_1023_p4;
wire   [31:0] tmp_9_fu_1036_p1;
wire   [31:0] tmp_9_fu_1036_p2;
wire   [31:0] tmp_9_fu_1036_p3;
wire   [31:0] tmp_9_fu_1036_p4;
wire   [31:0] tmp_10_fu_1049_p1;
wire   [31:0] tmp_10_fu_1049_p2;
wire   [31:0] tmp_10_fu_1049_p3;
wire   [31:0] tmp_10_fu_1049_p4;
wire   [4:0] tmp_16_fu_1142_p2;
wire   [2:0] tmp_18_fu_1156_p1;
wire   [4:0] tmp_19_cast_fu_1159_p3;
wire   [4:0] tmp_8_cast6_fu_1177_p1;
wire   [31:0] a_row_0_1_fu_1196_p3;
wire  signed [31:0] grp_fu_1210_p1;
wire   [31:0] a_row_1_1_fu_1223_p3;
wire  signed [31:0] grp_fu_1235_p1;
wire   [31:0] sel_tmp_fu_1251_p3;
wire   [31:0] a_row_2_1_fu_1265_p3;
wire  signed [31:0] grp_fu_1279_p1;
wire   [31:0] tmp12_fu_1307_p2;
wire   [0:0] ap_CS_fsm_state23;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

matrixmul_urem_3nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
matrixmul_urem_3nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_424_p0),
    .din1(ap_const_lv3_3),
    .ce(1'b1),
    .dout(grp_fu_424_p2)
);

matrixmul_urem_4ncud #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
matrixmul_urem_4ncud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_465_p0),
    .din1(grp_fu_465_p1),
    .ce(1'b1),
    .dout(grp_fu_465_p2)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U3(
    .din1(tmp_4_fu_1010_p1),
    .din2(tmp_4_fu_1010_p2),
    .din3(tmp_4_fu_1010_p3),
    .din4(tmp_4_fu_1010_p4),
    .din5(tmp_22_reg_1503),
    .dout(tmp_4_fu_1010_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U4(
    .din1(tmp_7_fu_1023_p1),
    .din2(tmp_7_fu_1023_p2),
    .din3(tmp_7_fu_1023_p3),
    .din4(tmp_7_fu_1023_p4),
    .din5(tmp_22_reg_1503),
    .dout(tmp_7_fu_1023_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U5(
    .din1(tmp_9_fu_1036_p1),
    .din2(tmp_9_fu_1036_p2),
    .din3(tmp_9_fu_1036_p3),
    .din4(tmp_9_fu_1036_p4),
    .din5(tmp_22_reg_1503),
    .dout(tmp_9_fu_1036_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U6(
    .din1(tmp_10_fu_1049_p1),
    .din2(tmp_10_fu_1049_p2),
    .din3(tmp_10_fu_1049_p3),
    .din4(tmp_10_fu_1049_p4),
    .din5(tmp_22_reg_1503),
    .dout(tmp_10_fu_1049_p6)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_1607),
    .din1(grp_fu_1210_p1),
    .ce(1'b1),
    .dout(grp_fu_1210_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_1612),
    .din1(grp_fu_1235_p1),
    .ce(1'b1),
    .dout(grp_fu_1235_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_reg_1617),
    .din1(grp_fu_1279_p1),
    .ce(1'b1),
    .dout(grp_fu_1279_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_reg_1622),
    .din1(a_row_3_2_reg_1689),
    .ce(1'b1),
    .dout(grp_fu_1294_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_378_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_1437 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(exitcond_flatten_reg_1437 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        i_reg_312 <= newIndex1_mid2_v_v_reg_1471;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_312 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        indvar_flatten_reg_301 <= indvar_flatten_next_reg_1441;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_301 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        j_reg_323 <= j_1_reg_1514;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_323 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1437))) begin
        a_2_addr_2_reg_1724 <= tmp_22_cast_fu_1302_p1;
        tmp_12_3_reg_1729 <= tmp_12_3_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_3_fu_94 <= a_row_0_2_fu_1203_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_1_3_fu_98 <= a_row_1_2_fu_1229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_1_reg_1668 <= a_row_1_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        a_row_2_3_fu_102 <= a_row_2_2_fu_1272_p3;
        a_row_3_1_fu_106 <= a_row_3_2_fu_1258_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_3_2_reg_1689 <= a_row_3_2_fu_1258_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 <= exitcond_flatten_reg_1437;
        ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478 <= tmp_3_mid2_reg_1478;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1485 <= tmp_mid2_5_reg_1485;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451 <= tmp_mid2_reg_1451;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1485 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1485;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1437 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1485 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1485;
        exitcond_flatten_reg_1437 <= exitcond_flatten_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_21_reg_1658 <= tmp_21_reg_1658;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_0_3_11_fu_110 <= b_copy_0_3_18_fu_1003_p3;
        b_copy_0_3_12_fu_118 <= b_copy_0_3_16_fu_989_p3;
        b_copy_0_3_1_fu_122 <= b_copy_0_3_3_fu_982_p3;
        b_copy_0_3_8_fu_114 <= b_copy_0_3_17_fu_996_p3;
        b_copy_1_3_11_fu_126 <= b_copy_1_3_18_fu_975_p3;
        b_copy_1_3_12_fu_134 <= b_copy_1_3_16_fu_961_p3;
        b_copy_1_3_1_fu_138 <= b_copy_1_3_3_fu_954_p3;
        b_copy_1_3_8_fu_130 <= b_copy_1_3_17_fu_968_p3;
        b_copy_2_3_11_fu_142 <= b_copy_2_3_18_fu_947_p3;
        b_copy_2_3_12_fu_150 <= b_copy_2_3_16_fu_933_p3;
        b_copy_2_3_1_fu_154 <= b_copy_2_3_3_fu_926_p3;
        b_copy_2_3_8_fu_146 <= b_copy_2_3_17_fu_940_p3;
        b_copy_3_3_11_fu_158 <= b_copy_3_3_18_fu_919_p3;
        b_copy_3_3_12_fu_166 <= b_copy_3_3_16_fu_905_p3;
        b_copy_3_3_1_fu_170 <= b_copy_3_3_3_fu_898_p3;
        b_copy_3_3_8_fu_162 <= b_copy_3_3_17_fu_912_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0))) begin
        b_copy_0_3_19_reg_1571 <= a_1_Dout_A;
        b_copy_2_3_19_reg_1579 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_378_p2))) begin
        exitcond_reg_1446 <= exitcond_fu_396_p2;
        tmp_3_mid2_reg_1478 <= tmp_3_mid2_fu_436_p3;
        tmp_mid2_5_reg_1485 <= tmp_mid2_5_fu_450_p3;
        tmp_mid2_reg_1451 <= tmp_mid2_fu_408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_1441 <= indvar_flatten_next_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        j_1_reg_1514 <= j_1_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        j_mid2_reg_1494 <= j_mid2_fu_471_p3;
        tmp_22_reg_1503 <= tmp_22_fu_478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_378_p2))) begin
        newIndex1_mid2_v_v_reg_1471 <= newIndex1_mid2_v_v_fu_416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        newIndex3_mid2_v_reg_1602 <= grp_fu_465_p2;
        tmp_10_reg_1622 <= tmp_10_fu_1049_p6;
        tmp_15_reg_1587[4 : 2] <= tmp_15_fu_594_p3[4 : 2];
        tmp_4_reg_1607 <= tmp_4_fu_1010_p6;
        tmp_7_reg_1612 <= tmp_7_fu_1023_p6;
        tmp_9_reg_1617 <= tmp_9_fu_1036_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_335 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_339 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_350 <= grp_fu_343_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sel_tmp1_reg_1650 <= sel_tmp1_fu_1172_p2;
        tmp_17_reg_1627[4 : 2] <= tmp_17_fu_1147_p3[4 : 2];
        tmp_21_reg_1658 <= tmp_21_fu_1180_p2;
        tmp_5_reg_1642 <= tmp_5_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437))) begin
        tmp11_reg_1719 <= tmp11_fu_1298_p2;
        tmp_11_3_reg_1714 <= grp_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437))) begin
        tmp_11_1_reg_1704 <= grp_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437))) begin
        tmp_11_2_reg_1709 <= grp_fu_1279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        tmp_11_reg_1526[4 : 2] <= tmp_11_fu_496_p1[4 : 2];
        tmp_1_reg_1519[4 : 2] <= tmp_1_fu_488_p3[4 : 2];
        tmp_20_cast_reg_1536[3 : 0] <= tmp_20_cast_fu_514_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437 == 1'b0))) begin
        tmp_13_reg_1551[4 : 2] <= tmp_13_fu_524_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437))) begin
        tmp_6_reg_1699 <= grp_fu_1210_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_17_fu_1147_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_15_fu_594_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_13_fu_524_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_11_fu_496_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_17_reg_1627;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_15_reg_1587;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_reg_1551;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_reg_1526;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_20_fu_533_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_20_cast_fu_514_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        a_2_Addr_A_orig = a_2_addr_2_reg_1724;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_2_Addr_A_orig = tmp_20_cast_reg_1536;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_2_Addr_A_orig = tmp_8_fu_501_p1;
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1485))) begin
        a_2_WEN_A = ap_const_lv4_F;
    end else begin
        a_2_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1485))) begin
        a_3_WEN_A = ap_const_lv4_F;
    end else begin
        a_3_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        i_phi_fu_316_p4 = newIndex1_mid2_v_v_reg_1471;
    end else begin
        i_phi_fu_316_p4 = i_reg_312;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        indvar_flatten_phi_fu_305_p4 = indvar_flatten_next_reg_1441;
    end else begin
        indvar_flatten_phi_fu_305_p4 = indvar_flatten_reg_301;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1437 == 1'b0))) begin
        j_phi_fu_327_p4 = j_1_reg_1514;
    end else begin
        j_phi_fu_327_p4 = j_reg_323;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_378_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b1 == ap_enable_reg_pp0_iter2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = tmp_12_3_reg_1729;

assign a_2_Rst_A = ap_rst;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Addr_A_orig = tmp_22_cast_fu_1302_p1;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = (tmp11_reg_1719 + tmp12_fu_1307_p2);

assign a_3_Rst_A = ap_rst;

assign a_row_0_1_fu_1196_p3 = ((tmp_5_reg_1642[0:0] === 1'b1) ? reg_350 : a_row_0_3_fu_94);

assign a_row_0_2_fu_1203_p3 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? reg_350 : a_row_0_1_fu_1196_p3);

assign a_row_1_1_fu_1223_p3 = ((tmp_5_reg_1642[0:0] === 1'b1) ? a_row_1_reg_1668 : a_row_1_3_fu_98);

assign a_row_1_2_fu_1229_p3 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? a_row_1_reg_1668 : a_row_1_1_fu_1223_p3);

assign a_row_1_fu_1189_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478[0:0] === 1'b1) ? reg_339 : a_1_Dout_A);

assign a_row_2_1_fu_1265_p3 = ((tmp_5_reg_1642[0:0] === 1'b1) ? reg_350 : a_row_2_3_fu_102);

assign a_row_2_2_fu_1272_p3 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? reg_350 : a_row_2_1_fu_1265_p3);

assign a_row_3_2_fu_1258_p3 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? reg_339 : sel_tmp_fu_1251_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_7];

assign b_copy_0_3_14_fu_671_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_0_3_8_fu_114 : b_copy_0_3_9_fu_664_p3);

assign b_copy_0_3_15_fu_679_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1571 : b_copy_0_3_11_fu_110);

assign b_copy_0_3_16_fu_989_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_7_fu_656_p3 : b_copy_0_3_12_fu_118);

assign b_copy_0_3_17_fu_996_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_14_fu_671_p3 : b_copy_0_3_8_fu_114);

assign b_copy_0_3_18_fu_1003_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_15_fu_679_p3 : b_copy_0_3_11_fu_110);

assign b_copy_0_3_2_fu_633_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : b_copy_0_3_4_fu_620_p3);

assign b_copy_0_3_3_fu_982_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_2_fu_633_p3 : b_copy_0_3_1_fu_122);

assign b_copy_0_3_4_fu_620_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : b_copy_0_3_fu_608_p3);

assign b_copy_0_3_5_fu_641_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1571 : b_copy_0_3_12_fu_118);

assign b_copy_0_3_6_fu_648_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_118 : b_copy_0_3_5_fu_641_p3);

assign b_copy_0_3_7_fu_656_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_118 : b_copy_0_3_6_fu_648_p3);

assign b_copy_0_3_9_fu_664_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1571 : b_copy_0_3_8_fu_114);

assign b_copy_0_3_fu_608_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : b_copy_0_3_19_reg_1571);

assign b_copy_1_3_14_fu_742_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_1_3_8_fu_130 : b_copy_1_3_9_fu_734_p3);

assign b_copy_1_3_15_fu_750_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_11_fu_126);

assign b_copy_1_3_16_fu_961_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_7_fu_726_p3 : b_copy_1_3_12_fu_134);

assign b_copy_1_3_17_fu_968_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_14_fu_742_p3 : b_copy_1_3_8_fu_130);

assign b_copy_1_3_18_fu_975_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_15_fu_750_p3 : b_copy_1_3_11_fu_126);

assign b_copy_1_3_2_fu_702_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : b_copy_1_3_4_fu_694_p3);

assign b_copy_1_3_3_fu_954_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_2_fu_702_p3 : b_copy_1_3_1_fu_138);

assign b_copy_1_3_4_fu_694_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : b_copy_1_3_fu_686_p3);

assign b_copy_1_3_5_fu_710_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_12_fu_134);

assign b_copy_1_3_6_fu_718_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_1_3_12_fu_134 : b_copy_1_3_5_fu_710_p3);

assign b_copy_1_3_7_fu_726_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_1_3_12_fu_134 : b_copy_1_3_6_fu_718_p3);

assign b_copy_1_3_9_fu_734_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_8_fu_130);

assign b_copy_1_3_fu_686_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : a_1_Dout_A);

assign b_copy_2_3_14_fu_811_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_2_3_8_fu_146 : b_copy_2_3_9_fu_804_p3);

assign b_copy_2_3_15_fu_819_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1579 : b_copy_2_3_11_fu_142);

assign b_copy_2_3_16_fu_933_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_7_fu_796_p3 : b_copy_2_3_12_fu_150);

assign b_copy_2_3_17_fu_940_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_14_fu_811_p3 : b_copy_2_3_8_fu_146);

assign b_copy_2_3_18_fu_947_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_15_fu_819_p3 : b_copy_2_3_11_fu_142);

assign b_copy_2_3_2_fu_773_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : b_copy_2_3_4_fu_765_p3);

assign b_copy_2_3_3_fu_926_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_2_fu_773_p3 : b_copy_2_3_1_fu_154);

assign b_copy_2_3_4_fu_765_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : b_copy_2_3_fu_758_p3);

assign b_copy_2_3_5_fu_781_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1579 : b_copy_2_3_12_fu_150);

assign b_copy_2_3_6_fu_788_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_2_3_12_fu_150 : b_copy_2_3_5_fu_781_p3);

assign b_copy_2_3_7_fu_796_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_2_3_12_fu_150 : b_copy_2_3_6_fu_788_p3);

assign b_copy_2_3_9_fu_804_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1579 : b_copy_2_3_8_fu_146);

assign b_copy_2_3_fu_758_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : b_copy_2_3_19_reg_1579);

assign b_copy_3_3_14_fu_882_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_3_3_8_fu_162 : b_copy_3_3_9_fu_874_p3);

assign b_copy_3_3_15_fu_890_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_11_fu_158);

assign b_copy_3_3_16_fu_905_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_7_fu_866_p3 : b_copy_3_3_12_fu_166);

assign b_copy_3_3_17_fu_912_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_14_fu_882_p3 : b_copy_3_3_8_fu_162);

assign b_copy_3_3_18_fu_919_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_15_fu_890_p3 : b_copy_3_3_11_fu_158);

assign b_copy_3_3_2_fu_842_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : b_copy_3_3_4_fu_834_p3);

assign b_copy_3_3_3_fu_898_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_2_fu_842_p3 : b_copy_3_3_1_fu_170);

assign b_copy_3_3_4_fu_834_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : b_copy_3_3_fu_826_p3);

assign b_copy_3_3_5_fu_850_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_12_fu_166);

assign b_copy_3_3_6_fu_858_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? b_copy_3_3_12_fu_166 : b_copy_3_3_5_fu_850_p3);

assign b_copy_3_3_7_fu_866_p3 = ((sel_tmp9_fu_628_p2[0:0] === 1'b1) ? b_copy_3_3_12_fu_166 : b_copy_3_3_6_fu_858_p3);

assign b_copy_3_3_9_fu_874_p3 = ((sel_tmp7_fu_615_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_8_fu_162);

assign b_copy_3_3_fu_826_p3 = ((sel_tmp5_fu_603_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : a_2_Dout_A);

assign exitcond_flatten_fu_378_p2 = ((indvar_flatten_phi_fu_305_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_396_p2 = ((j_phi_fu_327_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign grp_fu_1210_p1 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? reg_350 : a_row_0_1_fu_1196_p3);

assign grp_fu_1235_p1 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? a_row_1_reg_1668 : a_row_1_1_fu_1223_p3);

assign grp_fu_1279_p1 = ((sel_tmp1_reg_1650[0:0] === 1'b1) ? reg_350 : a_row_2_1_fu_1265_p3);

assign grp_fu_343_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478[0:0] === 1'b1) ? reg_335 : a_1_Dout_A);

assign grp_fu_424_p0 = ((exitcond_fu_396_p2[0:0] === 1'b1) ? i_1_fu_390_p2 : i_phi_fu_316_p4);

assign grp_fu_465_p0 = {{1'b1}, {newIndex1_mid2_v_v_reg_1471}};

assign grp_fu_465_p1 = ap_const_lv4_3;

assign i_1_fu_390_p2 = (ap_const_lv3_1 + i_phi_fu_316_p4);

assign indvar_flatten_next_fu_384_p2 = (indvar_flatten_phi_fu_305_p4 + ap_const_lv5_1);

assign j_1_fu_482_p2 = (j_mid2_fu_471_p3 + ap_const_lv3_1);

assign j_mid2_fu_471_p3 = ((exitcond_reg_1446[0:0] === 1'b1) ? ap_const_lv3_0 : j_reg_323);

assign newIndex1_mid2_v_v_fu_416_p3 = ((exitcond_fu_396_p2[0:0] === 1'b1) ? i_1_fu_390_p2 : i_phi_fu_316_p4);

assign sel_tmp1_fu_1172_p2 = (tmp_5_fu_1167_p2 & ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478);

assign sel_tmp5_fu_603_p2 = ((tmp_22_reg_1503 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_615_p2 = ((tmp_22_reg_1503 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_628_p2 = ((tmp_22_reg_1503 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_1251_p3 = ((tmp_5_reg_1642[0:0] === 1'b1) ? a_1_Dout_A : a_row_3_1_fu_106);

assign tmp11_fu_1298_p2 = (tmp_11_2_reg_1709 + tmp_11_1_reg_1704);

assign tmp12_fu_1307_p2 = (tmp_11_3_reg_1714 + tmp_6_reg_1699);

assign tmp_10_fu_1049_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_15_fu_890_p3 : b_copy_3_3_11_fu_158);

assign tmp_10_fu_1049_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_14_fu_882_p3 : b_copy_3_3_8_fu_162);

assign tmp_10_fu_1049_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_7_fu_866_p3 : b_copy_3_3_12_fu_166);

assign tmp_10_fu_1049_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_3_3_2_fu_842_p3 : b_copy_3_3_1_fu_170);

assign tmp_11_fu_496_p1 = tmp_1_fu_488_p3;

assign tmp_12_3_fu_1311_p2 = (tmp11_reg_1719 + tmp12_fu_1307_p2);

assign tmp_12_fu_519_p2 = (tmp_1_reg_1519 | ap_const_lv5_1);

assign tmp_13_fu_524_p3 = {{ap_const_lv59_0}, {tmp_12_fu_519_p2}};

assign tmp_14_fu_589_p2 = (tmp_1_reg_1519 | ap_const_lv5_2);

assign tmp_15_fu_594_p3 = {{ap_const_lv59_0}, {tmp_14_fu_589_p2}};

assign tmp_16_fu_1142_p2 = (tmp_1_reg_1519 | ap_const_lv5_3);

assign tmp_17_fu_1147_p3 = {{ap_const_lv59_0}, {tmp_16_fu_1142_p2}};

assign tmp_18_fu_1156_p1 = newIndex3_mid2_v_reg_1602[2:0];

assign tmp_19_cast_fu_1159_p3 = {{tmp_18_fu_1156_p1}, {ap_const_lv2_0}};

assign tmp_19_fu_508_p2 = (ap_const_lv4_4 + tmp_8_cast_fu_505_p1);

assign tmp_1_fu_488_p3 = {{grp_fu_424_p2}, {ap_const_lv2_0}};

assign tmp_1_off_fu_366_p2 = (i_phi_fu_316_p4 + ap_const_lv3_2);

assign tmp_20_cast_fu_514_p1 = tmp_19_fu_508_p2;

assign tmp_20_fu_533_p3 = {{ap_const_lv61_1}, {j_mid2_reg_1494}};

assign tmp_21_fu_1180_p2 = (tmp_19_cast_fu_1159_p3 + tmp_8_cast6_fu_1177_p1);

assign tmp_22_cast_fu_1302_p1 = ap_pipeline_reg_pp0_iter2_tmp_21_reg_1658;

assign tmp_22_fu_478_p1 = j_mid2_fu_471_p3[1:0];

assign tmp_3_fu_360_p2 = ((i_phi_fu_316_p4 < ap_const_lv3_3) ? 1'b1 : 1'b0);

assign tmp_3_mid1_fu_430_p2 = ((i_1_fu_390_p2 < ap_const_lv3_3) ? 1'b1 : 1'b0);

assign tmp_3_mid2_fu_436_p3 = ((exitcond_fu_396_p2[0:0] === 1'b1) ? tmp_3_mid1_fu_430_p2 : tmp_3_fu_360_p2);

assign tmp_4_fu_1010_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_15_fu_679_p3 : b_copy_0_3_11_fu_110);

assign tmp_4_fu_1010_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_14_fu_671_p3 : b_copy_0_3_8_fu_114);

assign tmp_4_fu_1010_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_7_fu_656_p3 : b_copy_0_3_12_fu_118);

assign tmp_4_fu_1010_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_0_3_2_fu_633_p3 : b_copy_0_3_1_fu_122);

assign tmp_5_fu_1167_p2 = ((j_mid2_reg_1494 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1023_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_15_fu_750_p3 : b_copy_1_3_11_fu_126);

assign tmp_7_fu_1023_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_14_fu_742_p3 : b_copy_1_3_8_fu_130);

assign tmp_7_fu_1023_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_7_fu_726_p3 : b_copy_1_3_12_fu_134);

assign tmp_7_fu_1023_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_1_3_2_fu_702_p3 : b_copy_1_3_1_fu_138);

assign tmp_8_cast6_fu_1177_p1 = j_mid2_reg_1494;

assign tmp_8_cast_fu_505_p1 = j_mid2_reg_1494;

assign tmp_8_fu_501_p1 = j_mid2_reg_1494;

assign tmp_9_fu_1036_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_15_fu_819_p3 : b_copy_2_3_11_fu_142);

assign tmp_9_fu_1036_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_14_fu_811_p3 : b_copy_2_3_8_fu_146);

assign tmp_9_fu_1036_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_7_fu_796_p3 : b_copy_2_3_12_fu_150);

assign tmp_9_fu_1036_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451[0:0] === 1'b1) ? b_copy_2_3_2_fu_773_p3 : b_copy_2_3_1_fu_154);

assign tmp_fu_354_p2 = ((i_phi_fu_316_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_mid1_4_fu_444_p2 = ((i_phi_fu_316_p4 > ap_const_lv3_4) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_402_p2 = ((i_1_fu_390_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_mid2_5_fu_450_p3 = ((exitcond_fu_396_p2[0:0] === 1'b1) ? tmp_mid1_4_fu_444_p2 : tmp_s_fu_372_p2);

assign tmp_mid2_fu_408_p3 = ((exitcond_fu_396_p2[0:0] === 1'b1) ? tmp_mid1_fu_402_p2 : tmp_fu_354_p2);

assign tmp_s_fu_372_p2 = ((tmp_1_off_fu_366_p2 < ap_const_lv3_3) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_1_reg_1519[1:0] <= 2'b00;
    tmp_11_reg_1526[1:0] <= 2'b00;
    tmp_11_reg_1526[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_20_cast_reg_1536[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_13_reg_1551[1:0] <= 2'b01;
    tmp_13_reg_1551[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_15_reg_1587[1:0] <= 2'b10;
    tmp_15_reg_1587[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_17_reg_1627[1:0] <= 2'b11;
    tmp_17_reg_1627[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //matrixmul
