
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126574
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
14       /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/fc/fc.sv (N/A, 2024-04-22 10:59:19)
2        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/mobilenet.sv (2024-04-22 10:55:49, 2024-04-22 10:57:35)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.MobileNet.verilog may have changed because the following files changed:
                        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/mobilenet.sv (2024-04-22 10:55:49, 2024-04-22 10:57:35) <-- (module definition)
1        work.conv.verilog may have changed because the following files changed:
                        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/mobilenet.sv (2024-04-22 10:55:49, 2024-04-22 10:57:35) <-- (may instantiate this module)
3        work.fc.verilog may have changed because the following files changed:
                        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/fc/fc.sv (N/A, 2024-04-22 10:59:19) <-- (module definition)
                        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/mobilenet.sv (2024-04-22 10:55:49, 2024-04-22 10:57:35) <-- (may instantiate this module)
2        work.window.verilog may have changed because the following files changed:
                        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/mobilenet.sv (2024-04-22 10:55:49, 2024-04-22 10:57:35) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 13
FID:  path (timestamp)
0        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv (2024-04-17 12:57:31)
1        /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv (2024-04-15 16:00:30)
3        /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/synwork//distcomp/distcomp0/distcomp0.xmr (2024-04-22 10:55:55)
4        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
