# ðŸ‘‹ Hi, Iâ€™m Sufyan

Iâ€™m a **Hardware Design & Verification Engineer** with hands-on experience in **RTL design, cache architectures, AXI-based systems, and RISC-V cores**.  
I work close to the microarchitecture, focusing on **correctness, performance, and protocol-compliant hardware design**.

I enjoy solving problems where **design intent, RTL behavior, and verification rigor intersect**.

---

## ðŸ›  What I Do

- RTL design and verification using **SystemVerilog**
- Microarchitecture work on **cache subsystems and memory hierarchies**
- Design and verification of **AXI / AMBA-based interfaces**
- Implementation and validation of **atomic operations (LR/SC, AMOs)**
- Block-level and subsystem-level **functional verification**
- Writing clear and structured **technical documentation**
- Debugging corner cases related to **ordering, alignment, and coherency**

---

## ðŸš€ Projects Iâ€™ve Worked On

### ðŸ”¹ Level-2 (L2) Cache
- Designed and verified L2 cache behavior for **loads, stores, fills, and evictions**
- Worked with **1024-bit wide datapaths**, misaligned accesses, and strobe/data alignment
- Implemented and verified arbitration and MSHR interactions
- Documented cache behavior and interaction with **L1 caches and Tile Memory**
- Verified cacheable vs non-cacheable access flows under randomized stress

### ðŸ”¹ RISC-V Core (Ariane)
- Verification and testing of a **RISC-V scalar core**
- Worked on memory access paths, privilege behavior, and pipeline interactions
- Assisted in system-level validation with cache and memory subsystems

### ðŸ”¹ Atomic Operations (AMO / LR-SC)
- Implemented and verified **AXI atomic operations**
- Modified FSM logic and removed dependency on reservation tables
- Ensured correctness under contention and concurrent master scenarios

### ðŸ”¹ SoC Integration
- Replaced a **32-bit boot processor with a 64-bit Scalar Unit**
- Enabled **Linux boot**, MMU, and cache support
- Integrated with **UDMA, CLINT, and PLIC**
- Produced analysis and design documentation for integration readiness

---

## ðŸ§° Tools & Technologies

### Languages & HDLs
- SystemVerilog
- Verilog
- RISC-V ISA

### Design & Verification
- RTL Design
- UVM-based testbenches
- Constrained-random verification
- Assertion-based verification (SVA)
- Block-level and subsystem-level verification

### Protocols & Architectures
- AXI / AMBA
- Cache coherency concepts
- Memory-mapped I/O
- Atomic operations (LR/SC, AMO)

### Tooling
- FPGA synthesis (basics)
- Waveform debugging
- Git & version control
- Technical documentation (Markdown, design specs)

---

## ðŸ“« How to Reach Me

- **GitHub:**    https://github.com/SufyAD
- **LinkedIn:**  https://linkedin.com/in/<your-profile>](https://www.linkedin.com/in/muhammad-sufyan-ahmed/)
- **Email:**     muhammadsufyanahmed20@gmail.com

---

> Good hardware is not just about passing tests â€” itâ€™s about **clear intent, clean RTL, and predictable behavior under stress**.
