[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F091VCT6 production of GEEHY from the text: \n   \nAPM32F091xBxC  \nArm® Cortex® -M0+ based 32 -bit MCU  \n \nVersion: V1. 3  \nDatasheet  \n \nwww.geehy.com                                                                           Page 1 \n1 Product characteristics\n\uf06e Core  \n– 32-bit Arm® Cortex ® -M0+ core  \n– Up to 48MHz working frequency  \n\uf06e On-chip memory  \n– Flash：128~256KB  \n– SRAM：32KB  \n\uf06e Clock  \n– HSECLK: 4~32MHz external crystal/  \nceramic oscillator supported  \n– LSECLK: 32.768KHz crystal/ceramic \noscillator support ed \n– HSICLK: 8MHz RC oscillator  \n– HSICLK48: 48MHz RC oscillator  \n– HSICLK14: 14MHz RC oscillator  \n– LSICLK: 40KHz RC oscillator supported  \n– PLL: Phase locked loop, 2~16 times of \nfrequency supported  \n\uf06e Reset and power management  \n– VDD range: 2.0 ～3.6V \n– VDDA range: V DD～3.6V \n– VBAT range of RTC and backup domain \npower supply: 1.65V ～3.6V \n– VDDIO2 range of some I/O power supply: \n1.65V～3.6V \n– Power -on/power -down reset (POR/PDR) \nsupported  \n– Programmable power supply voltage \ndetector supported  \n\uf06e Low-power mode  \n– Sleep, stop and standby modes sup ported  \n\uf06e DMA  \n– Two DMAs,12 channels in total, 7 channels \nfor DMA1 and 5 channels DMA2  \n\uf06e Debugging interface  \n– SWD  \n\uf06e I/O \n– Up to 88 I/Os  \n– All I/Os can be mapped to external interrupt \nvector  \n– Up to 69 FT I/Os, up to 19 I/Os supplied by \nVDDIO2 independently  \n\uf06e Communication p eripherals  \n– 2 I2C interfaces (1Mbit/s), all of which \nsupport SMBus/PMBus  – 8 USARTs, all support master synchronous \nSPI and modem control, 3 of which support \nISO7816 interface, LIN, IrDA, automatic \nbaud rate detection and wake -up \n– 2 SPI (18Mbps) interfaces, bo th support \nI2S interface multiplexing  \n– 1 CAN  \n– 1 HDMI CEC  \n\uf06e Analog peripherals  \n– 1 12 -bit ADC, support up to 16 external \nchannels  \n– 1 12-bit DAC, support 2 channels  \n– 2 programmable analog comparators  \n– Up to 24 capacitive sensing channels, can \nbe used for proximity, t ouch key, linear or \nrotation sensors  \n\uf06e Timer  \n– 1 16 -bit advanced timer TMR1 that can \nprovide 7 -channel PWM output, support \ndead zone generation and braking input \nfunctions  \n– 1 32-bit general -purpose timer TMR2, 5 16 -\nbit general -purpose timers \nTMR3/14/15/16/17, e ach with up to 4 \nindependent channels to support input \ncapture, output comparison, PWM, pulse \ncount and other functions  \n– 2 16-bit basic timers TMR6/7  \n– 2 watchdog timers: one independent \nwatchdog IWDT and one window watchdog \nWWDT  \n– 1 24-bit autodecrement SysTic k Timer  \n\uf06e RTC \n– Support calendar function  \n– Alarm and periodic wake -up from \nstop/standby mode  \n\uf06e CRC computing unit  \n\uf06e 96-bit unique device ID (UID)  \n \n \nwww.geehy.com                                                                           Page 2 \nContents  \n1 Product characteristics  ................................ ................................ ............................  1 \n2 Product information  ................................ ................................ ................................ . 5 \n3 Pin information  ................................ ................................ ................................ .........  6 \n3.1 Pin distribution  ................................ ................................ ................................ ................................ . 6 \n3.2 Pin function description  ................................ ................................ ................................ ...................  8 \n3.3 GPIO Multiplexing Function Configuration  ................................ ................................ ....................  17 \n4 Functiona l description  ................................ ................................ ...........................  21 \n4.1 System architecture  ................................ ................................ ................................ .......................  21 \n4.1.1  System Block Diagram  ................................ ................................ ................................ ..........................  21 \n4.1.2  Address mapping  ................................ ................................ ................................ ................................ ... 22 \n4.1.3  Startup configuration  ................................ ................................ ................................ .............................  24 \n4.2 Core  ................................ ................................ ................................ ................................ ...............  24 \n4.3 Interrupt controller  ................................ ................................ ................................ ..........................  24 \n4.3.1  Nested Vector Interrupt Controller (NVIC)  ................................ ................................ .............................  24 \n4.3.2  External Interrupt/Event Controller ( EINT)  ................................ ................................ ............................  24 \n4.4 On-chip memory  ................................ ................................ ................................ ............................  24 \n4.5 Clock  ................................ ................................ ................................ ................................ ..............  25 \n4.5.1  Clock source  ................................ ................................ ................................ ................................ ..........  26 \n4.5.2  System clock  ................................ ................................ ................................ ................................ .........  26 \n4.5.3  Bus clock  ................................ ................................ ................................ ................................ ...............  27 \n4.5.4  CRS  ................................ ................................ ................................ ................................ .......................  27 \n4.6 Reset and power management  ................................ ................................ ................................ ..... 27 \n4.6.1  Power supply scheme  ................................ ................................ ................................ ...........................  27 \n4.6.2  Voltage regu lator ................................ ................................ ................................ ................................ ... 27 \n4.6.3  Power supply voltage monitor  ................................ ................................ ................................ ...............  28 \n4.7 Low-power mode  ................................ ................................ ................................ ...........................  28 \n4.8 DMA  ................................ ................................ ................................ ................................ ...............  28 \n4.9 GPIO  ................................ ................................ ................................ ................................ ..............  29 \n4.10 Communication peripherals  ................................ ................................ ................................ ...........  29 \n4.10.1  USART  ................................ ................................ ................................ ................................ ...................  29 \n \nwww.geehy.com                                                                           Page 3 \n4.10.2  I2C ................................ ................................ ................................ ................................ .........................  29 \n4.10.3  SPI/I2S ................................ ................................ ................................ ................................ ...................  30 \n4.10.4  CAN  ................................ ................................ ................................ ................................ .......................  30 \n4.11 Analog peripherals  ................................ ................................ ................................ .........................  30 \n4.11.1  ADC  ................................ ................................ ................................ ................................ .......................  30 \n4.11.2  DAC  ................................ ................................ ................................ ................................ .......................  31 \n4.11.3  Comparator  ................................ ................................ ................................ ................................ ............  31 \n4.11.4  Touch sensing controller  ................................ ................................ ................................ ........................  31 \n4.12 Timer  ................................ ................................ ................................ ................................ ..............  34 \n4.13 RTC ................................ ................................ ................................ ................................ ................  36 \n4.14 CRC  ................................ ................................ ................................ ................................ ...............  36 \n5 Electrical characteristics  ................................ ................................ .......................  37 \n5.1 Test conditions of electrical characteristics  ................................ ................................ ...................  37 \n5.1.1  Maximum and minimum values  ................................ ................................ ................................ .............  37 \n5.1.2  Typic al values  ................................ ................................ ................................ ................................ ........  37 \n5.1.3  Typical curve  ................................ ................................ ................................ ................................ ..........  37 \n5.1.4  Power supply scheme  ................................ ................................ ................................ ...........................  37 \n5.1.5 Load capacitance  ................................ ................................ ................................ ................................ .. 38 \n5.2 Test under general operating conditions  ................................ ................................ .......................  38 \n5.3 Absolute maximum ratings  ................................ ................................ ................................ ............  39 \n5.3.1  Maximum temperature characteristics  ................................ ................................ ................................ .. 39 \n5.3.2  Maximum rated voltage characteristics  ................................ ................................ ................................ . 39 \n5.3.3 Maximum Rated Current  Characteristics  ................................ ................................ ..............................  40 \n5.3.4  ESD characteristics  ................................ ................................ ................................ ...............................  40 \n5.3.5  Static latch -up ................................ ................................ ................................ ................................ ........  41 \n5.4 On-chip memory  ................................ ................................ ................................ ............................  41 \n5.4.1  Flash characteristics  ................................ ................................ ................................ ..............................  41 \n5.5 Clock  ................................ ................................ ................................ ................................ ..............  41 \n5.5.1  Characteristics of external clock source  ................................ ................................ ................................  41 \n5.5.2  Characteristics of internal clock source  ................................ ................................ ................................ . 42 \n5.5.3  PLL Characteristics  ................................ ................................ ................................ ................................  43 \n5.6 Reset and power management  ................................ ................................ ................................ ..... 44 \n \nwww.geehy.com                                                                           Page 4 \n5.6.1  Test of Embedded Reset and Power Control Block Characteristi cs ................................ .....................  44 \n5.7 Power consumption  ................................ ................................ ................................ .......................  45 \n5.7.1  Power consumption test environment  ................................ ................................ ................................ ... 45 \n5.7.2  Power consumption in run mode  ................................ ................................ ................................ ...........  45 \n5.7.3  Power consumption in sleep mode  ................................ ................................ ................................ ....... 46 \n5.7.4  Power consumption in stop mode and s tandby mode  ................................ ................................ ..........  48 \n5.7.5  Backup Domain Power Consumption  ................................ ................................ ................................ .... 49 \n5.7.6  Peripheral power consumption  ................................ ................................ ................................ ..............  49 \n5.8 Wake -up time in low power mode  ................................ ................................ ................................ . 50 \n5.9 Pin characteristics  ................................ ................................ ................................ ..........................  51 \n5.9.1  I/O pin characteristics  ................................ ................................ ................................ ............................  51 \n5.9.2  NRST pin characteristics  ................................ ................................ ................................ .......................  53 \n5.10 Communication peripherals  ................................ ................................ ................................ ...........  53 \n5.10.1 I2C peripheral characteristics  ................................ ................................ ................................ ................  53 \n5.10.2  SPI peripheral characteristics  ................................ ................................ ................................ ................  54 \n5.11 Analog peripherals  ................................ ................................ ................................ .........................  56 \n5.11.1  ADC  ................................ ................................ ................................ ................................ .......................  56 \n5.11.2  DAC  ................................ ................................ ................................ ................................ .......................  58 \n5.11.3  Comparator  ................................ ................................ ................................ ................................ ............  58 \n6 Package information  ................................ ................................ ..............................  60 \n6.1 LQFP100 Package Diagram  ................................ ................................ ................................ ..........  60 \n6.2 LQFP64 Package Diagram  ................................ ................................ ................................ ............  63 \n6.3 LQFP48 Package Diagram  ................................ ................................ ................................ ............  65 \n6.4 QFN48 package information  ................................ ................................ ................................ ..........  68 \n7 Packaging Information  ................................ ................................ ...........................  70 \n7.1 Reel Packaging  ................................ ................................ ................................ ..............................  70 \n7.2 Tray packaging  ................................ ................................ ................................ ..............................  72 \n8 Ordering Information  ................................ ................................ ..............................  74 \n9 Commonly Used Function Module Denomination  ................................ ...............  76 \n10 Version History  ................................ ................................ ................................ ....... 77 \n \nwww.geehy.com                                                                           Page 5 \n2 Product information  \nSee th e following table for APM32F091xBxC product functions and peripheral configuration.  \nTable 1 Functions and Peripherals of APM32F091xBxC Series Chips  \nProduct  APM32F091  \nModel  CBUx  CCUx  CBTx  CCTx  RBTx  RCTx  VBTx  VCTx  \nPackage  QFN48  LQFP48  LQFP64  LQFP100  \nCore and maximum working frequency  Arm® 32-bit Cortex®-M0+@48MHz  \nOperating  voltage  2.0~3.6V  \nFlash(KB)  128 256 128 256 128 256 128 256 \nSRAM(KB)  32 \nGPIOs  38 52 88 \nCommunication \ninterface  USART  6 8 \nSPI/I2S  2/2 \nI2C 2 \nCAN  1 \nCEC  1 \nTimer  16-bit advanced  1 \n16-bit general  5 \n32-bit general  1 \n16-bit basic  2 \nSystem tick  timer  1 \nWatchdog  2 \nReal-time clock  1 \n12-bit ADC  Unit 1 \nExternal channel  10 16 \nInternal channel  3 \n12-bit DAC  Unit 1 \nChannel  2 \nAnalog comparator  2 \nCapacitive Sensor Channel  24 \nOperating temperature  Ambient temperature: -40℃ to 85℃/-40℃ to 105℃ \nJunction temperature: -40℃ to 105℃/-40℃ to 125℃ \nNote:  \n(1) When x is 6, ambient temperature is: from -40℃ to 85℃, and the junction temperature is from -40℃ to 105℃. \n(2) When x is 7, ambient temperature is: from -40℃ to 105℃, and the junction temperature is from -40℃ to 125℃.   \n \nwww.geehy.com                                                                           Page 6 \n3 Pin information  \n3.1 Pin distribution  \nFigure 1 Distribution Diagram of APM32F091xBxCTx Series LQFP100 Pins  \nPE21\nPE32\nPE43\nPE54\nPE65\nVBAT6\nPC137\nPC14-OSC32_IN8\nPC15-OSC32_OUT9\nPF910\nPF1011\nPF0-OSC_IN12\nPF1-OSC_OUT13\nNRST14\nPC015\nPC116\nPC217\nPC318\nPF219\nVSSA20\nVDDA21\nPF322\nPA023\nPA124\nPA225LQFP100PA326\nVSS27\nVDD28\nPA429\nPA530\nPA631\nPA732\nPC433\nPC534\nPB035\nPB136\nPB237\nPE738\nPE839\nPE940\nPE1041\nPE1142\nPE1243\nPE1344\nPE1445\nPE1546\nPB1047\nPB1148\nVSS49\nVDD5075VDDIO2\n74VSS\n73PF6\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59PD12\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD\nVSS\nPE1\nPE0\nPB9\nPB8\nPF11-BOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nPD6\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA14\nI/O is power by VDDIO2\n \n \nwww.geehy.com                                                                           Page 7 \nFigure 2 Distribution Diagram of APM32F091xBxCTx  Series LQFP64 Pins  \nLQFP641VBAT\n2PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7NRST\n8PC0\n9PC1\n10PC2\n11PC3\n12VSSA\n13VDDA\n14PA0\n15PA1\n16PA2\n64VDD\n63VSS\n62PB9\n61PB8\n60PF11-BOOT0\n59PB7\n58PB6\n57PB5\n55PB3\n54PD2\n53PC12\n52PC11\n51PC10\n50PA15\n49PA14\n48VDDIO2\n47VSS\n46PA13\n45PA12\n44PA11\n43PA10\n42PA9\n41PA8\n40PC9\n39PC8\n38PC7\n37PC6\n36PB15\n35PB14\n34PB13\n33PB1217PA3\n18VSS\n19VDD\n20PA4\n21PA5\n22PA6\n23PA7\n24PC4\n25PC5\n26PB0\n27PB1\n28PB2\n29PB10\n31VSS30PB11\n32VDD56PB4\nI/O is power by VDDIO2\n \nFigure 3 Distribution Diagram of APM32F091xBxCTx Series LQFP48 Pins  \nLQFP481VBAT\n2PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nPF11-BOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDDIO247\nVSS46\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\nI/O is power by VDDIO232\n31\n30\n29\n28\n27\n26\n25\n \n \nwww.geehy.com                                                                           Page 8 \nFigure 4 Distribution Diagram of APM32F091xBxCUx Series QFN48 Pins  \n1 VBAT\n2 PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nPF11-BOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDDIO247\nVSS46\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25Exposed padQFN48\nI/O is power by VDDIO2\n \n3.2 Pin function description  \nTable 2 Legends/Abbreviations Used in Output Pin Table  \nName  Abbreviation  Definition  \nPin name  Unless otherwise specified in parentheses below the pin name, the pin functions \nduring and after reset are the same as the actual pin name  \nPin type  P Power pin  \nI Only input pin  \nI/O I/O pin  \nI/O structure  5T FT I/O  \nSTDA  I/O with 3.3V standard, directly connected to ADC  \nSTD I/O with 3.3 V tolerance  \nB Dedicated Boot0 pin  \nRST Bidire ctional reset pin with built -in pull -up resistor  \nNote  Unless otherwise specified in the notes, all I/O is set as floating input during and after \nreset  \nPin \nfunction  Default \nmultiplexing \nfunction  Function directly selected/enabled through peripheral regist er \nAdditional function  Function selected through GPIO multiplexing function register  \n \nwww.geehy.com                                                                           Page 9 \nTable 3 Description of APM32F091xBxCTx by Pin Number  \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPE2 I/O 5T TSC_G7_IO1,  \nTMR3_ETR  - - - 1 \nPE3 I/O 5T TSC_G7_IO2,  \nTMR3_CH1  - - - 2 \nPE4 I/O 5T TSC_G7_IO3,  \nTMR3_CH2  - - - 3 \nPE5 I/O 5T TSC_G7_IO4,  \nTMR3_CH3  - - - 4 \nPE6 I/O 5T TMR3_CH4  WKUP3,  \nRTC_TAMP3  - - 5 \nVBAT  P - Backup power supply  1 1 6 \nPC13  I/O STD - WKUP2,  \nRTC_TAMP1,  \nRTC_TS,  \nRTC_OUT  2 2 7 \nPC14 -OSC32_IN  \n(PC14)  I/O STD - OSC32_IN  3 3 8 \nPC15 -OSC32_OUT  \n(PC15)  I/O STD - OSC32_OUT  4 4 9 \nPF9 I/O 5T TMR15_CH1,  \nUSART6_TX  - - - 10 \nPF10  I/O 5T TMR15_CH2,  \nUSART6_RX  - - - 11 \nPF0-OSC_IN  \n(PF0)  I/O 5T CRS_SYNC,  \nI2C1_SDA  OSC_IN  5 5 12 \nPF1-OSC_OUT  \n(PF1)  I/O 5T I2C1_SCL  OSC_OUT  6 6 13 \nNRST  I/O RST - - 7 7 14 \nPC0 I/O STDA  EVENTOUT,  \nUSART6_TX,  \nUSART7_TX  ADC_IN10  - 8 15 \nPC1 I/O STDA  EVENTOUT,  \nUSART6_RX,  \nUSART7_RX  ADC_I N11 - 9 16 \nPC2 I/O STDA  SPI2_MISO,  \nI2S2_MCK,  \nEVENTOUT,  \nUSART8_TX  ADC_IN12  - 10 17 \n \nwww.geehy.com                                                                           Page 10 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPC3 I/O STDA  SPI2_MOSI,  \nI2S2_SD,  \nEVENTOUT,  \nUSART8_RX  ADC_IN13  - 11 18 \nPF2 I/O 5T EVENTOUT,  \nUSART7_TX,  \nUSART7_CK_RTS  WKUP8  - - 19 \nVSSA  P - Analog ground  8 12 20 \nVDDA  P - Analog power supply  9 13 21 \nPF3 I/O 5T EVENTOUT,  \nUSART7_RX,  \nUSART6_CK_RTS  - - - 22 \nPA0 I/O STDA  USART2_CTS,  \nTMR2_CH1_ETR,  \nCOMP1_OUT,  \nTSC_G1_IO1,  \nUSART4_TX  RTC_TAMP2,  \nWKUP1,  \nADC_IN0,  \nCOMP1_INM6  10 14 23 \nPA1 I/O STDA  USART2_RTS,  \nTMR2_CH2,  \nTMR 15_CH1N,  \nTSC_G1_IO2,  \nUSART4_RX,  \nEVENTOUT  ADC_IN1,  \nCOMP1_INP  11 15 24 \nPA2 I/O STDA  USART2_TX,  \nCOMP2_OUT,  \nTMR2_CH3,  \nTMR15_CH1,  \nTSC_G1_IO3  ADC_IN2,  \nCOMP2_INM6,  \nWKUP4  12 16 25 \nPA3 I/O STDA  USART2_RX,  \nTMR2_CH4,  \nTMR15_CH2,  \nTSC_G1_IO4  ADC_IN3,  \nCOM P2_INP  13 17 26 \nVSS P - Ground  - 18 27 \nVDD  P - Digital power supply  - 19 28 \nPA4 I/O STDA  SPI1_NSS,  \nI2S1_WS,  \nTMR14_CH1,  \nTSC_G2_IO1,  \nUSART2_CK,  \nUSART6_TX  COMP1_INM4,  \nCOMP2_INM4,  \nADC_IN4,  \nDAC_OUT1  14 20 29 \n \nwww.geehy.com                                                                           Page 11 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPA5 I/O STDA  SPI1_SCK,  \nI2S1_CK,  \nCEC,  \nTMR2_CH1_ETR,  \nTSC_G2_IO2,  \nUSART6_RX  COMP1_INM5,  \nCOMP2_INM5,  \nADC_IN5,  \nDAC_OUT2  15 21 30 \nPA6 I/O STDA  SPI1_MISO,  \nI2S1_MCK,  \nTMR3_CH1,  \nTMR1_BKIN,  \nTMR16_CH1,  \nCOMP1_OUT,  \nTSC_G2_IO3,  \nEVENTOUT,  \nUSART3_CTS  ADC_IN6  16 22 31 \nPA7 I/O STDA  SPI1_MOSI,  \nI2S1_ SD,  \nTMR3_CH2,  \nTMR14_CH1,  \nTMR1_CH1N,  \nTMR17_CH1,  \nCOMP2_OUT,  \nTSC_G2_IO4,  \nEVENTOUT  ADC_IN7  17 23 32 \nPC4 I/O STDA  EVENTOUT,  \nUSART3_TX  ADC_IN14  - 24 33 \nPC5 I/O STDA  TSC_G3_IO1,  \nUSART3_RX  ADC_IN15,  \nWKUP5  - 25 34 \nPB0 I/O STDA  TMR3_CH3,  \nTMR1_CH2N,  \nTSC_G3_IO2,  \nEVENTOUT,  \nUSART3_CK  ADC_IN8  18 26 35 \nPB1 I/O STDA  TMR3_CH4,  \nUSART3_RTS  \nTMR14_CH1,  \nTMR1_CH3N,  \nTSC_G3_IO3  ADC_IN9  19 27 36 \nPB2 I/O 5T TSC_G3_IO4  - 20 28 37 \nPE7 I/O 5T TMR1_ETR,  \nUSART5_CK_RTS  - - - 38 \n \nwww.geehy.com                                                                           Page 12 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPE8 I/O 5T TMR1_CH1N,  \nUSART4_TX  - - - 39 \nPE9 I/O 5T TMR1_CH1,  \nUSART4_RX  - - - 40 \nPE10  I/O 5T TMR1_CH2N,  \nUSART5_TX  - - - 41 \nPE11  I/O 5T TMR1_CH2,  \nUSART5_RX  - - - 42 \nPE12  I/O 5T SPI1_NSS,  \nI2S1_WS,  \nTMR1_CH3N  - - - 43 \nPE13  I/O 5T SPI1_SCK,  \nI2S1_CK,  \nTMR1_CH3  - - - 44 \nPE14  I/O 5T SPI1_MISO ,  \nI2S1_MCK,  \nTMR1_CH4  - - - 45 \nPE15  I/O 5T SPI1_MOSI,  \nI2S1_SD,  \nTMR1_BKIN  - - - 46 \nPB10  I/O 5T SPI2_SCK,  \nI2S2_CK,  \nI2C2_SCL,  \nUSART3_TX,  \nCEC,  \nTSC_SYNC,  \nTMR2_CH3  - 21 29 47 \nPB11  I/O 5T USART3_RX,  \nTMR2_CH4,  \nEVENTOUT,  \nTSC_G6_IO1,  \nI2C2_SDA  - 22 30 48 \nVSS P - Ground  23 31 49 \nVDD  P - Digital power supply  24 32 50 \nPB12  I/O 5T TMR1_BKIN,  \nTMR15_BKIN,  \nSPI2_NSS,  \nI2S2_WS,  \nUSART3_CK,  \nTSC_G6_IO2,  \nEVENTOUT  - 25 33 51 \n \nwww.geehy.com                                                                           Page 13 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPB13  I/O 5Tf SPI2_SCK,  \nI2S2_CK,  \nI2C2_SCL,  \nUSART3_CTS  \nTMR1_CH1N,  \nTSC_G6_IO3  - 26 34 52 \nPB14  I/O 5Tf SPI2_MISO,  \nI2S2_MCK,  \nI2C2_SDA,  \nUSART3_RTS  \nTMR1_CH2N,  \nTMR15_CH1,  \nTSC_G6_IO4  - 27 35 53 \nPB15  I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N,  \nTMR15_CH1N  \nTMR15_CH2  WKUP7,  \nRTC_REFIN  28 36 54 \nPD8 I/O 5T USART3_TX  - - - 55 \nPD9 I/O 5T USAR T3_RX  - - - 56 \nPD10  I/O 5T USART3_CK  - - - 57 \nPD11  I/O 5T USART3_CTS  - - - 58 \nPD12  I/O 5T USART3_RTS  \nTSC_G8_IO1,  \nUSART8_CK_RTS  - - - 59 \nPD13  I/O 5T TSC_G8_IO2,  \nUSART8_TX  - - - 60 \nPD14  I/O 5T TSC_G8_IO3,  \nUSART8_RX  - - - 61 \nPD15  I/O 5T TSC_G8_IO4,  \nCRS_SYNC,  \nUSART7_CK_RTS  - - - 62 \nPC6 I/O 5T TMR3_CH1,  \nUSART7_TX  - - 37 63 \nPC7 I/O 5T TMR3_CH2,  \nUSART7_RX  - - 38 64 \nPC8 I/O 5T TMR3_CH3,  \nUSART8_TX  - - 39 65 \nPC9 I/O 5T TMR3_CH4,  \nUSART8_RX  - - 40 66 \n \nwww.geehy.com                                                                           Page 14 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPA8 I/O 5T USART1_CK,  \nTMR1_CH1,  \nEVENTOUT,  \nMCO,  \nCRS_S YNC  - 29 41 67 \nPA9 I/O 5T USART1_TX,  \nTMR1_CH2,  \nTMR15_BKIN,  \nTSC_G4_IO1,  \nMCO,  \nI2C1_SCL  - 30 42 68 \nPA10  I/O 5T USART1_RX,  \nTMR1_CH3,  \nTMR17_BKIN,  \nTSC_G4_IO2,  \nI2C1_SDA  - 31 43 69 \nPA11  I/O 5T CAN_RX,  \nUSART1_CTS,  \nTMR1_CH4,  \nCOMP1_OUT,  \nTSC_G4_IO3,  \nEVEN TOUT,  \nI2C2_SCL  - 32 44 70 \nPA12  I/O 5T CAN_TX,  \nUSART1_RTS  \nTMR1_ETR,  \nCOMP2_OUT,  \nTSC_G4_IO4,  \nEVENTOUT,  \nI2C2_SDA  - 33 45 71 \nPA13  I/O 5T IR_OUT,  \nSWDIO  - 34 46 72 \nPF6 I/O 5T - - - - 73 \nVSS P - Ground  35 47 74 \nVDDIO2 P - Digital power supply  36 48 75 \nPA14  I/O 5T USART2_TX,  \nSWCLK  - 37 49 76 \nPA15  I/O 5T SPI1_NSS,  \nI2S1_WS,  \nUSART2_RX,  \nUSART4_RTS,  - 38 50 77 \n \nwww.geehy.com                                                                           Page 15 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nTMR2_CH1_ETR,  \nEVENTOUT  \nPC10  I/O 5T USART3_TX,  \nUSART4_TX  - - 51 78 \nPC11  I/O 5T USART3_RX,  \nUSART4_RX  - - 52 79 \nPC12  I/O 5T USART3_CK,  \nUSART4 _CK,  \nUSART5_TX  - - 53 80 \nPD0 I/O 5T SPI2_NSS,  \nI2S2_WS,  \nCAN_RX  - - - 81 \nPD1 I/O 5T SPI2_SCK,  \nI2S2_CK,  \nCAN_TX  - - - 82 \nPD2 I/O 5T USART3_RTS  \nTMR3_ETR,  \nUSART5_RX  - - 54 83 \nPD3 I/O 5T SPI2_MISO,  \nI2S2_MCK,  \nUSART2_CTS  - - - 84 \nPD4 I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nUSART2_RTS  - - - 85 \nPD5 I/O 5T USART2_TX  - - - 86 \nPD6 I/O 5T USART2_RX  - - - 87 \nPD7 I/O 5T USART2_CK  - - - 88 \nPB3 I/O 5T SPI1_SCK,  \nI2S1_CK,  \nTMR2_CH2,  \nTSC_G5_IO1,  \nEVENTOUT,  \nUSART5_TX  - 39 55 89 \nPB4 I/O 5T SPI1_MISO,  \nI2S1_MCK,  \nTMR17_BKIN,   \nTMR3_CH1,  \nTSC_G5_IO2,  \nEVENTOUT,  \nUSART5_RX  - 40 56 90 \n \nwww.geehy.com                                                                           Page 16 \nName  \n(Function after \nreset)  Type  Structur\ne Default multiplexing function  Additional function  LQFP48  \n/QFN48  LQFP  \n64 LQFP  \n100 \nPB5 I/O 5T SPI1_MOSI,  \nI2S1_SD,  \nI2C1_SMBA,  \nTMR16_BKIN,  \nTMR3_CH2,  \nUSART5_CK_RTS  WKUP6  41 57 91 \nPB6 I/O 5Tf I2C1_SCL,  \nUSART1_TX,  \nTMR16_CH1N  \nTSC_G5_IO3  - 42 58 92 \nPB7 I/O 5Tf I2C1_SDA,  \nUSART1_ RX,  \nUSART4_CTS  \nTMR17_CH1N  \nTSC_G5_IO4  - 43 59 93 \nPF11 -BOOT0  I B - Startup selection  44 60 94 \nPB8 I/O 5Tf I2C1_SCL,  \nCEC,  \nTMR16_CH1,  \nTSC_SYNC,  \nCAN_RX  - 45 61 95 \nPB9 I/O 5Tf SPI2_NSS,  \nI2S2_WS,  \nI2C1_SDA,  \nIR_OUT,TMR17_CH1EVENTO\nUT,  \nCAN_TX  - 46 62 96 \nPE0 I/O 5T EVENTOUT,  \nTMR16_CH1  - - - 97 \nPE1 I/O 5T EVENTOUT,  \nTMR17_CH1  - - - 98 \nVSS P - Ground  47 63 99 \nVDD \n P - Digital power supply  48 64 100 \nNote:  \n（1） PC13, PC14 and PC15 are powered through power switch. Since the switch only sinks \nlimited current (3mA), the use of GPIO from PC13 to PC15 in output mode is limited:  \n\uf06c The speed shall not exceed 2MHz when the heavy load is 30pF;  \n\uf06c Not used for current source (e g. driving LED).  \n（2） After reset, PA13 and PA14 are configured as SWDIO and SWCLK multiplexing functi ons, \nand the internal pull -up of SWDIO pin and the internal pull -down of SWCLK pin are activated.  \n \nwww.geehy.co m                                                                                                                                      Page 17 \n3.3 GPIO Multiplexing Function Configuration  \nTable 4 GPIOA Multiplexing Function Configuration  \nName  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 \nPA0 — USART2_CTS  TMR2_CH1_ETR  TSC_G1_IO1  USART4_TX  — — COMP1_OUT  \nPA1 EVENTOUT  USART2_RTS  TMR2_CH2  TSC_G1_IO2  USART4_RX  TMR15_CH1N  — — \nPA2 TMR15_CH1  USAR T2_TX  TMR2_CH3  TSC_G1_IO3  — — — COMP2_OUT  \nPA3 TMR15_CH2  USART2_RX  TMR2_CH4  TSC_G1_IO4  — — — — \nPA4 SPI1_NSS,I2S1_WS  USART2_CK  — TSC_G2_IO1  TMR14_CH1  USART6_TX  — — \nPA5 SPI1_SCK,I2S1_CK  CEC  TMR2_CH1_ETR  TSC_G2_IO2  — USART6_RX  — — \nPA6 SPI1_MISO,I2S1_MCK  TMR3_CH1  TMR1_BKIN  TSC_G2_IO3  USART3_CTS  TMR16_CH1  EVENTOUT  COMP1_OUT  \nPA7 SPI1_MOSI,I2S1_SD  TMR3_CH2  TMR1_CH1N  TSC_G2_IO4  TMR14_CH1  TMR17_CH1  EVENTOUT  COMP2_OUT  \nPA8 MCO  USART1_CK  TMR1_CH1  EVENTOUT  CRS_SYNC  — — — \nPA9 TMR15_BKIN  USART1_TX  TMR1_CH2  TSC_G4_IO 1 I2C1_SCL  MCO  — — \nPA10  TMR17_BKIN  USART1_RX  TMR1_CH3  TSC_G4_IO2  I2C1_SDA  — — — \nPA11  EVENTOUT  USART1_CTS  TMR1_CH4  TSC_G4_IO3  CAN_RX  I2C2_SCL  — COMP1_OUT  \nPA12  EVENTOUT  USART1_RTS  TMR1_ETR  TSC_G4_IO4  CAN_TX  I2C2_SDA  — COMP2_OUT  \nPA13  SWDIO  IR_OUT  — — — — — — \nPA14  SWCLK  USART2_TX  — — — — — — \nPA15  SPI1_NSS,I2S1_WS  USART2_RX  TMR2_CH1_ETR  EVENTOUT  USART4_RTS  — — — \n  \n \nwww.geehy.co m                                                                                                                                      Page 18 \nTable 5 GPIOB Multiplexing Function Configuration  \nName  AF0 AF1 AF2 AF3 AF4 AF5 \nPB0 EVENTOUT  TMR3_CH3  TMR1_CH2N  TSC_G3_IO2  USART3_CK  — \nPB1 TMR14_CH1  TMR3_CH4  TMR1_CH3N  TSC_G3_IO3  USART3_RTS  — \nPB2 — — — TSC_G3_IO4  — — \nPB3 SPI1_SCK,I2S1_CK  EVENTOUT  TMR2_CH2  TSC_G5_IO1  USART5_TX  — \nPB4 SPI1_MISO,I2S1_MCK  TMR3_CH1  EVENTOUT  TSC_G5_IO2  USART5_RX  TMR17_BKIN  \nPB5 SPI1_MOSI,I2S1_SD  TMR3_CH2  TMR16_BKIN  I2C1_SMBA  USART5_CK_RTS  — \nPB6 USART1_TX  I2C1_SCL  TMR16_CH1N  TSC_G5_IO3  — — \nPB7 USART1_RX  I2C1_SDA  TMR17_CH1N  TSC_G5_IO4  USART4_CTS  — \nPB8 CEC  I2C1_SCL  TMR16_CH1  TSC_SYNC  CAN_RX  — \nPB9 IR_OUT  I2C1_SDA  TMR17_CH1  EVENTOUT  CAN_TX  SPI2_NSS,I2S2_WS  \nPB10  CEC  I2C2_SCL  TMR2_CH3  TSC_SYNC  USART3_TX  SPI2_SCK,I2S2_CK  \nPB11  EVENTOUT  I2C2_SDA  TMR2_CH4  TSC_G6_IO1  USART3_RX  — \nPB12  SPI2_NSS,I2S2_WS  EVENTOUT  TMR1_BKIN  TSC_G6_IO2  USART3_CK  TMR15_BKIN  \nPB13  SPI2_SCK,I2S2_CK  — TMR1_CH1N  TSC_G6_IO3  USART3_CTS  I2C2_SCL  \nPB14  SPI2_MISO,I2S2_MCK  TMR15_CH1  TMR1_CH2N  TSC_G6_IO4  USART3_RTS  I2C2_SDA  \nPB15  SPI2_MOSI,I2S2_SD  TMR15_ CH2 TMR1_CH3N  TMR15_CH1N  — — \n \n \nwww.geehy.co m                                                                                                                                      Page 19 \nTable 6 GPIOC Multiplexing Function Configuration  \nName  AF0 AF1 AF2 \nPC0 EVENTOUT  USART7_TX  USART6_TX  \nPC1 EVENTOUT  USART7_RX  USART6_RX  \nPC2 EVENTOUT  SPI2_MISO,I2S2_MCK  USART8_TX  \nPC3 EVENTOUT  SPI2_MOSI,I2S2_SD  USART8_RX  \nPC4 EVENTOUT  USART3_T X — \nPC5 TSC_G3_IO1  USART3_RX  — \nPC6 TMR3_CH1  USART7_TX  — \nPC7 TMR3_CH2  USART7_RX  — \nPC8 TMR3_CH3  USART8_TX  — \nPC9 TMR3_CH4  USART8_RX  — \nPC10  USART4_TX  USART3_TX  — \nPC11  USART4_RX  USART3_RX  — \nPC12  USART4_CK  USART3_CK  USART5_TX  \nPC13  — — — \nPC14  — — — \nPC15 — — — \n \n \n \n Table 7 GPIOD Multiplexing Function Configuration  \nName  AF0 AF1 AF2 \nPD0 CAN_RX  SPI2_NSS,I2S2_WS  - \nPD1 CAN_TX  SPI2_SCK,I2S2_CK  - \nPD2 TMR3_ETR  USART3_RTS  USART5_RX  \nPD3 USART2_CTS  SPI2_MISO,I2S2_MCK  - \nPD4 USART2_RTS  SPI2_MOSI,I2S2_SD  - \nPD5 USART2_TX  - - \nPD6 USART2_RX  - - \nPD7 USART2_CK  - - \nPD8 USART3_TX  - - \nPD9 USART3_RX  - - \nPD10  USART3_CK  - - \nPD11  USART3_CTS  - - \nPD12  USART3_RTS  TSC_G8_IO1  USART8_CK_RTS  \nPD13  USART8_TX  TSC_G8_IO2  - \nPD14  USART8_RX  TSC_G8_IO3  - \nPD15  CRS_SYNC  TSC_G8_IO4  USART7_CK_RTS  \n \n \nwww.geehy.co m                                                                                                                                      Page 20 \nTable 8 GPIOE Multiplexing Function Configuration  \nName  AF0 AF1 \nPE0 TMR16_CH1  EVENTOUT  \nPE1 TMR17_CH1  EVENTOUT  \nPE2 TMR3_ETR  TSC_G7_IO1  \nPE3 TMR3_CH1  TSC_G7_IO2  \nPE4 TMR3_CH2  TSC_G7_IO3  \nPE5 TMR3_CH3  TSC_G7_IO4  \nPE6 TMR3_CH4  - \nPE7 TMR1_ETR  USART5_CK_RTS  \nPE8 TMR1_CH1N  USART4_TX  \nPE9 TMR1_CH1  USART4_RX  \nPE10  TMR1_CH2N  USART5_TX  \nPE11  TMR1_CH2  USART5_RX  \nPE12  TMR1_CH3N  SPI1_NSS,I2S1_WS  \nPE13  TMR1_CH3  SPI1_SCK,I2S1_CK  \nPE14  TMR1_CH4  SPI1_MISO,I2S1_MCK  \nPE15  TMR1_BKIN  SPI1_MOSI,I2S1_SD  \n \n Table 9 GPIOF Multiplexing Function Configuration  \nName  AF0 AF1 AF2 \nPF0 CRS_SYNC  I2C1_SDA  - \nPF1 - I2C1_SCL  - \nPF2 EVENTOUT  USART7_TX  USART7_CK_RTS  \nPF3 EVENTOUT  USART7_RX  USART6_CK_RTS  \nPF6 - - - \nPF9 TMR15_CH1  USART6_TX  - \nPF10  TMR15_CH2  USART6_RX  - \n \nwww.geehy.com                                                                       Page 21 \n4 Functional description  \nThis chapter mainly introduces the system architecture, interrupt, on -chip memory, clock, power \nsupply and peripheral features of APM32F091xBxC series products; for information about the \nArm® Cortex®-M0+ core, please refe r to the Arm® Cortex® -M0+ technical reference manual, \nwhich can be downloaded from Arm ’s website.  \n4.1 System architecture  \n4.1.1  System Block Diagram  \nFigure 5 APM32F091xBxC System Block Diagram  \nBUS MATRIXFlash\nSRAM(32KB)\nDMA\nAHB2 BusAHB1 Bus\nDMA Bus\nSysten Bus\nAHB1 to APB \nbridgeGPIOs\n(A-F)Flash \ninterf\nace\nAPB BusTMR1/2/3/6/7\n/14/15/16/17\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nUSART1-8\nI2C1/2CAN\nCRS\nPMU\nDAC\nCEC\nSYSCFG+COMP\nEINT\nADC\nSPI1/I2S1\nDBGMCUCortex-MO+\n(Fmax:48MHz)\nSWD\nCRCRCMNVIC SCB STK\nTSC\n \n \nwww.geehy.com                                                                       Page 22 \n4.1.2  Address mapping  \nTable 10 APM32F091xBxC Storage Mapping Table  \nRegion  Start address  Peripheral Name  \nCode  0x0000 0000  Code mapping area  \nCode  0x0004 000 0 Reserved  \nCode  0x0800 0000  Main memory area  \nCode  0x0804 0000  Reserved  \nCode  0x1FFF D800  BootLoader  \nCode  0x1FFF F800  Option byte  \nCode  0x1FFF FC00  Reserved  \nSRAM  0x2000 0000  SRAM  \n— 0x2000 8000  Reserved  \nAPB bus  0x4000 0000  TMR2  \nAPB bus  0x4000 0400  TMR 3 \nAPB bus  0x4000 0800  Reserved  \nAPB bus  0x4000 1000  TMR6  \nAPB bus  0x4000 1400  TMR7  \nAPB bus  0x4000 1800  Reserved  \nAPB bus  0x4000 2000  TMR14  \nAPB bus  0x4000 2400  Reserved  \nAPB bus  0x4000 2800  RTC \nAPB bus  0x4000 2C00  WWDT  \nAPB bus  0x4000 3000  IWDT  \nAPB bus  0x4000 3400  Reserved  \nAPB bus  0x4000 3800  SPI2/I2S2  \nAPB bus  0x4000 3C00  Reserved  \nAPB bus  0x4000 4400  USART2  \nAPB bus  0x4000 4800  USART3  \nAPB bus  0x4000 4C00  USART4  \nAPB bus  0x4000 5000  USART5  \nAPB bus  0x4000 5400  I2C1  \nAPB bus  0x4000 5800  I2C2  \nAPB bus  0x4000 5C00  Reserved  \nAPB bus  0x4000 6000  CAN RAM  \nAPB bus  0x4000 6100  Reserved  \nAPB bus  0x4000 6400  CAN  \nAPB bus  0x4000 6800  Reserved  \nAPB bus  0x4000 6C00  CRS  \nAPB bus  0x4000 7000  PMU  \nAPB bus  0x4000 7400  DAC  \nAPB bus  0x4000 7800  CEC  \n \nwww.geehy.com                                                                       Page 23 \nRegion  Start address  Peripheral Name  \nAPB bus  0x4000 7C00  Reserved  \n— 0x4000 8000  Reserved  \nAPB bus  0x4001 0000  SYSCFG+COMP  \nAPB bus  0x4001 0400  EINT  \nAPB bus  0x4001 0800  Reserved  \nAPB bus  0x4001 1400  USART6  \nAPB bus  0x4001 1800  USART7  \nAPB bus  0x4001 1C00  USART8  \nAPB bus  0x4001 2000  Reserved  \nAPB bus  0x4001 2400  ADC  \nAPB bus  0x4001 2800  Reserved  \nAPB bus  0x4001 2C00  TMR1  \nAPB bus  0x4001 3000  SPI1/I2S1  \nAPB bus  0x4001 3400  Reserved  \nAPB bus  0x4001 3800  USART1  \nAPB bus  0x4001 3C00  Reserved  \nAPB bus  0x4001 4000  TMR15  \nAPB bus  0x4001 4400  TMR16  \nAPB bus  0x4001 4800  TMR17  \nAPB bus  0x4001 4C00  Reserved  \nAPB bus  0x4001 5800  DBGMCU  \nAPB bus  0x4001 5C00  Reserved  \n— 0x4001 8000  Reserved  \nAHB1 bus  0x4002 0000  DMA  \nAHB1 bus  0x4002 0400  Reserved  \nAHB1 bus  0x4002 1000  RCM  \nAHB1 bus  0x4002 1400  Reserved  \nAHB1 bus  0x4002 2000  Flash interface  \nAHB1 bus  0x4002 2400  Reserved  \nAHB1 bus  0x4002 3000  CRC  \nAHB1 bus  0x4002 3400  Reserved  \nAHB1 bus  0x4002 4000  TSC \n— 0x4002 4400  Reserved  \nAHB2 bus  0x4800 0000  GPIOA  \nAHB2 bus  0x4800 0400  GPIOB  \nAHB2 bus  0x4800 0800  GPIOC  \nAHB2 bus  0x4800 0C00  GPIOD  \nAHB2 bus  0x4800 1000  GPIOE  \nAHB2 bus  0x4800 1400  GPIOF  \n— 0x4800 1800  Reserved  \n \nwww.geehy.com                                                                       Page 24 \nRegion  Start address  Peripheral Name  \nCore  0xE000 E010  STK \nCore  0xE000 E100  NVIC  \nCore  0xE000 ED00  SCB \n— 0xE010 0000  Reserved  \n4.1.3  Startup configuration  \nAt startup, the user can select one of the following th ree startup modes by setting the high and \nlow levels of the Boot pin or configuring nBOOT bits:  \n\uf06c Startup from main memory  \n\uf06c Startup from BootLoader  \n\uf06c Startup from built -in SRAM  \nThe user can use USART or I2C interface to reprogram the user Flash if boot from Boo tLoader.  \n4.2 Core  \nThe core of APM32F091xBxC is Arm® Cortex® -M0+. Based on this platform, the development \ncost is low and the power consumption is low. It can provide excellent computing performance \nand advanced system interrupt response , and is compatible with  all Arm  tools and software.  \n4.3 Interrupt controller  \n4.3.1  Nested Vector Interrupt Controller (NVIC)  \nIt embeds a nested vectored interrupt controller (NVIC) able to handle up to 32 maskable \ninterrupt channels (not including16 interrupt lines of Cortex -M3) and 4 pri ority levels. The \ninterrupt vector entry address can be directly transmitted to the core, so that the interrupt \nresponse processing with low delay can give priority to the late higher priority interrupt.  \n4.3.2  External Interrupt/Event Controller (EINT)  \nThe exter nal interrupt/event controller consists of 32 edge detectors, and each detector includes \nedge detection circuit and interrupt/event request generation circuit; each detector can be \nconfigured as rising edge trigger, falling edge trigger or both and can be masked independently. \nUp to 88 GPIOs can be connected to the 16 external interrupt lines.  \n4.4 On-chip memory  \nOn-chip memory includes main memory area, SRAM and information block; the information \nblock includes system memory area and option byte; the system mem ory area stores \nBootLoader, 96 -bit unique device ID and capacity information of main memory area; the system \nmemory area has been written into the program and cannot be erased.  \n \nwww.geehy.com                                                                       Page 25 \nTable 11 On-chip Memory Area  \nMemory  Maximum \ncapacity  Function  \nMain memory \narea 256 KB  Store user programs and data.  \nSRAM  32 KB  CPU can access at 0 waiting cycle (read/write).  \nSystem memory \narea 8KB Store BootLoader, 96 -bit unique device ID , and main memory area capacity \ninformation  \nOption byte  16Bytes  Configure main memory area read -write protection and MCU working mode  \n4.5 Clock  \nClock tree of APM32F091xBxC is shown in the figure below:  \n \nwww.geehy.com                                                                       Page 26 \nFigure 6 APM32F091xBxC Clock Tree  \nPLLCLK\nHSICLK\nHSICLK14HSECLKSYSCLK\nLSICLK\nLSECLK/1,/2HSICLK\n8MHz\nHSECLK \nOSC\n4-32MHz\nHSICLK14 \nRC\n14MHz\nLSECLK \nOSC\n32.768kHz\nLSICLK \n40kHzHSICLK48 \nRC\n48MHz\nPLLDIV\n/1,2 1\n6PLLMUL\n×2,×3\n ×16/1,2 \n/512/8\n/1,/2,\n/4,/8,\n/16APB \nperipherals\nTMR1/2/3/\n6/7/14/15\n/16/17\nADC asynchronous \nsignal inputSystem TimerAHB/core/mem\nory/DMASPI1/I2S1\nSPI2/I2S2I2C1\nFlash Programming \ninterfaceSYSCLK HCLK\nPCLK\n×1,×2HSICLK\nLSECLK\nRTC/32HSICLK48\nHSECLK\nLSECLK\nLSICLK\nIWDTLSECLK\nLSICLK\nLSICLKHSICLK14\nCECHSICLK\nHSICLK48MCOHSICLK  \n   \n/1,/2\n /128\nTMR14OSC_OUT\nOSC_IN\nOSC32_OUT\nOSC32_INSYN\nHSICLK48\nHSICLK\nPLLCLK\nHSECLK\nLSECLK\n/244 HSICLKUSART1\n/USART2\n/USART3SYSCLK\nHSICLK\nLSECLK\nCLK_output\n \n4.5.1  Clock source  \nClock source is divided into high -speed clock and low -speed clock according to the speed; the \nhigh-speed clock includes HSICLK48, HSICLK14, HSICLK and HSECLK, and the low -speed \nclock includes LSECLK and LSICLK; clock  source is divided into internal clock and external \nclock according to the chip inside/outside; the internal clock includes HSICLK48, HSICLK14, \nHSICLK and LSICLK, and the external clock includes HSECLK and LSECLK, among which \nHSICLK48, HSICLK14 and HSICLK are calibrated by the factory.  \n4.5.2  System clock  \nHSICLK, HSICLK48, PLLCLK and HSECLK can be selected as system clock; the clock source \n \nwww.geehy.com                                                                       Page 27 \nof PLLCLK can be one of HSICLK, HSICLK48 and HSECLK; the required system clock can be \nobtained by configuring PLL clock multip lier factor and frequency division factor.  \n When the product is reset and started, HSICLK is selected as the system clock by default, and \nthen the user can choose one of the above clock sources as the system clock by himself. When \nHSECLK failure is detecte d, the system will automatically switch to the HSICLK, and if an \ninterrupt is enabled, the software can receive the related interrupt.  \n4.5.3  Bus clock  \nAHB, APB1 and ABP2 are built in. The clock source of AHB is SYSCLK and the clock source of \nAPB1 and APB2 is AHB _CLK; the required clock frequency can be obtained by configuring the \nfrequency division factor.  \n4.5.4  CRS  \nClock Recovery System (CRS) is an embedded module for automatic calibration of 48MHz \ninternal oscillator. The automatic calibration is based on external sy nchronization signals. \nCalibration can be completed faster at startup by combining automatic and manual operation.  \n4.6 Reset and power management  \n4.6.1  Power supply scheme  \nTable 12 Power Supply Scheme  \nName  Voltage \nrange  Instruction  \nVDD/VDDIO1 2.0~3.6V  I/Os (see pin distribution diagram for specific IO) and internal voltage regulator are \npowered through V DD pin. \nVDDIO2 1.65-3.6V I/Os (see pin distribution diagram for specific IO) are powered through V DDIO2 pin. \nVDDA VDD~3.6V  The V DDA supplies p ower to the ADC, reset module, RC oscillator and PLL, and the \nvoltage level of V DDA must always be greater than or equal to the voltage level of V DD, \nwhich should be given priority.  \nVBAT 1.65-3.6V When V DD is powered off, RTC, external 32KHz oscillator an d backup register are \nsupplied through V BAT pin. \n4.6.2  Voltage regulator  \nTable 13 Regulator Operating Mode  \nName  Instruction  \nMaster mode (MR)  Used in run mode  \nLow-power mode (LPR)  Used in stop mode  \nPower -down mode  Used in standby mode, wh en the voltage regulator has high impedance output, the core \ncircuit is powered down, the power consumption of the voltage regulator is zero, and all \ndata of registers and SRAM will be lost.  \n Note: The voltage regulator is always in working state after re set, and outputs with high impedance in power -down \nmode.  \n \nwww.geehy.com                                                                       Page 28 \n4.6.3  Power supply voltage monitor  \nPower -on reset (POR) and power -down reset (PDR) circuits are integrated inside the product. \nThese two circuits are always in working condition. When the power -down reset circuit monitors \nthat the power supply voltage is lower than the specified threshold value (V POR/PDR ), even if the \nexternal reset circuit is used, the system will remain reset.  \nThe product has a built -in programmable voltage regulator (PVD) that can monito r V DD and \ncompare it with V PVD threshold. When V DD is outside the V PVD threshold range and the interrupt \nis enabled, the MCU can be set to a safe state through the interrupt service program.  \n4.7 Low-power mode  \nAPM32F091xBxC supports three low -power modes, name ly, sleep mode, stop mode and \nstandby mode, and there are differences in power, wake -up time and wake -up mode among \nthese three modes. The low -power mode can be selected according to the actual application \nrequirements.  \nTable 14 Low-power Mode  \nMode  Instruction  \nSleep mode  The core stops working, all peripherals are working, and it can be woken up through interrupts/events  \nStop mode  Under the condition that SRAM and register data are not lost, the stop mode can achieve the lowest \npower c onsumption;  \nThe clock of the internal 1.5V power supply module will stop, HSECLK crystal resonator, HSICLK and \nPLL will be prohibited, and the voltage regulator can be configured in normal mode or low power \nmode;  \nAny external interrupt line can wake up MCU , and the external interrupt lines include one of the 16 \nexternal interrupt lines, PVD output, RTC, I2C1, USART1, USART2, USART3, analog comparator \nand CEC.  \nStandby mode  The power consumption in this mode is the lowest;  \nInternal voltage regulator is turne d off, all 1.5V power supply modules are powered off, HSECLK \ncrystal resonator, HSICLK and PLL clocks are turned off, SRAM and register data disappear, RTC \narea and backup register contents remain, and standby circuit still works;  \nThe external reset signal  on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wake \nMCU out of standby mode.  \n4.8 DMA  \n2 built -in DMAs; DMA1 supports 7 channels and DMA2 supports 5 channels. Each channel \nsupports multiple DMA requests, but only one DMA request is allowed to e nter the DMA channel \nat the same time. The peripherals supporting DMA requests are ADC, SPI, USART,  I2C, and \nTMRx. Four levels of DMA channel priority can be configured. Data transmission of "Memory → \nMemory, Memory → Peripheral, Peripheral → Memory" can be supported (memory includes \nFlash and SRAM).  \n \nwww.geehy.com                                                                       Page 29 \n4.9 GPIO  \nGPIO can be configured as general input, general  output, multiplexing function and analog input \nand output. The general input can be configured as floating input, pull -up input and pull -down \ninput; the general output can be configured as push -pull output and open -drain output; the \nmultiplexing function can be used for digital peripherals; and the analog input and output can be \nused for analog peripherals and low -power mode; the enable and disable pull -up/pull -down \nresistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the highe r \nthe speed is, the greater the power and the noise will be.  \n4.10 Communication peripherals  \n4.10.1  USART  \nUp to 8 general -purpose synchronous/asynchronous transmitter receivers are embedded in the \nchip, and the communication rate can support 6Mbit/s at most. All USART interfaces can be \nprovided by DMA controller. The functions of  USART interfaces are shown in the following \ntable.  \nTable 15 USART Function Differences  \nUSART mode/function  USART1/2/3  USART4  USART5/6/7/8  \nHardware flow control of modem  √ √ - \nMulti -buffer communication (DMA)  √ √ √ \nMulti -processor communication  √ √ √ \nSynchronous mode  √ √ √ \nHalf duplex (si ngle-line mode)  √ √ √ \nSmart card mode  √ - - \nIrDASIR codec module  √ - - \nLIN mode  √ - - \nDual clock domain and wake -up from stop mode  √ - - \nReceiver timeout interrupt  √ - - \nModbus communication  √ - - \nAutomatic baud rate detection  √ - - \nDrive enable  √ √ √ \nNote: √ = support.  \n4.10.2  I2C \nI2C1/2 can work in master mode and slave mode, and supports 7 -bit and 10 -bit addressing \nmodes. I2C1/2 supports standard mode (up to 100kbit/s) or fast mode (up to 400kbit/s). In \naddition, I2C1 has built -in programmable analog an d digital noise filters, and also supports ultra -\n \nwww.geehy.com                                                                       Page 30 \nfast mode (up to 1 Mbit/s).  \nIn addition, I2C1 also provides hardware support for SMBus 2.0 and PMBus 1.1: ARP function, \nmaster notification protocol, hardware CRC(PEC) generation/verification, timeout verifi cation \nand alarm protocol management.  \nI2C supports DMA function.  \n4.10.3  SPI/I2S  \n2 built -in SPIs, support full duplex and half duplex communication in master mode and slave \nmode, can use DMA controller, and can configure 4~16 bits per frame, and communicate at a \nrate of up to 18Mbit/s.  \n2 built -in I2S (multiplexed with SPI), support half duplex communication in master mode and \nslave mode, support synchronous transmission, and can be configured with 16 -bit, 24 -bit and \n32-bit data transfer with 16 -bit or 32 -bit resolu tion. The configurable range of audio sampling \nrate is 8kHz~48kHz; when one or two I2S interfaces are configured as the master mode, the \nmaster clock can be output to external DAC or decoder (CODEC) at 256 times of sampling \nfrequency.  \n4.10.4  CAN  \nA built -in CAN, c onforming to CAN2.0A and CAN2.0B (active) specifications, the highest bit rate \nsupporting 1Mbit/s, sending and receiving frame format supporting standard frame grid with 11 -\nbit identifier and extended frame with 29 -bit identifier, and allocating 256Bytes d edicated SRAM \nfor sending and receiving data.  \n4.11 Analog peripherals  \n4.11.1  ADC  \n1 built -in ADC with 12 -bit accuracy, up to 16 external channels and 3 internal channels for each \nADC. The internal channels measure the temperature sensor voltage, reference voltage and \nVBAT voltage respectively. It can be configured with the resolution, the sampling time is \nprogrammable, and it support self -calibration. The startup mode supports software trigger and \nhardware trigger. The conversion mode supports single conversion, continu ous conversion and \nintermittent conversion, and the conversion channel selection supports single channel \nconversion and scanning conversion of a certain sequence of channels. It supports analog \nwatchdog and DMA.  \n4.11.1.1  Temperature sensor  \nA temperature sensor is b uilt in, which is internally connected with ADC_IN16 channel. The \nvoltage generated by the sensor changes linearly with temperature, and the converted voltage \nvalue can be obtained by ADC and converted into temperature.  \n4.11.1.2  Internal reference voltage  \nBuilt-in reference voltage V REFINT , internally connected to ADC_IN17 channel, which can be \nobtained through ADC; V REFINT  provides stable voltage output for ADC.  \n \nwww.geehy.com                                                                       Page 31 \n4.11.1.3  VBAT Monitor  \nThe built -in V BAT monitor is internally connected to a 2 -divider bridge, and V BAT/2 is conn ected to \nADC_IN18 channel, and can be obtained through ADC.  \n4.11.2  DAC  \nTwo built -in 12 -bit DACs, and each corresponding to an output channel, which can be configured \nin 8-bit and 12 -bit modes, and the DMA function is supported. The waveform generation \nsupports no ise wave and triangle wave. The conversion mode supports independent or \nsimultaneous conversion and the trigger mode supports external signal trigger and internal timer \nupdate trigger.  \n4.11.3  Comparator  \nTwo built -in fast rail -to-rail comparators, the internal/ext ernal reference voltage, hysteresis, \nspeed and support are programmable, and the output polarity support is configurable. The \nreference voltage can be selected from external I/O, DAC output pin, internal reference voltage \n(VREFINT ), and 1/4 or 1/2 or 3/4 o f the internal reference voltage, which can generate interrupts, \nand support MCU entering sleep and stop modes by external interrupts.  \n4.11.4  Touch sensing controller  \nBuilt-in touch sensing controller can detect the change of capacitance, which can be applied to \ntouch keys. When a finger touches a key, capacitance will be introduced, which will cause the \ncapacitance change, so as to judge whether there is an eye -catching key. The touch sensing is \ncompatible with slider, touch key, linear and rotary.  \nUp to 32 GPIOs  support capacitance sensor function, which are divided into 8 groups. In \npractical application, each sampling capacitor occupies one GPIO port, so up to 24 capacitance \nsensor channels are supported. See the table below for specific pin distribution.  \nTable  16 Applicable Pin Distribution of Touch Sensors  \nGroup No.  Capacitance Sensor Signal Name  Pin name  \nG1 TSC_G1_IO1  PA0 \nG1 TSC_G1_IO2  PA1 \nG1 TSC_G1_IO3  PA2 \nG1 TSC_G1_IO4  PA3 \n— \nG2 TSC_G2_IO1  PA4 \nG2 TSC_G2_IO2  PA5 \nG2 TSC_G2_IO3  PA6 \nG2 TSC_G2_IO4  PA7 \n— \nG3 TSC_G3_IO1  PC5 \n \nwww.geehy.com                                                                       Page 32 \nGroup No.  Capacitance Sensor Signal Name  Pin name  \nG3 TSC_G3_IO2  PB0 \nG3 TSC_G3_IO3  PB1 \nG3 TSC_G3_IO4  PB2 \n— \nG4 TSC_G4_IO1  PA9 \nG4 TSC_G4_IO2  PA10  \nG4 TSC_G4_IO3  PA11  \nG4 TSC_G4_IO4  PA12  \n— \nG5 TSC_G5_IO1  PB3 \nG5 TSC_G5_IO2  PB4 \nG5 TSC_G4_IO3  PB6 \nG5 TSC_G4_IO4  PB7 \n— \nG6 TSC_G6_IO1  PB11  \nG6 TSC_G6_IO2  PB12  \nG6 TSC_G6_IO3  PB13  \nG6 TSC_G6_IO4  PB14  \n— \nG7 TSC_G7_IO1  PE2 \nG7 TSC_G7_IO2  PE3 \nG7 TSC_G7_IO3  PE4 \nG7 TSC_G7_IO4  PE5 \n— \nG8 TSC_G8_IO1  PD12  \nG8 TSC_G8_IO2  PD13  \nG8 TSC_G8_IO3  PD14  \nG8 TSC_G8_IO4  PD15  \nTable 17 Number of Touch Sensor Channels Supported by Each Model in Practical Application  \nGroup No.  Number of Channels for Each Group of Capacitance Sensors  \nAPM32F091Vx  APM32F091Rx  APM32F091Cx  \nG1 3 3 3 \nG2 3 3 3 \n \nwww.geehy.com                                                                       Page 33 \nGroup No.  Number of Channels for Each Group of Capacitance Sensors  \nAPM32F091Vx  APM32F091Rx  APM32F091Cx  \nG3 3 3 2 \nG4 3 3 3 \nG5 3 3 3 \nG6 3 3 3 \nG7 3 0 0 \nG8 3 0 0 \nTotal Number of Capacitance Sensor Channels  24 18 17 \n \nw w w . g e e h y . c o m                                                                        P a g e  34 \n4.12 Timer  \nA built -in 16 -bit advanced timer (TMR1), 6 general -purpose timers (TMR2/3/14/15/16/17), two basic timers (TMR6/7), an independent watchdog timer, \na window watchd og timer and a system tick timer.  \nWatchdog timer can be used to detect whether the program is running normally.  \nThe system tick timer is the peripheral of the core with automatic reloading function. When the counter is 0, it can generate  a maskable system \ninterrupt, which can be used for real -time operating system and general delay.  \nTable 18 Function Comparison between Advanced/General -purpose/Basic and System Tick Timers  \nTimer type  System tick timer  Basic timer  General -purpose timer  Advanced timer  \nTimer name  Sys Tick Timer  TMR6  TMR7  TM\nR2 TMR\n3 TMR\n14 TMR\n15 TMR1\n6 TMR\n17 TMR1  \nCounter \nresolution  24 bits  16 bits  32 \nbits 16 bits  16 bits  \nCounter type  Down  Up Up, down, up/down  Up, down, up/down  \nPrescaler factor  - Any integer between 1 \nand 655 36 Any integer between 1 and 65536  Any integer between 1 and 65536  \nGeneral DMA \nrequest  - OK OK Not \nOK OK OK OK OK \nCapture/Compa\nrison channel  - - 4 1 2 1 1 4 \nComplementary \noutputs  - No No No Yes Yes Yes Yes \nFunction  \nInstruction  Special for real -time ope rating \nsystem  Used to generate DAC \ntrigger signals.  Synchroniza tion or event chaining function \nprovided  \nTimers in debug mode can be frozen.  It has complementary PWM output with dead \nband insertion  \n \nw w w . g e e h y . c o m                                                                        P a g e  35 \nTimer type  System tick timer  Basic timer  General -purpose timer  Advanced timer  \nAutomatic reloading function \nsupported  \nWhen the counter is 0, it can \ngenerate a maskable system \ninterrupt  \nCan program the clock source  Can be used as a 16 -bit \ngeneral -purpose \ntimebase counter.  Can be used to generate PWM output  \nExcept TMR14, each timer has independent \nDMA request mechanism.  \nIt can handle incremental encoder signals  When configured as a 16 -bit standard timer, it has \nthe same function as the TMRx timer.  \nWhen configured as a 16 -bit PWM generator, it \nhas full modulation capability (0~100%).  \nIn debug mode, the timer can be frozen, and PWM \noutput is dis abled.  \nSynchronization or event chaining function \nprovided.  \nTable 19 Independent Watchdog and Window Watchdog Timers  \nName  Counter \nresolution  Counter \ntype Prescaler \nfactor  Functional Description  \nIndependent \nwatchdog  12-bit Down  Any integer \nbetween 1 \nand 256  The clock is provided by an internally indep endent RC oscillator of 40KHz, which is independent of the master clock, \nso it can run in stop and standby modes.  \nThe whole system can be reset in case of problems.  \nIt can provide timeout management for applications as a free -running timer.  \nIt can be confi gured as a software or hardware startup watchdog through option bytes.  \nTimers in debug mode can be frozen.  \nWindow \nwatchdog  7-bit Down  - Can be set for free running.  \nThe whole system can be reset in case of problems.  \nDriven by the master clock, it has earl y interrupt warning function;  \nTimers in debug mode can be frozen.  \n \nwww.geehy.com                                                                       Page 36 \n4.13 RTC \nA built -in RTC with LSECLK signal input pins (OS C32_IN, OS C32_OUT), three TAMP input \nsignal detection pins (RTC_TAMP1/2/3), one reference clock input signal (RTC_REFIN), one \noutput tim estamp event output pin (RTC_TS), and one signal output pin RTC_OUT (it can be \nconfigured as calibration signal output or alarm clock signal output).  \nThe external crystal oscillator, resonator or oscillator, LSICLK and HSECLK/32 with external \nfrequency of 32.768kHz can be selected as the clock source.  \nWith calendar function, it can display sub -seconds, seconds, minutes, hours (12 or 24 hours \nformat), weeks, dates, months and years.  It supports alarm clock function, and can output the \nalarm clock signal for  external use, and wake up from low power consumption mode. It can \nreceive signals to wake up from low power consumption mode. In terms of accuracy, it supports \ndaylight saving time compensation, month angel compensation and leap year days \ncompensation. In  terms of precision, the error caused by crystal oscillator can be repaired by \nRTC digital calibration function, and the accuracy of calendar can be improved by using a more \naccurate second source clock (50 or 60Hz).  \n4.14 CRC  \nA CRC (cyclic redundancy check) cal culation unit is built in, which can generate CRC codes and \noperate 8 -bit, 16 -bit and 32 -bit data.    \n \nwww.geehy.com                                                                       Page 37 \n5 Electrical characteristics  \n5.1 Test conditions of electrical characteristics  \n5.1.1  Maximum and minimum values  \nUnless otherwise specified, all products are tested on the production line at T A=25℃. Its \nmaximum and minimum values can support the worst environmental temperature, power supply \nvoltage and clock frequency.  \nIn the notes at the bottom of each table, it is stated that the data are obtained through \ncomprehensive  evaluation, design simulation or process characteristics and are not tested on \nthe production line; on the basis of comprehensive evaluation, after passing the sample test, \ntake the average value and add and subtract three times the standard deviation (av erage ±3 ∑) \nto get the maximum and minimum values.  \n5.1.2  Typical values  \nUnless otherwise specified, typical data are measured based on T A=25℃, V DD=VDDA=3.3V. \nThese data are only used for design guidance.  \n5.1.3  Typical curve  \nUnless otherwise specified, typical curves wi ll only be used for design guidance and will not be \ntested.  \n5.1.4  Power supply scheme  \nFigure 7 Power Supply Scheme  \nMCU\n 3×VDD\nVDDIO2VBAT\nVSS\nVSSACore、\nFlash、\nSRAM、\nI/O Logic、 \ndigital \nperipherals\nRC oscillator , \nanalog \nperipheralsLSECLK、\nRTC、\nbackup \nregister\nInput \nSchmitt \ntrigger、 \noutput \nbuffer\nADC、DACInput \nSchmitt \ntrigger、\noutput \nbufferVoltage \nregulatorPower \nswitch\nVREF+VBAT\nVDDIO1\nVDDIO24.7μF\n100nF 100nF 100nFVDD\n4.7μF 100nF\nVDDA\n4.7μF 100nFVDDA\nVREF-\n \n \nwww.geehy.com                                                                       Page 38 \n5.1.5  Load capacitance  \nFigure 8 Load conditions when measuring pin parameters  \nMCU PIN\nc=50p\n \nFigure 9 Pin Input Voltage Measurement Scheme  \nMCU PIN\nVIN\n \nFigure 10 Power Consumption Measurement Scheme  \nA\nAIDDAIDD\nAIDD_VBATMCU\nVDDAVDD\nVDDA3×VDD\nVDDIO2\nVBATVSS\nVSSA\n \n5.2 Test under general operating conditions  \nTable 20 General Operating Conditions  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfHCLK Internal AHB clock frequency  - - 48 \nMHz \nfPCLK Internal APB clock frequency  - - 48 \nVDD Main power supply voltage  - 2 3.6 V \nVDDIO 2 IO supply voltage  Only V DD exists to 1.65 3.6 V \n \nwww.geehy.com                                                                       Page 39 \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nsupply power  \nVDDA Analog power supply voltage  \n(When neither ADC nor DAC is used)  Must be the same \nas V DD VDD 3.6 \nV \nAnalog power supply voltage  \n(When ADC and DAC are used)  2.4 3.6 \nVBAT Power supply vol tage of backup domain  - 1.65 3.6 V \nTA Ambient temperature (temperature \nnumber 6)  Maximum power \ndissipation  -40 85 ℃ \nAmbient temperature (temperature \nnumber 7)  Maximum power \ndissipation  -40 105 ℃ \n5.3 Absolute maximum ratings  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent \ndamage to the device. Here, only the maximum load that can be  borne is given, and there is \nno guarantee that the device functions normally under this condition.  \n5.3.1  Maximum temperature characteristics  \nTable 21 Temperature Characteristics  \nSymbol  Description  Numerical Value  Unit \nTSTG Storage temperat ure range  -55 ~ +150  ℃ \nTJ Maximum junction temperature  150 ℃ \n5.3.2  Maximum rated voltage characteristics  \nAll power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \npower supply within the external limited range.  \nTable 22 Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD - VSS External main power supply voltage  -0.3 4.0 \nV VDDA-VSSA External analog power supply voltage  -0.3 4.0 \nVBAT-VSS Power supply voltage of exter nal backup domain  -0.3 4.0 \nVDD-VDDA Voltage difference allowed by V DD>VDDA - 0.3 \nVIN Input voltage on FT pins  VSS-0.3 5.5 \nInput voltage on other pins  VSS-0.3 VDD + 0.3  \n| ΔV DDx | Voltage difference between different power supply pins  - 50 \nmV \n| VSSx-VSS | Voltage difference between different grounding pins  - 50 \n \nwww.geehy.com                                                                       Page 40 \n5.3.3  Maximum Rated Current  Characteristics  \nTable 23Maximum Rated Current Characteristics  \nSymbol  Description  Maximum \nvalue  Unit \nΣIVDD Total current into sum of all V DD power  lines (source)(1) 120 \nmA ΣIVSS Total current out of sum of all V SS ground lines (sink)(1) -120 \nIDD（PIN） Maximum current into each V DD power pin (source)(1) 100 \nISS（PIN） Maximum current out of each V SS ground pin (sink)(1) -100 \nIIO（PIN） Output curre nt sunk by any I/O and control pin  25 \nOutput current source by any I/O and control pin  -25 \nΣIIO（PIN） Total output current sunk by sum of all I/Os and control pins(2) 80 \nTotal output current sourced by sum of all I/Os and control pins(2) -80 \nTotal output current sourced by sum of all I/Os supplied by V DDIO2 -40 \nIIINJ(PIN) (3) Injected current on B, 5T and 5 Tf pins  -5/+0（4） \nInjected current on STD and RST pin  ±5 \nInjected current on  STDA pins(5) ±5 \nΣIINJ(PIN)  Total injected current (sum of  all I/O and control pins)(6) ± 25 \n（1） All main power (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \nexternal power supply, in the permitted range.  \n（2） This current consumption must be correctly distributed over all I/Os and control pins . The \ntotal output current must not be sunk/sourced between two consecutive power supply pins \nreferring to high pin count LQFP packages.  \n（3） A positive injection is induced by V IN > V DDIOx while a negative injection is induced by V IN < \nVSS. IINJ(PIN) must nev er be exceeded.  \n（4） Positive injection is not possible on these I/Os and does not occur for input voltages lower \nthan the specified maximum value.  \n（5） On these I/Os, a positive injection is induced by V IN > V DDA. Negative injection disturbs the \nanalog performance of the device.  \n（6） When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the \nabsolute sum of the positive and negative injected currents (instantaneous values).  \n5.3.4  ESD characteristics  \nTable 24 ESD Characteristics  \nSymbol  Parameter  Conditions  Maximum \nvalue  Unit \nVESD(HBM)  Electrostatic discharge vo ltage (human body \nmodel)  TA=+25℃ 6000  \nV \nVESD(CDM)  Electrostatic discharge voltage (charging device \nmodel)  TA=+25℃ 2000  \nNote: The samples are measured by a third -party testing organization and are not tested in production.  \n \nwww.geehy.com                                                                       Page 41 \n5.3.5  Static latch -up \nTable 25 Static Latch -up \nSymbol  Parameter  Conditions  Type  \nLU Class of static latch -up TA=+25℃/105℃ Class II -A \nNote: The samples are measured by a third -party testing organization and are not tested in production.  \n5.4 On-chip memory  \n5.4.1  Flash characteristic s \nTable 26 Flash Memory Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \ntprog 16-bit programming time  TA = -40~105℃ \nVDD=2.4~3.6V  - 48 - μs \ntERASE  Page (2KBytes) erase time  TA = -40~105℃ \nVDD=2.4~3.6V  - 3 - ms \ntME Whole erase time  TA = 25℃ \n VDD=3.3V  - 12 - ms \nVprog  Programming voltage  TA = -40~105℃ 2 - 3.6 V \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5 Clock  \n5.5.1  Characteristics of external clock source  \nHigh-speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \nTable 27 HSECLK4~32MHz Oscillator Characteristic s \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 32 MHz \nRF Feedback \nresistance  - - 300 - kΩ \nIDD(HSECLK)  HSECLK current \nconsumption  VDD=3.3V,  \nCL=10pF@8MHz  - 0.29 - mA \ntSU(HSECLK)  Startup ti me VDD is stable  - 2 - ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nLow-speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, ple ase \n \nwww.geehy.com                                                                       Page 42 \nconsult the corresponding manufacturer.  \nTable 28 LSECLK Oscillator Characteristics (f LSECLK =32.768KHz)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfOSF_IN  Oscillator \nfrequency  - - 32.768  - KHz \ntSU(LSECLK)(1)  Startup time  VDDIOx is stable  - 2 - s \nIDD(LSECLK)  LSECLK current \nconsumption  - - 0.9 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n（1） tSU(LSECLK ) is the startup time, which is measured from the time when LSECLK is enabled by software to the time \nwhen s table oscillation at 32.768KHz is obtained. This value is measured using a standard crystal resonator, which \nmay vary greatly due to different crystal manufacturers.  \n5.5.2  Characteristics of internal clock source  \nHigh speed internal (HSICLK) RC oscillator  \nTable 29 HSICLK Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimu\nm \nvalue  Typical \nvalues  Maxim\num \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \nACCHSICLK  Accuracy of HSICLK \noscillator  Factory \ncalibration  VDD=3.3V，TA=25℃(1) -1 - 1 % \nVDD=2-3.6V，TA=-\n40~105℃ -3 - 3 % \ntSU(HSICLK)  Startup time of \nHSICLK oscillator  VDD=3.3V ，TA=-40~105℃ 1 - 5 μs \nIDDA(HSICLK)  Power consumption \nof HSICLK oscillator  - - 80 100 μA \nNote: It is obtained from a comprehensive evaluation and is not tested in prod uction.  \nTable 30 HSICLK14 Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfHSICLK14  Frequency  - - 14 - MHz \nACCHSICLK14  Accuracy of HSICLK14 \noscillator  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -1 - 1 % \nVDD=2-3.6V， \nTA=-40~105℃ -3 - 3 % \ntSU(HSICLK14)  Startup time of HSICLK14 \noscillator  VDD=3.3V  \nTA=-40~105℃ 1 - 2 μs \nIDDA(HSICLK14)  Power consumption of \nHSICLK14 oscillator  - - 100 150 μA \n \nwww.geehy.com                                                                       Page 43 \nNote: (1) Except for calibration in producti on, other data are obtained from a comprehensive evaluation and is not tested \nin production.  \nTable 31 HSICLK48 Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfHSICLK48  Frequency  - - 48 - MHz \nACC(HSICLK48)  Accuracy of HSICLK48 \noscillator  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -3 - 3 % \nVDD=2-3.6V， \nTA=-40~105℃ -5 - 5 % \ntSU(HSICLK48)  Startup time of HSICLK48 \noscillator  VDD=3.3V， \nTA=-40~105℃ - - 6.2 μs \nIDDA(HSICLK48)  Power consu mption of \nHSICLK48 oscillator  - - 312 330 μA \nNote: (1) Except for calibration in production, other data are obtained from a comprehensive evaluation and is not tested \nin production.  \nLow speed internal (LSICLK) RC oscillator  \nTable 32 LSICLK Oscillator Characteristics  \nSymbol  Parameter  Minim\num \nvalue  Typica\nl \nvalues  Maxim\num \nvalue  Unit \nfLSICLK  Frequency (V DD =2-3.6V, T A =-40~105℃) 40.12  40 46.10  KHz \ntSU(LSICLK)  LSICLK oscillator startup time, (V DD=3.3V, T A=-40~105℃) - - 79.2 μs \nIDD(LSICLK ) Power consumption of LSICLK oscillator  - 0.5 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5.3  PLL Characteristics  \nTable 33 PLL Characteristics  \nSymbol  Parameter  Numerical Value  \nUnit Minimu m \nvalue  Typical \nvalues  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8.0 24 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL frequency doubling output clock, (V DD=3.3V, T A=-\n40~105℃) 16 - 48 MHz \ntLOCK PLL phase locking time  - - 200 μs \nNote: It is obta ined from a comprehensive evaluation and is not tested in production.  \n \nwww.geehy.com                                                                       Page 44 \n5.6 Reset and power management  \n5.6.1  Test of Embedded Reset and Power Control Block Characteristics  \nTable 34 Embedded Reset and Power Control Block Characteristics  \nSymbol  Para meter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPOR/PDR  Power -on/power -down \nreset threshold  Falling edge  1.89 1.92 1.95 V \nRising edge  1.92 1.95 1.98 V \nVPDRhyst  PDR hysteresis  - 20.00  30.00  40.00  mV \nTRSTTEMPO  Reset duration  - 1.10 1.29 1.52 ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable 35 Programmable Power Supply Voltage Detector Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPVD Programmable \npower supply \nvoltage detector \nvoltage level \nselection  PLS[2:0]=000 (rising edge ) 2.18 2.20 2.22 V \nPLS[2:0]=000 (falling edge)  2.08 2.09 2.11 V \nPLS[2:0]=001 (rising edge ) 2.29 2.30 2.32 V \nPLS[2:0]=001 (falling edge)  2.18 2.19 2.21 V \nPLS[2:0]=010 (rising edge ) 2.39 2.40 2.42 V \nPLS[2:0]=010 (falling edge)  2.28 2.29 2.31 V \nPLS[2:0]=011 (rising edge ) 2.48 2.49 2.52 V \nPLS[2:0]=011 (falling edge)  2.38 2.39 2.41 V \nPLS[2:0]=100 (rising edge ) 2.58 2.60 2.62 V \nPLS[2:0]=100 (falling edge)  2.47 2.48 2.51 V \nPLS[2:0]=101 (rising edge ) 2.68 2.69 2.72 V \nPLS[2:0]=101 (f alling edge)  2.57 2.59 2.61 V \nPLS[2:0]=110 (rising edge ) 2.78 2.79 2.82 V \nPLS[2:0]=110 (falling edge)  2.67 2.68 2.71 V \nPLS[2:0]=111 (rising edge ) 2.87 2.88 2.91 V \nPLS[2:0]=111 (falling edge)  2.77 2.78 2.81 V \nVPVDhyst  PVD hysteresis  - - 107.08  - mV \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geehy.com                                                                       Page 45 \n5.7 Power consumption  \n5.7.1  Power consumption test environment  \n（1） The values are measured by executing Coremark, with the Keil.V5 compilation environment \nand the L3 compilation  optimization level.  \n（2） All I/O pins are configured as analog inputs and are connected to a static level of V DD or \nVSS (non-loaded)  \n（3） Unless otherwise specified, all peripherals are turned off  \n（4） The relationship between Flash waiting cycle setting and f HCLK : \n0~24MHz: 0 waiting cycle  \n24~48MHz: 1 waiting cycle  \n（5） The instruction prefetch function is enabled (Note: it must be set before clock setting and \nbus frequency division)  \n（6） When the peripherals are enabled: f PCLK =fHCLK  \n5.7.2  Power consumption in run mode  \nTable 36 Power Consumption in Run Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA( μA) IDD(mA)  \nRun mode  \nPower \nconsumption  HSECLK bypass (2) , enabling all \nperipherals  48MHz  103.09  14.51  116.07  15.11  \n32MHz  71.88  10.05  83.44  10.50  \n24MHz  58.02  7.93 69.07  8.44 \n8MHz  2.17 3.17 7.35 3.64 \n1MHz  2.17 1.94 7.17 2.78 \nHSECLK bypass (2) , turning off all \nperipherals  48MHz  103.07 8.99 116.02  9.30 \n32MHz  71.85  6.23 83.42  6.58 \n24MHz  58.04  5.07 69.02  5.56 \n8MHz  2.17 2.25 7.28 2.65 \n1MHz  2.17 1.82 7.23 2.68 \nHSICLK48, enabling all peripherals  48MHz  312.19  14.33  320.91  15.06  \nHSICLK48, turning off all peripherals  48MHz  312.23  8.82 320.96  9.21 \nHSICLK (2) , enabling all peripherals  48MHz  165.36  14.52  182.74  14.78  \n32MHz  134.37  9.97 150.34  10.28  \n24MHz  120.54  7.87 135.75  8.13 \n8MHz  64.98  3.12 76.50  3.36 \nHSICLK (2) , turning off all peripherals  48MHz  165.40  8.89 182.68 9.01 \n32MHz  134.36  6.18 150.14  6.44 \n24MHz  120.55  5.00 135.79  5.25 \n8MHz  64.99  2.16 76.34  2.44 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on  PLL, otherwise, turn off PLL.  \n \nwww.geehy.com                                                                       Page 46 \nTable 37 Power Consumption in Run Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA( μA) IDD(mA ） IDDA( μA) IDD(mA)  \nRun mode  \nPower \nconsumption  HSECLK bypass (2) , enabling all \nperipherals  48MHz  103.16  12.36  12.51  12.82  \n32MHz  71.93  8.52 8.77 8.74 \n24MHz  58.01  6.62 6.75 6.91 \n8MHz  2.17 2.70 2.89 2.93 \n1MHz  2.17 0.98 1.14 1.18 \nHSECLK bypass (2) , turni ng off all \nperipherals  48MHz  102.49  6.75 7.07 6.97 \n32MHz  71.34  4.79 5.08 4.98 \n24MHz  57.36  3.72 3.99 4.01 \n8MHz  2.33 1.77 1.99 1.96 \n1MHz  2.33 086 1.07 1.07 \nHSICLK48, enabling all peripherals  48MHz  312.48  12.20  320.95  12.67  \nHSICLK48, turning o ff all peripherals  48MHz  312.50  6.65 320.91  7.01 \nHSICLK (2) , enabling all peripherals  48MHz  165.37  12.37  12.82  12.86  \n32MHz  134.37  8.57 8.93 8.90 \n24MHz  120.52  6.66 6.96 6.84 \n8MHz  64.98  2.77 3.00 3.04 \nHSICLK (2) , turning off all peripherals  48MHz 164.62  6.74 7.05 7.03 \n32MHz  134.35  4.81 5.05 4.99 \n24MHz  120.50  3.76 4.03 4.05 \n8MHz  64.35  1.84 2.02 2.01 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n5.7.3  Power consumption in sleep mode  \nTable 38 Power Consumption in Sleep Mode when the Program is Executed in RAM or Flash  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nSleep mode  \nPower \nconsumption  HSECLK bypass (2) , enabling all \nperipherals  48MHz  103.14  9.31 116.13  9.7 \n32MHz  71.93  6.52 83.37  6.96 \n24MHz  58.00  5.09 69.03  5.59 \n8MHz  2.17 2.25 7.23 2.65 \n1MHz  2.17 1.82 7.22 1.12 \nHSECLK bypass (2) , turning off all \nperipherals  48MHz  103.13  2.39 115.96  2.79 \n32MHz  71.89  1.90 83.17  2.33 \n24MHz  57.99  1.65 68.91  2.09 \n8MHz  2.17 1.10 7.13 1.53 \n1MHz  2.16 0.72 7.12 0.97 \nHSICLK48, enabling all peri pherals  48MHz  312.24  13.76  320.79  9.49 \n \nwww.geehy.com                                                                       Page 47 \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nHSICLK48, turning off all peripherals  48MHz  312.24  2.26 320.68  2.56 \nHSICLK (2) , enabling all peripherals  48MHz  165.34  9.25 182.73  9.59 \n32MHz  134.36  6.47 150.16  6.77 \n24MHz  120.50  5.03 135.52  5.33 \n8MHz  64.98 2.21 75.37  2.48 \nHSICLK (2) , turning off all peripherals  48MHz  165.34  2.29 182.58  2.56 \n32MHz  134.39  1.80 150.09  2.08 \n24MHz  120.51  1.55 135.39  1.82 \n8MHz  64.99  1.02 75.68  1.29 \nNote:  \n(1) It is obtained from a comprehensive evaluation and is no t tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL  \n \nw w w . g e e h y . c o m                                                                        P a g e  48 \n5.7.4  Power consumption in stop mode and standby mode  \nTable 39 Power Consumption in Stop Mode and Standby Mode  \nParameter  Conditions  Typical value (1), (T A=25℃) Maximum value (1), (V DD=3.6V)  \nUnit VDD=2.0V  VDD=3.3V  VDD=3.6V  TA=85℃ TA=105℃ \nIDDA  IDD IDDA  IDD IDDA  IDD IDDA IDD IDDA  IDD \nPower  \nconsumption \nin stop \nmode  VDDA \nMonitor ON  Regulator in run mode, all \noscillators OFF  2.55 22.78  3.03 23.43  3.25 23.96  4.84 79.63  7.57 165.32  \nμA Regulator in low -power mode, all \noscillators OFF  2.50 8.53 3.02 9.24 3.25 9.73 4.80 61.51  7.54 142.50  \nPower  \nconsumption \nin standby \nmode  LSICLK and IWDT ON  2.70 1.72 3.40 2.62 3.70 3.18 5.21 7.18 7.65 14.37  \nLSICLK and IWDT OFF  2.37 1.43 2.90 2.25 3.13 2.69 4.66 6.66 7.11 13.88  \nPower \nconsumption \nin stop \nmode  VDDA \nMonitor OFF  Regulator in run mode, all \noscillators OFF  1.35 22.73  1.53 23.62  1.64 24.05  3.16 79.76  5.95 165.3  \nRegulator in low -power mode, all \noscillators OFF  1.35 8.50 1.52 9.35 1.63 9.77 3.14 61.66  5.88 143.7  \nPower \nconsumption \nin standby \nmode  LSICLK and IWDT ON  1.55 1.71 1.90 2.75 2.06 3.23 3.54 7.23 6.01 14.46  \nLSICLK and IWDT OFF  1.22 1.42 1.40 23.00  1.51 2.74 2.99 6.74 5.46 13.89  \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geehy.com                                                                       Page 49 \n5.7.5  Backup Domain Power Consumption  \nTable 40 Backup Domain Power Consumption  \nSymbol  Conditions  Typical value (1), TA=25℃ Maximum value (1), VBAT=3.6V  \nUnit \nVBAT=1.8V  VBAT=2.4V  VBAT=3.3V  TA=25℃ TA=85℃ TA=105℃ \nIDD_VBAT  The low -speed \noscillator and RTC are \nin ON state  0.79 0.97 1.21 2.78 2.6 4.2 μA \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n5.7.6  Peripheral power consumption  \nThe HSECLK Bypass 1M is adopted as clock source, f PCLK=fHCLK  \n=1M.  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 41 Peripheral Power Consumption  \nParameter  Peripheral  Typical value (1) TA =25℃, VDD \n =3.3V  Unit \nPeripheral power \nconsumption  BusMatrix  1.12 \nμA/MHz  CRC  0.70 \nDMA  2.25 \nFLASH  23.75  \nGPIOA  2.25 \nGPIOB  2.12 \nGPIOC  0.87 \nGPIOD  0.79 \nGPIOE  1.08 \nGPIOF  0.71 \nSRAM  0.25 \nTSC 2.04 \nALL_AHB  41.04  \nAPB_Bridge  1.00 \nADC  3.00 \nCAN  6.62 \nDAC  2.46 \nDBGMCU  0.25 \nI2C1  7.54 \nI2C2  1.87 \nPMU  0.91 \nSPI1  4.91 \nSPI2  4.5 \nSYSCFG  1.08 \n \nwww.geehy.com                                                                       Page 50 \nParameter  Peripheral  Typical value (1) TA =25℃, VDD \n =3.3V  Unit \nTMR1  6.95 \nTMR2  7.17 \nTMR 3 5.20 \nTMR6  1.41 \nTMR7  1.33 \nTMR14  2.70 \nTMR15  4.20 \nTMR16  3.20 \nTMR17  3.58 \nUSART1  9.08 \nUSART2  9.10 \nUSART3  9.04 \nUSART4  3.2 \nUSART5  3.08 \nUSART6  2.83 \nUSART7  3.00 \nUSART8  2.95 \nUSBD  48.58  \nWWDT  0.83 \nALL_APB  114.62  \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.8 Wake -up time in low power mode  \nThe measurement of wake -up time in low power mode is from the start of wake -up event to \nthe time when the user program reads the first instr uction, in which V DD=VDDA. \nTable 42 Wake Up Time in Low -power Mode  \nSymbol  Parameter  Conditions  Typical value (T A=25℃) Maximum \nvalue  Unit \n2V 3.3V 3.6V \ntWUSLEEP  Wake -up from \nsleep mode  - 0.15 0.15 0.15 0.17 \nμs tWUSTOP  Wake up from stop \nmode  The voltage regulator is in \nrun mode  3..45  3.09 3.02 3.89 \nThe voltage regulator is in \nlow power mode  8.15 5.43 5.14 9.72 \ntWUSTDBY  Wake up from \nstandby mode  - 46.65  37.15  35.93  53.80  \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production . \n \nwww.geehy.com                                                                       Page 51 \n5.9 Pin characteristics  \n5.9.1  I/O pin characteristics  \nTable 43 DC Characteristics (T A=-40℃-105℃,VDD=2~3.6V)  \nSymbol  Parameter  Conditions  Minimum value  Typical values  Maximum value  Unit \nVIL Low level \ninput voltage  STD and STDA I/O  - - 0.3V DDIOx+0.07  \nV 5T and 5Tf I/O  - - 0.475V DDIOx -0.2 \nI/O pins except Boot0 \npin - - 0.3V DDIOx \nVIH High level \ninput voltage  STD and STDA I/O  0.445V DDIOx +0.398  - - \nV 5T and 5Tf I/O  0.5 VDDIOx  +0.2 - - \nI/O pins except Boot0 \npin 0.7V DDIOx - - \nVhys  Schmitt \ntrigger \nhysteresis  STD and STDA I/O  - 300 - \nmV \n5T and 5Tf I/O  - 300 - \nIlkg Input \nleakage \ncurrent  STD, 5T and 5Tf \nI/OTTa in digital \nmode,  \nVSS≤VIN≤VDDIOx  - - +0.1 \nμA \nSTDA in digital mode,  \nVDDIOx≤VIN≤VDDA - - 1 \n5T and 5Tf I/O  \nVDDIOx≤VIN≤5V - - 10 \nRPU  Weak pull -up \nequivalent \nresistance  VIN=VSS 22 42 46 kΩ \nRPD  Weak pull -\ndown \nequivalent \nresistance  VIN=VDDIOx 22 42 46 kΩ \nNote: It is obtai ned from a comprehensive evaluation and is not tested in production.  \nTable 44 AC Characteristics (TA =25 ℃) \nOSSELy[1:0]  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nX0(2MHz)  fmax(IO)out  Maximum frequency  \nCL=50pF,  \nVDDIOX =2~3.6V  - 2 MHz \ntf(IO)out  Output fall time from high to \nlow level  - 18.16  \nns \ntr(IO)out  Output rise time from low to \nhigh level  - 16.66  \n \nwww.geehy.com                                                                       Page 52 \nOSSELy[1:0]  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n01(10MHz)  fmax(IO)out  Maximum frequency  \nCL=50pF,  \nVDDIOX =2~3.6V  - 10 MHz \ntf(IO)out  Output fall time from high to  \nlow level  - 11.50  \nns \ntr(IO)out  Output rise time from low to \nhigh level  - 11.14  \n10(50MHz)  fmax(IO)out  Maximum frequency  \nCL=30pF,  \nVDD=2.7~3.6V  - 50 MHz \ntf(IO)out  Output fall time from high to \nlow level  - 3.58 \nns \ntr(IO)out  Output rise time from lo w to \nhigh level  - 8.06 \nFM+ \nconfiguration  fmax(IO)out  Maximum frequency  \nCL=50pF， \nVDDIOx≥2V - 2 MHz \ntf(IO)out  Output fall time  - 11 \nns \ntr(IO)out  Output rise time  - 33 \nFM+ \nconfiguration  fmax(IO)out  Maximum frequency  \nCL=50pF， \nVDDIOx<2V - 0.5 MHz \ntf(IO)out  Output fall time  - 14 \nns \ntr(IO)out  Output rise time  - 43 \nFigure 11 I/O AC Characteristics Definition  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50pF, it reaches the maximum \nfrequency\n \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable  45 Output Drive Current Characteristics (T A =25℃) \nSymbol  Parameter  Conditions  Minimum value  Maximum \nvalue  Unit \nVOL I/O pin outputs low voltage  |IIO|=8mA,  \nVDDIOx≥2.7V  - 0.4 \nV \nVOH I/O pin outputs high voltage  VDDIOx-0.4 - \n \nwww.geehy.com                                                                       Page 53 \nSymbol  Parameter  Conditions  Minimum value  Maximum \nvalue  Unit \nVOL I/O p in outputs low voltage  |IIO|=20mA,  \nVDDIOx≥2.7V  - 1.3 \nVOH I/O pin outputs high voltage  VDDIOx-1.3 - \n5.9.2  NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, which is connected with a permanent pull -up \nresistor R PU. \nTable 46 NRST Pin Characteristics (test condition V CC =3.3V, T A =-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVIL(NRST)  NRST low level input voltage  - 1.44 1.75 1.8 V \nVIH(NRST)  NRST high level input voltage  - 0 1.37 1.38 V \nVhys(NRST)  NRST Schmitt trigger voltage \nhysteresis  - - -0.38 - V \nRPU Weak pull -up equivalent \nresistance  VIN = V SS 25 40 55 kΩ \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.10 Communication peripherals  \n5.10.1  I2C per ipheral characteristics  \nTo achieve maximum frequency of I2C in standard mode, f PCLK1  must be greater than 2MHz. \nTo achieve maximum frequency of I2C in fast mode, f PCLK1  must be greater than 4MHz.  \nTable 47 I2C Interface Characteristics (TA=25℃, VDD=3.3V)  \nSymbol  Parameter  Standard I2C  Fast I2C  Ultra fast I2C  \nUnit Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  \ntw(SCLL)  SCL clock low time  4.82 - 1.67 - 0.54 - \nμs \ntw(SCLH)  SCL clock high \ntime 5.09 - 0.80 - 0.45 - \ntsu(SDA)  SDA setup time  4570  - 1432  - 311.11  - \nns th(SDA)  SDA data hold time  - 3450  0 156.17  0 150.86  \ntr(SDA)/  \ntr(SCL)  SDA and SCL rise \ntime - 310.05  - 301.37  - 314.08  \ntf(SDA )/ \ntf(SCL)  SDA and SCL fall \ntime - 3.05 - 3.61 - 5.19 \nth(ST A) Start condition hold \ntime 5.00 - 0.69 - 0.35 - μs \n \nwww.geehy.com                                                                       Page 54 \nSymbol  Parameter  Standard I2C  Fast I2C  Ultra fast I2C  \nUnit Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  \ntsu(STA)  Repeated start \ncondition setup \ntime 5.19 - 0.91 - 0.56 - \ntsu(STO)  Setup time of stop \ncondition  4.91 - 1.78 - 0.66 - \ntw(STO:STA)  Time from stop \ncondition to start \ncondition (bus idle)  6.46 - 6.31 - 5.80 - \nNote: It is obtained from a compr ehensive evaluation and is not tested in production.  \nFigure 12 Bus AC Waveform and Measurement Circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \nNote: The measuring points are set at CMOS levels: 0.3VDD and 0.7VDD .  \n5.10.2  SPI peripheral characteristics  \nTable 48 SPI Characteristics (T A=25℃, VDD=3.3V)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Master mode  - 18 \nMHz \nSlave mode  - 10 \ntr(SCK)  \ntf(SCK) SI clock rise and fall time  Load c apacitance: C = 30pF  - 9.7 ns \n \nwww.geehy.com                                                                       Page 55 \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \ntsu(NSS)  NSS setup time  Slave mode  106.89  - ns \nth(NSS)  NSS hold time  Slave mode  80.67  - ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Main mode, f PCLK = 36MHz,  \nPrescaler factor=4  54 57 ns \ntsu(MI)  \ntsu(SI) Data input setup time  Master mode  17 - \nns \nSlave mode  20.93  - \nth(MI)  \nth(SI) Data input hold time  Master mode  32.86  - \nns \nSlave mode  25.11  - \nta(SO) Data output access time  Slave mode, f PCLK = 20MHz  6.48 8.08 ns \ntdis(SO)  Data output prohibition time  Slave mode  14.28  - ns \ntv(SO) Effective time of data output  Slave mode (after enable edge)  - 11.89  ns \ntv(MO) Effective time of data output  Master mode (after enable edge)  - 5.4 ns \nth(SO) \nData output hold time  Slave mode (after enable edge)  9.5 - \nns \nth(MO) Master mode (aft er enable edge)  1.05 - \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nFigure 13 SPI Timing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \n \nwww.geehy.com                                                                       Page 56 \nFigure 14 SPI Timing Diagram - Slave Mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3VDD an d 0.7V DD . \nFigure 15 SPI Timing Diagram - Master Mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n5.11 Analog peripherals  \n5.11.1  ADC  \nTest parameter description:  \n\uf06c Sampling rate: the number of co nversion of analog quantity to digital quantity by ADC \nper second  \n \nwww.geehy.com                                                                       Page 57 \nSample rate=ADC clock/(number of sampling periods + number of conversion \nperiods)  \n5.11.1.1  12-bit ADC characteristics  \nTable 49 12-bit ADC Characteristics  \nSymbol  Parameter  Conditi ons Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Power supply voltage  - 2.4 - 3.6 V \nIDDA ADC pwoer \nconsumption  VDDA=3.3V，fADC=14MHz， \nSampling time=1.5 fADCs  - 1 - mA \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sampling and \nholding capacitan ce - - 8 - pF \nRADC Sampling resistor  - - - 1000  Ω \ntS Sampline Time  fADC=14MHz  0.107  - 17.1 μs \nTCONV Sampling and \nconversion time  fADC=14MHz, 12 -bit \nconversion  1 - 18 μs \nTable 50 12-bit ADC Accuracy  \nSymbol  Parameter  Conditions  Typic al \nvalues  Maximum \nvalue  Unit \n|ET| Composite error  \nfPCLK=48M Hz, \nfADC=12M Hz, \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ - 3.8 \nLSB |EO| Offset error  - 2.7 \n|EG| Gain error  - 1.9 \n|ED| Differential linear error  - 1 \n|EL| Integral linear error  - 3.4 \nNote: It is obt ained from a comprehensive evaluation and is not tested in production.  \n5.11.1.2  Test of Built -in Reference Voltage Characteristics  \nTable 51 Embedded Reference Voltage Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maxi mum \nvalue  Unit \nVREFINT  Built-in Reference Voltage  -40℃ < T A < \n+105℃ \nVDD= 2-3.6V 1.19 1.23 1.27 V \ntSTART  ADC_IN17 buffer startup time  - - - 10 μs \nTS_vrefint  Sampling time of ADC when \nreading out internal reference \nvoltage  - 4 - - μs \n∆VREFINT  Built-in reference voltage \nextends to temperature range  VDDA=3.3V  - - 25 mV \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geehy.com                                                                       Page 58 \n5.11.2  DAC  \nTest parameter description:  \n\uf06c DNL differential non -linear error: the deviation between two consecutive  codes is——\n1 LSB  \n\uf06c INL integral non -linear error: the difference between the measured value at code i \nand the value at code i on the connection between code 0 and the last code 4095  \nTable 52 DAC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Analog power \nsupply voltage  - 2.4 - 3.6 V \nRLOAD Resistive load  Load is connected to V SSA with \nbuffer on  5 - - kΩ \nRO Output impeda nce The resistive load between \nDAC_OUT and VSS is 1.5MΩ with \nbuffer off  - - 15 kΩ \nCLOAD Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on  - - 50 pF \nDAC_OUT \nmin Low DAC_OUT \nvoltage with buffer  Maximum output offset of DAC, \n(0x0E1) corr esponding to 12 -bit \ninput code to V REF+= (0xF1B) at \n3.6V and V REF+= (0x154) at 2.4V \nand (0xEAC)  0.2 - - V \nDAC_OUT \nmax High output voltage \nwith buffer  - - VDDA-0.2 V \nIDDA Power \nconsumption of \nDAC in quiescent \nmode  Non-load, the input terminal \nadopts inte rmediate code (0x800)  - - 295 uA \nNon-load, the input terminal \nadopts difference code (0xF1C)  - - 340 uA \nDNL Differential non -\nlinear error  Configured with 12 -bit DAC  - - ±2 LSB \nINL Integral non -linear \nerror  Configured with 12 -bit DAC  - - ±5 LSB \nOffset  Offset error  VREF+=3.6V, configuring 12 -bit \nDAC  - - ±8 LSB \nGain error  Gain error  Configured with 12 -bit DAC  - - ± 0.5 % \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.11.3  Comparator  \nTable 53 Compara tor Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Analog power supply \nvoltage  - VDD - 3.6 V \n \nwww.geehy.com                                                                       Page 59 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVIN Comparator input voltage \nrange  - 0 - VDDA - \ntD Full range step, overload \npropagation delay of \n100mV  Very l ow power mode  - 428 627 \nns Low-power mode  - 144 165 \nMedium power mode  - 93 100 \nFull speed mode  VDDA≥2.7V - 32 39 \nns \nVDDA＜2.7V - 45 50 \nVOFFSET  Offset error  - - -2 +6 mV \nVHYS Comparator hysteresis \nvoltage  Without hysteresis \n(HYSCFGx[1:0]=00)  - 2 - \nmV Low hysteresis level \n(HYSCFGx[1:0]=01)  5 6 7 \nMedium hysteresis level \n(HYSCFGx[1:0]=10)  9 12 14 \nHigh hysteresis level \n(HYSCFGx[1:0]=11)  17 22 26 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n  \n \nwww.geehy.com                                                                       Page 60 \n6 Package information  \n6.1 LQFP100 Package Diagram  \nFigure 16 LQFP100 Package Diagram  \n \n（1） The figure  is not drawn to scale.  \n（2） All pins should be soldered to the PCB  \n\n \nwww.geehy.com                                                                       Page 61 \nTable 54 LQFP100 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 16.000±0.200  LEAD TIP TO TIP  \n4 D1 14.000±0.100  PKG LENGTH  \n5 E 16.000±0.200  LEAD TIP TO TIP  \n6 E1 14.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （12.00） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are displayed in mm  \nFigure 17 LQFP100 -100 pins, 14×14mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \n\n \nwww.geehy.com                                                                       Page 62 \nFigure 18 LQFP100 -100 pins, 14×14mm package identification  \nF091VCT6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n \nwww.geehy.com                                                                       Page 63 \n6.2 LQFP64 Package Diagram  \nFigure 19 LQFP64 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PCB  \n \n \n\n \nwww.geehy.com                                                                       Page 64 \nTable 55 LQFP64 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMA RKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 12.000±0.200  LEAD TIP TO TIP  \n4 D1 10.000±0.100  PKG LENGTH  \n5 E 12.000±0.200  LEAD TIP TO TIP  \n6 E1 10.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （7.500） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are expressed in mm  \nFigure 20 LQFP64 -64 pins, 10×10mm recommended welding Layout  \n \n \n\n \nwww.geehy.com                                                                       Page 65 \nFigure 21 LQFP64 -64 pins, 10×10mm package identification  \nF091RCT6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n6.3 LQFP48 Package Diagram  \nFigure 22 LQFP48 Package Diagram  \n \n\n \nwww.geehy.com                                                                       Page 66 \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PCB  \nTable 56 LQFP48 Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00 ) \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.60  OVERALL HEIGHT  \n2 A1 0.1±0.05  STANDOFF  \n3 A2 1.40±0.05  PKG THICKNESS  \n4 D 9.00±0.20  LEAD TIP TO TIP  \n5 D1 7.00±0.10  PKG LENGTH  \n6 E 9.00±0.20  LEAD TIP TO TIP  \n7 E1 7.00±0.10  PKG WDTH  \n8 L 0.60±0.15  FOOT LENGTH  \n9 L1 1.00 REF  LEAD LENGTH  \n10 T 0.15 LEAD THICKNESS  \n11 T1 0.127±0.03  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.22±0.02  LEAD WIDTH  \n14 b1 0.20±0.03  LEAD BASE METAL WIDTH  \n15 e 0.50 BASE  LEAD PITCH  \n16 H(REF.)  (5.50)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n（1） Dimensions are expressed in mm  \n\n \nwww.geehy.com                                                                       Page 67 \nFigure 23 LQFP48, 7×7mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \nFigure 24 LQFP48 -48 pins, 7×7mm identification diagram  \nF091CCT6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n\n \nwww.geehy.com                                                                       Page 68 \n6.4 QFN48 package information  \nFigure 25 QFN48 Package Diagram  \n \nNote: The figure is not drawn to scale.  \nTable 57 QFN48  Package Data  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.70 0.75 0.80 \nA1 0 0.02 0.05 \nb 0.20 0.25 0.30 \nc 0.203REF  \ne 0.50BSC  \nD 6.90 7.00 7.10 \nD2 5.50 5.60 5.70 \nE 6.90 7.00 7.10 \nE2 5.50 5.60 5.70 \nL 0.35 0.40 0.45 \nNote: Dimensions are marked in millimeters . \nBOTTOM VIEW TOP VIEWPIN 1\n(Laser Mark)\nSIDE VIEW48\n1 148D\nE\nL\nE2\nD2\nebc\nA1\nA\n \nwww.geehy.com                                                                       Page 69 \nFigure 26 QFN48 recommended welding layout  \n \nNote: Dimensions are marked in millimeters.  \nFigure 27 QFN48 -48 pins, 7×7mm identification diagram  \nF091CCU6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n  \n\n \nwww.geehy.com                                                                       Page 70 \n7 Packaging Information  \n7.1 Reel  Packaging  \nFigure 28 Specification Drawing of Reel Packaging  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of  the carrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \nReel Dimensions  \n\n \nwww.geehy.com                                                                       Page 71 \n \nAll photos are for reference only, and the appearance is subject to the product.  \nTable 58 Reel Packaging Parameter Specification Table  \nDevice  Pack age   \nType  Pins  SPQ  Reel \nDiameter  \n（mm） A0 \n（mm） B0 \n（mm） K0 \n（mm） W \n（mm） Pin1   \nQuadrant  \nAPM32F091RBT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F091RCT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F091CBT6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F091CC T6 LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F091CBU6  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F091CCU6  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F091RBT7  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F091RCT7  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F091CB T7 LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F091CCT7  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F091CBU7  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F091CCU7  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \n\n \nwww.geehy.com                                                                       Page 72 \n7.2 Tray packaging  \nFigure 29 Tray Packaging Diagram  \n \nTray Dimensions  \n \n \n \nAll photos are for reference only, and the appearance is subject to the product.  \n\n \nwww.geehy.com                                                                       Page 73 \nTable 59 Tray Packaging Parameter Specification Table  \nDevice  Package \nType  Pins  SPQ  X-Dimension  \n（mm） Y-\nDimension  \n（mm） X-Pitch  \n（mm） Y-Pitch  \n（mm） Tray \nLength  \n（mm） Tray \nWidth  \n（mm） \nAPM32F091VBT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F091VCT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F091RBT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6 135.9  \nAPM32F091RCT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F091CBT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F091CCT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F091CBU6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F091 CCU6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F091VBT7  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F091VCT7  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F091RBT7  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F091RCT7  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F091CBT7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F091CCT7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F091CBU7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F091CCU7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \n  \n \nwww.geehy.com                                                                       Page 74 \n8 Ordering Information  \nFigure 30 Product Information Naming Rules  \nRCT6\nNumber of pins\n  K=32 pins\n  C=48 pins\n  R=64 pinsTemperature range\n6=Industrial -grade temperature \nrange;-40 ~85 \n7= Industrial -grade temperature \nrange；-40 ~105 \nFlash memory capacity\n  B=128 KB\n  C=256 KBPackage\n  T=LQFP\n  U=QFNAPM32\nProduct series\n  APM32=ARM-based 32-bit MCU  F\nProduct type \nF=Foundation091\nProduct subseries \n091=Entry-levelXXX\nOption \nXXX=Programmed device code\nR=Reel package\n   Blank=Tray package\n \nTable 60 Ordering Information Table  \nOrder Code  Flash（KB） SRAM（KB） Package  SPQ  Temperature Range  \nAPM32F091CBT6 -R 128 32 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F091CBT6  128 32 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F091CBU6 -R 128 32 QFN48  2500  Industrial grade -40℃~85℃ \nAPM32F091CBU6  128 32 QFN48  2600  Industrial grade -40℃~85℃ \nAPM32F091RBT6 -R 128 32 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F 091RBT6  128 32 LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F091VBT6  128 32 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F091CBT7 -R 128 32 LQFP48  2000  Industrial grade -40℃~105℃ \nAPM32F091CBT7  128 32 LQFP48  2500  Industrial grade -40℃~105℃ \nAPM32F091CBU7 -R 128 32 QFN48  2500  Industrial grade -40℃~105℃ \nAPM32F091CBU7  128 32 QFN48  2600  Industrial grade -40℃~105℃ \nAPM32F091RBT7 -R 128 32 LQFP64  1000  Industrial grade -40℃~105℃ \nAPM32F091RBT7  128 32 LQFP64  1600  Industrial grade -40℃~105℃ \nAPM32F091VBT7  128 32 LQFP100  900 Industrial grade -40℃~105℃ \nAPM32F091CCT6 -R 256 32 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F091CCT6  256 32 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F091CCU6 -R 256 32 QFN48  2500  Industrial grade -40℃~85℃ \nAPM32F091CCU6  256 32 QFN48  2600  Industri al grade -40℃~85℃ \nAPM32F091RCT6 -R 256 32 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F091RCT6  256 32 LQFP64  1600  Industrial grade -40℃~85℃ \n \nwww.geehy.com                                                                       Page 75 \nOrder Code  Flash（KB） SRAM（KB） Package  SPQ  Temperature Range  \nAPM32F091VCT6  256 32 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F091CCT7 -R 256 32 LQFP48  2000  Industrial grade -40℃~105℃ \nAPM32F091CCT7  256 32 LQFP48  2500  Industrial grade -40℃~105℃ \nAPM32F091CCU7 -R 256 32 QFN48  2500  Industrial grade -40℃~105℃ \nAPM32F091CCU7  256 32 QFN48  2600  Industrial grade -40℃~105℃ \nAPM32F091RCT7 -R 256 32 LQFP64  1000  Industrial grade -40℃~105℃ \nAPM32F091RCT7  256 32 LQFP64  1600  Industrial grade -40℃~105℃ \nAPM32F091VCT7  256 32 LQFP100  900 Industrial grade -40℃~105℃ \nNote :SPQ= Minimum number of packages  \n  \n \nwww.geehy.com                                                                       Page 76 \n9 Commonly Used Function Module Denomination  \nTable 61 Commonly Used Function Module Denomination  \nChinese description  Short name  \nReset management unit  RMU  \nClock management unit  CMU  \nReset and clock management  RCM  \nClock recovery system  CRS  \nExternal interrupt  EINT  \nGenera -purpose IO  GPIO  \nAlternate  function  IO AFIO  \nWake up contro ller WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower Management Unit  PMU  \nDMA controller  DMA  \nAnalog -to-digital converter  ADC  \nDigital -to-analog converter  DAC  \nReal-time clock  RTC \nExternal memory controller  EMMC  \nController local area network  CAN  \nI2C interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transmitter receiver  UART  \nUniversal synchronous and asynchronous transmitter receiver  USART  \nFlash interface control  unit FMC  \n  \n \nwww.geehy.com                                                                       Page 77 \n10 Version History  \nTable 62 Document Revision History  \nDate  Version Change  History  \nMarch 10, 2021  1.0 New \nJune 30,2021  1.1 Add 5.3.3 Maximum Current Rating Characteristics  \nJune 23,2022 1.2 (1) Modify Arm trademark  \n(2) Add the statement  \n(3) Modify  product nami ng rules  figure  \nAugust 26 ,2022  1.3 Modify VDDA and VSSA pin definitions in LQFP48/LQFP64  \n  \n \nwww.geehy.com                                                                       Page 78 \nStatement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. (hereinafter \nreferred to as “Geehy ”). The contents in this document  are prote cted by laws and regulations of \ntrademark, copyright and software copyright. Geehy  reserves the right to make correct ions and \nmodif ications  to this document  at any time. Please read this document  carefully before using Geehy \nproducts . Once you use the Geeh y product, it means that you (hereinafter referred to as the “users”) \nhave know n and accept ed all the contents of this document . Users shall use the Geehy product  in \naccordance with relevant laws and regulations and the requirements of this document . \n1. Ownership  \nThis document  can only be used in connection  with the corresponding chip products or software \nproducts provided by Geehy . Without the prior permission of Geehy , no unit or individual may copy, \ntranscri be, modify, edit or disseminate all or part of the contents of this document  for any reason or in \nany form . \nThe “极海 ” or “Geehy ” words or graphics  with “®” or “TM” in this document a re trademarks of \nGeehy . Other product or service names displayed on Geehy products are the property of their respective \nowners.  \n2. No Intellectual Property License  \nGeehy owns all rights, ownership and intellectual property rights involved in this document . \nGeehy shall not be deemed to grant the license or right of any intellectual property to users \nexplicitly or implicitly du e to the sale or distribution of Geehy products or this document . \nIf any third party ’s products, services or intellectual property are involved in this document , it shall \nnot be deemed that Geehy authorizes users to use the aforesaid third party ’s products, services or \nintellectual property, unless otherwise agreed in sales order or sales contract.  \n3. Version Update  \nUsers can obtain the latest document  of the corresponding model s when ordering Geehy products . \nIf the contents in this document  are inconsistent with Geehy  products, the agreement in thesales \norder or the sales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document  are obtained from  batch test  by Geehy  Laborator y or \ncooperative third -party testing organiza tion. However , clerical errors in correction or errors caused by  \ndifferences in testing environment  may occur inevitably . Therefore, users should understand that Geehy \ndoes not bear any responsibility for such errors that may occur in this document . The re levant data in  \nthis document  are only used to guide users as performa nce parameter  reference and do  not constitute \nGeehy ’s guarantee for any product performance.  \nUsers shall select appropriate Geehy products according to their own needs, and effectively ve rify \n \nwww.geehy.com                                                                       Page 79 \nand test the applicability of Geehy products  to confirm that Geehy products meet  their own needs, \ncorresponding standards, safety or  other reliability requirements . If loses are caused to users  due to the \nuser’s failure to fully verify and test Geehy  products, Geehy will not bear any responsibility.  \n5. Legality  \n   USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN \nUSING THIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL \nUNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXP ORT, RE -EXPORT \nOR OTHER LAWS OF THE COUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY , GEEHY \nDISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND \nAFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY ALL APPLICABLE \nLAWS AND REGULATIONS ON T HE EXPORT AND RE -EXPORT OF GEEHY PRODUCTS \nAND/OR TECHNOLOGIES AND DIRECT PRODUCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO W ARRANTY OF \nANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE \nWARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO \nTHE EXTENT PERMITTED BY APPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE \nSUBSEQUENT DESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLE SS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING \nWILL GEEHY  OR ANY OTHER PARTY WHO PROVIDE THE DOCUMENT  "AS IS", BE LIABLE \nFOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR \nCONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE \nDOCUMENT  (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING \nRENDERED INACCURATE OR LOSSES SUSTAINED BY USERS  OR THIRD PARTIES).  \n8. Scope of Application  \nThe information in this document  replaces the information provided in all previous version s of the \ndocument . \n© 2021 -2022 Geehy  Semiconductor Co., Ltd. - All Rights Reserved  \n \n'}]
!==============================================================================!
### Component Summary: APM32F091VCT6

#### Key Characteristics and Specifications:
- **Core**: 32-bit Arm® Cortex®-M0+ core
- **Maximum Frequency**: Up to 48 MHz
- **On-chip Memory**:
  - Flash: 256 KB
  - SRAM: 32 KB
- **Voltage Ratings**:
  - VDD: 2.0V to 3.6V
  - VDDA: VDD to 3.6V
  - VBAT (RTC and backup): 1.65V to 3.6V
  - VDDIO2 (I/O power supply): 1.65V to 3.6V
- **Current Ratings**: 
  - Maximum current into VDD: 120 mA
  - Maximum current into each I/O pin: ±25 mA
- **Power Consumption**: 
  - Run mode: Varies with frequency and peripheral usage (e.g., 103.09 mA at 48 MHz with all peripherals enabled)
  - Sleep mode: Approximately 2.39 μA with all peripherals off
- **Operating Temperature Range**: 
  - Ambient: -40°C to 85°C
  - Junction: -40°C to 105°C
- **Package Type**: LQFP100
- **Special Features**:
  - Integrated RTC with calendar function
  - Multiple communication interfaces (USART, I2C, SPI, CAN)
  - 12-bit ADC and DAC
  - Low-power modes (sleep, stop, standby)
  - Two DMA controllers
- **Moisture Sensitive Level**: Not specified in the provided data.

#### Description:
The APM32F091VCT6 is a 32-bit microcontroller based on the Arm® Cortex®-M0+ architecture. It is designed for low-power applications while providing a robust set of features suitable for various embedded systems. The microcontroller integrates a range of peripherals, including multiple communication interfaces, analog-to-digital converters, and timers, making it versatile for different applications.

#### Typical Applications:
- **Consumer Electronics**: Used in devices requiring efficient processing and low power consumption.
- **Industrial Automation**: Suitable for control systems and data acquisition due to its multiple I/O and communication capabilities.
- **IoT Devices**: Ideal for Internet of Things applications where low power and connectivity are essential.
- **Automotive**: Can be utilized in automotive control systems, including sensor management and communication.
- **Medical Devices**: Applicable in portable medical devices that require reliable performance and low power usage.

This microcontroller is particularly well-suited for applications that demand a balance between performance and energy efficiency, making it a popular choice in modern embedded system designs.