#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561be8975e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561be8c91840 .scope module, "top_cmd_tb" "top_cmd_tb" 3 3;
 .timescale -9 -12;
P_0x561be89a4380 .param/l "CMD_ADDR" 1 3 138, C4<000000101100>;
P_0x561be89a43c0 .param/l "CMD_CFG" 1 3 136, C4<000000100100>;
P_0x561be89a4400 .param/l "CMD_DMY" 1 3 140, C4<000000110100>;
P_0x561be89a4440 .param/l "CMD_LEN" 1 3 139, C4<000000110000>;
P_0x561be89a4480 .param/l "CMD_OP" 1 3 137, C4<000000101000>;
P_0x561be89a44c0 .param/l "CS_CTRL" 1 3 135, C4<000000011000>;
P_0x561be89a4500 .param/l "CTRL" 1 3 133, C4<000000000100>;
P_0x561be89a4540 .param/l "DMA_ADDR" 1 3 142, C4<000000111100>;
P_0x561be89a4580 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x561be89a45c0 .param/l "DMA_LEN" 1 3 143, C4<000001000000>;
P_0x561be89a4600 .param/l "FIFO_RX" 1 3 145, C4<000001001000>;
P_0x561be89a4640 .param/l "FIFO_TX" 1 3 144, C4<000001000100>;
P_0x561be89a4680 .param/l "STATUS" 1 3 134, C4<000000001000>;
v0x561be8e05ae0_0 .var "clk", 0 0;
v0x561be8e05ba0_0 .net "cs_n", 0 0, L_0x561be8e2fa20;  1 drivers
v0x561be8e05cb0_0 .var "dword", 31 0;
v0x561be8e05d50_0 .var/i "i", 31 0;
o0x7f2070de8058 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x561be8a382c0 .island tran;
p0x7f2070de8058 .port I0x561be8a382c0, o0x7f2070de8058;
v0x561be8e05e30_0 .net8 "io", 3 0, p0x7f2070de8058;  0 drivers, strength-aware
v0x561be8e05f40_0 .net "irq", 0 0, L_0x561be8e1e880;  1 drivers
v0x561be8e06030_0 .net "m_araddr", 31 0, L_0x561be8e227f0;  1 drivers
v0x561be8e060d0_0 .net "m_arready", 0 0, v0x561be8e00e40_0;  1 drivers
v0x561be8e06170_0 .net "m_arvalid", 0 0, L_0x561be8e228f0;  1 drivers
v0x561be8e06210_0 .net "m_awaddr", 31 0, L_0x561be8e22d50;  1 drivers
v0x561be8e062d0_0 .net "m_awready", 0 0, v0x561be8e010c0_0;  1 drivers
v0x561be8e06370_0 .net "m_awvalid", 0 0, L_0x561be8e22e50;  1 drivers
v0x561be8e06410_0 .net "m_bready", 0 0, L_0x561be8e232d0;  1 drivers
v0x561be8e064b0_0 .net "m_bresp", 1 0, v0x561be8e012a0_0;  1 drivers
v0x561be8e06570_0 .net "m_bvalid", 0 0, v0x561be8e01340_0;  1 drivers
v0x561be8e06610_0 .net "m_rdata", 31 0, v0x561be8e01700_0;  1 drivers
v0x561be8e066d0_0 .net "m_rready", 0 0, L_0x561be8e22a40;  1 drivers
v0x561be8e06770_0 .net "m_rresp", 1 0, v0x561be8e019f0_0;  1 drivers
v0x561be8e06830_0 .net "m_rvalid", 0 0, v0x561be8e01a90_0;  1 drivers
v0x561be8e068d0_0 .net "m_wdata", 31 0, L_0x561be8e22fc0;  1 drivers
v0x561be8e06990_0 .net "m_wready", 0 0, v0x561be8e01c70_0;  1 drivers
v0x561be8e06a30_0 .net "m_wstrb", 3 0, L_0x561be8e22f50;  1 drivers
v0x561be8e06af0_0 .net "m_wvalid", 0 0, L_0x561be8e230c0;  1 drivers
v0x561be8e06b90_0 .var "paddr", 11 0;
v0x561be8e06c50_0 .var "penable", 0 0;
v0x561be8e06cf0_0 .net "prdata", 31 0, v0x561be8d35ea0_0;  1 drivers
L_0x7f2070d941c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561be8e06db0_0 .net "pready", 0 0, L_0x7f2070d941c8;  1 drivers
v0x561be8e06e50_0 .var "psel", 0 0;
v0x561be8e06ef0_0 .net "pslverr", 0 0, v0x561be8dda850_0;  1 drivers
v0x561be8e06f90_0 .var "pstrb", 3 0;
v0x561be8e07030_0 .var "pwdata", 31 0;
v0x561be8e07120_0 .var "pwrite", 0 0;
v0x561be8e07210_0 .var/i "rb_ok", 31 0;
v0x561be8e074c0_0 .var "rd03", 31 0;
v0x561be8e07560_0 .var "rd0b", 31 0;
v0x561be8e07600_0 .var "resetn", 0 0;
o0x7f2070de6648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561be8e076a0_0 .net "s_araddr", 31 0, o0x7f2070de6648;  0 drivers
v0x561be8e07790_0 .net "s_arready", 0 0, v0x561be8df1350_0;  1 drivers
o0x7f2070de66a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561be8e07880_0 .net "s_arvalid", 0 0, o0x7f2070de66a8;  0 drivers
L_0x7f2070d94018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8e07970_0 .net "s_awaddr", 31 0, L_0x7f2070d94018;  1 drivers
v0x561be8e07a60_0 .net "s_awready", 0 0, v0x561be8df15d0_0;  1 drivers
L_0x7f2070d94060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8e07b50_0 .net "s_awvalid", 0 0, L_0x7f2070d94060;  1 drivers
L_0x7f2070d94180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8e07c40_0 .net "s_bready", 0 0, L_0x7f2070d94180;  1 drivers
v0x561be8e07d30_0 .net "s_bresp", 1 0, v0x561be8df17b0_0;  1 drivers
v0x561be8e07e20_0 .net "s_bvalid", 0 0, v0x561be8df1990_0;  1 drivers
v0x561be8e07f10_0 .net "s_rdata", 31 0, v0x561be8df3290_0;  1 drivers
o0x7f2070de6d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x561be8e08000_0 .net "s_rready", 0 0, o0x7f2070de6d68;  0 drivers
v0x561be8e080f0_0 .net "s_rresp", 1 0, v0x561be8df3470_0;  1 drivers
v0x561be8e081e0_0 .net "s_rvalid", 0 0, v0x561be8df3510_0;  1 drivers
L_0x7f2070d940a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8e082d0_0 .net "s_wdata", 31 0, L_0x7f2070d940a8;  1 drivers
v0x561be8e083c0_0 .net "s_wready", 0 0, v0x561be8df3ab0_0;  1 drivers
L_0x7f2070d940f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8e084b0_0 .net "s_wstrb", 3 0, L_0x7f2070d940f0;  1 drivers
L_0x7f2070d94138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8e085a0_0 .net "s_wvalid", 0 0, L_0x7f2070d94138;  1 drivers
v0x561be8e08690_0 .net "sclk", 0 0, L_0x561be8e2f8e0;  1 drivers
p0x7f2070de92e8 .port I0x561be8a382c0, L_0x561be8e2fc70;
 .tranvp 4 1 0, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de92e8;
p0x7f2070de9318 .port I0x561be8a382c0, L_0x561be8e2ffe0;
 .tranvp 4 1 1, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de9318;
p0x7f2070de9348 .port I0x561be8a382c0, L_0x561be8e30300;
 .tranvp 4 1 2, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de9348;
p0x7f2070de9378 .port I0x561be8a382c0, L_0x561be8e30710;
 .tranvp 4 1 3, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de9378;
S_0x561be8cfa620 .scope task, "apb_read" "apb_read" 3 122, 3 122 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8d60610_0 .var "addr", 11 0;
v0x561be8d19b70_0 .var "data", 31 0;
E_0x561be8a2f9f0 .event posedge, v0x561be8dcd720_0;
TD_top_cmd_tb.apb_read ;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e07120_0, 0;
    %load/vec4 v0x561be8d60610_0;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e06f90_0, 0;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e06cf0_0;
    %store/vec4 v0x561be8d19b70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %end;
S_0x561be8d09350 .scope task, "apb_write" "apb_write" 3 113, 3 113 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8d18a10_0 .var "addr", 11 0;
v0x561be8d178b0_0 .var "data", 31 0;
TD_top_cmd_tb.apb_write ;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e07120_0, 0;
    %load/vec4 v0x561be8d18a10_0;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %load/vec4 v0x561be8d178b0_0;
    %assign/vec4 v0x561be8e07030_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8e06f90_0, 0;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e07120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8e07030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e06f90_0, 0;
    %end;
S_0x561be8d08fd0 .scope task, "cfg_cmd" "cfg_cmd" 3 180, 3 180 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8d16750_0 .var "addr", 31 0;
v0x561be89038e0_0 .var "addr_bytes", 1 0;
v0x561be895f500_0 .var "cfg", 31 0;
v0x561be8c82d90_0 .var "dummies", 3 0;
v0x561be8ceb9d0_0 .var "is_write", 0 0;
v0x561be8ce4950_0 .var "lanes_addr", 1 0;
v0x561be8cb6800_0 .var "lanes_cmd", 1 0;
v0x561be8dd99f0_0 .var "lanes_data", 1 0;
v0x561be8dd7890_0 .var "len", 31 0;
v0x561be8c821c0_0 .var "mode", 7 0;
v0x561be8c82a30_0 .var "op", 31 0;
v0x561be8cf6990_0 .var "opcode", 7 0;
TD_top_cmd_tb.cfg_cmd ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x561be8ceb9d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8c82d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be89038e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8dd99f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8ce4950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8cb6800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be895f500_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561be8c821c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8cf6990_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561be8c82a30_0, 0, 32;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be895f500_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8c82a30_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8d16750_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8dd7890_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8d0c6c0 .scope task, "cfg_dma" "cfg_dma" 3 197, 3 197 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8dbe5c0_0 .var "addr", 31 0;
v0x561be8dbe830_0 .var "burst_words", 3 0;
v0x561be8ddee50_0 .var "d", 31 0;
v0x561be8d59ed0_0 .var "dir_read_to_mem", 0 0;
v0x561be8d04fd0_0 .var "incr", 0 0;
v0x561be8ce5880_0 .var "len", 31 0;
TD_top_cmd_tb.cfg_dma ;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x561be8d04fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d59ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8dbe830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8ddee50_0, 0, 32;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8ddee50_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8dbe5c0_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %load/vec4 v0x561be8ce5880_0;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8cf9e60 .scope task, "ctrl_dma_enable" "ctrl_dma_enable" 3 153, 3 153 0, S_0x561be8c91840;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_dma_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 65, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8cf9a80 .scope task, "ctrl_enable" "ctrl_enable" 3 148, 3 148 0, S_0x561be8c91840;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8cfaa00 .scope task, "ctrl_set_mode0" "ctrl_set_mode0" 3 151, 3 151 0, S_0x561be8c91840;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_set_mode0 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8cfa240 .scope task, "ctrl_trigger" "ctrl_trigger" 3 152, 3 152 0, S_0x561be8c91840;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_trigger ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8d096d0 .scope begin, "dma03_wait" "dma03_wait" 3 701, 3 701 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8cfb260 .scope begin, "dma0b_wait" "dma0b_wait" 3 715, 3 715 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8cf82f0 .scope begin, "drain_after_id" "drain_after_id" 3 318, 3 318 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8cf0450_0 .var "fstat", 31 0;
v0x561be8db0df0_0 .var/i "k", 31 0;
S_0x561be8cfe630 .scope task, "drain_rx_fifo" "drain_rx_fifo" 3 222, 3 222 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8d9e210_0 .var "dummy", 31 0;
v0x561be8da1850_0 .var "fstat", 31 0;
v0x561be8dc9840_0 .var/i "k", 31 0;
TD_top_cmd_tb.drain_rx_fifo ;
    %fork t_1, S_0x561be8cfba20;
    %jmp t_0;
    .scope S_0x561be8cfba20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dc9840_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x561be8dc9840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8da1850_0, 0, 32;
    %load/vec4 v0x561be8da1850_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %disable S_0x561be8cfba20;
T_8.2 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8d9e210_0, 0, 32;
    %load/vec4 v0x561be8dc9840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dc9840_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8da1850_0, 0, 32;
    %load/vec4 v0x561be8da1850_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 234 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after drain" {0 0 0};
T_8.4 ;
    %end;
    .scope S_0x561be8cfe630;
t_0 %join;
    %end;
S_0x561be8cfba20 .scope begin, "drain" "drain" 3 226, 3 226 0, S_0x561be8cfe630;
 .timescale -9 -12;
S_0x561be8cfb640 .scope module, "dut" "qspi_controller" 3 67, 4 7 0, S_0x561be8c91840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x561be8d9a8b0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x561be8d9a8f0 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x561be8d9a930 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x561be8d9a970 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x561be8d9a9b0 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x561be8d9a9f0 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x561be8d9aa30 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x561be8e1eb30 .functor OR 1, v0x561be8dd1cf0_0, L_0x561be8e211b0, C4<0>, C4<0>;
L_0x561be8e1ec20 .functor OR 1, L_0x561be8e1eb30, v0x561be8df18f0_0, C4<0>, C4<0>;
L_0x561be8e1ef20 .functor OR 1, L_0x561be8e22c50, L_0x561be8e18bc0, C4<0>, C4<0>;
L_0x561be8e1fba0 .functor OR 1, L_0x561be8e18d90, L_0x561be8e23460, C4<0>, C4<0>;
L_0x561be8e1fc40 .functor OR 1, L_0x561be8e1fba0, v0x561be8df2b10_0, C4<0>, C4<0>;
L_0x561be8e1fd50 .functor NOT 1, L_0x561be8e1b250, C4<0>, C4<0>, C4<0>;
L_0x561be8e1fe90 .functor AND 1, v0x561be8a33860_0, L_0x561be8e1fd50, C4<1>, C4<1>;
L_0x561be8e1ff00 .functor NOT 1, v0x561be8df18f0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e1ffc0 .functor AND 1, L_0x561be8e1fe90, L_0x561be8e1ff00, C4<1>, C4<1>;
L_0x561be8e234d0 .functor NOT 1, L_0x561be8e1b250, C4<0>, C4<0>, C4<0>;
L_0x561be8e23540 .functor AND 1, L_0x561be8e1b9a0, L_0x561be8e234d0, C4<1>, C4<1>;
L_0x561be8e24b00 .functor OR 1, v0x561be88daae0_0, v0x561be8df35b0_0, C4<0>, C4<0>;
L_0x561be8e25450 .functor BUFZ 1, v0x561be880b860_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e25510 .functor BUFZ 1, v0x561be88bc940_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e24c60 .functor BUFZ 2, L_0x561be8e1bf00, C4<00>, C4<00>, C4<00>;
L_0x561be8e257b0 .functor BUFZ 1, v0x561be8de8c30_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e261a0 .functor BUFZ 1, v0x561be8dd8420_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e26530 .functor NOT 1, L_0x561be8e205e0, C4<0>, C4<0>, C4<0>;
L_0x561be8e266d0 .functor AND 1, v0x561be88daae0_0, L_0x561be8e26530, C4<1>, C4<1>;
L_0x561be8e267e0 .functor AND 1, L_0x561be8e266d0, L_0x561be8e26740, C4<1>, C4<1>;
L_0x561be8e269a0 .functor NOT 1, v0x561be8df18f0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e26a10 .functor AND 1, L_0x561be8e2f0a0, L_0x561be8e269a0, C4<1>, C4<1>;
L_0x561be8e26b90 .functor OR 1, L_0x561be8e26a10, L_0x561be8e267e0, C4<0>, C4<0>;
L_0x561be8e2f8e0 .functor BUFZ 1, L_0x561be8e27190, C4<0>, C4<0>, C4<0>;
L_0x561be8e2fa20 .functor BUFZ 1, v0x561be8dedd20_0, C4<0>, C4<0>, C4<0>;
v0x561be8df44b0_0 .net *"_ivl_100", 0 0, L_0x561be8e266d0;  1 drivers
L_0x7f2070d94fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8df4550_0 .net/2u *"_ivl_102", 31 0, L_0x7f2070d94fd8;  1 drivers
v0x561be8df45f0_0 .net *"_ivl_104", 0 0, L_0x561be8e26740;  1 drivers
v0x561be8df4690_0 .net *"_ivl_108", 0 0, L_0x561be8e269a0;  1 drivers
v0x561be8df4730_0 .net *"_ivl_110", 0 0, L_0x561be8e26a10;  1 drivers
v0x561be8df47d0_0 .net *"_ivl_28", 0 0, L_0x561be8e1fba0;  1 drivers
v0x561be8df4870_0 .net *"_ivl_32", 0 0, L_0x561be8e1fd50;  1 drivers
v0x561be8df4910_0 .net *"_ivl_34", 0 0, L_0x561be8e1fe90;  1 drivers
v0x561be8df49b0_0 .net *"_ivl_36", 0 0, L_0x561be8e1ff00;  1 drivers
v0x561be8df4a50_0 .net *"_ivl_40", 0 0, L_0x561be8e234d0;  1 drivers
L_0x7f2070d94e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8df4af0_0 .net/2u *"_ivl_46", 1 0, L_0x7f2070d94e28;  1 drivers
L_0x7f2070d94e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8df4b90_0 .net/2u *"_ivl_50", 1 0, L_0x7f2070d94e70;  1 drivers
v0x561be8df4c30_0 .net *"_ivl_6", 0 0, L_0x561be8e1eb30;  1 drivers
L_0x7f2070d94eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561be8df4cd0_0 .net/2u *"_ivl_62", 0 0, L_0x7f2070d94eb8;  1 drivers
L_0x7f2070d94f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8df4d70_0 .net/2u *"_ivl_78", 31 0, L_0x7f2070d94f00;  1 drivers
L_0x7f2070d94f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be8df4e10_0 .net/2u *"_ivl_82", 31 0, L_0x7f2070d94f48;  1 drivers
L_0x7f2070d94f90 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8df4eb0_0 .net/2u *"_ivl_86", 28 0, L_0x7f2070d94f90;  1 drivers
v0x561be8df4f50_0 .net *"_ivl_98", 0 0, L_0x561be8e26530;  1 drivers
v0x561be8df4ff0_0 .net "addr_bytes_w", 1 0, L_0x561be8e1d0c0;  1 drivers
v0x561be8df5090_0 .net "addr_lanes_w", 1 0, L_0x561be8e1ce30;  1 drivers
v0x561be8df5130_0 .net "burst_size_w", 3 0, L_0x561be8e1dbe0;  1 drivers
v0x561be8df51d0_0 .net "ce_addr_bytes_w", 1 0, v0x561be8dc2690_0;  1 drivers
v0x561be8df5270_0 .net "ce_addr_lanes_w", 1 0, v0x561be8db8350_0;  1 drivers
v0x561be8df5310_0 .net "ce_addr_w", 31 0, v0x561be8db45a0_0;  1 drivers
v0x561be8df53b0_0 .net "ce_clk_div_w", 2 0, v0x561be8c89920_0;  1 drivers
v0x561be8df5450_0 .net "ce_cmd_lanes_w", 1 0, v0x561be8c8c3b0_0;  1 drivers
v0x561be8df54f0_0 .net "ce_cpha_w", 0 0, v0x561be8dd8420_0;  1 drivers
v0x561be8df5590_0 .net "ce_cpol_w", 0 0, v0x561be8de8c30_0;  1 drivers
v0x561be8df5630_0 .net "ce_cs_auto_w", 0 0, v0x561be88bc940_0;  1 drivers
v0x561be8df56d0_0 .net "ce_data_lanes_w", 1 0, v0x561be8db6d80_0;  1 drivers
v0x561be8df5770_0 .net "ce_dir_w", 0 0, L_0x561be8e205e0;  1 drivers
v0x561be8df5810_0 .net "ce_dummy_cycles_w", 3 0, v0x561be8913220_0;  1 drivers
v0x561be8df58b0_0 .net "ce_len_w", 31 0, v0x561be88641b0_0;  1 drivers
v0x561be8df5950_0 .net "ce_mode_bits_w", 7 0, v0x561be88416b0_0;  1 drivers
v0x561be8df59f0_0 .net "ce_mode_en_w", 0 0, v0x561be896beb0_0;  1 drivers
v0x561be8df5a90_0 .net "ce_opcode_w", 7 0, v0x561be884b850_0;  1 drivers
v0x561be8df5b30_0 .net "ce_quad_en_w", 0 0, v0x561be880b860_0;  1 drivers
v0x561be8df5bd0_0 .net "ce_xip_cont_w", 0 0, v0x561be8a3ae80_0;  1 drivers
v0x561be8df5c70_0 .net "clk", 0 0, v0x561be8e05ae0_0;  1 drivers
v0x561be8df5d10_0 .net "clk_div_w", 2 0, L_0x561be8e1bbb0;  1 drivers
v0x561be8df5db0_0 .net "cmd_addr_w", 31 0, L_0x561be8e1d960;  1 drivers
v0x561be8df5e50_0 .net "cmd_busy_w", 0 0, v0x561be8dd1cf0_0;  1 drivers
v0x561be8df5ef0_0 .net "cmd_done_set_w", 0 0, v0x561be8da6eb0_0;  1 drivers
v0x561be8df5f90_0 .net "cmd_lanes_w", 1 0, L_0x561be8e1cc50;  1 drivers
v0x561be8df6030_0 .net "cmd_len_w", 31 0, L_0x561be8e1d9d0;  1 drivers
v0x561be8df60d0_0 .net "cmd_start_pulse", 0 0, L_0x561be8e1ffc0;  1 drivers
v0x561be8df6170_0 .var "cmd_start_q", 0 0;
v0x561be8df6210_0 .net "cmd_start_w", 0 0, v0x561be8a33860_0;  1 drivers
v0x561be8df62b0_0 .net "cmd_trigger_clr_w", 0 0, v0x561be8da8120_0;  1 drivers
v0x561be8df6350_0 .net "cpha_w", 0 0, L_0x561be8e1b380;  1 drivers
v0x561be8df63f0_0 .net "cpol_w", 0 0, L_0x561be8e1b4c0;  1 drivers
v0x561be8df6490_0 .net "cs_auto_w", 0 0, L_0x561be8e1bc50;  1 drivers
v0x561be8df6530_0 .net "cs_delay_w", 1 0, L_0x561be8e1bf00;  1 drivers
v0x561be8df65d0_0 .net "cs_level_w", 1 0, L_0x561be8e1be60;  1 drivers
v0x561be8df6670_0 .net "cs_n", 0 0, L_0x561be8e2fa20;  alias, 1 drivers
v0x561be8df6710_0 .net "cs_n_int", 0 0, v0x561be8dedd20_0;  1 drivers
v0x561be8df67b0_0 .net "data_lanes_w", 1 0, L_0x561be8e1ced0;  1 drivers
v0x561be8df6850_0 .net "dma_addr_w", 31 0, L_0x561be8e1e140;  1 drivers
v0x561be8df68f0_0 .net "dma_axi_err_w", 0 0, v0x561be8ca8f40_0;  1 drivers
v0x561be8df6990_0 .net "dma_busy_w", 0 0, L_0x561be8e211b0;  1 drivers
v0x561be8df6a30_0 .net "dma_dir_w", 0 0, L_0x561be8e1de10;  1 drivers
v0x561be8df6ad0_0 .net "dma_done_set_w", 0 0, v0x561be8d99ef0_0;  1 drivers
v0x561be8df6b70_0 .net "dma_en_w", 0 0, L_0x561be8e1b9a0;  1 drivers
v0x561be8df6c10_0 .net "dma_len_w", 31 0, L_0x561be8e1e1b0;  1 drivers
v0x561be8df6cb0_0 .net "dummy_cycles_w", 3 0, L_0x561be8e1d3f0;  1 drivers
v0x561be8df7160_0 .net "enable_w", 0 0, L_0x561be8e1b160;  1 drivers
v0x561be8df7200_0 .net "extra_dummy_w", 7 0, L_0x561be8e1db40;  1 drivers
v0x561be8df72a0_0 .net "fifo_rx_empty_w", 0 0, L_0x561be8e1f8f0;  1 drivers
v0x561be8df7340_0 .net "fifo_rx_full_w", 0 0, L_0x561be8e1f7c0;  1 drivers
v0x561be8df73e0_0 .var "fifo_rx_level_q", 4 0;
v0x561be8df7480_0 .net "fifo_rx_level_w", 4 0, L_0x561be8e1faa0;  1 drivers
v0x561be8df7520_0 .net "fifo_rx_rd_data_w", 31 0, L_0x561be8e1fa30;  1 drivers
v0x561be8df75c0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x561be8e18d90;  1 drivers
v0x561be8df7660_0 .net "fifo_rx_re_dma_w", 0 0, L_0x561be8e23460;  1 drivers
v0x561be8df7700_0 .net "fifo_tx_data_csr_w", 31 0, L_0x561be8e18cd0;  1 drivers
v0x561be8df77a0_0 .net "fifo_tx_data_dma_w", 31 0, L_0x561be8e22b90;  1 drivers
v0x561be8df7840_0 .net "fifo_tx_data_w", 31 0, L_0x561be8e1f030;  1 drivers
v0x561be8df78e0_0 .net "fifo_tx_empty_w", 0 0, L_0x561be8e1f4c0;  1 drivers
v0x561be8df7980_0 .net "fifo_tx_full_w", 0 0, L_0x561be8e1f170;  1 drivers
v0x561be8df7a20_0 .var "fifo_tx_level_q", 4 0;
v0x561be8df7ac0_0 .net "fifo_tx_level_w", 4 0, L_0x561be8e1f6c0;  1 drivers
v0x561be8df7b60_0 .net "fifo_tx_rd_data_w", 31 0, v0x561be8cf7110_0;  1 drivers
v0x561be8df7c00_0 .net "fifo_tx_rd_en_w", 0 0, L_0x561be8e26b90;  1 drivers
v0x561be8df7ca0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x561be8e18bc0;  1 drivers
v0x561be8df7d40_0 .net "fifo_tx_we_dma_w", 0 0, L_0x561be8e22c50;  1 drivers
v0x561be8df7de0_0 .net "fifo_tx_we_w", 0 0, L_0x561be8e1ef20;  1 drivers
v0x561be8df7e80_0 .net "fsm_addr_bytes_w", 1 0, L_0x561be8e25060;  1 drivers
v0x561be8df7f20_0 .net "fsm_addr_lanes_w", 1 0, L_0x561be8e24da0;  1 drivers
v0x561be8df7fc0_0 .net "fsm_addr_w", 31 0, L_0x561be8e25a30;  1 drivers
v0x561be8df8060_0 .net "fsm_clk_div_w", 31 0, L_0x561be8e25ef0;  1 drivers
v0x561be8df8100_0 .net "fsm_cmd_lanes_w", 1 0, L_0x561be8e246a0;  1 drivers
v0x561be8df81a0_0 .net "fsm_cpha_w", 0 0, L_0x561be8e261a0;  1 drivers
v0x561be8df8240_0 .net "fsm_cpol_w", 0 0, L_0x561be8e257b0;  1 drivers
v0x561be8df82e0_0 .net "fsm_cs_auto_w", 0 0, L_0x561be8e25510;  1 drivers
v0x561be8df8380_0 .net "fsm_cs_delay_w", 1 0, L_0x561be8e24c60;  1 drivers
v0x561be8df8420_0 .net "fsm_data_lanes_w", 1 0, L_0x561be8e24ee0;  1 drivers
v0x561be8df84c0_0 .net "fsm_dir_w", 0 0, L_0x561be8e253b0;  1 drivers
v0x561be8df8560_0 .var "fsm_done_q", 0 0;
v0x561be8df8600_0 .net "fsm_done_w", 0 0, L_0x561be8e291a0;  1 drivers
v0x561be8df86a0_0 .net "fsm_dummy_cycles_w", 3 0, L_0x561be8e25280;  1 drivers
v0x561be8df8740_0 .net "fsm_len_w", 31 0, L_0x561be8e25ba0;  1 drivers
v0x561be8df87e0_0 .net "fsm_mode_bits_w", 7 0, L_0x561be8e25900;  1 drivers
v0x561be8df8880_0 .net "fsm_mode_en_w", 0 0, L_0x561be8e25100;  1 drivers
v0x561be8df8920_0 .net "fsm_opcode_w", 7 0, L_0x561be8e25710;  1 drivers
v0x561be8df89c0_0 .net "fsm_quad_en_w", 0 0, L_0x561be8e25450;  1 drivers
v0x561be8df8a60_0 .net "fsm_rx_data_w", 31 0, v0x561be8def260_0;  1 drivers
v0x561be8df8b00_0 .var "fsm_rx_wen_q", 0 0;
v0x561be8df8ba0_0 .net "fsm_rx_wen_w", 0 0, v0x561be8def3a0_0;  1 drivers
v0x561be8df8c40_0 .net "fsm_start_from_cmd", 0 0, v0x561be88daae0_0;  1 drivers
v0x561be8df8ce0_0 .var "fsm_start_q", 0 0;
v0x561be8df8d80_0 .net "fsm_start_w", 0 0, L_0x561be8e24b00;  1 drivers
v0x561be8df8e20_0 .net "fsm_tx_data_w", 31 0, L_0x561be8e26260;  1 drivers
v0x561be8df8ec0_0 .net "fsm_tx_empty_w", 0 0, L_0x561be8e263a0;  1 drivers
v0x561be8df8f60_0 .net "fsm_tx_ren_w", 0 0, L_0x561be8e2f0a0;  1 drivers
v0x561be8df9000_0 .net "fsm_xip_cont_w", 0 0, L_0x561be8e25620;  1 drivers
v0x561be8df90a0_0 .net "hold_en_w", 0 0, L_0x561be8e1ba40;  1 drivers
v0x561be8df9140_0 .net "incr_addr_w", 0 0, L_0x561be8e1df00;  1 drivers
v0x561be8df91e0_0 .net8 "io", 3 0, p0x7f2070de8058;  alias, 0 drivers, strength-aware
v0x561be8df9280_0 .net "irq", 0 0, L_0x561be8e1e880;  alias, 1 drivers
v0x561be8df9320_0 .net "is_write_w", 0 0, L_0x561be8e1d490;  1 drivers
v0x561be8df93c0_0 .net "m_axi_araddr", 31 0, L_0x561be8e227f0;  alias, 1 drivers
v0x561be8df9460_0 .net "m_axi_arready", 0 0, v0x561be8e00e40_0;  alias, 1 drivers
v0x561be8df9500_0 .net "m_axi_arvalid", 0 0, L_0x561be8e228f0;  alias, 1 drivers
v0x561be8df95a0_0 .net "m_axi_awaddr", 31 0, L_0x561be8e22d50;  alias, 1 drivers
v0x561be8df9640_0 .net "m_axi_awready", 0 0, v0x561be8e010c0_0;  alias, 1 drivers
v0x561be8df96e0_0 .net "m_axi_awvalid", 0 0, L_0x561be8e22e50;  alias, 1 drivers
v0x561be8df9780_0 .net "m_axi_bready", 0 0, L_0x561be8e232d0;  alias, 1 drivers
v0x561be8df9820_0 .net "m_axi_bresp", 1 0, v0x561be8e012a0_0;  alias, 1 drivers
v0x561be8df98c0_0 .net "m_axi_bvalid", 0 0, v0x561be8e01340_0;  alias, 1 drivers
v0x561be8ccb000_0 .net "m_axi_rdata", 31 0, v0x561be8e01700_0;  alias, 1 drivers
v0x561be8dfa170_0 .net "m_axi_rready", 0 0, L_0x561be8e22a40;  alias, 1 drivers
v0x561be8dfa210_0 .net "m_axi_rresp", 1 0, v0x561be8e019f0_0;  alias, 1 drivers
v0x561be8dfa2b0_0 .net "m_axi_rvalid", 0 0, v0x561be8e01a90_0;  alias, 1 drivers
v0x561be8dfa350_0 .net "m_axi_wdata", 31 0, L_0x561be8e22fc0;  alias, 1 drivers
v0x561be8dfa3f0_0 .net "m_axi_wready", 0 0, v0x561be8e01c70_0;  alias, 1 drivers
v0x561be8dfa490_0 .net "m_axi_wstrb", 3 0, L_0x561be8e22f50;  alias, 1 drivers
v0x561be8dfa530_0 .net "m_axi_wvalid", 0 0, L_0x561be8e230c0;  alias, 1 drivers
v0x561be8dfa5d0_0 .net "mode_bits_w", 7 0, L_0x561be8e1d740;  1 drivers
v0x561be8dfa670_0 .net "mode_en_cfg_w", 0 0, L_0x561be8e1d1f0;  1 drivers
v0x561be8dfa710_0 .net "opcode_w", 7 0, L_0x561be8e1d6a0;  1 drivers
v0x561be8dfa7b0_0 .net "paddr", 11 0, v0x561be8e06b90_0;  1 drivers
v0x561be8dfa850_0 .net "penable", 0 0, v0x561be8e06c50_0;  1 drivers
v0x561be8dfa8f0_0 .net "prdata", 31 0, v0x561be8d35ea0_0;  alias, 1 drivers
v0x561be8dfa990_0 .net "pready", 0 0, L_0x7f2070d941c8;  alias, 1 drivers
v0x561be8dfaa30_0 .net "prefetch_tx_w", 0 0, L_0x561be8e267e0;  1 drivers
v0x561be8dfaad0_0 .net "psel", 0 0, v0x561be8e06e50_0;  1 drivers
v0x561be8dfab70_0 .net "pslverr", 0 0, v0x561be8dda850_0;  alias, 1 drivers
v0x561be8dfac10_0 .net "pstrb", 3 0, v0x561be8e06f90_0;  1 drivers
v0x561be8dfacb0_0 .net "pwdata", 31 0, v0x561be8e07030_0;  1 drivers
v0x561be8dfad50_0 .net "pwrite", 0 0, v0x561be8e07120_0;  1 drivers
v0x561be8dfadf0_0 .net "quad_en_w", 0 0, L_0x561be8e1b420;  1 drivers
v0x561be8dfae90_0 .net "resetn", 0 0, v0x561be8e07600_0;  1 drivers
v0x561be8dfaf30_0 .net "s_axi_araddr", 31 0, o0x7f2070de6648;  alias, 0 drivers
v0x561be8dfafd0_0 .net "s_axi_arready", 0 0, v0x561be8df1350_0;  alias, 1 drivers
v0x561be8dfb070_0 .net "s_axi_arvalid", 0 0, o0x7f2070de66a8;  alias, 0 drivers
v0x561be8dfb110_0 .net "s_axi_awaddr", 31 0, L_0x7f2070d94018;  alias, 1 drivers
v0x561be8dfb1b0_0 .net "s_axi_awready", 0 0, v0x561be8df15d0_0;  alias, 1 drivers
v0x561be8dfb250_0 .net "s_axi_awvalid", 0 0, L_0x7f2070d94060;  alias, 1 drivers
v0x561be8dfb2f0_0 .net "s_axi_bready", 0 0, L_0x7f2070d94180;  alias, 1 drivers
v0x561be8dfb390_0 .net "s_axi_bresp", 1 0, v0x561be8df17b0_0;  alias, 1 drivers
v0x561be8dfb430_0 .net "s_axi_bvalid", 0 0, v0x561be8df1990_0;  alias, 1 drivers
v0x561be8dfb4d0_0 .net "s_axi_rdata", 31 0, v0x561be8df3290_0;  alias, 1 drivers
v0x561be8dfb570_0 .net "s_axi_rready", 0 0, o0x7f2070de6d68;  alias, 0 drivers
v0x561be8dfb610_0 .net "s_axi_rresp", 1 0, v0x561be8df3470_0;  alias, 1 drivers
v0x561be8dfb6b0_0 .net "s_axi_rvalid", 0 0, v0x561be8df3510_0;  alias, 1 drivers
v0x561be8dfb750_0 .net "s_axi_wdata", 31 0, L_0x7f2070d940a8;  alias, 1 drivers
v0x561be8dfb7f0_0 .net "s_axi_wready", 0 0, v0x561be8df3ab0_0;  alias, 1 drivers
v0x561be8dfb890_0 .net "s_axi_wstrb", 3 0, L_0x7f2070d940f0;  alias, 1 drivers
v0x561be8dfb930_0 .net "s_axi_wvalid", 0 0, L_0x7f2070d94138;  alias, 1 drivers
v0x561be8dfb9d0_0 .net "sclk", 0 0, L_0x561be8e2f8e0;  alias, 1 drivers
v0x561be8dfba70_0 .net "sclk_int", 0 0, L_0x561be8e27190;  1 drivers
v0x561be8dfbb10_0 .var "tx_pop_q", 0 0;
L_0x7f2070d94648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8dfbbb0_0 .net "wp_en_w", 0 0, L_0x7f2070d94648;  1 drivers
v0x561be8dfbc50_0 .net "xip_active_w", 0 0, v0x561be8df3c90_0;  1 drivers
v0x561be8dfbcf0_0 .net "xip_addr_bytes_w", 1 0, L_0x561be8e1c0e0;  1 drivers
v0x561be8dfbd90_0 .net "xip_busy_w", 0 0, v0x561be8df18f0_0;  1 drivers
v0x561be8dfbe30_0 .net "xip_cont_read_w", 0 0, L_0x561be8e1c410;  1 drivers
v0x561be8dfbed0_0 .net "xip_data_lanes_w", 1 0, L_0x561be8e1c180;  1 drivers
v0x561be8dfbf70_0 .net "xip_dummy_cycles_w", 3 0, L_0x561be8e1c370;  1 drivers
v0x561be8dfc010_0 .net "xip_en_w", 0 0, L_0x561be8e1b250;  1 drivers
v0x561be8dfc0b0_0 .net "xip_fifo_rx_re_w", 0 0, v0x561be8df2b10_0;  1 drivers
v0x561be8dfc150_0 .net "xip_mode_bits_w", 7 0, L_0x561be8e1cbb0;  1 drivers
v0x561be8dfc1f0_0 .net "xip_mode_en_w", 0 0, L_0x561be8e1c6e0;  1 drivers
v0x561be8dfc290_0 .net "xip_read_op_w", 7 0, L_0x561be8e1c940;  1 drivers
v0x561be8dfc330_0 .net "xip_start_w", 0 0, v0x561be8df35b0_0;  1 drivers
v0x561be8dfc3d0_0 .net "xip_tx_data_w", 31 0, v0x561be8df36f0_0;  1 drivers
v0x561be8dfc470_0 .net "xip_tx_empty_w", 0 0, v0x561be8df3790_0;  1 drivers
v0x561be8dfc510_0 .net "xip_write_en_w", 0 0, L_0x561be8e1c780;  1 drivers
v0x561be8dfc5b0_0 .net "xip_write_op_w", 7 0, L_0x561be8e1c9e0;  1 drivers
L_0x561be8e1ed80 .part L_0x561be8e1f6c0, 0, 4;
L_0x561be8e1ee20 .part L_0x561be8e1faa0, 0, 4;
L_0x561be8e1f030 .functor MUXZ 32, L_0x561be8e18cd0, L_0x561be8e22b90, L_0x561be8e22c50, C4<>;
L_0x561be8e246a0 .functor MUXZ 2, v0x561be8c8c3b0_0, L_0x7f2070d94e28, v0x561be8df18f0_0, C4<>;
L_0x561be8e24da0 .functor MUXZ 2, v0x561be8db8350_0, L_0x7f2070d94e70, v0x561be8df18f0_0, C4<>;
L_0x561be8e24ee0 .functor MUXZ 2, v0x561be8db6d80_0, L_0x561be8e1c180, v0x561be8df18f0_0, C4<>;
L_0x561be8e25060 .functor MUXZ 2, v0x561be8dc2690_0, L_0x561be8e1c0e0, v0x561be8df18f0_0, C4<>;
L_0x561be8e25100 .functor MUXZ 1, v0x561be896beb0_0, L_0x561be8e1c6e0, v0x561be8df18f0_0, C4<>;
L_0x561be8e25280 .functor MUXZ 4, v0x561be8913220_0, L_0x561be8e1c370, v0x561be8df18f0_0, C4<>;
L_0x561be8e253b0 .functor MUXZ 1, L_0x561be8e205e0, L_0x7f2070d94eb8, v0x561be8df18f0_0, C4<>;
L_0x561be8e25620 .functor MUXZ 1, v0x561be8a3ae80_0, L_0x561be8e1c410, v0x561be8df18f0_0, C4<>;
L_0x561be8e25710 .functor MUXZ 8, v0x561be884b850_0, L_0x561be8e1c940, v0x561be8df18f0_0, C4<>;
L_0x561be8e25900 .functor MUXZ 8, v0x561be88416b0_0, L_0x561be8e1cbb0, v0x561be8df18f0_0, C4<>;
L_0x561be8e25a30 .functor MUXZ 32, v0x561be8db45a0_0, L_0x7f2070d94f00, v0x561be8df18f0_0, C4<>;
L_0x561be8e25ba0 .functor MUXZ 32, v0x561be88641b0_0, L_0x7f2070d94f48, v0x561be8df18f0_0, C4<>;
L_0x561be8e25ef0 .concat [ 3 29 0 0], v0x561be8c89920_0, L_0x7f2070d94f90;
L_0x561be8e26260 .functor MUXZ 32, v0x561be8cf7110_0, v0x561be8df36f0_0, v0x561be8df18f0_0, C4<>;
L_0x561be8e263a0 .functor MUXZ 1, L_0x561be8e1f4c0, v0x561be8df3790_0, v0x561be8df18f0_0, C4<>;
L_0x561be8e26740 .cmp/ne 32, v0x561be88641b0_0, L_0x7f2070d94fd8;
p0x7f2070de54a8 .port I0x561be8a382c0, L_0x561be8e27ad0;
 .tranvp 4 1 0, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de54a8;
p0x7f2070de54d8 .port I0x561be8a382c0, L_0x561be8e27e60;
 .tranvp 4 1 1, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de54d8;
p0x7f2070de5508 .port I0x561be8a382c0, L_0x561be8e281c0;
 .tranvp 4 1 2, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de5508;
p0x7f2070de5538 .port I0x561be8a382c0, L_0x561be8e284d0;
 .tranvp 4 1 3, I0x561be8a382c0, p0x7f2070de8058 p0x7f2070de5538;
S_0x561be8cc3980 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x561be87b2650 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x561be87b2690 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x561be87b26d0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x561be8e205e0 .functor NOT 1, v0x561be8912ac0_0, C4<0>, C4<0>, C4<0>;
v0x561be8dc47f0_0 .net "addr_bytes_i", 1 0, L_0x561be8e1d0c0;  alias, 1 drivers
v0x561be8dc76e0_0 .net "addr_bytes_o", 1 0, v0x561be8dc2690_0;  alias, 1 drivers
v0x561be8dc2690_0 .var "addr_bytes_r", 1 0;
v0x561be8db0b80_0 .net "addr_lanes_i", 1 0, L_0x561be8e1ce30;  alias, 1 drivers
v0x561be8c88610_0 .net "addr_lanes_o", 1 0, v0x561be8db8350_0;  alias, 1 drivers
v0x561be8db8350_0 .var "addr_lanes_r", 1 0;
v0x561be8db61f0_0 .net "addr_o", 31 0, v0x561be8db45a0_0;  alias, 1 drivers
v0x561be8db45a0_0 .var "addr_r", 31 0;
v0x561be8dd1cf0_0 .var "busy_o", 0 0;
v0x561be8dcd720_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8c879a0_0 .net "clk_div_i", 2 0, L_0x561be8e1bbb0;  alias, 1 drivers
v0x561be8c88120_0 .net "clk_div_o", 2 0, v0x561be8c89920_0;  alias, 1 drivers
v0x561be8c89920_0 .var "clk_div_r", 2 0;
v0x561be8da8fe0_0 .net "cmd_addr_i", 31 0, L_0x561be8e1d960;  alias, 1 drivers
v0x561be8da6eb0_0 .var "cmd_done_set_o", 0 0;
v0x561be8daa780_0 .net "cmd_lanes_i", 1 0, L_0x561be8e1cc50;  alias, 1 drivers
v0x561be8c8ce20_0 .net "cmd_lanes_o", 1 0, v0x561be8c8c3b0_0;  alias, 1 drivers
v0x561be8c8c3b0_0 .var "cmd_lanes_r", 1 0;
v0x561be8c8e460_0 .net "cmd_len_i", 31 0, L_0x561be8e1d9d0;  alias, 1 drivers
v0x561be8c8a750_0 .net "cmd_start_i", 0 0, L_0x561be8e1ffc0;  alias, 1 drivers
v0x561be8da8120_0 .var "cmd_trigger_clr_o", 0 0;
v0x561be8dcf4f0_0 .net "cpha_i", 0 0, L_0x561be8e1b380;  alias, 1 drivers
v0x561be8dd4b80_0 .net "cpha_o", 0 0, v0x561be8dd8420_0;  alias, 1 drivers
v0x561be8dd8420_0 .var "cpha_r", 0 0;
v0x561be8de46f0_0 .net "cpol_i", 0 0, L_0x561be8e1b4c0;  alias, 1 drivers
v0x561be8de6670_0 .net "cpol_o", 0 0, v0x561be8de8c30_0;  alias, 1 drivers
v0x561be8de8c30_0 .var "cpol_r", 0 0;
v0x561be8da4950_0 .net "cs_auto_i", 0 0, L_0x561be8e1bc50;  alias, 1 drivers
v0x561be8dcc1f0_0 .net "cs_auto_o", 0 0, v0x561be88bc940_0;  alias, 1 drivers
v0x561be88bc940_0 .var "cs_auto_r", 0 0;
v0x561be8d9c530_0 .net "data_lanes_i", 1 0, L_0x561be8e1ced0;  alias, 1 drivers
v0x561be8da32d0_0 .net "data_lanes_o", 1 0, v0x561be8db6d80_0;  alias, 1 drivers
v0x561be8db6d80_0 .var "data_lanes_r", 1 0;
v0x561be8dc3220_0 .net "dir_o", 0 0, L_0x561be8e205e0;  alias, 1 drivers
v0x561be8dc5730_0 .net "done_i", 0 0, L_0x561be8e291a0;  alias, 1 drivers
v0x561be8dc8270_0 .net "dummy_cycles_i", 3 0, L_0x561be8e1d3f0;  alias, 1 drivers
v0x561be89dc020_0 .net "dummy_cycles_o", 3 0, v0x561be8913220_0;  alias, 1 drivers
v0x561be8913220_0 .var "dummy_cycles_r", 3 0;
v0x561be8912e50_0 .net "extra_dummy_i", 7 0, L_0x561be8e1db40;  alias, 1 drivers
v0x561be89126e0_0 .var "extra_dummy_r", 7 0;
v0x561be89135e0_0 .net "is_write_i", 0 0, L_0x561be8e1d490;  alias, 1 drivers
v0x561be8912ac0_0 .var "is_write_r", 0 0;
v0x561be886cc50_0 .net "len_o", 31 0, v0x561be88641b0_0;  alias, 1 drivers
v0x561be88641b0_0 .var "len_r", 31 0;
v0x561be896ac40_0 .net "mode_bits_i", 7 0, L_0x561be8e1d740;  alias, 1 drivers
v0x561be884bc00_0 .net "mode_bits_o", 7 0, v0x561be88416b0_0;  alias, 1 drivers
v0x561be88416b0_0 .var "mode_bits_r", 7 0;
v0x561be8841a60_0 .net "mode_en_i", 0 0, L_0x561be8e1d1f0;  alias, 1 drivers
v0x561be898aee0_0 .net "mode_en_o", 0 0, v0x561be896beb0_0;  alias, 1 drivers
v0x561be896beb0_0 .var "mode_en_r", 0 0;
v0x561be896b3a0_0 .net "opcode_i", 7 0, L_0x561be8e1d6a0;  alias, 1 drivers
v0x561be896aff0_0 .net "opcode_o", 7 0, v0x561be884b850_0;  alias, 1 drivers
v0x561be884b850_0 .var "opcode_r", 7 0;
v0x561be895afe0_0 .net "quad_en_i", 0 0, L_0x561be8e1b420;  alias, 1 drivers
v0x561be882a000_0 .net "quad_en_o", 0 0, v0x561be880b860_0;  alias, 1 drivers
v0x561be880b860_0 .var "quad_en_r", 0 0;
v0x561be87a1530_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be88daae0_0 .var "start_o", 0 0;
v0x561be88cf920_0 .var "state", 0 0;
v0x561be88cf570_0 .net "xip_cont_read_i", 0 0, L_0x561be8e1c410;  alias, 1 drivers
v0x561be895b390_0 .net "xip_cont_read_o", 0 0, v0x561be8a3ae80_0;  alias, 1 drivers
v0x561be8a3ae80_0 .var "xip_cont_read_r", 0 0;
E_0x561be87c5250/0 .event negedge, v0x561be87a1530_0;
E_0x561be87c5250/1 .event posedge, v0x561be8dcd720_0;
E_0x561be87c5250 .event/or E_0x561be87c5250/0, E_0x561be87c5250/1;
S_0x561be8cf96a0 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x561be8deaf80 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x561be8deafc0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x561be8deb000 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x561be8deb040 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x561be8deb080 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x561be8deb0c0 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x561be8deb100 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x561be8deb140 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x561be8deb180 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x561be8deb1c0 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x561be8deb200 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x561be8deb240 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x561be8deb280 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x561be8deb2c0 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x561be8deb300 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x561be8deb340 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x561be8deb380 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x561be8deb3c0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x561be8deb400 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x561be8deb440 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x561be8deb480 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x561be8deb4c0 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x561be8deb500 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x561be8deb540 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x561be8deb580 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x561be8deb5c0 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x561be8deb600 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x561be8c82020 .functor NOT 1, v0x561be8e06c50_0, C4<0>, C4<0>, C4<0>;
L_0x561be8c828d0 .functor AND 1, v0x561be8e06e50_0, L_0x561be8c82020, C4<1>, C4<1>;
L_0x561be8c82c30 .functor AND 1, v0x561be8e06e50_0, v0x561be8e06c50_0, C4<1>, C4<1>;
L_0x561be8c12ba0 .functor AND 1, L_0x561be8c82c30, v0x561be8e07120_0, C4<1>, C4<1>;
L_0x561be8c81660 .functor NOT 1, v0x561be8e07120_0, C4<0>, C4<0>, C4<0>;
L_0x561be8de94e0 .functor AND 1, L_0x561be8c82c30, L_0x561be8c81660, C4<1>, C4<1>;
L_0x561be8de9550 .functor BUFZ 12, v0x561be8e06b90_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x561be8e18940 .functor AND 1, L_0x561be8c12ba0, v0x561be8c94e40_0, C4<1>, C4<1>;
L_0x561be8e189b0 .functor NOT 1, v0x561be8d07a30_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e18a20 .functor AND 1, L_0x561be8e18940, L_0x561be8e189b0, C4<1>, C4<1>;
L_0x561be8e18bc0 .functor AND 1, L_0x561be8e18a20, L_0x561be8e18b20, C4<1>, C4<1>;
L_0x561be8e18cd0 .functor BUFZ 32, v0x561be8e07030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e18e00 .functor AND 1, L_0x561be8de94e0, v0x561be8c94e40_0, C4<1>, C4<1>;
L_0x561be8e19000 .functor AND 1, L_0x561be8e18e00, L_0x561be8e18f10, C4<1>, C4<1>;
L_0x561be8e18d90 .functor AND 1, L_0x561be8e19000, L_0x561be8e19190, C4<1>, C4<1>;
L_0x561be8e19470 .functor AND 1, L_0x561be8e18a20, L_0x561be8e19320, C4<1>, C4<1>;
L_0x561be8e196b0 .functor AND 1, L_0x561be8e19470, L_0x561be8e195c0, C4<1>, C4<1>;
L_0x561be8e19930 .functor AND 1, L_0x561be8e196b0, L_0x561be8e197c0, C4<1>, C4<1>;
L_0x561be8e19b80 .functor AND 1, L_0x561be8e18a20, L_0x561be8e19a90, C4<1>, C4<1>;
L_0x561be8e19ce0 .functor AND 1, L_0x561be8e19b80, L_0x561be8e19bf0, C4<1>, C4<1>;
L_0x561be8e1a270 .functor AND 1, L_0x561be8e18a20, L_0x561be8e1a110, C4<1>, C4<1>;
L_0x561be8e1a460 .functor AND 1, L_0x561be8e1a270, L_0x561be8e1a330, C4<1>, C4<1>;
L_0x561be8e1a200 .functor AND 1, L_0x561be8e19930, L_0x561be8e19fa0, C4<1>, C4<1>;
L_0x561be8e1aab0 .functor NOT 1, L_0x561be8e1a7f0, C4<0>, C4<0>, C4<0>;
L_0x561be8e1ac40 .functor AND 1, L_0x561be8e1a200, L_0x561be8e1aab0, C4<1>, C4<1>;
L_0x561be8e1ad50 .functor NOT 1, L_0x561be8e1ec20, C4<0>, C4<0>, C4<0>;
L_0x561be8e1aea0 .functor AND 1, L_0x561be8e1ac40, L_0x561be8e1ad50, C4<1>, C4<1>;
L_0x561be8e1d960 .functor BUFZ 32, v0x561be8a32670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e1d9d0 .functor BUFZ 32, v0x561be8a34d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e1e140 .functor BUFZ 32, v0x561be8a311d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e1e1b0 .functor BUFZ 32, v0x561be8de4fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e1e740 .functor AND 5, L_0x561be8e1e3d0, L_0x561be8e1e670, C4<11111>, C4<11111>;
L_0x7f2070d94330 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x561be8a30bd0_0 .net "CLKDIV_WMASK", 31 0, L_0x7f2070d94330;  1 drivers
L_0x7f2070d94450 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x561be89a84f0_0 .net "CMDCFG_WMASK", 31 0, L_0x7f2070d94450;  1 drivers
L_0x7f2070d944e0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a35050_0 .net "CMDDMY_WMASK", 31 0, L_0x7f2070d944e0;  1 drivers
L_0x7f2070d94498 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a3cc30_0 .net "CMDOP_WMASK", 31 0, L_0x7f2070d94498;  1 drivers
L_0x7f2070d94378 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x561be8a35840_0 .net "CSCTRL_WMASK", 31 0, L_0x7f2070d94378;  1 drivers
L_0x7f2070d942e8 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a35430_0 .net "CTRL_WMASK", 31 0, L_0x7f2070d942e8;  1 drivers
L_0x7f2070d94528 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a35c50_0 .net "DMACFG_WMASK", 31 0, L_0x7f2070d94528;  1 drivers
L_0x7f2070d943c0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a3bb00_0 .net "XIPCFG_WMASK", 31 0, L_0x7f2070d943c0;  1 drivers
L_0x7f2070d94408 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x561be8a3c5f0_0 .net "XIPCMD_WMASK", 31 0, L_0x7f2070d94408;  1 drivers
v0x561be8a3b1a0_0 .net *"_ivl_0", 0 0, L_0x561be8c82020;  1 drivers
v0x561be8a3bc90_0 .net *"_ivl_101", 0 0, L_0x561be8e1a460;  1 drivers
v0x561be8a31f40_0 .net *"_ivl_103", 0 0, L_0x561be8e1a5e0;  1 drivers
v0x561be8a316d0_0 .net *"_ivl_105", 0 0, L_0x561be8e1a700;  1 drivers
v0x561be8a3d400_0 .net *"_ivl_108", 0 0, L_0x561be8e1a200;  1 drivers
v0x561be8a3d270_0 .net *"_ivl_110", 0 0, L_0x561be8e1aab0;  1 drivers
v0x561be8a3c2d0_0 .net *"_ivl_112", 0 0, L_0x561be8e1ac40;  1 drivers
v0x561be8a3a840_0 .net *"_ivl_114", 0 0, L_0x561be8e1ad50;  1 drivers
v0x561be8a360c0_0 .net *"_ivl_18", 0 0, L_0x561be8e18940;  1 drivers
v0x561be8a31de0_0 .net *"_ivl_20", 0 0, L_0x561be8e189b0;  1 drivers
v0x561be8a3a070_0 .net *"_ivl_201", 4 0, L_0x561be8e1e3d0;  1 drivers
v0x561be8a3d0e0_0 .net *"_ivl_203", 4 0, L_0x561be8e1e670;  1 drivers
v0x561be8a3a520_0 .net *"_ivl_204", 4 0, L_0x561be8e1e740;  1 drivers
L_0x7f2070d94258 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x561be8a3c780_0 .net/2u *"_ivl_24", 11 0, L_0x7f2070d94258;  1 drivers
v0x561be8a3b010_0 .net *"_ivl_26", 0 0, L_0x561be8e18b20;  1 drivers
v0x561be8a3d590_0 .net *"_ivl_33", 0 0, L_0x561be8e18e00;  1 drivers
L_0x7f2070d942a0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x561be8a319f0_0 .net/2u *"_ivl_34", 11 0, L_0x7f2070d942a0;  1 drivers
v0x561be8a3b330_0 .net *"_ivl_36", 0 0, L_0x561be8e18f10;  1 drivers
v0x561be8a3b650_0 .net *"_ivl_39", 0 0, L_0x561be8e19000;  1 drivers
v0x561be8a3c140_0 .net *"_ivl_41", 0 0, L_0x561be8e19190;  1 drivers
L_0x7f2070d94570 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be8a3b970_0 .net/2u *"_ivl_62", 11 0, L_0x7f2070d94570;  1 drivers
v0x561be8a3a6b0_0 .net *"_ivl_64", 0 0, L_0x561be8e19320;  1 drivers
v0x561be8a3a200_0 .net *"_ivl_66", 0 0, L_0x561be8e19470;  1 drivers
v0x561be8a3cdc0_0 .net *"_ivl_69", 0 0, L_0x561be8e195c0;  1 drivers
v0x561be8a3bfb0_0 .net *"_ivl_70", 0 0, L_0x561be8e196b0;  1 drivers
v0x561be8a3b4c0_0 .net *"_ivl_73", 0 0, L_0x561be8e197c0;  1 drivers
L_0x7f2070d945b8 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be8a3dbd0_0 .net/2u *"_ivl_76", 11 0, L_0x7f2070d945b8;  1 drivers
v0x561be8a3da40_0 .net *"_ivl_78", 0 0, L_0x561be8e19a90;  1 drivers
v0x561be8a3c460_0 .net *"_ivl_8", 0 0, L_0x561be8c81660;  1 drivers
v0x561be8a3a9d0_0 .net *"_ivl_81", 0 0, L_0x561be8e19b80;  1 drivers
v0x561be8a3d720_0 .net *"_ivl_83", 0 0, L_0x561be8e19bf0;  1 drivers
v0x561be8a3d8b0_0 .net *"_ivl_85", 0 0, L_0x561be8e19ce0;  1 drivers
v0x561be8a3dd60_0 .net *"_ivl_87", 0 0, L_0x561be8e199f0;  1 drivers
v0x561be8a3c910_0 .net *"_ivl_89", 0 0, L_0x561be8e19ea0;  1 drivers
L_0x7f2070d94600 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be8a32ae0_0 .net/2u *"_ivl_92", 11 0, L_0x7f2070d94600;  1 drivers
v0x561be8a3a390_0 .net *"_ivl_94", 0 0, L_0x561be8e1a110;  1 drivers
v0x561be8a3caa0_0 .net *"_ivl_97", 0 0, L_0x561be8e1a270;  1 drivers
v0x561be8a3be20_0 .net *"_ivl_99", 0 0, L_0x561be8e1a330;  1 drivers
v0x561be8a39d50_0 .net "a", 11 0, L_0x561be8de9550;  1 drivers
v0x561be8a3cf50_0 .net "access_phase", 0 0, L_0x561be8c82c30;  1 drivers
v0x561be8a39ee0_0 .net "addr_bytes_o", 1 0, L_0x561be8e1d0c0;  alias, 1 drivers
v0x561be8a32cc0_0 .net "addr_lanes_o", 1 0, L_0x561be8e1ce30;  alias, 1 drivers
v0x561be8a34690_0 .net "axi_err_i", 0 0, v0x561be8ca8f40_0;  alias, 1 drivers
v0x561be8a349a0_0 .net "burst_size_o", 3 0, L_0x561be8e1dbe0;  alias, 1 drivers
v0x561be8a347f0_0 .net "busy_i", 0 0, L_0x561be8e1ec20;  1 drivers
v0x561be8a34ec0_0 .net "clk_div_o", 2 0, L_0x561be8e1bbb0;  alias, 1 drivers
v0x561be8a32360_0 .var "clk_div_reg", 31 0;
v0x561be8a32e70_0 .net "cmd_addr_o", 31 0, L_0x561be8e1d960;  alias, 1 drivers
v0x561be8a32670_0 .var "cmd_addr_reg", 31 0;
v0x561be8a330a0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f2070d94768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8a321e0_0 .net "cmd_done_i", 0 0, L_0x7f2070d94768;  1 drivers
v0x561be8a32860_0 .var "cmd_done_latched", 0 0;
v0x561be8a339c0_0 .net "cmd_done_set_i", 0 0, v0x561be8da6eb0_0;  alias, 1 drivers
v0x561be8a33b70_0 .var "cmd_dummy_reg", 31 0;
v0x561be8a33cd0_0 .net "cmd_lanes_o", 1 0, L_0x561be8e1cc50;  alias, 1 drivers
v0x561be8a34b50_0 .net "cmd_len_o", 31 0, L_0x561be8e1d9d0;  alias, 1 drivers
v0x561be8a34d00_0 .var "cmd_len_reg", 31 0;
v0x561be8a344a0_0 .var "cmd_op_reg", 31 0;
v0x561be8be7cc0_0 .net "cmd_start_o", 0 0, v0x561be8a33860_0;  alias, 1 drivers
v0x561be8a334c0_0 .net "cmd_trig_ok", 0 0, L_0x561be8e1aea0;  1 drivers
v0x561be8a33860_0 .var "cmd_trig_q", 0 0;
v0x561be8a33670_0 .net "cmd_trig_wr", 0 0, L_0x561be8e19930;  1 drivers
v0x561be8a33280_0 .net "cmd_trigger_clr_i", 0 0, v0x561be8da8120_0;  alias, 1 drivers
v0x561be8d99890_0 .net "cpha_o", 0 0, L_0x561be8e1b380;  alias, 1 drivers
v0x561be8ccab10_0 .net "cpol_o", 0 0, L_0x561be8e1b4c0;  alias, 1 drivers
v0x561be88f3050_0 .net "cs_auto_o", 0 0, L_0x561be8e1bc50;  alias, 1 drivers
v0x561be88ffb40_0 .var "cs_ctrl_reg", 31 0;
v0x561be8cfafc0_0 .net "cs_delay_o", 1 0, L_0x561be8e1bf00;  alias, 1 drivers
v0x561be8cf8050_0 .net "cs_level_o", 1 0, L_0x561be8e1be60;  alias, 1 drivers
v0x561be8d146b0_0 .net "ctrl_enable_n", 0 0, L_0x561be8e19fa0;  1 drivers
v0x561be8ccfc00_0 .var "ctrl_reg", 31 0;
v0x561be88c0330_0 .net "ctrl_xip_n", 0 0, L_0x561be8e1a7f0;  1 drivers
v0x561be8912230_0 .net "data_lanes_o", 1 0, L_0x561be8e1ced0;  alias, 1 drivers
v0x561be8a30360_0 .net "dma_addr_o", 31 0, L_0x561be8e1e140;  alias, 1 drivers
v0x561be8a311d0_0 .var "dma_addr_reg", 31 0;
v0x561be8a30a30_0 .var "dma_cfg_reg", 31 0;
v0x561be8c88810_0 .net "dma_dir_o", 0 0, L_0x561be8e1de10;  alias, 1 drivers
L_0x7f2070d947b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8cb5fa0_0 .net "dma_done_i", 0 0, L_0x7f2070d947b0;  1 drivers
v0x561be8c817c0_0 .var "dma_done_latched", 0 0;
v0x561be8a39b50_0 .net "dma_done_set_i", 0 0, v0x561be8d99ef0_0;  alias, 1 drivers
v0x561be8dbf0b0_0 .net "dma_en_o", 0 0, L_0x561be8e1b9a0;  alias, 1 drivers
v0x561be8ddf660_0 .net "dma_len_o", 31 0, L_0x561be8e1e1b0;  alias, 1 drivers
v0x561be8de4fa0_0 .var "dma_len_reg", 31 0;
v0x561be8db1670_0 .net "dummy_cycles_o", 3 0, L_0x561be8e1d3f0;  alias, 1 drivers
v0x561be8dca4b0_0 .net "enable_o", 0 0, L_0x561be8e1b160;  alias, 1 drivers
L_0x7f2070d94690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8d9b000_0 .net "err_set_i", 0 0, L_0x7f2070d94690;  1 drivers
v0x561be8dc5450_0 .var "err_stat_reg", 31 0;
v0x561be8dab930_0 .net "extra_dummy_o", 7 0, L_0x561be8e1db40;  alias, 1 drivers
v0x561be8db8fa0_0 .net "fifo_rx_data_i", 31 0, L_0x561be8e1fa30;  alias, 1 drivers
v0x561be8dda640_0 .var "fifo_rx_data_q", 31 0;
L_0x7f2070d94720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8a314b0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f2070d94720;  1 drivers
v0x561be8c88450_0 .var "fifo_rx_pop_seen", 0 0;
v0x561be8c95630_0 .net "fifo_rx_re_o", 0 0, L_0x561be8e18d90;  alias, 1 drivers
v0x561be8cd91a0_0 .var "fifo_rx_re_q", 0 0;
v0x561be8cc3280_0 .net "fifo_tx_data_o", 31 0, L_0x561be8e18cd0;  alias, 1 drivers
L_0x7f2070d946d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8d541a0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f2070d946d8;  1 drivers
v0x561be8d0f040_0 .net "fifo_tx_we_o", 0 0, L_0x561be8e18bc0;  alias, 1 drivers
v0x561be8d545c0_0 .net "hold_en_o", 0 0, L_0x561be8e1ba40;  alias, 1 drivers
v0x561be8cc6700_0 .net "incr_addr_o", 0 0, L_0x561be8e1df00;  alias, 1 drivers
v0x561be8ccf750_0 .net "int_en_o", 4 0, L_0x561be8e1e330;  1 drivers
v0x561be8d06100_0 .var "int_en_reg", 31 0;
v0x561be8d5f8f0_0 .var "int_stat_reg", 31 0;
v0x561be8cc01f0_0 .net "irq", 0 0, L_0x561be8e1e880;  alias, 1 drivers
v0x561be8cb4e30_0 .net "is_write_o", 0 0, L_0x561be8e1d490;  alias, 1 drivers
v0x561be8cb4040_0 .net "lsb_first_o", 0 0, L_0x561be8e1b730;  1 drivers
v0x561be8cb40e0_0 .net "mode_bits_o", 7 0, L_0x561be8e1d740;  alias, 1 drivers
v0x561be8cce400_0 .net "mode_en_cfg_o", 0 0, L_0x561be8e1d1f0;  alias, 1 drivers
v0x561be8cca800_0 .net "opcode_o", 7 0, L_0x561be8e1d6a0;  alias, 1 drivers
L_0x7f2070d94840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8d515e0_0 .net "overrun_i", 0 0, L_0x7f2070d94840;  1 drivers
v0x561be8d51680_0 .net "paddr", 11 0, v0x561be8e06b90_0;  alias, 1 drivers
v0x561be8d399d0_0 .net "pclk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8d35e00_0 .net "penable", 0 0, v0x561be8e06c50_0;  alias, 1 drivers
v0x561be8d35ea0_0 .var "prdata", 31 0;
v0x561be8d5f360_0 .net "pready", 0 0, L_0x7f2070d941c8;  alias, 1 drivers
v0x561be8ddf7d0_0 .net "presetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8dda7b0_0 .net "psel", 0 0, v0x561be8e06e50_0;  alias, 1 drivers
v0x561be8dda850_0 .var "pslverr", 0 0;
v0x561be8dbf220_0 .net "pstrb", 3 0, v0x561be8e06f90_0;  alias, 1 drivers
L_0x7f2070d94210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x561be8db9110_0 .net "pstrb_eff", 3 0, L_0x7f2070d94210;  1 drivers
v0x561be8db17e0_0 .net "pwdata", 31 0, v0x561be8e07030_0;  alias, 1 drivers
v0x561be8db1880_0 .net "pwrite", 0 0, v0x561be8e07120_0;  alias, 1 drivers
v0x561be8dabaa0_0 .net "quad_en_o", 0 0, L_0x561be8e1b420;  alias, 1 drivers
v0x561be8d07990_0 .net "read_phase", 0 0, L_0x561be8de94e0;  1 drivers
v0x561be8d07a30_0 .var "ro_addr", 0 0;
v0x561be8cf7a00_0 .net "rx_full_i", 0 0, L_0x561be8e1f7c0;  alias, 1 drivers
v0x561be8cc3ca0_0 .net "rx_level_i", 3 0, L_0x561be8e1ee20;  1 drivers
v0x561be8cc6bb0_0 .net "setup_phase", 0 0, L_0x561be8c828d0;  1 drivers
L_0x7f2070d947f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8cc7580_0 .net "timeout_i", 0 0, L_0x7f2070d947f8;  1 drivers
v0x561be8ccaf60_0 .net "tx_empty_i", 0 0, L_0x561be8e1f4c0;  alias, 1 drivers
v0x561be8ce07d0_0 .net "tx_level_i", 3 0, L_0x561be8e1ed80;  1 drivers
L_0x7f2070d94888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8cd9590_0 .net "underrun_i", 0 0, L_0x7f2070d94888;  1 drivers
v0x561be8c94e40_0 .var "valid_addr", 0 0;
v0x561be8ca5230_0 .net "wp_en_o", 0 0, L_0x7f2070d94648;  alias, 1 drivers
v0x561be8cecac0_0 .net "wr_ok", 0 0, L_0x561be8e18a20;  1 drivers
v0x561be8cec880_0 .net "write_phase", 0 0, L_0x561be8c12ba0;  1 drivers
v0x561be8d074d0_0 .net "xip_active_i", 0 0, v0x561be8df3c90_0;  alias, 1 drivers
v0x561be8d07590_0 .net "xip_addr_bytes_o", 1 0, L_0x561be8e1c0e0;  alias, 1 drivers
v0x561be8d06fd0_0 .var "xip_cfg_reg", 31 0;
v0x561be8d06850_0 .var "xip_cmd_reg", 31 0;
v0x561be8cceb20_0 .net "xip_cont_read_o", 0 0, L_0x561be8e1c410;  alias, 1 drivers
v0x561be8cc5d60_0 .net "xip_data_lanes_o", 1 0, L_0x561be8e1c180;  alias, 1 drivers
v0x561be8cc5e20_0 .net "xip_dummy_cycles_o", 3 0, L_0x561be8e1c370;  alias, 1 drivers
v0x561be8cc6060_0 .net "xip_en_o", 0 0, L_0x561be8e1b250;  alias, 1 drivers
v0x561be8cc6120_0 .net "xip_mode_bits_o", 7 0, L_0x561be8e1cbb0;  alias, 1 drivers
v0x561be8cc5290_0 .net "xip_mode_en_o", 0 0, L_0x561be8e1c6e0;  alias, 1 drivers
v0x561be8cc5330_0 .net "xip_read_op_o", 7 0, L_0x561be8e1c940;  alias, 1 drivers
v0x561be8cc5850_0 .net "xip_write_en_o", 0 0, L_0x561be8e1c780;  alias, 1 drivers
v0x561be8cc5910_0 .net "xip_write_op_o", 7 0, L_0x561be8e1c9e0;  alias, 1 drivers
E_0x561be8de9340/0 .event edge, v0x561be8d07990_0, v0x561be8c94e40_0, v0x561be8a39d50_0, v0x561be8ccfc00_0;
E_0x561be8de9340/1 .event edge, v0x561be8cc3ca0_0, v0x561be8ce07d0_0, v0x561be8a347f0_0, v0x561be8d074d0_0;
E_0x561be8de9340/2 .event edge, v0x561be8a32860_0, v0x561be8c817c0_0, v0x561be8d06100_0, v0x561be8d5f8f0_0;
E_0x561be8de9340/3 .event edge, v0x561be8a32360_0, v0x561be88ffb40_0, v0x561be8d06fd0_0, v0x561be8d06850_0;
E_0x561be8de9340/4 .event edge, v0x561be8a330a0_0, v0x561be8a344a0_0, v0x561be8a32670_0, v0x561be8a34d00_0;
E_0x561be8de9340/5 .event edge, v0x561be8a33b70_0, v0x561be8a30a30_0, v0x561be8a311d0_0, v0x561be8de4fa0_0;
E_0x561be8de9340/6 .event edge, v0x561be8dda640_0, v0x561be8cf7a00_0, v0x561be8ccaf60_0, v0x561be8dc5450_0;
E_0x561be8de9340 .event/or E_0x561be8de9340/0, E_0x561be8de9340/1, E_0x561be8de9340/2, E_0x561be8de9340/3, E_0x561be8de9340/4, E_0x561be8de9340/5, E_0x561be8de9340/6;
E_0x561be8de9790/0 .event edge, v0x561be8cec880_0, v0x561be8c94e40_0, v0x561be8d07a30_0, v0x561be8a39d50_0;
E_0x561be8de9790/1 .event edge, v0x561be8db9110_0, v0x561be8db17e0_0, v0x561be8a347f0_0;
E_0x561be8de9790 .event/or E_0x561be8de9790/0, E_0x561be8de9790/1;
E_0x561be8de97d0 .event edge, v0x561be8a39d50_0;
L_0x561be8e18b20 .cmp/eq 12, L_0x561be8de9550, L_0x7f2070d94258;
L_0x561be8e18f10 .cmp/eq 12, L_0x561be8de9550, L_0x7f2070d942a0;
L_0x561be8e19190 .reduce/nor v0x561be8c88450_0;
L_0x561be8e19320 .cmp/eq 12, L_0x561be8de9550, L_0x7f2070d94570;
L_0x561be8e195c0 .part L_0x7f2070d94210, 1, 1;
L_0x561be8e197c0 .part v0x561be8e07030_0, 8, 1;
L_0x561be8e19a90 .cmp/eq 12, L_0x561be8de9550, L_0x7f2070d945b8;
L_0x561be8e19bf0 .part L_0x7f2070d94210, 0, 1;
L_0x561be8e199f0 .part v0x561be8e07030_0, 0, 1;
L_0x561be8e19ea0 .part v0x561be8ccfc00_0, 0, 1;
L_0x561be8e19fa0 .functor MUXZ 1, L_0x561be8e19ea0, L_0x561be8e199f0, L_0x561be8e19ce0, C4<>;
L_0x561be8e1a110 .cmp/eq 12, L_0x561be8de9550, L_0x7f2070d94600;
L_0x561be8e1a330 .part L_0x7f2070d94210, 0, 1;
L_0x561be8e1a5e0 .part v0x561be8e07030_0, 1, 1;
L_0x561be8e1a700 .part v0x561be8ccfc00_0, 1, 1;
L_0x561be8e1a7f0 .functor MUXZ 1, L_0x561be8e1a700, L_0x561be8e1a5e0, L_0x561be8e1a460, C4<>;
L_0x561be8e1b160 .part v0x561be8ccfc00_0, 0, 1;
L_0x561be8e1b250 .part v0x561be8ccfc00_0, 1, 1;
L_0x561be8e1b420 .part v0x561be8ccfc00_0, 2, 1;
L_0x561be8e1b4c0 .part v0x561be8ccfc00_0, 3, 1;
L_0x561be8e1b380 .part v0x561be8ccfc00_0, 4, 1;
L_0x561be8e1b730 .part v0x561be8ccfc00_0, 5, 1;
L_0x561be8e1b9a0 .part v0x561be8ccfc00_0, 6, 1;
L_0x561be8e1ba40 .part v0x561be8ccfc00_0, 9, 1;
L_0x561be8e1bbb0 .part v0x561be8a32360_0, 0, 3;
L_0x561be8e1bc50 .part v0x561be88ffb40_0, 0, 1;
L_0x561be8e1be60 .part v0x561be88ffb40_0, 1, 2;
L_0x561be8e1bf00 .part v0x561be88ffb40_0, 3, 2;
L_0x561be8e1c0e0 .part v0x561be8d06fd0_0, 0, 2;
L_0x561be8e1c180 .part v0x561be8d06fd0_0, 2, 2;
L_0x561be8e1c370 .part v0x561be8d06fd0_0, 4, 4;
L_0x561be8e1c410 .part v0x561be8d06fd0_0, 8, 1;
L_0x561be8e1c6e0 .part v0x561be8d06fd0_0, 9, 1;
L_0x561be8e1c780 .part v0x561be8d06fd0_0, 10, 1;
L_0x561be8e1c940 .part v0x561be8d06850_0, 0, 8;
L_0x561be8e1c9e0 .part v0x561be8d06850_0, 8, 8;
L_0x561be8e1cbb0 .part v0x561be8d06850_0, 16, 8;
L_0x561be8e1cc50 .part v0x561be8a330a0_0, 0, 2;
L_0x561be8e1ce30 .part v0x561be8a330a0_0, 2, 2;
L_0x561be8e1ced0 .part v0x561be8a330a0_0, 4, 2;
L_0x561be8e1d0c0 .part v0x561be8a330a0_0, 6, 2;
L_0x561be8e1d1f0 .part v0x561be8a330a0_0, 13, 1;
L_0x561be8e1d3f0 .part v0x561be8a330a0_0, 8, 4;
L_0x561be8e1d490 .part v0x561be8a330a0_0, 12, 1;
L_0x561be8e1d6a0 .part v0x561be8a344a0_0, 0, 8;
L_0x561be8e1d740 .part v0x561be8a344a0_0, 8, 8;
L_0x561be8e1db40 .part v0x561be8a33b70_0, 0, 8;
L_0x561be8e1dbe0 .part v0x561be8a30a30_0, 0, 4;
L_0x561be8e1de10 .part v0x561be8a30a30_0, 4, 1;
L_0x561be8e1df00 .part v0x561be8a30a30_0, 5, 1;
L_0x561be8e1e330 .part v0x561be8d06100_0, 0, 5;
L_0x561be8e1e3d0 .part v0x561be8d06100_0, 0, 5;
L_0x561be8e1e670 .part v0x561be8d5f8f0_0, 0, 5;
L_0x561be8e1e880 .reduce/or L_0x561be8e1e740;
S_0x561be8ccc020 .scope begin, "$unm_blk_39" "$unm_blk_39" 6 323, 6 323 0, S_0x561be8cf96a0;
 .timescale 0 0;
v0x561be8a3acf0_0 .var "next_ctrl", 31 0;
S_0x561be8ccbd30 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x561be8cf96a0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x561be8ccbd30
v0x561be8a3ab60_0 .var "cur", 31 0;
v0x561be8a3b7e0_0 .var "data", 31 0;
TD_top_cmd_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x561be8a3b7e0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x561be8a3ab60_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x561be8a3b7e0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x561be8a3ab60_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %load/vec4 v0x561be8a3b7e0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x561be8a3ab60_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0x561be8a3b7e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x561be8a3ab60_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x561be8cc8420 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x561be8d52c20 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x561be8d52c60 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x561be8d52ca0 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x561be8d52ce0 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x561be8d52d20 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x561be8d52d60 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x561be8d52da0 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x561be8d52de0 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x561be8d52e20 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x561be8d52e60 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x561be8e211b0 .functor AND 1, v0x561be8ca6690_0, L_0x561be8e23540, C4<1>, C4<1>;
L_0x561be8e21220 .functor NOT 1, v0x561be8d99f90_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e21290 .functor AND 1, L_0x561be8e23540, L_0x561be8e21220, C4<1>, C4<1>;
L_0x561be8e21ed0 .functor NOT 1, v0x561be8e07600_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22690 .functor NOT 1, v0x561be8e07600_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e227f0 .functor BUFZ 32, v0x561be8cfad30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e228f0 .functor BUFZ 1, v0x561be8d08ae0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22a40 .functor BUFZ 1, v0x561be8cc4ca0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22b90 .functor BUFZ 32, v0x561be8d09a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e22c50 .functor BUFZ 1, v0x561be8d0ca50_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22d50 .functor BUFZ 32, v0x561be8c91650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e22e50 .functor BUFZ 1, v0x561be8d9a250_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22fc0 .functor BUFZ 32, v0x561be8cda2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e230c0 .functor BUFZ 1, v0x561be8ce4c80_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e22f50 .functor BUFZ 4, v0x561be8ce54d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x561be8e232d0 .functor BUFZ 1, v0x561be8c90f10_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23460 .functor BUFZ 1, v0x561be8d157a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f2070d949f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561be8d0cf10_0 .net/2u *"_ivl_0", 4 0, L_0x7f2070d949f0;  1 drivers
v0x561be8cddbd0_0 .net *"_ivl_10", 0 0, L_0x561be8e21220;  1 drivers
v0x561be8cdb130_0 .net *"_ivl_16", 29 0, L_0x561be8e213a0;  1 drivers
L_0x7f2070d94a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8c9aa10_0 .net *"_ivl_18", 1 0, L_0x7f2070d94a80;  1 drivers
L_0x7f2070d94ac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8c93e60_0 .net/2u *"_ivl_20", 3 0, L_0x7f2070d94ac8;  1 drivers
v0x561be8c9a590_0 .net *"_ivl_22", 0 0, L_0x561be8e21580;  1 drivers
L_0x7f2070d94b10 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x561be8c9a650_0 .net/2u *"_ivl_24", 3 0, L_0x7f2070d94b10;  1 drivers
v0x561be8c9a110_0 .net *"_ivl_28", 31 0, L_0x561be8e21840;  1 drivers
L_0x7f2070d94b58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8c99c90_0 .net *"_ivl_31", 27 0, L_0x7f2070d94b58;  1 drivers
v0x561be8c99810_0 .net *"_ivl_35", 3 0, L_0x561be8e21b10;  1 drivers
L_0x7f2070d94ba0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8c99390_0 .net/2u *"_ivl_38", 27 0, L_0x7f2070d94ba0;  1 drivers
L_0x7f2070d94a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561be8c98f10_0 .net/2u *"_ivl_4", 4 0, L_0x7f2070d94a38;  1 drivers
v0x561be8c98a90_0 .net *"_ivl_40", 31 0, L_0x561be8e21ca0;  1 drivers
v0x561be8c986a0_0 .net *"_ivl_44", 29 0, L_0x561be8e21de0;  1 drivers
L_0x7f2070d94be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8c93a20_0 .net *"_ivl_46", 1 0, L_0x7f2070d94be8;  1 drivers
L_0x7f2070d94c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561be8cadf00_0 .net/2u *"_ivl_48", 0 0, L_0x7f2070d94c30;  1 drivers
L_0x7f2070d94c78 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561be8cac880_0 .net/2u *"_ivl_52", 4 0, L_0x7f2070d94c78;  1 drivers
v0x561be8cac920_0 .net *"_ivl_54", 4 0, L_0x561be8e221f0;  1 drivers
v0x561be8cab340_0 .var "addr_r", 31 0;
v0x561be8cab3e0_0 .net "araddr_o", 31 0, L_0x561be8e227f0;  alias, 1 drivers
v0x561be8caa9f0_0 .net "araddr_w", 31 0, v0x561be8cfad30_0;  1 drivers
v0x561be8caaab0_0 .net "arready_i", 0 0, v0x561be8e00e40_0;  alias, 1 drivers
v0x561be8caa0a0_0 .net "arvalid_o", 0 0, L_0x561be8e228f0;  alias, 1 drivers
v0x561be8caa140_0 .net "arvalid_w", 0 0, v0x561be8d08ae0_0;  1 drivers
v0x561be8ca9c60_0 .net "awaddr_o", 31 0, L_0x561be8e22d50;  alias, 1 drivers
v0x561be8ca9d00_0 .net "awaddr_w", 31 0, v0x561be8c91650_0;  1 drivers
v0x561be8ca9820_0 .net "awready_i", 0 0, v0x561be8e010c0_0;  alias, 1 drivers
v0x561be8ca9380_0 .net "awvalid_o", 0 0, L_0x561be8e22e50;  alias, 1 drivers
v0x561be8ca9420_0 .net "awvalid_w", 0 0, v0x561be8d9a250_0;  1 drivers
v0x561be8ca8f40_0 .var "axi_err_o", 0 0;
v0x561be8ca8b00_0 .net "beats_level", 4 0, L_0x561be8e22080;  1 drivers
v0x561be8ca8ba0_0 .net "beats_w", 3 0, L_0x561be8e21bb0;  1 drivers
v0x561be8ca8660_0 .net "bready_o", 0 0, L_0x561be8e232d0;  alias, 1 drivers
v0x561be8ca8700_0 .net "bready_w", 0 0, v0x561be8c90f10_0;  1 drivers
v0x561be8ca72f0_0 .net "bresp_i", 1 0, v0x561be8e012a0_0;  alias, 1 drivers
v0x561be8ca7390_0 .var "burst_len_r", 31 0;
v0x561be8ca6eb0_0 .net "burst_size_i", 3 0, L_0x561be8e1dbe0;  alias, 1 drivers
v0x561be8ca6a10_0 .var "burst_size_r", 3 0;
v0x561be8ca6ad0_0 .net "burst_words_w", 3 0, L_0x561be8e21670;  1 drivers
v0x561be8ca65d0_0 .net "busy_o", 0 0, L_0x561be8e211b0;  alias, 1 drivers
v0x561be8ca6690_0 .var "busy_r", 0 0;
v0x561be8ca6190_0 .net "bvalid_i", 0 0, v0x561be8e01340_0;  alias, 1 drivers
v0x561be8ca5c20_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8ca5cc0_0 .net "data_out_w", 31 0, v0x561be8d09a60_0;  1 drivers
v0x561be8ca5780_0 .net "dma_addr_i", 31 0, L_0x561be8e1e140;  alias, 1 drivers
v0x561be8c949d0_0 .net "dma_dir_i", 0 0, L_0x561be8e1de10;  alias, 1 drivers
v0x561be8d99ef0_0 .var "dma_done_set_o", 0 0;
v0x561be8d99f90_0 .var "dma_en_d", 0 0;
v0x561be8cebb50_0 .net "dma_en_i", 0 0, L_0x561be8e23540;  1 drivers
v0x561be8cebbf0_0 .net "dma_len_i", 31 0, L_0x561be8e1e1b0;  alias, 1 drivers
v0x561be8ccb880_0 .net "fifo_rx_data_i", 31 0, L_0x561be8e1fa30;  alias, 1 drivers
v0x561be8ccb920_0 .net "fifo_rx_re_o", 0 0, L_0x561be8e23460;  alias, 1 drivers
v0x561be8cd9d80_0 .net "fifo_tx_data_o", 31 0, L_0x561be8e22b90;  alias, 1 drivers
v0x561be8cd9e40_0 .net "fifo_tx_we_o", 0 0, L_0x561be8e22c50;  alias, 1 drivers
v0x561be8ce0350_0 .net "incr_addr_i", 0 0, L_0x561be8e1df00;  alias, 1 drivers
v0x561be8ce03f0_0 .var "incr_addr_r", 0 0;
v0x561be8cdd0a0_0 .net "len_w", 31 0, L_0x561be8e21f40;  1 drivers
v0x561be8cdd180_0 .net "rd_done", 0 0, v0x561be8d09f20_0;  1 drivers
v0x561be8ceecf0_0 .net "rd_en_w", 0 0, v0x561be8d157a0_0;  1 drivers
v0x561be8ceedc0_0 .var "rd_start", 0 0;
v0x561be8cee970_0 .net "rdata_i", 31 0, v0x561be8e01700_0;  alias, 1 drivers
v0x561be8ceea40_0 .var "rem_bytes_r", 31 0;
v0x561be8cee5f0_0 .net "rem_lt_burst", 0 0, L_0x561be8e21980;  1 drivers
v0x561be8cee690_0 .net "rem_words_w", 31 0, L_0x561be8e21440;  1 drivers
v0x561be8cee270_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8cee310_0 .net "rready_o", 0 0, L_0x561be8e22a40;  alias, 1 drivers
v0x561be8cedef0_0 .net "rready_w", 0 0, v0x561be8cc4ca0_0;  1 drivers
v0x561be8cedf90_0 .net "rresp_i", 1 0, v0x561be8e019f0_0;  alias, 1 drivers
v0x561be8cedb70_0 .net "rvalid_i", 0 0, v0x561be8e01a90_0;  alias, 1 drivers
v0x561be8cedc10_0 .net "rx_data_ok", 0 0, L_0x561be8e224b0;  1 drivers
v0x561be8ced7f0_0 .net "rx_empty", 0 0, L_0x561be8e21070;  1 drivers
v0x561be8ced890_0 .net "rx_level_i", 4 0, L_0x561be8e1faa0;  alias, 1 drivers
v0x561be8ced470_0 .net "start_pulse", 0 0, L_0x561be8e21290;  1 drivers
v0x561be8ced530_0 .var "start_q_qspi", 0 0;
v0x561be8ced0f0_0 .var "state", 2 0;
v0x561be8ced1d0_0 .net "tx_full", 0 0, L_0x561be8e20f30;  1 drivers
v0x561be8cecd70_0 .net "tx_level_i", 4 0, L_0x561be8e1f6c0;  alias, 1 drivers
v0x561be8cece30_0 .net "tx_space_ok", 0 0, L_0x561be8e22330;  1 drivers
v0x561be8c96eb0_0 .net "wdata_o", 31 0, L_0x561be8e22fc0;  alias, 1 drivers
v0x561be8c96f90_0 .net "wdata_w", 31 0, v0x561be8cda2c0_0;  1 drivers
v0x561be8cad8a0_0 .net "wr_done", 0 0, v0x561be8c912b0_0;  1 drivers
v0x561be8cad970_0 .net "wr_en_w", 0 0, v0x561be8d0ca50_0;  1 drivers
v0x561be8cad4c0_0 .var "wr_start", 0 0;
v0x561be8cad590_0 .net "wready_i", 0 0, v0x561be8e01c70_0;  alias, 1 drivers
v0x561be8cabe10_0 .net "wstrb_o", 3 0, L_0x561be8e22f50;  alias, 1 drivers
v0x561be8cabeb0_0 .net "wstrb_w", 3 0, v0x561be8ce54d0_0;  1 drivers
v0x561be8cabac0_0 .net "wvalid_o", 0 0, L_0x561be8e230c0;  alias, 1 drivers
v0x561be8cabb60_0 .net "wvalid_w", 0 0, v0x561be8ce4c80_0;  1 drivers
L_0x561be8e20f30 .cmp/eq 5, L_0x561be8e1f6c0, L_0x7f2070d949f0;
L_0x561be8e21070 .cmp/eq 5, L_0x561be8e1faa0, L_0x7f2070d94a38;
L_0x561be8e213a0 .part v0x561be8ceea40_0, 2, 30;
L_0x561be8e21440 .concat [ 30 2 0 0], L_0x561be8e213a0, L_0x7f2070d94a80;
L_0x561be8e21580 .cmp/eq 4, v0x561be8ca6a10_0, L_0x7f2070d94ac8;
L_0x561be8e21670 .functor MUXZ 4, v0x561be8ca6a10_0, L_0x7f2070d94b10, L_0x561be8e21580, C4<>;
L_0x561be8e21840 .concat [ 4 28 0 0], L_0x561be8e21670, L_0x7f2070d94b58;
L_0x561be8e21980 .cmp/gt 32, L_0x561be8e21840, L_0x561be8e21440;
L_0x561be8e21b10 .part L_0x561be8e21440, 0, 4;
L_0x561be8e21bb0 .functor MUXZ 4, L_0x561be8e21670, L_0x561be8e21b10, L_0x561be8e21980, C4<>;
L_0x561be8e21ca0 .concat [ 4 28 0 0], L_0x561be8e21bb0, L_0x7f2070d94ba0;
L_0x561be8e21de0 .part L_0x561be8e21ca0, 0, 30;
L_0x561be8e21f40 .concat [ 2 30 0 0], L_0x7f2070d94be8, L_0x561be8e21de0;
L_0x561be8e22080 .concat [ 4 1 0 0], L_0x561be8e21bb0, L_0x7f2070d94c30;
L_0x561be8e221f0 .arith/sub 5, L_0x7f2070d94c78, L_0x561be8e22080;
L_0x561be8e22330 .cmp/ge 5, L_0x561be8e221f0, L_0x561be8e1f6c0;
L_0x561be8e224b0 .cmp/ge 5, L_0x561be8e1faa0, L_0x561be8e22080;
L_0x561be8e22550 .part v0x561be8ca7390_0, 0, 16;
L_0x561be8e22700 .part v0x561be8ca7390_0, 0, 16;
S_0x561be8cc8130 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x561be8cc8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x561be8903250 .param/l "ADDR" 1 7 360, C4<01>;
P_0x561be8903290 .param/l "DATA" 1 7 360, C4<10>;
P_0x561be89032d0 .param/l "IDLE" 1 7 360, C4<00>;
P_0x561be8903310 .param/l "RESP" 1 7 360, C4<11>;
v0x561be8cc4f90_0 .net "addr", 31 0, v0x561be8cab340_0;  1 drivers
v0x561be8cf7da0_0 .var "addr_reg", 31 0;
v0x561be8cfad30_0 .var "araddr", 31 0;
v0x561be8cfadf0_0 .net "arready", 0 0, v0x561be8e00e40_0;  alias, 1 drivers
v0x561be8d08ae0_0 .var "arvalid", 0 0;
v0x561be8d08310_0 .var "arvalid_r", 0 0;
v0x561be8d083d0_0 .var "busy", 0 0;
v0x561be8d07e50_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8d07ef0_0 .var "count", 15 0;
v0x561be8d09a60_0 .var "data_out", 31 0;
v0x561be8d09f20_0 .var "done", 0 0;
v0x561be8d09fe0_0 .net "full", 0 0, L_0x561be8e20f30;  alias, 1 drivers
v0x561be8d0ad70_0 .net "rdata", 31 0, v0x561be8e01700_0;  alias, 1 drivers
v0x561be8cc4be0_0 .net "reset", 0 0, L_0x561be8e21ed0;  1 drivers
v0x561be8cc4ca0_0 .var "rready", 0 0;
v0x561be8d0a3e0_0 .net "rvalid", 0 0, v0x561be8e01a90_0;  alias, 1 drivers
v0x561be8d0a480_0 .net "start", 0 0, v0x561be8ceedc0_0;  1 drivers
v0x561be8d0b660_0 .var "state", 1 0;
v0x561be8d0bea0_0 .net "transfer_size", 15 0, L_0x561be8e22550;  1 drivers
v0x561be8d0ca50_0 .var "wr_en", 0 0;
S_0x561be8cf8ab0 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x561be8cc8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x561be8d9a530 .param/l "ADDR" 1 7 460, C4<01>;
P_0x561be8d9a570 .param/l "DATA" 1 7 460, C4<10>;
P_0x561be8d9a5b0 .param/l "IDLE" 1 7 460, C4<00>;
P_0x561be8d9a5f0 .param/l "RESP" 1 7 460, C4<11>;
v0x561be8d0cfb0_0 .net "addr", 31 0, v0x561be8cab340_0;  alias, 1 drivers
v0x561be8c91590_0 .var "addr_reg", 31 0;
v0x561be8c91650_0 .var "awaddr", 31 0;
v0x561be8d9a190_0 .net "awready", 0 0, v0x561be8e010c0_0;  alias, 1 drivers
v0x561be8d9a250_0 .var "awvalid", 0 0;
v0x561be8c90e50_0 .var "awvalid_r", 0 0;
v0x561be8c90f10_0 .var "bready", 0 0;
v0x561be8c90ad0_0 .var "busy", 0 0;
v0x561be8c90b90_0 .net "bvalid", 0 0, v0x561be8e01340_0;  alias, 1 drivers
v0x561be8c90630_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8c906d0_0 .var "count", 15 0;
v0x561be8c911f0_0 .net "data_in", 31 0, L_0x561be8e1fa30;  alias, 1 drivers
v0x561be8c912b0_0 .var "done", 0 0;
v0x561be8cf9130_0 .net "empty", 0 0, L_0x561be8e21070;  alias, 1 drivers
v0x561be8cf91f0_0 .var "have_word", 0 0;
v0x561be8d156e0_0 .var "hold_bready", 0 0;
v0x561be8d157a0_0 .var "rd_en", 0 0;
v0x561be8d14900_0 .var "rd_pending", 0 0;
v0x561be8d149c0_0 .net "reset", 0 0, L_0x561be8e22690;  1 drivers
v0x561be8d132b0_0 .net "start", 0 0, v0x561be8cad4c0_0;  1 drivers
v0x561be8d13370_0 .var "state", 1 0;
v0x561be8cda200_0 .net "transfer_size", 15 0, L_0x561be8e22700;  1 drivers
v0x561be8cda2c0_0 .var "wdata", 31 0;
v0x561be8cec240_0 .var "word_q", 31 0;
v0x561be8ce5410_0 .net "wready", 0 0, v0x561be8e01c70_0;  alias, 1 drivers
v0x561be8ce54d0_0 .var "wstrb", 3 0;
v0x561be8ce4c80_0 .var "wvalid", 0 0;
v0x561be8ce4d40_0 .var "wvalid_r", 0 0;
S_0x561be8cf8e90 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x561be8ccebf0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x561be8ccec30 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x561be8e1fa30 .functor BUFZ 32, v0x561be8cd0160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e1faa0 .functor BUFZ 5, v0x561be8cd0930_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f2070d94960 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca2580_0 .net/2u *"_ivl_0", 4 0, L_0x7f2070d94960;  1 drivers
L_0x7f2070d949a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561be8cd0c70_0 .net/2u *"_ivl_4", 4 0, L_0x7f2070d949a8;  1 drivers
v0x561be8cd0890_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8cd0930_0 .var "count", 4 0;
v0x561be8cd04b0_0 .net "empty_o", 0 0, L_0x561be8e1f8f0;  alias, 1 drivers
v0x561be8cd3b40_0 .net "full_o", 0 0, L_0x561be8e1f7c0;  alias, 1 drivers
v0x561be8cd3be0_0 .net "level_o", 4 0, L_0x561be8e1faa0;  alias, 1 drivers
v0x561be8cd3760 .array "mem", 15 0, 31 0;
v0x561be8cd3800_0 .net "rd_data_o", 31 0, L_0x561be8e1fa30;  alias, 1 drivers
v0x561be8cd0160_0 .var "rd_data_r", 31 0;
v0x561be8cd0240_0 .net "rd_en_i", 0 0, L_0x561be8e1fc40;  1 drivers
v0x561be8cd3380_0 .var "rd_ptr", 3 0;
v0x561be8cd3460_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8cd2fa0_0 .net "wr_data_i", 31 0, v0x561be8def260_0;  alias, 1 drivers
v0x561be8cd3080_0 .net "wr_en_i", 0 0, v0x561be8def3a0_0;  alias, 1 drivers
v0x561be8cd2bc0_0 .var "wr_ptr", 3 0;
L_0x561be8e1f7c0 .cmp/eq 5, v0x561be8cd0930_0, L_0x7f2070d94960;
L_0x561be8e1f8f0 .cmp/eq 5, v0x561be8cd0930_0, L_0x7f2070d949a8;
S_0x561be8cd27e0 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x561be8cecb80 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x561be8cecbc0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x561be8e1f6c0 .functor BUFZ 5, v0x561be8d63a20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f2070d948d0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561be8c903e0_0 .net/2u *"_ivl_0", 4 0, L_0x7f2070d948d0;  1 drivers
L_0x7f2070d94918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561be8d607b0_0 .net/2u *"_ivl_4", 4 0, L_0x7f2070d94918;  1 drivers
v0x561be8d60890_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8d63a20_0 .var "count", 4 0;
v0x561be8d63ac0_0 .net "empty_o", 0 0, L_0x561be8e1f4c0;  alias, 1 drivers
v0x561be8d628c0_0 .net "full_o", 0 0, L_0x561be8e1f170;  alias, 1 drivers
v0x561be8d62960_0 .net "level_o", 4 0, L_0x561be8e1f6c0;  alias, 1 drivers
v0x561be8d61760 .array "mem", 15 0, 31 0;
v0x561be8d61800_0 .net "rd_data_o", 31 0, v0x561be8cf7110_0;  alias, 1 drivers
v0x561be8cf7110_0 .var "rd_data_r", 31 0;
v0x561be8cf71d0_0 .net "rd_en_i", 0 0, L_0x561be8e26b90;  alias, 1 drivers
v0x561be8cc6360_0 .var "rd_ptr", 3 0;
v0x561be8cc6420_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8cc5b90_0 .net "wr_data_i", 31 0, L_0x561be8e1f030;  alias, 1 drivers
v0x561be8cc5c70_0 .net "wr_en_i", 0 0, L_0x561be8e1ef20;  alias, 1 drivers
v0x561be8d52f00_0 .var "wr_ptr", 3 0;
L_0x561be8e1f170 .cmp/eq 5, v0x561be8d63a20_0, L_0x7f2070d948d0;
L_0x561be8e1f4c0 .cmp/eq 5, v0x561be8d63a20_0, L_0x7f2070d94918;
S_0x561be8cd2020 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x561be88cedd0 .param/l "ADDR_BIT" 1 10 229, C4<0011>;
P_0x561be88cee10 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x561be88cee50 .param/l "CMD_BIT" 1 10 228, C4<0010>;
P_0x561be88cee90 .param/l "CS_DELAY_SHIFT" 1 10 256, +C4<00000000000000000000000000000100>;
P_0x561be88ceed0 .param/l "CS_DONE" 1 10 234, C4<1000>;
P_0x561be88cef10 .param/l "CS_HOLD" 1 10 233, C4<0111>;
P_0x561be88cef50 .param/l "CS_SETUP" 1 10 227, C4<0001>;
P_0x561be88cef90 .param/l "DATA_BIT" 1 10 232, C4<0110>;
P_0x561be88cefd0 .param/l "DUMMY_BIT" 1 10 231, C4<0101>;
P_0x561be88cf010 .param/l "ERASE" 1 10 235, C4<1001>;
P_0x561be88cf050 .param/l "IDLE" 1 10 226, C4<0000>;
P_0x561be88cf090 .param/l "MODE_BIT" 1 10 230, C4<0100>;
P_0x561be88cf0d0 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 252, +C4<00000000000000000000000001000000>;
P_0x561be88cf110 .param/l "RD_SETUP" 1 10 237, C4<1011>;
P_0x561be88cf150 .param/l "WR_SETUP" 1 10 236, C4<1010>;
L_0x561be8e27280 .functor XNOR 1, v0x561be8def9e0_0, L_0x561be8e257b0, C4<0>, C4<0>;
L_0x561be8e27380 .functor AND 1, v0x561be8def760_0, L_0x561be8e27280, C4<1>, C4<1>;
L_0x561be8e273f0 .functor XOR 1, v0x561be8def9e0_0, L_0x561be8e257b0, C4<0>, C4<0>;
L_0x561be8e274b0 .functor AND 1, v0x561be8def760_0, L_0x561be8e273f0, C4<1>, C4<1>;
L_0x561be8e27830 .functor BUFZ 1, L_0x561be8e275c0, C4<0>, C4<0>, C4<0>;
L_0x561be8e27d00 .functor AND 1, L_0x561be8e28c80, L_0x561be8e28df0, C4<1>, C4<1>;
L_0x561be8e291a0 .functor OR 1, L_0x561be8e27d00, L_0x561be8e28f80, C4<0>, C4<0>;
L_0x561be8e296b0 .functor AND 1, L_0x561be8e29390, L_0x561be8e29570, C4<1>, C4<1>;
L_0x561be8e299b0 .functor AND 1, L_0x561be8e296b0, L_0x561be8e29810, C4<1>, C4<1>;
L_0x561be8e29bb0 .functor AND 1, L_0x561be8e299b0, L_0x561be8e29ac0, C4<1>, C4<1>;
L_0x561be8e29ed0 .functor AND 1, L_0x561be8e29bb0, L_0x561be8e29d20, C4<1>, C4<1>;
L_0x561be8e29fe0 .functor AND 1, L_0x561be8e29ed0, L_0x561be8e27830, C4<1>, C4<1>;
L_0x561be8e2a2f0 .functor AND 1, L_0x561be8e29fe0, L_0x561be8e2a4d0, C4<1>, C4<1>;
L_0x561be8e2a880 .functor AND 1, L_0x561be8e2a2f0, L_0x561be8e2a6b0, C4<1>, C4<1>;
L_0x561be8e2a0f0 .functor AND 1, L_0x561be8e2aa10, L_0x561be8e27830, C4<1>, C4<1>;
L_0x561be8e2aeb0 .functor AND 1, L_0x561be8e2a0f0, L_0x561be8e2afc0, C4<1>, C4<1>;
L_0x561be8e2b460 .functor AND 1, L_0x561be8e2aeb0, L_0x561be8e2b330, C4<1>, C4<1>;
L_0x561be8e2b7b0 .functor AND 1, L_0x561be8e2b460, L_0x561be8e2b520, C4<1>, C4<1>;
L_0x561be8e2ba00 .functor AND 1, L_0x561be8e2b7b0, L_0x561be8e2b960, C4<1>, C4<1>;
L_0x561be8e2bdb0 .functor AND 1, L_0x561be8e2ba00, L_0x561be8e2bb10, C4<1>, C4<1>;
L_0x561be8e2bf20 .functor OR 1, L_0x561be8e2a880, L_0x561be8e2bdb0, C4<0>, C4<0>;
L_0x561be8e2c080 .functor AND 1, L_0x561be8e2b8c0, L_0x561be8e27830, C4<1>, C4<1>;
L_0x561be8e2c550 .functor AND 1, L_0x561be8e2c080, L_0x561be8e2c610, C4<1>, C4<1>;
L_0x561be8e2ca70 .functor AND 1, L_0x561be8e2c550, L_0x561be8e2c980, C4<1>, C4<1>;
L_0x561be8e2cee0 .functor AND 1, L_0x561be8e2ca70, L_0x561be8e2cc50, C4<1>, C4<1>;
L_0x561be8e2d090 .functor AND 1, L_0x561be8e2cee0, L_0x561be8e2cff0, C4<1>, C4<1>;
L_0x561be8e2d280 .functor OR 1, L_0x561be8e2bf20, L_0x561be8e2d090, C4<0>, C4<0>;
L_0x561be8e2d630 .functor AND 1, L_0x561be8e2d390, L_0x561be8e27830, C4<1>, C4<1>;
L_0x561be8e2d8d0 .functor AND 1, L_0x561be8e2d630, L_0x561be8e2d7e0, C4<1>, C4<1>;
L_0x561be8e2dc90 .functor AND 1, L_0x561be8e2d8d0, L_0x561be8e2d9e0, C4<1>, C4<1>;
L_0x561be8e2df40 .functor AND 1, L_0x561be8e2dc90, L_0x561be8e2dea0, C4<1>, C4<1>;
L_0x561be8e2e050 .functor OR 1, L_0x561be8e2d280, L_0x561be8e2df40, C4<0>, C4<0>;
L_0x561be8e2e700 .functor AND 1, L_0x561be8e2e270, L_0x561be8e2e9e0, C4<1>, C4<1>;
L_0x561be8e2ec60 .functor AND 1, L_0x561be8e2e700, L_0x561be8e2ef10, C4<1>, C4<1>;
L_0x561be8e2f460 .functor AND 1, L_0x561be8e2ec60, L_0x561be8e2f1c0, C4<1>, C4<1>;
L_0x561be8e2f570 .functor OR 1, L_0x561be8e2e050, L_0x561be8e2f460, C4<0>, C4<0>;
L_0x561be8e2f0a0 .functor AND 1, L_0x561be8e292f0, L_0x561be8e2f570, C4<1>, C4<1>;
L_0x7f2070d95020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561be8d17b30_0 .net/2u *"_ivl_0", 1 0, L_0x7f2070d95020;  1 drivers
L_0x7f2070d950f8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561be8d168f0_0 .net/2u *"_ivl_10", 5 0, L_0x7f2070d950f8;  1 drivers
L_0x7f2070d95338 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561be8d169b0_0 .net/2u *"_ivl_100", 5 0, L_0x7f2070d95338;  1 drivers
v0x561be8d143a0_0 .net *"_ivl_102", 0 0, L_0x561be8e29570;  1 drivers
v0x561be8d14440_0 .net *"_ivl_105", 0 0, L_0x561be8e296b0;  1 drivers
v0x561be8d13b50_0 .net *"_ivl_107", 0 0, L_0x561be8e29810;  1 drivers
v0x561be8d13c10_0 .net *"_ivl_109", 0 0, L_0x561be8e299b0;  1 drivers
L_0x7f2070d95380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8d12d30_0 .net/2u *"_ivl_110", 3 0, L_0x7f2070d95380;  1 drivers
v0x561be8d12df0_0 .net *"_ivl_112", 0 0, L_0x561be8e29ac0;  1 drivers
v0x561be8cde790_0 .net *"_ivl_115", 0 0, L_0x561be8e29bb0;  1 drivers
L_0x7f2070d953c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8cde830_0 .net/2u *"_ivl_116", 31 0, L_0x7f2070d953c8;  1 drivers
v0x561be8cdc630_0 .net *"_ivl_118", 0 0, L_0x561be8e29d20;  1 drivers
L_0x7f2070d95140 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561be8cdc6d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f2070d95140;  1 drivers
v0x561be8cdaa30_0 .net *"_ivl_121", 0 0, L_0x561be8e29ed0;  1 drivers
v0x561be8cdaad0_0 .net *"_ivl_123", 0 0, L_0x561be8e29fe0;  1 drivers
L_0x7f2070d95410 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be8c9e940_0 .net/2u *"_ivl_124", 2 0, L_0x7f2070d95410;  1 drivers
v0x561be8c9ea20_0 .net *"_ivl_126", 5 0, L_0x561be8e2a160;  1 drivers
v0x561be8c9c6c0_0 .net *"_ivl_128", 5 0, L_0x561be8e2a250;  1 drivers
L_0x7f2070d95458 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561be8c9c780_0 .net/2u *"_ivl_130", 5 0, L_0x7f2070d95458;  1 drivers
v0x561be8c969c0_0 .net *"_ivl_132", 0 0, L_0x561be8e2a4d0;  1 drivers
v0x561be8c96a80_0 .net *"_ivl_135", 0 0, L_0x561be8e2a2f0;  1 drivers
v0x561be8c95f40_0 .net *"_ivl_137", 0 0, L_0x561be8e2a6b0;  1 drivers
v0x561be8c95fe0_0 .net *"_ivl_139", 0 0, L_0x561be8e2a880;  1 drivers
v0x561be8c93530_0 .net *"_ivl_14", 5 0, L_0x561be8e26e70;  1 drivers
L_0x7f2070d954a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x561be8c93610_0 .net/2u *"_ivl_140", 3 0, L_0x7f2070d954a0;  1 drivers
v0x561be8cacd20_0 .net *"_ivl_142", 0 0, L_0x561be8e2aa10;  1 drivers
v0x561be8cacdc0_0 .net *"_ivl_145", 0 0, L_0x561be8e2a0f0;  1 drivers
L_0x7f2070d954e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be8caae30_0 .net/2u *"_ivl_146", 2 0, L_0x7f2070d954e8;  1 drivers
v0x561be8caaf10_0 .net *"_ivl_148", 5 0, L_0x561be8e2ab90;  1 drivers
v0x561be8caa4e0_0 .net *"_ivl_150", 5 0, L_0x561be8e2ae10;  1 drivers
v0x561be8caa5a0_0 .net *"_ivl_152", 0 0, L_0x561be8e2afc0;  1 drivers
v0x561be8ca80c0_0 .net *"_ivl_155", 0 0, L_0x561be8e2aeb0;  1 drivers
v0x561be8ca8160_0 .net *"_ivl_157", 0 0, L_0x561be8e2b330;  1 drivers
v0x561be8ca7bb0_0 .net *"_ivl_159", 0 0, L_0x561be8e2b460;  1 drivers
L_0x7f2070d95530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca7c70_0 .net/2u *"_ivl_160", 3 0, L_0x7f2070d95530;  1 drivers
v0x561be8ca7730_0 .net *"_ivl_162", 0 0, L_0x561be8e2b520;  1 drivers
v0x561be8ca77f0_0 .net *"_ivl_165", 0 0, L_0x561be8e2b7b0;  1 drivers
L_0x7f2070d95578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca4de0_0 .net/2u *"_ivl_166", 31 0, L_0x7f2070d95578;  1 drivers
v0x561be8ca4ea0_0 .net *"_ivl_168", 0 0, L_0x561be8e2b960;  1 drivers
v0x561be8ca48d0_0 .net *"_ivl_171", 0 0, L_0x561be8e2ba00;  1 drivers
v0x561be8ca4970_0 .net *"_ivl_173", 0 0, L_0x561be8e2bb10;  1 drivers
v0x561be8ca43c0_0 .net *"_ivl_175", 0 0, L_0x561be8e2bdb0;  1 drivers
v0x561be8ca4480_0 .net *"_ivl_177", 0 0, L_0x561be8e2bf20;  1 drivers
L_0x7f2070d955c0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x561be8ca3eb0_0 .net/2u *"_ivl_178", 3 0, L_0x7f2070d955c0;  1 drivers
v0x561be8ca3f70_0 .net *"_ivl_180", 0 0, L_0x561be8e2b8c0;  1 drivers
v0x561be8ca39a0_0 .net *"_ivl_183", 0 0, L_0x561be8e2c080;  1 drivers
L_0x7f2070d95608 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca3a40_0 .net/2u *"_ivl_184", 2 0, L_0x7f2070d95608;  1 drivers
v0x561be8ca3490_0 .net *"_ivl_186", 5 0, L_0x561be8e2c290;  1 drivers
v0x561be8ca3550_0 .net *"_ivl_188", 5 0, L_0x561be8e2c4b0;  1 drivers
L_0x7f2070d95650 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca2f80_0 .net/2u *"_ivl_190", 5 0, L_0x7f2070d95650;  1 drivers
v0x561be8ca3060_0 .net *"_ivl_192", 0 0, L_0x561be8e2c610;  1 drivers
v0x561be8ca2a70_0 .net *"_ivl_195", 0 0, L_0x561be8e2c550;  1 drivers
L_0x7f2070d95698 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8ca2b30_0 .net/2u *"_ivl_196", 3 0, L_0x7f2070d95698;  1 drivers
v0x561be8ca1ef0_0 .net *"_ivl_198", 0 0, L_0x561be8e2c980;  1 drivers
v0x561be8ca1fb0_0 .net *"_ivl_2", 0 0, L_0x561be8e26630;  1 drivers
v0x561be8ca0b80_0 .net *"_ivl_20", 0 0, L_0x561be8e27280;  1 drivers
v0x561be8ca0c20_0 .net *"_ivl_201", 0 0, L_0x561be8e2ca70;  1 drivers
L_0x7f2070d956e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8c945d0_0 .net/2u *"_ivl_202", 31 0, L_0x7f2070d956e0;  1 drivers
v0x561be8c946b0_0 .net *"_ivl_204", 0 0, L_0x561be8e2cc50;  1 drivers
v0x561be8cfe210_0 .net *"_ivl_207", 0 0, L_0x561be8e2cee0;  1 drivers
v0x561be8cfe2d0_0 .net *"_ivl_209", 0 0, L_0x561be8e2cff0;  1 drivers
v0x561be8cfcbb0_0 .net *"_ivl_211", 0 0, L_0x561be8e2d090;  1 drivers
v0x561be8cfcc70_0 .net *"_ivl_213", 0 0, L_0x561be8e2d280;  1 drivers
L_0x7f2070d95728 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x561be8d1cfc0_0 .net/2u *"_ivl_214", 3 0, L_0x7f2070d95728;  1 drivers
v0x561be8d1d0a0_0 .net *"_ivl_216", 0 0, L_0x561be8e2d390;  1 drivers
v0x561be88412c0_0 .net *"_ivl_219", 0 0, L_0x561be8e2d630;  1 drivers
L_0x7f2070d95770 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x561be8d32050_0 .net/2u *"_ivl_220", 3 0, L_0x7f2070d95770;  1 drivers
v0x561be8d32130_0 .net *"_ivl_222", 0 0, L_0x561be8e2d7e0;  1 drivers
v0x561be8cc7d90_0 .net *"_ivl_225", 0 0, L_0x561be8e2d8d0;  1 drivers
L_0x7f2070d957b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561be8cc7e50_0 .net/2u *"_ivl_226", 31 0, L_0x7f2070d957b8;  1 drivers
v0x561be8c982b0_0 .net *"_ivl_228", 0 0, L_0x561be8e2d9e0;  1 drivers
v0x561be8c98370_0 .net *"_ivl_231", 0 0, L_0x561be8e2dc90;  1 drivers
v0x561be8caed70_0 .net *"_ivl_233", 0 0, L_0x561be8e2dea0;  1 drivers
v0x561be8caee30_0 .net *"_ivl_235", 0 0, L_0x561be8e2df40;  1 drivers
v0x561be8d0c340_0 .net *"_ivl_237", 0 0, L_0x561be8e2e050;  1 drivers
L_0x7f2070d95800 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x561be8d0c400_0 .net/2u *"_ivl_238", 3 0, L_0x7f2070d95800;  1 drivers
v0x561be896a4d0_0 .net *"_ivl_24", 0 0, L_0x561be8e273f0;  1 drivers
v0x561be896a590_0 .net *"_ivl_240", 0 0, L_0x561be8e2e270;  1 drivers
L_0x7f2070d95848 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be896a650_0 .net/2u *"_ivl_242", 2 0, L_0x7f2070d95848;  1 drivers
v0x561be896a730_0 .net *"_ivl_244", 5 0, L_0x561be8e2e530;  1 drivers
v0x561be896a810_0 .net *"_ivl_246", 5 0, L_0x561be8e2e660;  1 drivers
L_0x7f2070d95890 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561be896a8f0_0 .net/2u *"_ivl_248", 5 0, L_0x7f2070d95890;  1 drivers
v0x561be8911050_0 .net *"_ivl_250", 0 0, L_0x561be8e2e9e0;  1 drivers
v0x561be8911110_0 .net *"_ivl_253", 0 0, L_0x561be8e2e700;  1 drivers
L_0x7f2070d958d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be89111d0_0 .net/2u *"_ivl_254", 31 0, L_0x7f2070d958d8;  1 drivers
v0x561be89112b0_0 .net *"_ivl_256", 31 0, L_0x561be8e2ebc0;  1 drivers
v0x561be8911390_0 .net *"_ivl_258", 0 0, L_0x561be8e2ef10;  1 drivers
v0x561be8911450_0 .net *"_ivl_261", 0 0, L_0x561be8e2ec60;  1 drivers
v0x561be8855280_0 .net *"_ivl_263", 0 0, L_0x561be8e2f1c0;  1 drivers
v0x561be8855340_0 .net *"_ivl_265", 0 0, L_0x561be8e2f460;  1 drivers
v0x561be8855400_0 .net *"_ivl_267", 0 0, L_0x561be8e2f570;  1 drivers
v0x561be88554c0_0 .net *"_ivl_37", 0 0, L_0x561be8e27990;  1 drivers
v0x561be88555a0_0 .net *"_ivl_39", 0 0, L_0x561be8e27a30;  1 drivers
L_0x7f2070d95068 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x561be8855680_0 .net/2u *"_ivl_4", 5 0, L_0x7f2070d95068;  1 drivers
o0x7f2070de4a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be89af090_0 name=_ivl_40
v0x561be89af170_0 .net *"_ivl_45", 0 0, L_0x561be8e27c10;  1 drivers
v0x561be89af250_0 .net *"_ivl_47", 0 0, L_0x561be8e27d70;  1 drivers
o0x7f2070de4ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be89af330_0 name=_ivl_48
v0x561be89af410_0 .net *"_ivl_53", 0 0, L_0x561be8e27ff0;  1 drivers
v0x561be88ad660_0 .net *"_ivl_55", 0 0, L_0x561be8e28090;  1 drivers
o0x7f2070de4b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be88ad740_0 name=_ivl_56
L_0x7f2070d950b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561be88ad820_0 .net/2u *"_ivl_6", 1 0, L_0x7f2070d950b0;  1 drivers
v0x561be88ad900_0 .net *"_ivl_61", 0 0, L_0x561be8e28260;  1 drivers
v0x561be88ad9e0_0 .net *"_ivl_63", 0 0, L_0x561be8e28430;  1 drivers
o0x7f2070de4c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be8a23270_0 name=_ivl_64
L_0x7f2070d95188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561be8a23350_0 .net/2u *"_ivl_68", 5 0, L_0x7f2070d95188;  1 drivers
v0x561be8a23430_0 .net *"_ivl_70", 7 0, L_0x561be8e28390;  1 drivers
v0x561be8a23510_0 .net *"_ivl_74", 3 0, L_0x561be8e28620;  1 drivers
L_0x7f2070d951d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561be8a235f0_0 .net *"_ivl_76", 3 0, L_0x7f2070d951d0;  1 drivers
L_0x7f2070d95218 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x561be8dea2b0_0 .net/2u *"_ivl_78", 3 0, L_0x7f2070d95218;  1 drivers
v0x561be8dea390_0 .net *"_ivl_8", 0 0, L_0x561be8e26d40;  1 drivers
v0x561be8dea450_0 .net *"_ivl_80", 0 0, L_0x561be8e28c80;  1 drivers
L_0x7f2070d95260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561be8dea510_0 .net/2u *"_ivl_82", 7 0, L_0x7f2070d95260;  1 drivers
v0x561be8dea5f0_0 .net *"_ivl_84", 0 0, L_0x561be8e28df0;  1 drivers
v0x561be8dea6b0_0 .net *"_ivl_87", 0 0, L_0x561be8e27d00;  1 drivers
L_0x7f2070d952a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x561be8dea770_0 .net/2u *"_ivl_88", 3 0, L_0x7f2070d952a8;  1 drivers
v0x561be8dea850_0 .net *"_ivl_90", 0 0, L_0x561be8e28f80;  1 drivers
v0x561be8dec570_0 .net *"_ivl_95", 0 0, L_0x561be8e292f0;  1 drivers
L_0x7f2070d952f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x561be8dec610_0 .net/2u *"_ivl_96", 3 0, L_0x7f2070d952f0;  1 drivers
v0x561be8dec6b0_0 .net *"_ivl_98", 0 0, L_0x561be8e29390;  1 drivers
v0x561be8dec750_0 .net "addr", 31 0, L_0x561be8e25a30;  alias, 1 drivers
v0x561be8dec7f0_0 .net "addr_bits", 5 0, L_0x561be8e27000;  1 drivers
v0x561be8dec890_0 .net "addr_bytes_sel", 1 0, L_0x561be8e25060;  alias, 1 drivers
v0x561be8dec930_0 .var "addr_lanes_eff", 2 0;
v0x561be8dec9d0_0 .net "addr_lanes_sel", 1 0, L_0x561be8e24da0;  alias, 1 drivers
v0x561be8deca70_0 .var "bit_cnt", 5 0;
v0x561be8decb10_0 .var "bit_cnt_n", 5 0;
v0x561be8decbb0_0 .net "bit_tick", 0 0, L_0x561be8e27830;  1 drivers
v0x561be8decc50_0 .var "byte_cnt", 31 0;
v0x561be8ded500_0 .var "byte_cnt_n", 31 0;
v0x561be8ded5a0_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8ded640_0 .net "clk_div", 31 0, L_0x561be8e25ef0;  alias, 1 drivers
v0x561be8ded6e0_0 .var "cmd_lanes_eff", 2 0;
v0x561be8ded780_0 .net "cmd_lanes_sel", 1 0, L_0x561be8e246a0;  alias, 1 drivers
v0x561be8ded820_0 .net "cmd_opcode", 7 0, L_0x561be8e25710;  alias, 1 drivers
v0x561be8ded8c0_0 .net "cpha", 0 0, L_0x561be8e261a0;  alias, 1 drivers
v0x561be8ded960_0 .net "cpol", 0 0, L_0x561be8e257b0;  alias, 1 drivers
v0x561be8deda00_0 .net "cs_auto", 0 0, L_0x561be8e25510;  alias, 1 drivers
v0x561be8dedaa0_0 .var "cs_cnt", 7 0;
v0x561be8dedb40_0 .var "cs_cnt_n", 7 0;
v0x561be8dedbe0_0 .net "cs_delay", 1 0, L_0x561be8e24c60;  alias, 1 drivers
v0x561be8dedc80_0 .net "cs_delay_cycles", 7 0, L_0x561be8e28780;  1 drivers
v0x561be8dedd20_0 .var "cs_n", 0 0;
v0x561be8deddc0_0 .var "cs_n_n", 0 0;
v0x561be8dede60_0 .var "data_lanes_eff", 2 0;
v0x561be8dedf00_0 .net "data_lanes_sel", 1 0, L_0x561be8e24ee0;  alias, 1 drivers
v0x561be8dedfa0_0 .net "dir", 0 0, L_0x561be8e253b0;  alias, 1 drivers
v0x561be8dee040_0 .net "done", 0 0, L_0x561be8e291a0;  alias, 1 drivers
v0x561be8dee0e0_0 .var "dummy_cnt", 3 0;
v0x561be8dee180_0 .var "dummy_cnt_n", 3 0;
v0x561be8dee220_0 .net "dummy_cycles", 3 0, L_0x561be8e25280;  alias, 1 drivers
v0x561be8dee2c0_0 .var "in_bits", 3 0;
v0x561be8dee360_0 .net8 "io0", 0 0, p0x7f2070de54a8;  1 drivers, strength-aware
v0x561be8dee400_0 .net8 "io1", 0 0, p0x7f2070de54d8;  1 drivers, strength-aware
v0x561be8dee4a0_0 .net8 "io2", 0 0, p0x7f2070de5508;  1 drivers, strength-aware
v0x561be8dee540_0 .net8 "io3", 0 0, p0x7f2070de5538;  1 drivers, strength-aware
v0x561be8dee5e0_0 .net "io_di", 3 0, L_0x561be8e278a0;  1 drivers
v0x561be8dee680_0 .var "io_oe", 3 0;
v0x561be8dee720_0 .var "io_oe_n", 3 0;
v0x561be8dee7c0_0 .var "is_write_cmd", 0 0;
v0x561be8dee860_0 .var "is_write_cmd_n", 0 0;
v0x561be8dee900_0 .var "lanes", 2 0;
v0x561be8dee9a0_0 .var "lanes_n", 2 0;
v0x561be8deea40_0 .net "leading_edge", 0 0, L_0x561be8e27380;  1 drivers
v0x561be8deeae0_0 .net "len_bytes", 31 0, L_0x561be8e25ba0;  alias, 1 drivers
v0x561be8deeb80_0 .net "mode_bits", 7 0, L_0x561be8e25900;  alias, 1 drivers
v0x561be8deec20_0 .net "mode_en", 0 0, L_0x561be8e25100;  alias, 1 drivers
v0x561be8deecc0_0 .var "out_bits", 3 0;
v0x561be8deed60_0 .var "post_hold_write", 0 0;
v0x561be8deee00_0 .var "post_hold_write_n", 0 0;
v0x561be8deeea0_0 .net "quad_en", 0 0, L_0x561be8e25450;  alias, 1 drivers
v0x561be8deef40_0 .var "rd_warmup", 0 0;
v0x561be8deefe0_0 .var "rd_warmup_cnt", 3 0;
v0x561be8def080_0 .var "rd_warmup_cnt_n", 3 0;
v0x561be8def120_0 .var "rd_warmup_n", 0 0;
v0x561be8def1c0_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8def260_0 .var "rx_data_fifo", 31 0;
v0x561be8def300_0 .net "rx_full", 0 0, L_0x561be8e1f7c0;  alias, 1 drivers
v0x561be8def3a0_0 .var "rx_wen", 0 0;
v0x561be8def440_0 .var "rx_wen_q", 0 0;
v0x561be8def4e0_0 .net "sample_pulse", 0 0, L_0x561be8e275c0;  1 drivers
v0x561be8def580_0 .net "sclk", 0 0, L_0x561be8e27190;  alias, 1 drivers
v0x561be8def620_0 .var "sclk_armed", 0 0;
v0x561be8def6c0_0 .var "sclk_cnt", 31 0;
v0x561be8def760_0 .var "sclk_edge", 0 0;
v0x561be8def800_0 .var "sclk_en", 0 0;
v0x561be8def8a0_0 .var "sclk_en_n", 0 0;
v0x561be8def940_0 .var "sclk_q", 0 0;
v0x561be8def9e0_0 .var "sclk_q_prev", 0 0;
v0x561be8defa80_0 .net "shift_pulse", 0 0, L_0x561be8e27700;  1 drivers
v0x561be8defb20_0 .var "shreg", 31 0;
v0x561be8defbc0_0 .var "shreg_n", 31 0;
v0x561be8defc60_0 .net "start", 0 0, L_0x561be8e24b00;  alias, 1 drivers
v0x561be8defd00_0 .var "state", 3 0;
v0x561be8defda0_0 .var "state_n", 3 0;
v0x561be8defe40_0 .var "state_q", 3 0;
v0x561be8defee0_0 .net "trailing_edge", 0 0, L_0x561be8e274b0;  1 drivers
v0x561be8deff80_0 .net "tx_data_fifo", 31 0, L_0x561be8e26260;  alias, 1 drivers
v0x561be8df0020_0 .net "tx_empty", 0 0, L_0x561be8e263a0;  alias, 1 drivers
v0x561be8df00c0_0 .net "tx_ren", 0 0, L_0x561be8e2f0a0;  alias, 1 drivers
v0x561be8df0160_0 .net "xip_cont_read", 0 0, L_0x561be8e25620;  alias, 1 drivers
E_0x561be884b3d0/0 .event edge, v0x561be8defd00_0, v0x561be8dee900_0, v0x561be8defb20_0, v0x561be8deca70_0;
E_0x561be884b3d0/1 .event edge, v0x561be8decc50_0, v0x561be8dee0e0_0, v0x561be8dedd20_0, v0x561be8dedaa0_0;
E_0x561be884b3d0/2 .event edge, v0x561be8dee7c0_0, v0x561be8deed60_0, v0x561be8deef40_0, v0x561be8deefe0_0;
E_0x561be884b3d0/3 .event edge, v0x561be8defc60_0, v0x561be8ded6e0_0, v0x561be8ded820_0, v0x561be8dedbe0_0;
E_0x561be884b3d0/4 .event edge, v0x561be8dedfa0_0, v0x561be8def4e0_0, v0x561be8decbb0_0, v0x561be8deecc0_0;
E_0x561be884b3d0/5 .event edge, v0x561be8decb10_0, v0x561be8dec7f0_0, v0x561be8dec930_0, v0x561be8dec890_0;
E_0x561be884b3d0/6 .event edge, v0x561be8dec750_0, v0x561be8deec20_0, v0x561be8dede60_0, v0x561be8deeb80_0;
E_0x561be884b3d0/7 .event edge, v0x561be8dee220_0, v0x561be8deeae0_0, v0x561be8dedc80_0, v0x561be8defa80_0;
E_0x561be884b3d0/8 .event edge, v0x561be8deff80_0, v0x561be8dee2c0_0, v0x561be8cf7a00_0, v0x561be8defbc0_0;
E_0x561be884b3d0/9 .event edge, v0x561be8ded500_0, v0x561be8df0160_0, v0x561be8deda00_0, v0x561be8df0020_0;
E_0x561be884b3d0 .event/or E_0x561be884b3d0/0, E_0x561be884b3d0/1, E_0x561be884b3d0/2, E_0x561be884b3d0/3, E_0x561be884b3d0/4, E_0x561be884b3d0/5, E_0x561be884b3d0/6, E_0x561be884b3d0/7, E_0x561be884b3d0/8, E_0x561be884b3d0/9;
E_0x561be8d0ee80 .event edge, v0x561be8dee900_0, v0x561be8defb20_0, v0x561be8dee5e0_0;
E_0x561be8a4bb60/0 .event edge, v0x561be8ded820_0, v0x561be8deeea0_0, v0x561be8ded780_0, v0x561be8dec9d0_0;
E_0x561be8a4bb60/1 .event edge, v0x561be8dedf00_0;
E_0x561be8a4bb60 .event/or E_0x561be8a4bb60/0, E_0x561be8a4bb60/1;
L_0x561be8e26630 .cmp/eq 2, L_0x561be8e25060, L_0x7f2070d95020;
L_0x561be8e26d40 .cmp/eq 2, L_0x561be8e25060, L_0x7f2070d950b0;
L_0x561be8e26e70 .functor MUXZ 6, L_0x7f2070d95140, L_0x7f2070d950f8, L_0x561be8e26d40, C4<>;
L_0x561be8e27000 .functor MUXZ 6, L_0x561be8e26e70, L_0x7f2070d95068, L_0x561be8e26630, C4<>;
L_0x561be8e27190 .functor MUXZ 1, L_0x561be8e257b0, v0x561be8def940_0, v0x561be8def800_0, C4<>;
L_0x561be8e275c0 .functor MUXZ 1, L_0x561be8e27380, L_0x561be8e274b0, L_0x561be8e261a0, C4<>;
L_0x561be8e27700 .functor MUXZ 1, L_0x561be8e274b0, L_0x561be8e27380, L_0x561be8e261a0, C4<>;
L_0x561be8e278a0 .concat [ 1 1 1 1], p0x7f2070de54a8, p0x7f2070de54d8, p0x7f2070de5508, p0x7f2070de5538;
L_0x561be8e27990 .part v0x561be8dee680_0, 0, 1;
L_0x561be8e27a30 .part v0x561be8deecc0_0, 0, 1;
L_0x561be8e27ad0 .functor MUXZ 1, o0x7f2070de4a28, L_0x561be8e27a30, L_0x561be8e27990, C4<>;
L_0x561be8e27c10 .part v0x561be8dee680_0, 1, 1;
L_0x561be8e27d70 .part v0x561be8deecc0_0, 1, 1;
L_0x561be8e27e60 .functor MUXZ 1, o0x7f2070de4ab8, L_0x561be8e27d70, L_0x561be8e27c10, C4<>;
L_0x561be8e27ff0 .part v0x561be8dee680_0, 2, 1;
L_0x561be8e28090 .part v0x561be8deecc0_0, 2, 1;
L_0x561be8e281c0 .functor MUXZ 1, o0x7f2070de4b48, L_0x561be8e28090, L_0x561be8e27ff0, C4<>;
L_0x561be8e28260 .part v0x561be8dee680_0, 3, 1;
L_0x561be8e28430 .part v0x561be8deecc0_0, 3, 1;
L_0x561be8e284d0 .functor MUXZ 1, o0x7f2070de4c08, L_0x561be8e28430, L_0x561be8e28260, C4<>;
L_0x561be8e28390 .concat [ 2 6 0 0], L_0x561be8e24c60, L_0x7f2070d95188;
L_0x561be8e28620 .part L_0x561be8e28390, 0, 4;
L_0x561be8e28780 .concat [ 4 4 0 0], L_0x7f2070d951d0, L_0x561be8e28620;
L_0x561be8e28c80 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d95218;
L_0x561be8e28df0 .cmp/eq 8, v0x561be8dedaa0_0, L_0x7f2070d95260;
L_0x561be8e28f80 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d952a8;
L_0x561be8e292f0 .reduce/nor L_0x561be8e253b0;
L_0x561be8e29390 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d952f0;
L_0x561be8e29570 .cmp/eq 6, L_0x561be8e27000, L_0x7f2070d95338;
L_0x561be8e29810 .reduce/nor L_0x561be8e25100;
L_0x561be8e29ac0 .cmp/eq 4, L_0x561be8e25280, L_0x7f2070d95380;
L_0x561be8e29d20 .cmp/ne 32, L_0x561be8e25ba0, L_0x7f2070d953c8;
L_0x561be8e2a160 .concat [ 3 3 0 0], v0x561be8dee900_0, L_0x7f2070d95410;
L_0x561be8e2a250 .arith/sum 6, v0x561be8deca70_0, L_0x561be8e2a160;
L_0x561be8e2a4d0 .cmp/ge 6, L_0x561be8e2a250, L_0x7f2070d95458;
L_0x561be8e2a6b0 .reduce/nor L_0x561be8e263a0;
L_0x561be8e2aa10 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d954a0;
L_0x561be8e2ab90 .concat [ 3 3 0 0], v0x561be8dee900_0, L_0x7f2070d954e8;
L_0x561be8e2ae10 .arith/sum 6, v0x561be8deca70_0, L_0x561be8e2ab90;
L_0x561be8e2afc0 .cmp/ge 6, L_0x561be8e2ae10, L_0x561be8e27000;
L_0x561be8e2b330 .reduce/nor L_0x561be8e25100;
L_0x561be8e2b520 .cmp/eq 4, L_0x561be8e25280, L_0x7f2070d95530;
L_0x561be8e2b960 .cmp/ne 32, L_0x561be8e25ba0, L_0x7f2070d95578;
L_0x561be8e2bb10 .reduce/nor L_0x561be8e263a0;
L_0x561be8e2b8c0 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d955c0;
L_0x561be8e2c290 .concat [ 3 3 0 0], v0x561be8dee900_0, L_0x7f2070d95608;
L_0x561be8e2c4b0 .arith/sum 6, v0x561be8deca70_0, L_0x561be8e2c290;
L_0x561be8e2c610 .cmp/ge 6, L_0x561be8e2c4b0, L_0x7f2070d95650;
L_0x561be8e2c980 .cmp/eq 4, L_0x561be8e25280, L_0x7f2070d95698;
L_0x561be8e2cc50 .cmp/ne 32, L_0x561be8e25ba0, L_0x7f2070d956e0;
L_0x561be8e2cff0 .reduce/nor L_0x561be8e263a0;
L_0x561be8e2d390 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d95728;
L_0x561be8e2d7e0 .cmp/eq 4, v0x561be8dee0e0_0, L_0x7f2070d95770;
L_0x561be8e2d9e0 .cmp/ne 32, L_0x561be8e25ba0, L_0x7f2070d957b8;
L_0x561be8e2dea0 .reduce/nor L_0x561be8e263a0;
L_0x561be8e2e270 .cmp/eq 4, v0x561be8defd00_0, L_0x7f2070d95800;
L_0x561be8e2e530 .concat [ 3 3 0 0], v0x561be8dee900_0, L_0x7f2070d95848;
L_0x561be8e2e660 .arith/sum 6, v0x561be8deca70_0, L_0x561be8e2e530;
L_0x561be8e2e9e0 .cmp/ge 6, L_0x561be8e2e660, L_0x7f2070d95890;
L_0x561be8e2ebc0 .arith/sum 32, v0x561be8decc50_0, L_0x7f2070d958d8;
L_0x561be8e2ef10 .cmp/gt 32, L_0x561be8e25ba0, L_0x561be8e2ebc0;
L_0x561be8e2f1c0 .reduce/nor L_0x561be8e263a0;
S_0x561be8cd2400 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x561be8cd2020;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x561be8cd2400
v0x561be8d0e180_0 .var "sel", 1 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x561be8d0e180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %load/vec4 v0x561be8deeea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %end;
S_0x561be8d1aa80 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x561be8cd2020;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x561be8d1aa80
v0x561be8d19d10_0 .var "lanes", 2 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x561be8d19d10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.20 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.21 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.22 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %end;
S_0x561be8d18bb0 .scope function.vec4.s8, "rev8" "rev8" 10 185, 10 185 0, S_0x561be8cd2020;
 .timescale 0 0;
v0x561be8d19dd0_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x561be8d18bb0
TD_top_cmd_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d19dd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x561be8df0200 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x561be8cfb640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x561be8d99c10 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x561be8d99c50 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x561be8d99c90 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x561be8d99cd0 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x561be8d99d10 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x561be8d99d50 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x561be8d99d90 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x561be8d99dd0 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x561be8e236b0 .functor BUFZ 2, v0x561be8df2750_0, C4<00>, C4<00>, C4<00>;
L_0x561be8e23720 .functor BUFZ 2, v0x561be8df0f90_0, C4<00>, C4<00>, C4<00>;
L_0x561be8e23790 .functor BUFZ 1, v0x561be8df2ed0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23800 .functor BUFZ 4, v0x561be8df29d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x561be8e23870 .functor NOT 1, v0x561be8df2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23920 .functor BUFZ 1, v0x561be8df31f0_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23990 .functor BUFZ 1, v0x561be8df2610_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23a50 .functor BUFZ 1, v0x561be8df3f10_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23b20 .functor BUFZ 8, v0x561be8df3010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561be8e23bf0 .functor BUFZ 8, v0x561be8df2d90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561be8e23cc0 .functor BUFZ 32, v0x561be8df1170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e23e30 .functor BUFZ 32, v0x561be8df1d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561be8e23f00 .functor BUFZ 1, v0x561be8df2430_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e23d90 .functor BUFZ 1, v0x561be8df2250_0, C4<0>, C4<0>, C4<0>;
L_0x561be8e24180 .functor AND 1, L_0x561be8e24080, L_0x561be8e1b250, C4<1>, C4<1>;
L_0x561be8e243b0 .functor AND 1, L_0x561be8e24180, L_0x561be8e24280, C4<1>, C4<1>;
L_0x561be8e245e0 .functor AND 1, L_0x561be8e244a0, L_0x561be8e1b250, C4<1>, C4<1>;
L_0x561be8e24740 .functor AND 1, L_0x561be8e245e0, L_0x561be8e1c780, C4<1>, C4<1>;
L_0x561be8e248d0 .functor AND 1, L_0x561be8e24740, L_0x561be8e24800, C4<1>, C4<1>;
L_0x561be8e24a40 .functor BUFZ 1, L_0x561be8e248d0, C4<0>, C4<0>, C4<0>;
L_0x7f2070d94d98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be8df0950_0 .net/2u *"_ivl_36", 2 0, L_0x7f2070d94d98;  1 drivers
v0x561be8df09f0_0 .net *"_ivl_38", 0 0, L_0x561be8e24080;  1 drivers
v0x561be8df0a90_0 .net *"_ivl_41", 0 0, L_0x561be8e24180;  1 drivers
v0x561be8df0b30_0 .net *"_ivl_43", 0 0, L_0x561be8e24280;  1 drivers
L_0x7f2070d94de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561be8df0bd0_0 .net/2u *"_ivl_46", 2 0, L_0x7f2070d94de0;  1 drivers
v0x561be8df0c70_0 .net *"_ivl_48", 0 0, L_0x561be8e244a0;  1 drivers
v0x561be8df0d10_0 .net *"_ivl_51", 0 0, L_0x561be8e245e0;  1 drivers
v0x561be8df0db0_0 .net *"_ivl_53", 0 0, L_0x561be8e24740;  1 drivers
v0x561be8df0e50_0 .net *"_ivl_55", 0 0, L_0x561be8e24800;  1 drivers
v0x561be8df0ef0_0 .net "addr_bytes_o", 1 0, L_0x561be8e23720;  1 drivers
v0x561be8df0f90_0 .var "addr_bytes_r", 1 0;
L_0x7f2070d94d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8df1030_0 .net "addr_lanes_o", 1 0, L_0x7f2070d94d08;  1 drivers
v0x561be8df10d0_0 .net "addr_o", 31 0, L_0x561be8e23cc0;  1 drivers
v0x561be8df1170_0 .var "addr_r", 31 0;
v0x561be8df1210_0 .net "ar_ready_w", 0 0, L_0x561be8e243b0;  1 drivers
v0x561be8df12b0_0 .net "araddr_i", 31 0, o0x7f2070de6648;  alias, 0 drivers
v0x561be8df1350_0 .var "arready_o", 0 0;
v0x561be8df13f0_0 .net "arvalid_i", 0 0, o0x7f2070de66a8;  alias, 0 drivers
v0x561be8df1490_0 .net "aw_ready_w", 0 0, L_0x561be8e248d0;  1 drivers
v0x561be8df1530_0 .net "awaddr_i", 31 0, L_0x7f2070d94018;  alias, 1 drivers
v0x561be8df15d0_0 .var "awready_o", 0 0;
v0x561be8df1670_0 .net "awvalid_i", 0 0, L_0x7f2070d94060;  alias, 1 drivers
v0x561be8df1710_0 .net "bready_i", 0 0, L_0x7f2070d94180;  alias, 1 drivers
v0x561be8df17b0_0 .var "bresp_o", 1 0;
v0x561be8df1850_0 .net "busy_o", 0 0, v0x561be8df18f0_0;  alias, 1 drivers
v0x561be8df18f0_0 .var "busy_r", 0 0;
v0x561be8df1990_0 .var "bvalid_o", 0 0;
v0x561be8df1a30_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8df1be0_0 .net "clk_div_i", 2 0, L_0x561be8e1bbb0;  alias, 1 drivers
v0x561be8df1c80_0 .net "clk_div_o", 31 0, L_0x561be8e23e30;  1 drivers
v0x561be8df1d20_0 .var "clk_div_r", 31 0;
v0x561be8df1dc0_0 .net "cmd_busy_i", 0 0, v0x561be8dd1cf0_0;  alias, 1 drivers
L_0x7f2070d94cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561be8df1e60_0 .net "cmd_lanes_o", 1 0, L_0x7f2070d94cc0;  1 drivers
v0x561be8df2110_0 .net "cpha_i", 0 0, L_0x561be8e1b380;  alias, 1 drivers
v0x561be8df21b0_0 .net "cpha_o", 0 0, L_0x561be8e23d90;  1 drivers
v0x561be8df2250_0 .var "cpha_r", 0 0;
v0x561be8df22f0_0 .net "cpol_i", 0 0, L_0x561be8e1b4c0;  alias, 1 drivers
v0x561be8df2390_0 .net "cpol_o", 0 0, L_0x561be8e23f00;  1 drivers
v0x561be8df2430_0 .var "cpol_r", 0 0;
v0x561be8df24d0_0 .net "cs_auto_i", 0 0, L_0x561be8e1bc50;  alias, 1 drivers
v0x561be8df2570_0 .net "cs_auto_o", 0 0, L_0x561be8e23990;  1 drivers
v0x561be8df2610_0 .var "cs_auto_r", 0 0;
v0x561be8df26b0_0 .net "data_lanes_o", 1 0, L_0x561be8e236b0;  1 drivers
v0x561be8df2750_0 .var "data_lanes_r", 1 0;
v0x561be8df27f0_0 .net "dir_o", 0 0, L_0x561be8e23870;  1 drivers
v0x561be8df2890_0 .net "done_i", 0 0, L_0x561be8e291a0;  alias, 1 drivers
v0x561be8df2930_0 .net "dummy_cycles_o", 3 0, L_0x561be8e23800;  1 drivers
v0x561be8df29d0_0 .var "dummy_cycles_r", 3 0;
v0x561be8df2a70_0 .net "fifo_rx_data_i", 31 0, L_0x561be8e1fa30;  alias, 1 drivers
v0x561be8df2b10_0 .var "fifo_rx_re_o", 0 0;
v0x561be8df2bb0_0 .var "is_write_r", 0 0;
L_0x7f2070d94d50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561be8df2c50_0 .net "len_o", 31 0, L_0x7f2070d94d50;  1 drivers
v0x561be8df2cf0_0 .net "mode_bits_o", 7 0, L_0x561be8e23bf0;  1 drivers
v0x561be8df2d90_0 .var "mode_bits_r", 7 0;
v0x561be8df2e30_0 .net "mode_en_o", 0 0, L_0x561be8e23790;  1 drivers
v0x561be8df2ed0_0 .var "mode_en_r", 0 0;
v0x561be8df2f70_0 .net "opcode_o", 7 0, L_0x561be8e23b20;  1 drivers
v0x561be8df3010_0 .var "opcode_r", 7 0;
v0x561be8df30b0_0 .net "quad_en_i", 0 0, L_0x561be8e1b420;  alias, 1 drivers
v0x561be8df3150_0 .net "quad_en_o", 0 0, L_0x561be8e23920;  1 drivers
v0x561be8df31f0_0 .var "quad_en_r", 0 0;
v0x561be8df3290_0 .var "rdata_o", 31 0;
v0x561be8df3330_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8df33d0_0 .net "rready_i", 0 0, o0x7f2070de6d68;  alias, 0 drivers
v0x561be8df3470_0 .var "rresp_o", 1 0;
v0x561be8df3510_0 .var "rvalid_o", 0 0;
v0x561be8df35b0_0 .var "start_o", 0 0;
v0x561be8df3650_0 .var "state", 2 0;
v0x561be8df36f0_0 .var "tx_data_o", 31 0;
v0x561be8df3790_0 .var "tx_empty_o", 0 0;
v0x561be8df3830_0 .net "tx_ren_i", 0 0, L_0x561be8e2f0a0;  alias, 1 drivers
v0x561be8df38d0_0 .net "w_ready_w", 0 0, L_0x561be8e24a40;  1 drivers
v0x561be8df3970_0 .net "wdata_i", 31 0, L_0x7f2070d940a8;  alias, 1 drivers
v0x561be8df3a10_0 .var "wdata_r", 31 0;
v0x561be8df3ab0_0 .var "wready_o", 0 0;
v0x561be8df3b50_0 .net "wstrb_i", 3 0, L_0x7f2070d940f0;  alias, 1 drivers
v0x561be8df3bf0_0 .net "wvalid_i", 0 0, L_0x7f2070d94138;  alias, 1 drivers
v0x561be8df3c90_0 .var "xip_active_o", 0 0;
v0x561be8df3d30_0 .net "xip_addr_bytes_i", 1 0, L_0x561be8e1c0e0;  alias, 1 drivers
v0x561be8df3dd0_0 .net "xip_cont_read_i", 0 0, L_0x561be8e1c410;  alias, 1 drivers
v0x561be8df3e70_0 .net "xip_cont_read_o", 0 0, L_0x561be8e23a50;  1 drivers
v0x561be8df3f10_0 .var "xip_cont_read_r", 0 0;
v0x561be8df3fb0_0 .net "xip_data_lanes_i", 1 0, L_0x561be8e1c180;  alias, 1 drivers
v0x561be8df4050_0 .net "xip_dummy_cycles_i", 3 0, L_0x561be8e1c370;  alias, 1 drivers
v0x561be8df40f0_0 .net "xip_en_i", 0 0, L_0x561be8e1b250;  alias, 1 drivers
v0x561be8df4190_0 .net "xip_mode_bits_i", 7 0, L_0x561be8e1cbb0;  alias, 1 drivers
v0x561be8df4230_0 .net "xip_mode_en_i", 0 0, L_0x561be8e1c6e0;  alias, 1 drivers
v0x561be8df42d0_0 .net "xip_read_op_i", 7 0, L_0x561be8e1c940;  alias, 1 drivers
v0x561be8df4370_0 .net "xip_write_en_i", 0 0, L_0x561be8e1c780;  alias, 1 drivers
v0x561be8df4410_0 .net "xip_write_op_i", 7 0, L_0x561be8e1c9e0;  alias, 1 drivers
L_0x561be8e24080 .cmp/eq 3, v0x561be8df3650_0, L_0x7f2070d94d98;
L_0x561be8e24280 .reduce/nor v0x561be8dd1cf0_0;
L_0x561be8e244a0 .cmp/eq 3, v0x561be8df3650_0, L_0x7f2070d94de0;
L_0x561be8e24800 .reduce/nor v0x561be8dd1cf0_0;
S_0x561be8cf86d0 .scope begin, "ensure_wel_before_dual" "ensure_wel_before_dual" 3 738, 3 738 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8dfca10_0 .var/i "t", 31 0;
v0x561be8dfcab0_0 .var "wel_ok", 0 0;
S_0x561be8dfc7e0 .scope begin, "wait_rx_wel_dual" "wait_rx_wel_dual" 3 745, 3 745 0, S_0x561be8cf86d0;
 .timescale -9 -12;
v0x561be8dfc970_0 .var/i "u", 31 0;
S_0x561be8dfcb50 .scope begin, "ensure_wel_erase" "ensure_wel_erase" 3 513, 3 513 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8dfcf10_0 .var/i "t", 31 0;
v0x561be8dfcfb0_0 .var "wel_ok", 0 0;
S_0x561be8dfcce0 .scope begin, "wait_rx_wel_e" "wait_rx_wel_e" 3 520, 3 520 0, S_0x561be8dfcb50;
 .timescale -9 -12;
v0x561be8dfce70_0 .var/i "u", 31 0;
S_0x561be8dfd050 .scope begin, "ensure_wel_prog" "ensure_wel_prog" 3 414, 3 414 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8dfd410_0 .var/i "t", 31 0;
v0x561be8dfd4b0_0 .var "wel_ok", 0 0;
S_0x561be8dfd1e0 .scope begin, "wait_rx_wel_p" "wait_rx_wel_p" 3 421, 3 421 0, S_0x561be8dfd050;
 .timescale -9 -12;
v0x561be8dfd370_0 .var/i "u", 31 0;
S_0x561be8dfd550 .scope begin, "er03_wait" "er03_wait" 3 557, 3 557 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8dfd6e0 .scope begin, "er03_wait2" "er03_wait2" 3 588, 3 588 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8dfd870 .scope begin, "er0b_wait" "er0b_wait" 3 571, 3 571 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8dfda00 .scope begin, "er0b_wait2" "er0b_wait2" 3 598, 3 598 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8dfdb90 .scope begin, "fast_wait" "fast_wait" 3 334, 3 334 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8dfdd20 .scope module, "flash" "qspi_device" 3 95, 12 10 0, S_0x561be8c91840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x561be8df6d50 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x561be8df6d90 .param/l "CS_HIGH_MIN_NS" 0 12 55, +C4<00000000000000000000000000000000>;
P_0x561be8df6dd0 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x561be8df6e10 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x561be8df6e50 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x561be8df6e90 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x561be8df6ed0 .param/l "ST_ADDR" 1 12 65, C4<0010>;
P_0x561be8df6f10 .param/l "ST_CMD" 1 12 64, C4<0001>;
P_0x561be8df6f50 .param/l "ST_DATA_READ" 1 12 68, C4<0101>;
P_0x561be8df6f90 .param/l "ST_DATA_WRITE" 1 12 69, C4<0110>;
P_0x561be8df6fd0 .param/l "ST_DUMMY" 1 12 67, C4<0100>;
P_0x561be8df7010 .param/l "ST_ERASE" 1 12 70, C4<0111>;
P_0x561be8df7050 .param/l "ST_IDLE" 1 12 63, C4<0000>;
P_0x561be8df7090 .param/l "ST_ID_READ" 1 12 72, C4<1001>;
P_0x561be8df70d0 .param/l "ST_MODE" 1 12 66, C4<0011>;
P_0x561be8df7110 .param/l "ST_STATUS" 1 12 71, C4<1000>;
v0x561be8dfe680_0 .net *"_ivl_11", 0 0, L_0x561be8e2fe00;  1 drivers
v0x561be8dfe720_0 .net *"_ivl_13", 0 0, L_0x561be8e2fef0;  1 drivers
o0x7f2070de8d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be8dfe7c0_0 name=_ivl_14
v0x561be8dfe860_0 .net *"_ivl_19", 0 0, L_0x561be8e30170;  1 drivers
v0x561be8dfe900_0 .net *"_ivl_21", 0 0, L_0x561be8e30260;  1 drivers
o0x7f2070de8da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be8dfe9a0_0 name=_ivl_22
v0x561be8dfea40_0 .net *"_ivl_27", 0 0, L_0x561be8e30440;  1 drivers
v0x561be8dfeae0_0 .net *"_ivl_29", 0 0, L_0x561be8e30570;  1 drivers
v0x561be8dfeb80_0 .net *"_ivl_3", 0 0, L_0x561be8e2fb30;  1 drivers
o0x7f2070de8e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be8dfec20_0 name=_ivl_30
v0x561be8dfecc0_0 .net *"_ivl_5", 0 0, L_0x561be8e2fbd0;  1 drivers
o0x7f2070de8ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561be8dfed60_0 name=_ivl_6
v0x561be8dfee00_0 .var "addr_reg", 23 0;
v0x561be8dfeea0_0 .var "bit_cnt", 31 0;
v0x561be8dfef40_0 .var "byte_cnt", 31 0;
v0x561be8dfefe0_0 .var "cmd_reg", 7 0;
v0x561be8dff080_0 .var "continuous_read", 0 0;
v0x561be8dff230_0 .var "cs_high_accum_t", 63 0;
v0x561be8dff2d0_0 .var "cs_high_last_t", 63 0;
v0x561be8dff370_0 .var "cs_high_start_t", 63 0;
v0x561be8dff410_0 .var "dummy_cycles", 4 0;
v0x561be8dff4b0_0 .var "erase_counter", 31 0;
v0x561be8dff550_0 .var "id_idx", 1 0;
v0x561be8dff5f0_0 .var "id_reg", 23 0;
v0x561be8dff690_0 .net "io_di", 3 0, L_0x561be8e2fa90;  1 drivers
v0x561be8dff730_0 .var "io_do", 3 0;
v0x561be8dff7d0_0 .var "io_oe", 3 0;
v0x561be8dff870_0 .var "lanes", 3 0;
v0x561be8dff910_0 .var "last_cmd_wren", 0 0;
v0x561be8dff9b0 .array "memory", 1048575 0, 7 0;
v0x561be8dffa50_0 .var "mode_bits", 7 0;
v0x561be8dffaf0_0 .var "nxt_addr_reg", 31 0;
v0x561be8dffb90_0 .var "nxt_bit_cnt", 31 0;
v0x561be8dffc30_0 .var "nxt_cmd_reg", 7 0;
v0x561be8dffcd0_0 .net "qspi_cs_n", 0 0, L_0x561be8e2fa20;  alias, 1 drivers
v0x561be8dffd70_0 .net8 "qspi_io0", 0 0, p0x7f2070de92e8;  1 drivers, strength-aware
v0x561be8dffe10_0 .net8 "qspi_io1", 0 0, p0x7f2070de9318;  1 drivers, strength-aware
v0x561be8dffeb0_0 .net8 "qspi_io2", 0 0, p0x7f2070de9348;  1 drivers, strength-aware
v0x561be8dfff50_0 .net8 "qspi_io3", 0 0, p0x7f2070de9378;  1 drivers, strength-aware
v0x561be8dffff0_0 .net "qspi_sclk", 0 0, L_0x561be8e2f8e0;  alias, 1 drivers
v0x561be8e00090_0 .var "shift_in", 7 0;
v0x561be8e00130_0 .var "shift_out", 7 0;
v0x561be8e001d0_0 .var "state", 3 0;
v0x561be8e00270_0 .var "status_reg", 7 0;
v0x561be8e00310_0 .var "wip", 0 0;
E_0x561be8a49a10/0 .event edge, v0x561be8e00310_0, v0x561be8e00090_0, v0x561be8dff690_0, v0x561be8dfeea0_0;
E_0x561be8a49a10/1 .event edge, v0x561be8dfee00_0, v0x561be8dff870_0;
E_0x561be8a49a10 .event/or E_0x561be8a49a10/0, E_0x561be8a49a10/1;
E_0x561be8dc54f0 .event posedge, v0x561be8df6670_0, v0x561be8dfb9d0_0;
E_0x561be8db1710 .event negedge, v0x561be8df6670_0;
E_0x561be8cebc90 .event posedge, v0x561be8df6670_0;
E_0x561be895e300 .event posedge, v0x561be8dfb9d0_0;
L_0x561be8e2fa90 .concat [ 1 1 1 1], p0x7f2070de92e8, p0x7f2070de9318, p0x7f2070de9348, p0x7f2070de9378;
L_0x561be8e2fb30 .part v0x561be8dff7d0_0, 0, 1;
L_0x561be8e2fbd0 .part v0x561be8dff730_0, 0, 1;
L_0x561be8e2fc70 .functor MUXZ 1, o0x7f2070de8ec8, L_0x561be8e2fbd0, L_0x561be8e2fb30, C4<>;
L_0x561be8e2fe00 .part v0x561be8dff7d0_0, 1, 1;
L_0x561be8e2fef0 .part v0x561be8dff730_0, 1, 1;
L_0x561be8e2ffe0 .functor MUXZ 1, o0x7f2070de8d18, L_0x561be8e2fef0, L_0x561be8e2fe00, C4<>;
L_0x561be8e30170 .part v0x561be8dff7d0_0, 2, 1;
L_0x561be8e30260 .part v0x561be8dff730_0, 2, 1;
L_0x561be8e30300 .functor MUXZ 1, o0x7f2070de8da8, L_0x561be8e30260, L_0x561be8e30170, C4<>;
L_0x561be8e30440 .part v0x561be8dff7d0_0, 3, 1;
L_0x561be8e30570 .part v0x561be8dff730_0, 3, 1;
L_0x561be8e30710 .functor MUXZ 1, o0x7f2070de8e68, L_0x561be8e30570, L_0x561be8e30440, C4<>;
S_0x561be8dfdf50 .scope begin, "$unm_blk_224" "$unm_blk_224" 12 84, 12 84 0, S_0x561be8dfdd20;
 .timescale 0 0;
v0x561be8dfe0e0_0 .var/i "i", 31 0;
S_0x561be8dfe180 .scope begin, "$unm_blk_250" "$unm_blk_250" 12 210, 12 210 0, S_0x561be8dfdd20;
 .timescale 0 0;
v0x561be8dfe310_0 .var/i "j", 31 0;
S_0x561be8dfe3b0 .scope begin, "$unm_blk_261" "$unm_blk_261" 12 255, 12 255 0, S_0x561be8dfdd20;
 .timescale 0 0;
v0x561be8dfe540_0 .var/i "end_addr", 31 0;
v0x561be8dfe5e0_0 .var/i "j", 31 0;
S_0x561be8e003b0 .scope begin, "je_dec_wait" "je_dec_wait" 3 308, 3 308 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8e00540 .scope module, "mem" "axi4_ram_slave" 3 85, 13 3 0, S_0x561be8c91840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x561be89a7c70 .param/l "ADDR_WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
P_0x561be89a7cb0 .param/l "MEM_WORDS" 0 13 5, +C4<00000000000000000100000000000000>;
v0x561be8e00da0_0 .net "araddr", 31 0, L_0x561be8e227f0;  alias, 1 drivers
v0x561be8e00e40_0 .var "arready", 0 0;
v0x561be8e00ee0_0 .net "arvalid", 0 0, L_0x561be8e228f0;  alias, 1 drivers
v0x561be8e00f80_0 .net "awaddr", 31 0, L_0x561be8e22d50;  alias, 1 drivers
v0x561be8e01020_0 .var "awaddr_q", 31 0;
v0x561be8e010c0_0 .var "awready", 0 0;
v0x561be8e01160_0 .net "awvalid", 0 0, L_0x561be8e22e50;  alias, 1 drivers
v0x561be8e01200_0 .net "bready", 0 0, L_0x561be8e232d0;  alias, 1 drivers
v0x561be8e012a0_0 .var "bresp", 1 0;
v0x561be8e01340_0 .var "bvalid", 0 0;
v0x561be8e013e0_0 .net "clk", 0 0, v0x561be8e05ae0_0;  alias, 1 drivers
v0x561be8e01480_0 .var "have_aw", 0 0;
v0x561be8e01520_0 .var "have_w", 0 0;
v0x561be8e015c0_0 .var/i "i", 31 0;
v0x561be8e01660 .array "mem", 16383 0, 31 0;
v0x561be8e01700_0 .var "rdata", 31 0;
v0x561be8e017a0_0 .net "resetn", 0 0, v0x561be8e07600_0;  alias, 1 drivers
v0x561be8e01950_0 .net "rready", 0 0, L_0x561be8e22a40;  alias, 1 drivers
v0x561be8e019f0_0 .var "rresp", 1 0;
v0x561be8e01a90_0 .var "rvalid", 0 0;
v0x561be8e01b30_0 .net "wdata", 31 0, L_0x561be8e22fc0;  alias, 1 drivers
v0x561be8e01bd0_0 .var "wdata_q", 31 0;
v0x561be8e01c70_0 .var "wready", 0 0;
v0x561be8e01d10_0 .net "wstrb", 3 0, L_0x561be8e22f50;  alias, 1 drivers
v0x561be8e01db0_0 .var "wstrb_q", 3 0;
v0x561be8e01e50_0 .net "wvalid", 0 0, L_0x561be8e230c0;  alias, 1 drivers
S_0x561be8e00940 .scope begin, "$unm_blk_298" "$unm_blk_298" 13 87, 13 87 0, S_0x561be8e00540;
 .timescale 0 0;
v0x561be8e00ad0_0 .var/i "widx", 31 0;
S_0x561be8e00b70 .scope begin, "$unm_blk_299" "$unm_blk_299" 13 101, 13 101 0, S_0x561be8e00540;
 .timescale 0 0;
v0x561be8e00d00_0 .var/i "ridx", 31 0;
S_0x561be8e01f90 .scope task, "pop_rx" "pop_rx" 3 208, 3 208 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e006d0_0 .var "d", 31 0;
TD_top_cmd_tb.pop_rx ;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e07120_0, 0;
    %pushi/vec4 72, 0, 12;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e06f90_0, 0;
    %wait E_0x561be8a2f9f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %wait E_0x561be8a2f9f0;
    %wait E_0x561be8a2f9f0;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e06cf0_0;
    %store/vec4 v0x561be8e006d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e06c50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561be8e06b90_0, 0;
    %end;
S_0x561be8e02120 .scope begin, "post_dma0_drain" "post_dma0_drain" 3 621, 3 621 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e025d0_0 .var "fstat", 31 0;
v0x561be8e02670_0 .var/i "k", 31 0;
v0x561be8e02710_0 .var "stat", 31 0;
S_0x561be8e022b0 .scope begin, "drain_rx" "drain_rx" 3 632, 3 632 0, S_0x561be8e02120;
 .timescale -9 -12;
S_0x561be8e02440 .scope begin, "wait_idle" "wait_idle" 3 625, 3 625 0, S_0x561be8e02120;
 .timescale -9 -12;
S_0x561be8e027b0 .scope begin, "post_dma1_drain" "post_dma1_drain" 3 655, 3 655 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e02c60_0 .var "fstat", 31 0;
v0x561be8e02d00_0 .var/i "k", 31 0;
v0x561be8e02da0_0 .var "stat", 31 0;
S_0x561be8e02940 .scope begin, "drain_rx" "drain_rx" 3 666, 3 666 0, S_0x561be8e027b0;
 .timescale -9 -12;
S_0x561be8e02ad0 .scope begin, "wait_idle" "wait_idle" 3 659, 3 659 0, S_0x561be8e027b0;
 .timescale -9 -12;
S_0x561be8e02e40 .scope begin, "pp_start_wait" "pp_start_wait" 3 451, 3 451 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e02fd0_0 .var "stat", 31 0;
v0x561be8e03070_0 .var/i "t", 31 0;
S_0x561be8e03110 .scope begin, "rb03_wait" "rb03_wait" 3 476, 3 476 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8e032f0 .scope begin, "rb0b_wait" "rb0b_wait" 3 490, 3 490 0, S_0x561be8c91840;
 .timescale -9 -12;
S_0x561be8e034d0 .scope task, "set_cs_auto" "set_cs_auto" 3 154, 3 154 0, S_0x561be8c91840;
 .timescale -9 -12;
TD_top_cmd_tb.set_cs_auto ;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %end;
S_0x561be8e036b0 .scope task, "wait_cmd_done" "wait_cmd_done" 3 157, 3 157 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e03c70_0 .var "stat", 31 0;
v0x561be8e03d50_0 .var/i "t", 31 0;
TD_top_cmd_tb.wait_cmd_done ;
    %fork t_3, S_0x561be8e03890;
    %jmp t_2;
    .scope S_0x561be8e03890;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e03d50_0, 0, 32;
T_15.25 ;
    %load/vec4 v0x561be8e03d50_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_15.26, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e03c70_0, 0, 32;
    %load/vec4 v0x561be8e03c70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %disable S_0x561be8e03890;
T_15.27 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e03d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e03d50_0, 0, 32;
    %jmp T_15.25;
T_15.26 ;
    %end;
    .scope S_0x561be8e036b0;
t_2 %join;
    %fork t_5, S_0x561be8e03a70;
    %jmp t_4;
    .scope S_0x561be8e03a70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e03d50_0, 0, 32;
T_15.29 ;
    %load/vec4 v0x561be8e03d50_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_15.30, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e03c70_0, 0, 32;
    %load/vec4 v0x561be8e03c70_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.31, 8;
    %disable S_0x561be8e03a70;
T_15.31 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e03d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e03d50_0, 0, 32;
    %jmp T_15.29;
T_15.30 ;
    %end;
    .scope S_0x561be8e036b0;
t_4 %join;
    %end;
S_0x561be8e03890 .scope begin, "wait_busy" "wait_busy" 3 162, 3 162 0, S_0x561be8e036b0;
 .timescale -9 -12;
S_0x561be8e03a70 .scope begin, "wait_done" "wait_done" 3 170, 3 170 0, S_0x561be8e036b0;
 .timescale -9 -12;
S_0x561be8e03e30 .scope task, "wait_flash_ready" "wait_flash_ready" 3 239, 3 239 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e04900_0 .var "fstat", 31 0;
v0x561be8e04a00_0 .var "sreg", 31 0;
v0x561be8e04ae0_0 .var "stat", 31 0;
v0x561be8e04ba0_0 .var/i "t", 31 0;
TD_top_cmd_tb.wait_flash_ready ;
    %fork t_7, S_0x561be8e04420;
    %jmp t_6;
    .scope S_0x561be8e04420;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e04ba0_0, 0, 32;
T_16.33 ;
    %load/vec4 v0x561be8e04ba0_0;
    %cmpi/s 200000, 0, 32;
    %jmp/0xz T_16.34, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_9, S_0x561be8e04620;
    %jmp t_8;
    .scope S_0x561be8e04620;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e04800_0, 0, 32;
T_16.35 ;
    %load/vec4 v0x561be8e04800_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_16.36, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e04900_0, 0, 32;
    %load/vec4 v0x561be8e04900_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.37, 4;
    %disable S_0x561be8e04620;
T_16.37 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e04800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e04800_0, 0, 32;
    %jmp T_16.35;
T_16.36 ;
    %end;
    .scope S_0x561be8e04420;
t_8 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e04a00_0, 0, 32;
    %load/vec4 v0x561be8e04a00_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.39, 8;
    %disable S_0x561be8e04420;
T_16.39 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e04ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e04ba0_0, 0, 32;
    %jmp T_16.33;
T_16.34 ;
    %end;
    .scope S_0x561be8e03e30;
t_6 %join;
    %load/vec4 v0x561be8e04a00_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %vpi_call/w 3 260 "$fatal", 32'sb00000000000000000000000000000001, "WIP never cleared" {0 0 0};
T_16.41 ;
    %fork t_11, S_0x561be8e04220;
    %jmp t_10;
    .scope S_0x561be8e04220;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e04ba0_0, 0, 32;
T_16.43 ;
    %load/vec4 v0x561be8e04ba0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_16.44, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e04ae0_0, 0, 32;
    %load/vec4 v0x561be8e04ae0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.45, 8;
    %disable S_0x561be8e04220;
T_16.45 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e04ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e04ba0_0, 0, 32;
    %jmp T_16.43;
T_16.44 ;
    %end;
    .scope S_0x561be8e03e30;
t_10 %join;
    %fork TD_top_cmd_tb.drain_rx_fifo, S_0x561be8cfe630;
    %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e04900_0, 0, 32;
    %load/vec4 v0x561be8e04900_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.47, 4;
    %vpi_call/w 3 270 "$fatal", 32'sb00000000000000000000000000000001, "Residual data in RX FIFO after ready" {0 0 0};
T_16.47 ;
    %delay 3000000, 0;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e04900_0, 0, 32;
    %load/vec4 v0x561be8e04900_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.49, 4;
    %vpi_call/w 3 275 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after idle" {0 0 0};
T_16.49 ;
    %end;
S_0x561be8e04220 .scope begin, "wait_idle" "wait_idle" 3 262, 3 262 0, S_0x561be8e03e30;
 .timescale -9 -12;
S_0x561be8e04420 .scope begin, "wip_poll" "wip_poll" 3 245, 3 245 0, S_0x561be8e03e30;
 .timescale -9 -12;
S_0x561be8e04620 .scope begin, "wait_rx" "wait_rx" 3 249, 3 249 0, S_0x561be8e04420;
 .timescale -9 -12;
v0x561be8e04800_0 .var/i "u", 31 0;
S_0x561be8e04c80 .scope begin, "wait_wel" "wait_wel" 3 362, 3 362 0, S_0x561be8c91840;
 .timescale -9 -12;
v0x561be8e05740_0 .var/i "t", 31 0;
v0x561be8e05840_0 .var "wel", 0 0;
S_0x561be8e04e60 .scope begin, "retry_wel" "retry_wel" 3 385, 3 385 0, S_0x561be8e04c80;
 .timescale -9 -12;
v0x561be8e05360_0 .var/i "t2", 31 0;
S_0x561be8e05060 .scope begin, "wait_rx2" "wait_rx2" 3 390, 3 390 0, S_0x561be8e04e60;
 .timescale -9 -12;
v0x561be8e05260_0 .var/i "u2", 31 0;
S_0x561be8e05460 .scope begin, "wait_rx" "wait_rx" 3 369, 3 369 0, S_0x561be8e04c80;
 .timescale -9 -12;
v0x561be8e05660_0 .var/i "u", 31 0;
S_0x561be8e05900 .scope begin, "wren_stat" "wren_stat" 3 354, 3 354 0, S_0x561be8c91840;
 .timescale -9 -12;
    .scope S_0x561be8cf96a0;
T_17 ;
    %wait E_0x561be8de97d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %load/vec4 v0x561be8a39d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %jmp T_17.22;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %jmp T_17.22;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %jmp T_17.22;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d07a30_0, 0, 1;
    %jmp T_17.22;
T_17.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8c94e40_0, 0, 1;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561be8cf96a0;
T_18 ;
    %wait E_0x561be8de9790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dda850_0, 0, 1;
    %load/vec4 v0x561be8cec880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x561be8c94e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8d07a30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8dda850_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561be8db17e0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x561be8a347f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8dda850_0, 0, 1;
T_18.4 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561be8cf96a0;
T_19 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8ddf7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c88450_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x561be8d07990_0;
    %load/vec4 v0x561be8c94e40_0;
    %and;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c88450_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x561be8dda7b0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c88450_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561be8cf96a0;
T_20 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8ddf7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8a33860_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x561be8a33280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8a33860_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x561be8a334c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8a33860_0, 0;
    %vpi_call/w 6 270 "$display", "[CSR] CMD_TRIGGER accepted (enable=%0d xip=%0d busy=%0d) @%0t", v0x561be8d146b0_0, v0x561be88c0330_0, v0x561be8a347f0_0, $time {0 0 0};
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x561be8a33670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %vpi_call/w 6 274 "$display", "[CSR] CMD_TRIGGER ignored (enable=%0d xip=%0d busy=%0d) @%0t", v0x561be8d146b0_0, v0x561be88c0330_0, v0x561be8a347f0_0, $time {0 0 0};
T_20.6 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561be8cf96a0;
T_21 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8ddf7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dda640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cd91a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561be8c95630_0;
    %assign/vec4 v0x561be8cd91a0_0, 0;
    %load/vec4 v0x561be8cd91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x561be8db8fa0_0;
    %assign/vec4 v0x561be8dda640_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561be8cf96a0;
T_22 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8ddf7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8ccfc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8d06100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8d5f8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a32360_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x561be88ffb40_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x561be8d06fd0_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x561be8d06850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a330a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a344a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a32670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a34d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a33b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a30a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8a311d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8de4fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dc5450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8a32860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c817c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %fork t_13, S_0x561be8ccc020;
    %jmp t_12;
    .scope S_0x561be8ccc020;
t_13 ;
    %load/vec4 v0x561be8ccfc00_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %store/vec4 v0x561be8a3acf0_0, 0, 32;
    %load/vec4 v0x561be8a3acf0_0;
    %load/vec4 v0x561be8a35430_0;
    %and;
    %load/vec4 v0x561be8ccfc00_0;
    %load/vec4 v0x561be8a35430_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x561be8a3acf0_0, 0, 32;
    %load/vec4 v0x561be8a347f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8a3acf0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.4, 9;
    %load/vec4 v0x561be8ccfc00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8a3acf0_0, 4, 1;
T_22.4 ;
    %load/vec4 v0x561be8a3acf0_0;
    %assign/vec4 v0x561be8ccfc00_0, 0;
    %end;
    .scope S_0x561be8cf96a0;
t_12 %join;
T_22.2 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_22.8, 8;
    %load/vec4 v0x561be8db17e0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %load/vec4 v0x561be8d06100_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d06100_0, 4, 5;
T_22.6 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x561be8a32360_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a30bd0_0;
    %and;
    %assign/vec4 v0x561be8a32360_0, 0;
T_22.10 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x561be88ffb40_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a35840_0;
    %and;
    %assign/vec4 v0x561be88ffb40_0, 0;
T_22.12 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x561be8d06fd0_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a3bb00_0;
    %and;
    %assign/vec4 v0x561be8d06fd0_0, 0;
T_22.14 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x561be8d06850_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a3c5f0_0;
    %and;
    %assign/vec4 v0x561be8d06850_0, 0;
T_22.16 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x561be8a330a0_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be89a84f0_0;
    %and;
    %assign/vec4 v0x561be8a330a0_0, 0;
T_22.18 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %load/vec4 v0x561be8a344a0_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a3cc30_0;
    %and;
    %assign/vec4 v0x561be8a344a0_0, 0;
T_22.20 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x561be8a32670_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %assign/vec4 v0x561be8a32670_0, 0;
T_22.22 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x561be8a34d00_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %assign/vec4 v0x561be8a34d00_0, 0;
T_22.24 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.26, 8;
    %load/vec4 v0x561be8a33b70_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a35050_0;
    %and;
    %assign/vec4 v0x561be8a33b70_0, 0;
T_22.26 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.28, 8;
    %load/vec4 v0x561be8a30a30_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %load/vec4 v0x561be8a35c50_0;
    %and;
    %assign/vec4 v0x561be8a30a30_0, 0;
T_22.28 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %load/vec4 v0x561be8a311d0_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %assign/vec4 v0x561be8a311d0_0, 0;
T_22.30 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %load/vec4 v0x561be8de4fa0_0;
    %load/vec4 v0x561be8db17e0_0;
    %store/vec4 v0x561be8a3b7e0_0, 0, 32;
    %store/vec4 v0x561be8a3ab60_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x561be8ccbd30;
    %assign/vec4 v0x561be8de4fa0_0, 0;
T_22.32 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %load/vec4 v0x561be8d5f8f0_0;
    %load/vec4 v0x561be8db17e0_0;
    %inv;
    %and;
    %assign/vec4 v0x561be8d5f8f0_0, 0;
T_22.34 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %load/vec4 v0x561be8dc5450_0;
    %load/vec4 v0x561be8db17e0_0;
    %inv;
    %and;
    %assign/vec4 v0x561be8dc5450_0, 0;
T_22.36 ;
    %load/vec4 v0x561be8a339c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d5f8f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8a32860_0, 0;
T_22.38 ;
    %load/vec4 v0x561be8a39b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d5f8f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c817c0_0, 0;
T_22.40 ;
    %load/vec4 v0x561be8d9b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d5f8f0_0, 4, 5;
T_22.42 ;
    %load/vec4 v0x561be8d541a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d5f8f0_0, 4, 5;
T_22.44 ;
    %load/vec4 v0x561be8a314b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8d5f8f0_0, 4, 5;
T_22.46 ;
    %load/vec4 v0x561be8cc7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8dc5450_0, 4, 5;
T_22.48 ;
    %load/vec4 v0x561be8d515e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8dc5450_0, 4, 5;
T_22.50 ;
    %load/vec4 v0x561be8cd9590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8dc5450_0, 4, 5;
T_22.52 ;
    %load/vec4 v0x561be8a34690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8dc5450_0, 4, 5;
T_22.54 ;
    %load/vec4 v0x561be8cecac0_0;
    %load/vec4 v0x561be8a39d50_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561be8db9110_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.56, 8;
    %load/vec4 v0x561be8db17e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8a32860_0, 0;
T_22.58 ;
    %load/vec4 v0x561be8db17e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c817c0_0, 0;
T_22.60 ;
T_22.56 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561be8cf96a0;
T_23 ;
    %wait E_0x561be8de9340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %load/vec4 v0x561be8d07990_0;
    %load/vec4 v0x561be8c94e40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x561be8a39d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.3 ;
    %load/vec4 v0x561be8ccfc00_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x561be8cc3ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8ce07d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8a347f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8d074d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8a32860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8c817c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.5 ;
    %load/vec4 v0x561be8d06100_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.6 ;
    %load/vec4 v0x561be8d5f8f0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.7 ;
    %load/vec4 v0x561be8a32360_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.8 ;
    %load/vec4 v0x561be88ffb40_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.9 ;
    %load/vec4 v0x561be8d06fd0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.10 ;
    %load/vec4 v0x561be8d06850_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.11 ;
    %load/vec4 v0x561be8a330a0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.12 ;
    %load/vec4 v0x561be8a344a0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.13 ;
    %load/vec4 v0x561be8a32670_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.14 ;
    %load/vec4 v0x561be8a34d00_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.15 ;
    %load/vec4 v0x561be8a33b70_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.16 ;
    %load/vec4 v0x561be8a30a30_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.17 ;
    %load/vec4 v0x561be8a311d0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.18 ;
    %load/vec4 v0x561be8de4fa0_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.19 ;
    %load/vec4 v0x561be8dda640_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x561be8cf7a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8ccaf60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8cc3ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8ce07d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.21 ;
    %load/vec4 v0x561be8dc5450_0;
    %store/vec4 v0x561be8d35ea0_0, 0, 32;
    %jmp T_23.23;
T_23.23 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x561be8cd27e0;
T_24 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8cc6420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8d52f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8cc6360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8d63a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cf7110_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x561be8cc5c70_0;
    %load/vec4 v0x561be8d628c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x561be8cc5b90_0;
    %load/vec4 v0x561be8d52f00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8d61760, 0, 4;
    %load/vec4 v0x561be8d52f00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561be8d52f00_0, 0;
T_24.2 ;
    %load/vec4 v0x561be8cf71d0_0;
    %load/vec4 v0x561be8d63ac0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x561be8cc6360_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561be8d61760, 4;
    %assign/vec4 v0x561be8cf7110_0, 0;
    %load/vec4 v0x561be8cc6360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561be8cc6360_0, 0;
T_24.4 ;
    %load/vec4 v0x561be8cc5c70_0;
    %load/vec4 v0x561be8d628c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561be8cf71d0_0;
    %load/vec4 v0x561be8d63ac0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %load/vec4 v0x561be8d63a20_0;
    %assign/vec4 v0x561be8d63a20_0, 0;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v0x561be8d63a20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561be8d63a20_0, 0;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v0x561be8d63a20_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561be8d63a20_0, 0;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x561be8cf8e90;
T_25 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8cd3460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8cd2bc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8cd3380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8cd0930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cd0160_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x561be8cd3080_0;
    %load/vec4 v0x561be8cd3b40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x561be8cd2fa0_0;
    %load/vec4 v0x561be8cd2bc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8cd3760, 0, 4;
    %load/vec4 v0x561be8cd2bc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561be8cd2bc0_0, 0;
T_25.2 ;
    %load/vec4 v0x561be8cd0240_0;
    %load/vec4 v0x561be8cd04b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x561be8cd3380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561be8cd3760, 4;
    %assign/vec4 v0x561be8cd0160_0, 0;
    %load/vec4 v0x561be8cd3380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561be8cd3380_0, 0;
T_25.4 ;
    %load/vec4 v0x561be8cd3080_0;
    %load/vec4 v0x561be8cd3b40_0;
    %nor/r;
    %and;
    %load/vec4 v0x561be8cd0240_0;
    %load/vec4 v0x561be8cd04b0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %load/vec4 v0x561be8cd0930_0;
    %assign/vec4 v0x561be8cd0930_0, 0;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v0x561be8cd0930_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561be8cd0930_0, 0;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v0x561be8cd0930_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561be8cd0930_0, 0;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x561be8cc3980;
T_26 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be87a1530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8da8120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8da6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be88daae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dd1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be88cf920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8c8c3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8db8350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8db6d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8dc2690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be896beb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8913220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be89126e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8912ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be884b850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be88416b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8db45a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be88641b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be880b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be88bc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8a3ae80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8c89920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8de8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dd8420_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8da8120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8da6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be88daae0_0, 0;
    %load/vec4 v0x561be88cf920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dd1cf0_0, 0;
    %load/vec4 v0x561be8c8a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %vpi_call/w 5 117 "$display", "[CE] start cmd: op=%02h is_write=%0d len=%0d addr=%08h @%0t", v0x561be896b3a0_0, v0x561be89135e0_0, v0x561be8c8e460_0, v0x561be8da8fe0_0, $time {0 0 0};
    %load/vec4 v0x561be8daa780_0;
    %assign/vec4 v0x561be8c8c3b0_0, 0;
    %load/vec4 v0x561be8db0b80_0;
    %assign/vec4 v0x561be8db8350_0, 0;
    %load/vec4 v0x561be8d9c530_0;
    %assign/vec4 v0x561be8db6d80_0, 0;
    %load/vec4 v0x561be8dc47f0_0;
    %assign/vec4 v0x561be8dc2690_0, 0;
    %load/vec4 v0x561be8841a60_0;
    %assign/vec4 v0x561be896beb0_0, 0;
    %load/vec4 v0x561be8dc8270_0;
    %assign/vec4 v0x561be8913220_0, 0;
    %load/vec4 v0x561be8912e50_0;
    %assign/vec4 v0x561be89126e0_0, 0;
    %load/vec4 v0x561be89135e0_0;
    %assign/vec4 v0x561be8912ac0_0, 0;
    %load/vec4 v0x561be896b3a0_0;
    %assign/vec4 v0x561be884b850_0, 0;
    %load/vec4 v0x561be896ac40_0;
    %assign/vec4 v0x561be88416b0_0, 0;
    %load/vec4 v0x561be8da8fe0_0;
    %assign/vec4 v0x561be8db45a0_0, 0;
    %load/vec4 v0x561be8c8e460_0;
    %assign/vec4 v0x561be88641b0_0, 0;
    %load/vec4 v0x561be895afe0_0;
    %assign/vec4 v0x561be880b860_0, 0;
    %load/vec4 v0x561be8da4950_0;
    %assign/vec4 v0x561be88bc940_0, 0;
    %load/vec4 v0x561be88cf570_0;
    %assign/vec4 v0x561be8a3ae80_0, 0;
    %load/vec4 v0x561be8c879a0_0;
    %assign/vec4 v0x561be8c89920_0, 0;
    %load/vec4 v0x561be8de46f0_0;
    %assign/vec4 v0x561be8de8c30_0, 0;
    %load/vec4 v0x561be8dcf4f0_0;
    %assign/vec4 v0x561be8dd8420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be88daae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8da8120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8dd1cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be88cf920_0, 0;
T_26.5 ;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8dd1cf0_0, 0;
    %load/vec4 v0x561be8dc5730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8da6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dd1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be88cf920_0, 0;
T_26.7 ;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x561be8cc8130;
T_27 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8cc4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cfad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d08ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d08310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cc4ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8d09a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d0ca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d083d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d09f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cf7da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561be8d07ef0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x561be8d08310_0;
    %assign/vec4 v0x561be8d08ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cc4ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d0ca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d09f20_0, 0;
    %load/vec4 v0x561be8d0b660_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8d083d0_0, 0;
    %load/vec4 v0x561be8d0b660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x561be8d0a480_0;
    %load/vec4 v0x561be8d09fe0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561be8d0bea0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %load/vec4 v0x561be8cc4f90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561be8cf7da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561be8d07ef0_0, 0;
    %load/vec4 v0x561be8cc4f90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561be8cfad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d08310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
T_27.7 ;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x561be8d08ae0_0;
    %load/vec4 v0x561be8cfadf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d08310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8cc4ca0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
T_27.9 ;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x561be8d0a3e0_0;
    %load/vec4 v0x561be8d09fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0x561be8d0ad70_0;
    %assign/vec4 v0x561be8d09a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d0ca50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8cc4ca0_0, 0;
    %load/vec4 v0x561be8d07ef0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x561be8d07ef0_0, 0;
    %load/vec4 v0x561be8d07ef0_0;
    %addi 4, 0, 16;
    %load/vec4 v0x561be8d0bea0_0;
    %cmp/u;
    %jmp/0xz  T_27.13, 5;
    %load/vec4 v0x561be8cf7da0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561be8cf7da0_0, 0;
    %load/vec4 v0x561be8cf7da0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561be8cfad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d08310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
T_27.14 ;
T_27.11 ;
    %jmp T_27.6;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d09f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8d0b660_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561be8cf8ab0;
T_28 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8d149c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8c91650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d9a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c90e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cda2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ce4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ce4d40_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8ce54d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c90f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d157a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c90ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c912b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8c91590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561be8c906d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cf91f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d14900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cec240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d156e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x561be8c90e50_0;
    %assign/vec4 v0x561be8d9a250_0, 0;
    %load/vec4 v0x561be8ce4d40_0;
    %assign/vec4 v0x561be8ce4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c90f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d157a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c912b0_0, 0;
    %load/vec4 v0x561be8d13370_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8c90ad0_0, 0;
    %load/vec4 v0x561be8d13370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0x561be8d132b0_0;
    %load/vec4 v0x561be8cf9130_0;
    %nor/r;
    %and;
    %load/vec4 v0x561be8cda200_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v0x561be8d0cfb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561be8c91590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561be8c906d0_0, 0;
    %load/vec4 v0x561be8d0cfb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561be8c91650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c90e50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
T_28.7 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0x561be8d9a250_0;
    %load/vec4 v0x561be8d9a190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8c90e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cf91f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d14900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d157a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
T_28.9 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v0x561be8d14900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d14900_0, 0;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v0x561be8cf91f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %load/vec4 v0x561be8c911f0_0;
    %assign/vec4 v0x561be8cec240_0, 0;
    %load/vec4 v0x561be8c911f0_0;
    %assign/vec4 v0x561be8cda2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ce4d40_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8ce54d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8cf91f0_0, 0;
    %jmp T_28.14;
T_28.13 ;
    %load/vec4 v0x561be8cec240_0;
    %assign/vec4 v0x561be8cda2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ce4d40_0, 0;
T_28.14 ;
T_28.12 ;
    %load/vec4 v0x561be8ce4c80_0;
    %load/vec4 v0x561be8ce5410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %vpi_call/w 7 543 "$display", "[DMA]  W @%0t data=%08h", $time, v0x561be8cda2c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c90f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d156e0_0, 0;
    %load/vec4 v0x561be8c906d0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x561be8c906d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ce4d40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
T_28.15 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v0x561be8d156e0_0;
    %assign/vec4 v0x561be8c90f10_0, 0;
    %load/vec4 v0x561be8c90b90_0;
    %load/vec4 v0x561be8c90f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %vpi_call/w 7 561 "$display", "[DMA]  B @%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d156e0_0, 0;
    %load/vec4 v0x561be8c906d0_0;
    %load/vec4 v0x561be8cda200_0;
    %cmp/u;
    %jmp/0xz  T_28.19, 5;
    %load/vec4 v0x561be8c91590_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561be8c91650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c90e50_0, 0;
    %load/vec4 v0x561be8c91590_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561be8c91590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cf91f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
    %jmp T_28.20;
T_28.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8c912b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8d13370_0, 0;
T_28.20 ;
T_28.17 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561be8cc8420;
T_29 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8cee270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ced530_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x561be8ced470_0;
    %load/vec4 v0x561be8ced530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %vpi_call/w 7 94 "$display", "[DMA] start: dir=%0d addr=%08h len=%0d burst=%0d @%0t", v0x561be8c949d0_0, v0x561be8ca5780_0, v0x561be8cebbf0_0, v0x561be8ca6eb0_0, $time {0 0 0};
T_29.2 ;
    %load/vec4 v0x561be8ced470_0;
    %assign/vec4 v0x561be8ced530_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x561be8cc8420;
T_30 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8cee270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d99f90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x561be8cebb50_0;
    %assign/vec4 v0x561be8d99f90_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x561be8cc8420;
T_31 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8cee270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d99ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ca8f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ca6690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ce03f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8ca6a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8cab340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8ca7390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ceedc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cad4c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8d99ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ceedc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8cad4c0_0, 0;
    %load/vec4 v0x561be8cebb50_0;
    %nor/r;
    %load/vec4 v0x561be8ca6690_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ca8f40_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x561be8ced0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.11;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ca8f40_0, 0;
    %load/vec4 v0x561be8ced470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x561be8ce0350_0;
    %assign/vec4 v0x561be8ce03f0_0, 0;
    %load/vec4 v0x561be8ca6eb0_0;
    %assign/vec4 v0x561be8ca6a10_0, 0;
    %load/vec4 v0x561be8ca5780_0;
    %assign/vec4 v0x561be8cab340_0, 0;
    %load/vec4 v0x561be8cebbf0_0;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ca6690_0, 0;
    %load/vec4 v0x561be8c949d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %assign/vec4 v0x561be8ced0f0_0, 0;
T_31.12 ;
    %jmp T_31.11;
T_31.5 ;
    %load/vec4 v0x561be8ceea40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v0x561be8cece30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %load/vec4 v0x561be8cdd0a0_0;
    %assign/vec4 v0x561be8ca7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ceedc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
T_31.18 ;
T_31.17 ;
    %jmp T_31.11;
T_31.6 ;
    %load/vec4 v0x561be8cedb70_0;
    %load/vec4 v0x561be8cee310_0;
    %and;
    %load/vec4 v0x561be8cedf90_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ca8f40_0, 0;
T_31.20 ;
    %load/vec4 v0x561be8cdd180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x561be8ce03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x561be8cab340_0;
    %load/vec4 v0x561be8ca7390_0;
    %add;
    %assign/vec4 v0x561be8cab340_0, 0;
T_31.24 ;
    %load/vec4 v0x561be8ca8f40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8ceea40_0;
    %load/vec4 v0x561be8ca7390_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_31.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x561be8ceea40_0;
    %load/vec4 v0x561be8ca7390_0;
    %sub;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
T_31.27 ;
T_31.22 ;
    %jmp T_31.11;
T_31.7 ;
    %load/vec4 v0x561be8ceea40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8cedc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call/w 7 291 "$display", "[DMA] WR: rx_ok beats=%0d len=%0d rx_level=%0d @%0t", v0x561be8ca8ba0_0, v0x561be8cdd0a0_0, v0x561be8ced890_0, $time {0 0 0};
T_31.28 ;
    %load/vec4 v0x561be8ceea40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.30, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.31;
T_31.30 ;
    %load/vec4 v0x561be8cedc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.32, 8;
    %load/vec4 v0x561be8cdd0a0_0;
    %assign/vec4 v0x561be8ca7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8cad4c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
T_31.32 ;
T_31.31 ;
    %jmp T_31.11;
T_31.8 ;
    %load/vec4 v0x561be8ca6190_0;
    %load/vec4 v0x561be8ca8660_0;
    %and;
    %load/vec4 v0x561be8ca72f0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8ca8f40_0, 0;
T_31.34 ;
    %load/vec4 v0x561be8cad8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.36, 8;
    %load/vec4 v0x561be8ce03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.38, 8;
    %load/vec4 v0x561be8cab340_0;
    %load/vec4 v0x561be8ca7390_0;
    %add;
    %assign/vec4 v0x561be8cab340_0, 0;
T_31.38 ;
    %load/vec4 v0x561be8ca8f40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8ceea40_0;
    %load/vec4 v0x561be8ca7390_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_31.40, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x561be8ceea40_0;
    %load/vec4 v0x561be8ca7390_0;
    %sub;
    %assign/vec4 v0x561be8ceea40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
T_31.41 ;
T_31.36 ;
    %jmp T_31.11;
T_31.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8d99ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8ca6690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8ced0f0_0, 0;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x561be8df0200;
T_32 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8df3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df35b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df15d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df3ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df3510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df1990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8df3290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8df17b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8df3470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8df36f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df3790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df3c90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df35b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df2b10_0, 0;
    %load/vec4 v0x561be8df3650_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8df3510_0, 0;
    %load/vec4 v0x561be8df3650_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8df1990_0, 0;
    %load/vec4 v0x561be8df1210_0;
    %assign/vec4 v0x561be8df1350_0, 0;
    %load/vec4 v0x561be8df1490_0;
    %assign/vec4 v0x561be8df15d0_0, 0;
    %load/vec4 v0x561be8df38d0_0;
    %assign/vec4 v0x561be8df3ab0_0, 0;
    %load/vec4 v0x561be8df3650_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8df3c90_0, 0;
    %load/vec4 v0x561be8df3650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
    %jmp T_32.10;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df3790_0, 0;
    %load/vec4 v0x561be8df13f0_0;
    %load/vec4 v0x561be8df1210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %load/vec4 v0x561be8df12b0_0;
    %assign/vec4 v0x561be8df1170_0, 0;
    %load/vec4 v0x561be8df42d0_0;
    %assign/vec4 v0x561be8df3010_0, 0;
    %load/vec4 v0x561be8df4190_0;
    %assign/vec4 v0x561be8df2d90_0, 0;
    %load/vec4 v0x561be8df3d30_0;
    %assign/vec4 v0x561be8df0f90_0, 0;
    %load/vec4 v0x561be8df3fb0_0;
    %assign/vec4 v0x561be8df2750_0, 0;
    %load/vec4 v0x561be8df4050_0;
    %assign/vec4 v0x561be8df29d0_0, 0;
    %load/vec4 v0x561be8df4230_0;
    %assign/vec4 v0x561be8df2ed0_0, 0;
    %load/vec4 v0x561be8df3dd0_0;
    %assign/vec4 v0x561be8df3f10_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x561be8df1be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8df1d20_0, 0;
    %load/vec4 v0x561be8df22f0_0;
    %assign/vec4 v0x561be8df2430_0, 0;
    %load/vec4 v0x561be8df2110_0;
    %assign/vec4 v0x561be8df2250_0, 0;
    %load/vec4 v0x561be8df30b0_0;
    %assign/vec4 v0x561be8df31f0_0, 0;
    %load/vec4 v0x561be8df24d0_0;
    %assign/vec4 v0x561be8df2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df35b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
    %jmp T_32.12;
T_32.11 ;
    %load/vec4 v0x561be8df1670_0;
    %load/vec4 v0x561be8df3bf0_0;
    %and;
    %load/vec4 v0x561be8df1490_0;
    %and;
    %load/vec4 v0x561be8df38d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.13, 8;
    %load/vec4 v0x561be8df1530_0;
    %assign/vec4 v0x561be8df1170_0, 0;
    %load/vec4 v0x561be8df3970_0;
    %assign/vec4 v0x561be8df3a10_0, 0;
    %load/vec4 v0x561be8df4410_0;
    %assign/vec4 v0x561be8df3010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8df2d90_0, 0;
    %load/vec4 v0x561be8df3d30_0;
    %assign/vec4 v0x561be8df0f90_0, 0;
    %load/vec4 v0x561be8df3fb0_0;
    %assign/vec4 v0x561be8df2750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8df29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df2ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df3f10_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x561be8df1be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8df1d20_0, 0;
    %load/vec4 v0x561be8df22f0_0;
    %assign/vec4 v0x561be8df2430_0, 0;
    %load/vec4 v0x561be8df2110_0;
    %assign/vec4 v0x561be8df2250_0, 0;
    %load/vec4 v0x561be8df30b0_0;
    %assign/vec4 v0x561be8df31f0_0, 0;
    %load/vec4 v0x561be8df24d0_0;
    %assign/vec4 v0x561be8df2610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df35b0_0, 0;
    %load/vec4 v0x561be8df3970_0;
    %assign/vec4 v0x561be8df36f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df3790_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
T_32.13 ;
T_32.12 ;
    %jmp T_32.10;
T_32.3 ;
    %load/vec4 v0x561be8df2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
T_32.15 ;
    %jmp T_32.10;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df2b10_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
    %jmp T_32.10;
T_32.5 ;
    %load/vec4 v0x561be8df2a70_0;
    %assign/vec4 v0x561be8df3290_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
    %jmp T_32.10;
T_32.6 ;
    %load/vec4 v0x561be8df3510_0;
    %load/vec4 v0x561be8df33d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
T_32.17 ;
    %jmp T_32.10;
T_32.7 ;
    %load/vec4 v0x561be8df3830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8df3790_0, 0;
T_32.19 ;
    %load/vec4 v0x561be8df2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.21, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8df17b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
T_32.21 ;
    %jmp T_32.10;
T_32.8 ;
    %load/vec4 v0x561be8df1990_0;
    %load/vec4 v0x561be8df1710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df18f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561be8df3650_0, 0;
T_32.23 ;
    %jmp T_32.10;
T_32.10 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x561be8cd2020;
T_33 ;
    %wait E_0x561be8a4bb60;
    %load/vec4 v0x561be8ded820_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %load/vec4 v0x561be8ded780_0;
    %store/vec4 v0x561be8d0e180_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x561be8cd2400;
    %store/vec4 v0x561be8ded6e0_0, 0, 3;
    %load/vec4 v0x561be8dec9d0_0;
    %store/vec4 v0x561be8d0e180_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x561be8cd2400;
    %store/vec4 v0x561be8dec930_0, 0, 3;
    %load/vec4 v0x561be8dedf00_0;
    %store/vec4 v0x561be8d0e180_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x561be8cd2400;
    %store/vec4 v0x561be8dede60_0, 0, 3;
    %jmp T_33.5;
T_33.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8ded6e0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8dec930_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561be8dede60_0, 0, 3;
    %jmp T_33.5;
T_33.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8ded6e0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561be8dec930_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561be8dede60_0, 0, 3;
    %jmp T_33.5;
T_33.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8ded6e0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8dec930_0, 0, 3;
    %load/vec4 v0x561be8deeea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %store/vec4 v0x561be8dede60_0, 0, 3;
    %jmp T_33.5;
T_33.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561be8ded6e0_0, 0, 3;
    %load/vec4 v0x561be8deeea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.9, 8;
T_33.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.9, 8;
 ; End of false expr.
    %blend;
T_33.9;
    %store/vec4 v0x561be8dec930_0, 0, 3;
    %load/vec4 v0x561be8deeea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %store/vec4 v0x561be8dede60_0, 0, 3;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x561be8cd2020;
T_34 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8def1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8def6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def620_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def760_0, 0;
    %load/vec4 v0x561be8def800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8def6c0_0, 0;
    %load/vec4 v0x561be8ded960_0;
    %assign/vec4 v0x561be8def940_0, 0;
    %load/vec4 v0x561be8ded960_0;
    %assign/vec4 v0x561be8def9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def620_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x561be8def620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8def620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8def6c0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x561be8ded640_0;
    %load/vec4 v0x561be8def6c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8def6c0_0, 0;
    %load/vec4 v0x561be8def940_0;
    %assign/vec4 v0x561be8def9e0_0, 0;
    %load/vec4 v0x561be8def940_0;
    %inv;
    %assign/vec4 v0x561be8def940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8def760_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x561be8def6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8def6c0_0, 0;
T_34.7 ;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x561be8cd2020;
T_35 ;
    %wait E_0x561be8d0ee80;
    %load/vec4 v0x561be8dee900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8deecc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dee2c0_0, 0, 4;
    %jmp T_35.4;
T_35.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8defb20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8deecc0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee5e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8dee2c0_0, 0, 4;
    %jmp T_35.4;
T_35.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561be8defb20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8defb20_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8deecc0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561be8dee5e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8dee2c0_0, 0, 4;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x561be8defb20_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x561be8deecc0_0, 0, 4;
    %load/vec4 v0x561be8dee5e0_0;
    %store/vec4 v0x561be8dee2c0_0, 0, 4;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x561be8cd2020;
T_36 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8def1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8defd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8dedd20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561be8dee900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8defb20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561be8deca70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8decc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8dee0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8dee680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8dedaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8deef40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8deefe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dee7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8deed60_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x561be8defda0_0;
    %assign/vec4 v0x561be8defd00_0, 0;
    %load/vec4 v0x561be8deddc0_0;
    %assign/vec4 v0x561be8dedd20_0, 0;
    %load/vec4 v0x561be8dee9a0_0;
    %assign/vec4 v0x561be8dee900_0, 0;
    %load/vec4 v0x561be8defbc0_0;
    %assign/vec4 v0x561be8defb20_0, 0;
    %load/vec4 v0x561be8decb10_0;
    %assign/vec4 v0x561be8deca70_0, 0;
    %load/vec4 v0x561be8ded500_0;
    %assign/vec4 v0x561be8decc50_0, 0;
    %load/vec4 v0x561be8dee180_0;
    %assign/vec4 v0x561be8dee0e0_0, 0;
    %load/vec4 v0x561be8dee720_0;
    %assign/vec4 v0x561be8dee680_0, 0;
    %load/vec4 v0x561be8def8a0_0;
    %assign/vec4 v0x561be8def800_0, 0;
    %load/vec4 v0x561be8dedb40_0;
    %assign/vec4 v0x561be8dedaa0_0, 0;
    %load/vec4 v0x561be8def120_0;
    %assign/vec4 v0x561be8deef40_0, 0;
    %load/vec4 v0x561be8def080_0;
    %assign/vec4 v0x561be8deefe0_0, 0;
    %load/vec4 v0x561be8dee860_0;
    %assign/vec4 v0x561be8dee7c0_0, 0;
    %load/vec4 v0x561be8deee00_0;
    %assign/vec4 v0x561be8deed60_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x561be8cd2020;
T_37 ;
    %wait E_0x561be884b3d0;
    %load/vec4 v0x561be8defd00_0;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8defb20_0;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %load/vec4 v0x561be8deca70_0;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decc50_0;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8dee0e0_0;
    %store/vec4 v0x561be8dee180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def3a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8def260_0, 0, 32;
    %load/vec4 v0x561be8dedd20_0;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %load/vec4 v0x561be8dedaa0_0;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
    %load/vec4 v0x561be8dee7c0_0;
    %store/vec4 v0x561be8dee860_0, 0, 1;
    %load/vec4 v0x561be8deed60_0;
    %store/vec4 v0x561be8deee00_0, 0, 1;
    %load/vec4 v0x561be8deef40_0;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %load/vec4 v0x561be8deefe0_0;
    %store/vec4 v0x561be8def080_0, 0, 4;
    %load/vec4 v0x561be8defd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.13;
T_37.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %load/vec4 v0x561be8defc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8ded6e0_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8ded820_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561be8dedbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8dedb40_0, 0, 8;
    %load/vec4 v0x561be8dedfa0_0;
    %inv;
    %store/vec4 v0x561be8dee860_0, 0, 1;
    %load/vec4 v0x561be8dedfa0_0;
    %inv;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561be8ded820_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x561be8deee00_0, 0, 1;
T_37.14 ;
    %jmp T_37.13;
T_37.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %load/vec4 v0x561be8dedaa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %load/vec4 v0x561be8dedaa0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
T_37.17 ;
    %jmp T_37.13;
T_37.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8def4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.18, 8;
    %load/vec4 v0x561be8defb20_0;
    %ix/getv 4, v0x561be8dee900_0;
    %shiftl 4;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.18 ;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.20, 8;
    %vpi_call/w 10 363 "$display", "[FSM] %0t CMD bit=%0d out=%b", $time, v0x561be8deca70_0, &PV<v0x561be8deecc0_0, 0, 1> {0 0 0};
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decb10_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8dec7f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dec930_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dec890_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_37.26, 8;
    %load/vec4 v0x561be8dec750_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_37.27, 8;
T_37.26 ; End of true expr.
    %load/vec4 v0x561be8dec890_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_37.28, 9;
    %load/vec4 v0x561be8dec750_0;
    %jmp/1 T_37.29, 9;
T_37.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_37.29, 9;
 ; End of false expr.
    %blend;
T_37.29;
    %jmp/0 T_37.27, 8;
 ; End of false expr.
    %blend;
T_37.27;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.25;
T_37.24 ;
    %load/vec4 v0x561be8deec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8deeb80_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.31;
T_37.30 ;
    %load/vec4 v0x561be8dee220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dee220_0;
    %store/vec4 v0x561be8dee180_0, 0, 4;
    %jmp T_37.33;
T_37.32 ;
    %load/vec4 v0x561be8deeae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.34, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.37, 8;
T_37.36 ; End of true expr.
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %jmp/0 T_37.37, 8;
 ; End of false expr.
    %blend;
T_37.37;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %jmp T_37.39;
T_37.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
T_37.39 ;
    %jmp T_37.35;
T_37.34 ;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_37.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.41;
T_37.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dedc80_0;
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.43, 8;
T_37.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.43, 8;
 ; End of false expr.
    %blend;
T_37.43;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.41 ;
T_37.35 ;
T_37.33 ;
T_37.31 ;
T_37.25 ;
T_37.22 ;
T_37.20 ;
    %jmp T_37.13;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8defa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.44, 8;
    %load/vec4 v0x561be8defb20_0;
    %ix/getv 4, v0x561be8dee900_0;
    %shiftl 4;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.44 ;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.46, 8;
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8dec7f0_0;
    %load/vec4 v0x561be8decb10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8deec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8deeb80_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.51;
T_37.50 ;
    %load/vec4 v0x561be8dee220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dee220_0;
    %store/vec4 v0x561be8dee180_0, 0, 4;
    %jmp T_37.53;
T_37.52 ;
    %load/vec4 v0x561be8deeae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.54, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.57, 8;
T_37.56 ; End of true expr.
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %jmp/0 T_37.57, 8;
 ; End of false expr.
    %blend;
T_37.57;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %jmp T_37.59;
T_37.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
T_37.59 ;
    %jmp T_37.55;
T_37.54 ;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_37.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.61;
T_37.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dedc80_0;
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.63, 8;
T_37.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.63, 8;
 ; End of false expr.
    %blend;
T_37.63;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.61 ;
T_37.55 ;
T_37.53 ;
T_37.51 ;
T_37.48 ;
T_37.46 ;
    %jmp T_37.13;
T_37.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8defa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.64, 8;
    %load/vec4 v0x561be8defb20_0;
    %ix/getv 4, v0x561be8dee900_0;
    %shiftl 4;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.64 ;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.66, 8;
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decb10_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8dee220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dee220_0;
    %store/vec4 v0x561be8dee180_0, 0, 4;
    %jmp T_37.71;
T_37.70 ;
    %load/vec4 v0x561be8deeae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.72, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.75, 8;
T_37.74 ; End of true expr.
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %jmp/0 T_37.75, 8;
 ; End of false expr.
    %blend;
T_37.75;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %jmp T_37.77;
T_37.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
T_37.77 ;
    %jmp T_37.73;
T_37.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dedc80_0;
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.79, 8;
T_37.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.79, 8;
 ; End of false expr.
    %blend;
T_37.79;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.73 ;
T_37.71 ;
T_37.68 ;
T_37.66 ;
    %jmp T_37.13;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_37.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561be8def080_0, 0, 4;
    %jmp T_37.81;
T_37.80 ;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_37.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561be8def080_0, 0, 4;
    %jmp T_37.83;
T_37.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8def080_0, 0, 4;
T_37.83 ;
T_37.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.13;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.84, 8;
    %load/vec4 v0x561be8dee0e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.86, 4;
    %load/vec4 v0x561be8dee0e0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561be8dee180_0, 0, 4;
T_37.86 ;
    %load/vec4 v0x561be8dee0e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.88, 4;
    %load/vec4 v0x561be8deeae0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8dee9a0_0, 0, 3;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_37.93, 8;
T_37.92 ; End of true expr.
    %load/vec4 v0x561be8deff80_0;
    %jmp/0 T_37.93, 8;
 ; End of false expr.
    %blend;
T_37.93;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.95, 8;
T_37.94 ; End of true expr.
    %load/vec4 v0x561be8dede60_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %jmp/0 T_37.95, 8;
 ; End of false expr.
    %blend;
T_37.95;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_37.97, 8;
T_37.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_37.97, 8;
 ; End of false expr.
    %blend;
T_37.97;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8def080_0, 0, 4;
    %jmp T_37.91;
T_37.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561be8dedbe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.99, 8;
T_37.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.99, 8;
 ; End of false expr.
    %blend;
T_37.99;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.91 ;
T_37.88 ;
T_37.84 ;
    %jmp T_37.13;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.101, 8;
T_37.100 ; End of true expr.
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %jmp/0 T_37.101, 8;
 ; End of false expr.
    %blend;
T_37.101;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8dedfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.102, 8;
    %load/vec4 v0x561be8deefe0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8deef40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.104, 8;
    %load/vec4 v0x561be8def4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.106, 8;
    %load/vec4 v0x561be8dee900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.110, 6;
    %load/vec4 v0x561be8defb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.112;
T_37.108 ;
    %load/vec4 v0x561be8defb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x561be8dee2c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.112;
T_37.109 ;
    %load/vec4 v0x561be8defb20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x561be8dee2c0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.112;
T_37.110 ;
    %load/vec4 v0x561be8defb20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x561be8dee2c0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.112;
T_37.112 ;
    %pop/vec4 1;
T_37.106 ;
T_37.104 ;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.113, 8;
    %load/vec4 v0x561be8deefe0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_37.115, 4;
    %load/vec4 v0x561be8deefe0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561be8def080_0, 0, 4;
    %jmp T_37.116;
T_37.115 ;
    %load/vec4 v0x561be8deef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def120_0, 0, 1;
    %jmp T_37.118;
T_37.117 ;
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decb10_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decc50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8def300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8def3a0_0, 0, 1;
    %load/vec4 v0x561be8ded820_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_37.123, 4;
    %load/vec4 v0x561be8defbc0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x561be8d19dd0_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x561be8d18bb0;
    %load/vec4 v0x561be8defbc0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x561be8d19dd0_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x561be8d18bb0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8defbc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x561be8d19dd0_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x561be8d18bb0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8defbc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561be8d19dd0_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x561be8d18bb0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8def260_0, 0, 32;
    %jmp T_37.124;
T_37.123 ;
    %load/vec4 v0x561be8defbc0_0;
    %store/vec4 v0x561be8def260_0, 0, 32;
T_37.124 ;
T_37.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.119 ;
    %load/vec4 v0x561be8deeae0_0;
    %load/vec4 v0x561be8ded500_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.125, 5;
    %load/vec4 v0x561be8df0160_0;
    %load/vec4 v0x561be8deda00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.128;
T_37.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561be8dedbe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.130, 8;
T_37.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.130, 8;
 ; End of false expr.
    %blend;
T_37.130;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.128 ;
T_37.125 ;
T_37.118 ;
T_37.116 ;
T_37.113 ;
    %jmp T_37.103;
T_37.102 ;
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8decc50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.131, 8;
    %vpi_call/w 10 559 "$display", "[FSM] %0t WRITE start shreg=%08h lanes=%0d", $time, v0x561be8defb20_0, v0x561be8dee900_0 {0 0 0};
T_37.131 ;
    %load/vec4 v0x561be8defa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.133, 8;
    %vpi_call/w 10 564 "$display", "[FSM] %0t WRITE shift out=%b shreg=%08h", $time, &PV<v0x561be8deecc0_0, 0, 1>, v0x561be8defb20_0 {0 0 0};
    %load/vec4 v0x561be8defb20_0;
    %ix/getv 4, v0x561be8dee900_0;
    %shiftl 4;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.133 ;
    %load/vec4 v0x561be8decbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.135, 8;
    %load/vec4 v0x561be8deca70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561be8dee900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decb10_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.137, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561be8decb10_0, 0, 6;
    %load/vec4 v0x561be8decc50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561be8ded500_0, 0, 32;
    %load/vec4 v0x561be8decc50_0;
    %addi 4, 0, 32;
    %load/vec4 v0x561be8deeae0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x561be8df0020_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.139, 8;
    %load/vec4 v0x561be8deff80_0;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %jmp T_37.140;
T_37.139 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
T_37.140 ;
T_37.137 ;
    %load/vec4 v0x561be8deeae0_0;
    %load/vec4 v0x561be8ded500_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.141, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561be8dedbe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.143, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.144, 8;
T_37.143 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.144, 8;
 ; End of false expr.
    %blend;
T_37.144;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.141 ;
T_37.135 ;
T_37.103 ;
    %jmp T_37.13;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %load/vec4 v0x561be8dee900_0;
    %store/vec4 v0x561be8d19d10_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x561be8d1aa80;
    %store/vec4 v0x561be8dee720_0, 0, 4;
    %load/vec4 v0x561be8deff80_0;
    %store/vec4 v0x561be8defbc0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %jmp T_37.13;
T_37.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %load/vec4 v0x561be8deda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.145, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %load/vec4 v0x561be8dedbe0_0;
    %pad/u 8;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
T_37.145 ;
    %jmp T_37.13;
T_37.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %load/vec4 v0x561be8dedaa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.147, 4;
    %load/vec4 v0x561be8dedaa0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
    %jmp T_37.148;
T_37.147 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
T_37.148 ;
    %jmp T_37.13;
T_37.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8deddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8def8a0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8defda0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561be8dedbe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561be8deed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.149, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.150, 8;
T_37.149 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.150, 8;
 ; End of false expr.
    %blend;
T_37.150;
    %add;
    %store/vec4 v0x561be8dedb40_0, 0, 8;
    %jmp T_37.13;
T_37.13 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x561be8cd2020;
T_38 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8def1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8defe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8def440_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x561be8defd00_0;
    %load/vec4 v0x561be8defe40_0;
    %cmp/ne;
    %jmp/0xz  T_38.2, 4;
    %vpi_call/w 10 652 "$display", "[FSM] %0t state %0d -> %0d (op=%02h len=%0d lanes_cmd=%0d/addr=%0d/data=%0d dir=%0d)", $time, v0x561be8defe40_0, v0x561be8defd00_0, v0x561be8ded820_0, v0x561be8deeae0_0, v0x561be8ded6e0_0, v0x561be8dec930_0, v0x561be8dede60_0, v0x561be8dedfa0_0 {0 0 0};
T_38.2 ;
    %load/vec4 v0x561be8def3a0_0;
    %load/vec4 v0x561be8def440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %vpi_call/w 10 656 "$display", "[FSM] %0t RX_WEN data=%08h io1=%b lanes=%0d", $time, v0x561be8def260_0, v0x561be8dee400_0, v0x561be8dee900_0 {0 0 0};
T_38.4 ;
    %load/vec4 v0x561be8defd00_0;
    %assign/vec4 v0x561be8defe40_0, 0;
    %load/vec4 v0x561be8def3a0_0;
    %assign/vec4 v0x561be8def440_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x561be8cfb640;
T_39 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfae90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df8ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8df8b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8df73e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dfbb10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8df7a20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x561be8df60d0_0;
    %load/vec4 v0x561be8df6170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %vpi_call/w 4 98 "$display", "[QSPI_CTL] cmd_start: op=%02h addr=%08h len=%0d dma_en=%0d @%0t", v0x561be8dfa710_0, v0x561be8df5db0_0, v0x561be8df6030_0, v0x561be8df6b70_0, $time {0 0 0};
T_39.2 ;
    %load/vec4 v0x561be8df8d80_0;
    %load/vec4 v0x561be8df8ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %vpi_call/w 4 101 "$display", "[QSPI_CTL] fsm_start: op=%02h addr=%08h len=%0d clk_div=%0d @%0t", v0x561be8df8920_0, v0x561be8df7fc0_0, v0x561be8df8740_0, v0x561be8df8060_0, $time {0 0 0};
T_39.4 ;
    %load/vec4 v0x561be8df8600_0;
    %load/vec4 v0x561be8df8560_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %vpi_call/w 4 104 "$display", "[QSPI_CTL] fsm_done @%0t", $time {0 0 0};
T_39.6 ;
    %load/vec4 v0x561be8df8ba0_0;
    %load/vec4 v0x561be8df8b00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.8, 8;
    %vpi_call/w 4 106 "$display", "[QSPI_CTL] first RX: data=%08h level=%0d io1=%b @%0t", v0x561be8df8a60_0, v0x561be8df7480_0, &PV<v0x561be8df91e0_0, 1, 1>, $time {0 0 0};
T_39.8 ;
    %load/vec4 v0x561be8df7480_0;
    %load/vec4 v0x561be8df73e0_0;
    %cmp/ne;
    %jmp/0xz  T_39.10, 4;
    %vpi_call/w 4 109 "$display", "[QSPI_CTL] fifo_rx_level %0d -> %0d @%0t", v0x561be8df73e0_0, v0x561be8df7480_0, $time {0 0 0};
T_39.10 ;
    %load/vec4 v0x561be8df7c00_0;
    %load/vec4 v0x561be8dfbb10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.12, 8;
    %vpi_call/w 4 112 "$display", "[QSPI_CTL] tx_pop @%0t", $time {0 0 0};
T_39.12 ;
    %load/vec4 v0x561be8df7ac0_0;
    %load/vec4 v0x561be8df7a20_0;
    %cmp/ne;
    %jmp/0xz  T_39.14, 4;
    %vpi_call/w 4 114 "$display", "[QSPI_CTL] fifo_tx_level %0d -> %0d @%0t", v0x561be8df7a20_0, v0x561be8df7ac0_0, $time {0 0 0};
T_39.14 ;
    %load/vec4 v0x561be8df60d0_0;
    %assign/vec4 v0x561be8df6170_0, 0;
    %load/vec4 v0x561be8df8d80_0;
    %assign/vec4 v0x561be8df8ce0_0, 0;
    %load/vec4 v0x561be8df8600_0;
    %assign/vec4 v0x561be8df8560_0, 0;
    %load/vec4 v0x561be8df8ba0_0;
    %assign/vec4 v0x561be8df8b00_0, 0;
    %load/vec4 v0x561be8df7480_0;
    %assign/vec4 v0x561be8df73e0_0, 0;
    %load/vec4 v0x561be8df7c00_0;
    %assign/vec4 v0x561be8dfbb10_0, 0;
    %load/vec4 v0x561be8df7ac0_0;
    %assign/vec4 v0x561be8df7a20_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x561be8e00540;
T_40 ;
    %wait E_0x561be87c5250;
    %load/vec4 v0x561be8e017a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e015c0_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x561be8e015c0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x561be8e015c0_0;
    %add;
    %ix/getv/s 3, v0x561be8e015c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8e01660, 0, 4;
    %load/vec4 v0x561be8e015c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e015c0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e010c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8e012a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e00e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8e019f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8e01700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8e01020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01520_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x561be8e01480_0;
    %nor/r;
    %assign/vec4 v0x561be8e010c0_0, 0;
    %load/vec4 v0x561be8e01520_0;
    %nor/r;
    %assign/vec4 v0x561be8e01c70_0, 0;
    %load/vec4 v0x561be8e01a90_0;
    %nor/r;
    %assign/vec4 v0x561be8e00e40_0, 0;
    %load/vec4 v0x561be8e010c0_0;
    %load/vec4 v0x561be8e01160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x561be8e00f80_0;
    %assign/vec4 v0x561be8e01020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e01480_0, 0;
T_40.4 ;
    %load/vec4 v0x561be8e01c70_0;
    %load/vec4 v0x561be8e01e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e01520_0, 0;
    %load/vec4 v0x561be8e01b30_0;
    %assign/vec4 v0x561be8e01bd0_0, 0;
    %load/vec4 v0x561be8e01d10_0;
    %assign/vec4 v0x561be8e01db0_0, 0;
T_40.6 ;
    %load/vec4 v0x561be8e01340_0;
    %load/vec4 v0x561be8e01200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01340_0, 0;
T_40.8 ;
    %load/vec4 v0x561be8e01480_0;
    %load/vec4 v0x561be8e01520_0;
    %and;
    %load/vec4 v0x561be8e01340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %fork t_15, S_0x561be8e00940;
    %jmp t_14;
    .scope S_0x561be8e00940;
t_15 ;
    %load/vec4 v0x561be8e01020_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x561be8e00ad0_0, 0, 32;
    %load/vec4 v0x561be8e01db0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x561be8e01bd0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x561be8e00ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8e01660, 0, 4;
T_40.12 ;
    %load/vec4 v0x561be8e01db0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.14, 8;
    %load/vec4 v0x561be8e01bd0_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x561be8e00ad0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8e01660, 4, 5;
T_40.14 ;
    %load/vec4 v0x561be8e01db0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.16, 8;
    %load/vec4 v0x561be8e01bd0_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x561be8e00ad0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8e01660, 4, 5;
T_40.16 ;
    %load/vec4 v0x561be8e01db0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %load/vec4 v0x561be8e01bd0_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x561be8e00ad0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8e01660, 4, 5;
T_40.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8e012a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e01340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01520_0, 0;
    %end;
    .scope S_0x561be8e00540;
t_14 %join;
T_40.10 ;
    %load/vec4 v0x561be8e00e40_0;
    %load/vec4 v0x561be8e00ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.20, 8;
    %fork t_17, S_0x561be8e00b70;
    %jmp t_16;
    .scope S_0x561be8e00b70;
t_17 ;
    %load/vec4 v0x561be8e00da0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x561be8e00d00_0, 0, 32;
    %ix/getv/s 4, v0x561be8e00d00_0;
    %load/vec4a v0x561be8e01660, 4;
    %assign/vec4 v0x561be8e01700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8e019f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e01a90_0, 0;
    %end;
    .scope S_0x561be8e00540;
t_16 %join;
T_40.20 ;
    %load/vec4 v0x561be8e01a90_0;
    %load/vec4 v0x561be8e01950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e01a90_0, 0;
T_40.22 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x561be8dfdd20;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8e00270_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x561be8dff5f0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8dfefe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8dffc30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561be8dfee00_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8dffa50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8e00090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8e00130_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8dff870_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561be8dff410_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dff080_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561be8dff370_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561be8dff2d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561be8dff230_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dff910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8e001d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dff550_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfeea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dffb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dffaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfef40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e00310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dff4b0_0, 0, 32;
    %end;
    .thread T_41, $init;
    .scope S_0x561be8dfdd20;
T_42 ;
    %fork t_19, S_0x561be8dfdf50;
    %jmp t_18;
    .scope S_0x561be8dfdf50;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfe0e0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0x561be8dfe0e0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561be8dfe0e0_0;
    %store/vec4a v0x561be8dff9b0, 4, 0;
    %load/vec4 v0x561be8dfe0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfe0e0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e00310_0, 0, 1;
    %end;
    .scope S_0x561be8dfdd20;
t_18 %join;
    %end;
    .thread T_42;
    .scope S_0x561be8dfdd20;
T_43 ;
    %wait E_0x561be895e300;
    %load/vec4 v0x561be8e00310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x561be8dff4b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dff4b0_0, 0;
    %load/vec4 v0x561be8dff4b0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8e00310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dff4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8e00270_0, 4, 5;
T_43.2 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x561be8dfdd20;
T_44 ;
    %wait E_0x561be8cebc90;
    %vpi_func 12 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x561be8dff370_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x561be8dfdd20;
T_45 ;
    %wait E_0x561be8db1710;
    %vpi_func 12 109 "$time" 64 {0 0 0};
    %load/vec4 v0x561be8dff370_0;
    %sub;
    %assign/vec4 v0x561be8dff2d0_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x561be8dff230_0;
    %vpi_func 12 111 "$time" 64 {0 0 0};
    %load/vec4 v0x561be8dff370_0;
    %sub;
    %add;
    %assign/vec4 v0x561be8dff230_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x561be8dfdd20;
T_46 ;
    %wait E_0x561be8dc54f0;
    %load/vec4 v0x561be8dffcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x561be8e001d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %jmp T_46.12;
T_46.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.12;
T_46.3 ;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.13, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8dfefe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfef40_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_46.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_46.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_46.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_46.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_46.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_46.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.32;
T_46.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8dff410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561be8dff550_0, 0;
    %load/vec4 v0x561be8dff5f0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x561be8e00130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.32;
T_46.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8e00270_0;
    %assign/vec4 v0x561be8e00130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.32;
T_46.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8e00270_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.32;
T_46.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561be8e00270_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.32;
T_46.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.34, 8;
T_46.33 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.36, 9;
T_46.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.36, 9;
 ; End of false expr.
    %blend;
T_46.36;
    %jmp/0 T_46.34, 8;
 ; End of false expr.
    %blend;
T_46.34;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.38, 8;
T_46.37 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.40, 9;
T_46.39 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.42, 10;
T_46.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.42, 10;
 ; End of false expr.
    %blend;
T_46.42;
    %jmp/0 T_46.40, 9;
 ; End of false expr.
    %blend;
T_46.40;
    %jmp/0 T_46.38, 8;
 ; End of false expr.
    %blend;
T_46.38;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.44, 8;
T_46.43 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.46, 9;
T_46.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.46, 9;
 ; End of false expr.
    %blend;
T_46.46;
    %jmp/0 T_46.44, 8;
 ; End of false expr.
    %blend;
T_46.44;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.48, 8;
T_46.47 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.50, 9;
T_46.49 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.52, 10;
T_46.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.52, 10;
 ; End of false expr.
    %blend;
T_46.52;
    %jmp/0 T_46.50, 9;
 ; End of false expr.
    %blend;
T_46.50;
    %jmp/0 T_46.48, 8;
 ; End of false expr.
    %blend;
T_46.48;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.54, 8;
T_46.53 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.56, 9;
T_46.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.56, 9;
 ; End of false expr.
    %blend;
T_46.56;
    %jmp/0 T_46.54, 8;
 ; End of false expr.
    %blend;
T_46.54;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.58, 8;
T_46.57 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.60, 9;
T_46.59 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.62, 10;
T_46.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.62, 10;
 ; End of false expr.
    %blend;
T_46.62;
    %jmp/0 T_46.60, 9;
 ; End of false expr.
    %blend;
T_46.60;
    %jmp/0 T_46.58, 8;
 ; End of false expr.
    %blend;
T_46.58;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.64, 8;
T_46.63 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.66, 9;
T_46.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.66, 9;
 ; End of false expr.
    %blend;
T_46.66;
    %jmp/0 T_46.64, 8;
 ; End of false expr.
    %blend;
T_46.64;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.68, 8;
T_46.67 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.70, 9;
T_46.69 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.72, 10;
T_46.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.72, 10;
 ; End of false expr.
    %blend;
T_46.72;
    %jmp/0 T_46.70, 9;
 ; End of false expr.
    %blend;
T_46.70;
    %jmp/0 T_46.68, 8;
 ; End of false expr.
    %blend;
T_46.68;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.74, 8;
T_46.73 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.76, 9;
T_46.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.76, 9;
 ; End of false expr.
    %blend;
T_46.76;
    %jmp/0 T_46.74, 8;
 ; End of false expr.
    %blend;
T_46.74;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.78, 8;
T_46.77 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.80, 9;
T_46.79 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.82, 10;
T_46.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.82, 10;
 ; End of false expr.
    %blend;
T_46.82;
    %jmp/0 T_46.80, 9;
 ; End of false expr.
    %blend;
T_46.80;
    %jmp/0 T_46.78, 8;
 ; End of false expr.
    %blend;
T_46.78;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.84, 8;
T_46.83 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.86, 9;
T_46.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.86, 9;
 ; End of false expr.
    %blend;
T_46.86;
    %jmp/0 T_46.84, 8;
 ; End of false expr.
    %blend;
T_46.84;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.88, 8;
T_46.87 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.90, 9;
T_46.89 ; End of true expr.
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.92, 10;
T_46.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.92, 10;
 ; End of false expr.
    %blend;
T_46.92;
    %jmp/0 T_46.90, 9;
 ; End of false expr.
    %blend;
T_46.90;
    %jmp/0 T_46.88, 8;
 ; End of false expr.
    %blend;
T_46.88;
    %assign/vec4 v0x561be8dff410_0, 0;
    %jmp T_46.32;
T_46.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8dff410_0, 0;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.96, 8;
T_46.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.96, 8;
 ; End of false expr.
    %blend;
T_46.96;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %load/vec4 v0x561be8dff230_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.97, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561be8dff230_0, P_0x561be8df6d90 {0 0 0};
T_46.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %jmp T_46.94;
T_46.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.94 ;
    %jmp T_46.32;
T_46.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8dff410_0, 0;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.102, 8;
T_46.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.102, 8;
 ; End of false expr.
    %blend;
T_46.102;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %load/vec4 v0x561be8dff230_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.103, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561be8dff230_0, P_0x561be8df6d90 {0 0 0};
T_46.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %jmp T_46.100;
T_46.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.100 ;
    %jmp T_46.32;
T_46.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561be8dff410_0, 0;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dffc30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.108, 8;
T_46.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.108, 8;
 ; End of false expr.
    %blend;
T_46.108;
    %assign/vec4 v0x561be8dff870_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %load/vec4 v0x561be8dff230_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.109, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561be8dff230_0, P_0x561be8df6d90 {0 0 0};
T_46.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %jmp T_46.106;
T_46.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.106 ;
    %jmp T_46.32;
T_46.28 ;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %load/vec4 v0x561be8dff230_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.113, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561be8dff230_0, P_0x561be8df6d90 {0 0 0};
T_46.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %jmp T_46.112;
T_46.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.112 ;
    %jmp T_46.32;
T_46.29 ;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dff910_0;
    %load/vec4 v0x561be8dff230_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.117, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561be8dff230_0, P_0x561be8df6d90 {0 0 0};
T_46.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561be8dff910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561be8dff230_0, 0;
    %jmp T_46.116;
T_46.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.116 ;
    %jmp T_46.32;
T_46.30 ;
    %load/vec4 v0x561be8e00270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.119, 8;
    %fork t_21, S_0x561be8dfe180;
    %jmp t_20;
    .scope S_0x561be8dfe180;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfe310_0, 0, 32;
T_46.121 ;
    %load/vec4 v0x561be8dfe310_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_46.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561be8dfe310_0;
    %store/vec4a v0x561be8dff9b0, 4, 0;
    %load/vec4 v0x561be8dfe310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfe310_0, 0, 32;
    %jmp T_46.121;
T_46.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e00310_0, 0;
    %end;
    .scope S_0x561be8dfdd20;
t_20 %join;
    %jmp T_46.120;
T_46.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.120 ;
    %jmp T_46.32;
T_46.32 ;
    %pop/vec4 1;
T_46.13 ;
    %jmp T_46.12;
T_46.4 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.123, 4;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_46.125, 4;
    %vpi_call/w 12 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x561be8dff870_0 {0 0 0};
T_46.125 ;
T_46.123 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.127, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.128;
T_46.127 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.129, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.130;
T_46.129 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_46.131, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
T_46.131 ;
T_46.130 ;
T_46.128 ;
    %load/vec4 v0x561be8dfeea0_0;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.133, 8;
    %load/vec4 v0x561be8dfee00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_46.135, 8;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.136, 8;
T_46.135 ; End of true expr.
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_46.137, 9;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.138, 9;
T_46.137 ; End of true expr.
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.138, 9;
 ; End of false expr.
    %blend;
T_46.138;
    %jmp/0 T_46.136, 8;
 ; End of false expr.
    %blend;
T_46.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8dfee00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561be8e00090_0, 0;
    %load/vec4 v0x561be8dfef40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfef40_0, 0;
    %load/vec4 v0x561be8dfef40_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.139, 4;
    %vpi_call/w 12 252 "$display", "[QSPI_DEV] ADDR captured: %06h for cmd=%02h", v0x561be8dfee00_0, v0x561be8dfefe0_0 {0 0 0};
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_46.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.142;
T_46.141 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.143, 4;
    %fork t_23, S_0x561be8dfe3b0;
    %jmp t_22;
    .scope S_0x561be8dfe3b0;
t_23 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_46.145, 4;
    %load/vec4 v0x561be8dffaf0_0;
    %subi 4294963201, 0, 32;
    %store/vec4 v0x561be8dfe540_0, 0, 32;
    %vpi_call/w 12 261 "$display", "[QSPI_DEV] SE erase at %0h .. %0h", v0x561be8dffaf0_0, v0x561be8dfe540_0 {0 0 0};
    %load/vec4 v0x561be8dffaf0_0;
    %store/vec4 v0x561be8dfe5e0_0, 0, 32;
T_46.147 ;
    %load/vec4 v0x561be8dfe5e0_0;
    %load/vec4 v0x561be8dffaf0_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_46.148, 5;
    %load/vec4 v0x561be8dfe5e0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_46.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561be8dfe5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8dff9b0, 0, 4;
T_46.149 ;
    %load/vec4 v0x561be8dfe5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfe5e0_0, 0, 32;
    %jmp T_46.147;
T_46.148 ;
    %jmp T_46.146;
T_46.145 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_46.151, 4;
    %load/vec4 v0x561be8dffaf0_0;
    %subi 4294901761, 0, 32;
    %store/vec4 v0x561be8dfe540_0, 0, 32;
    %vpi_call/w 12 268 "$display", "[QSPI_DEV] BE erase at %0h .. %0h", v0x561be8dffaf0_0, v0x561be8dfe540_0 {0 0 0};
    %load/vec4 v0x561be8dffaf0_0;
    %store/vec4 v0x561be8dfe5e0_0, 0, 32;
T_46.153 ;
    %load/vec4 v0x561be8dfe5e0_0;
    %load/vec4 v0x561be8dffaf0_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_46.154, 5;
    %load/vec4 v0x561be8dfe5e0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_46.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561be8dfe5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8dff9b0, 0, 4;
T_46.155 ;
    %load/vec4 v0x561be8dfe5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfe5e0_0, 0, 32;
    %jmp T_46.153;
T_46.154 ;
T_46.151 ;
T_46.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e00310_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %end;
    .scope S_0x561be8dfdd20;
t_22 %join;
    %jmp T_46.144;
T_46.143 ;
    %load/vec4 v0x561be8dff410_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.158;
T_46.157 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_46.160, 8;
T_46.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_46.160, 8;
 ; End of false expr.
    %blend;
T_46.160;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfef40_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.162;
T_46.161 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.164;
T_46.163 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.166;
T_46.165 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.168;
T_46.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
T_46.168 ;
T_46.166 ;
T_46.164 ;
T_46.162 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_46.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
T_46.169 ;
    %ix/getv 4, v0x561be8dfee00_0;
    %load/vec4a v0x561be8dff9b0, 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.171, 4;
    %vpi_call/w 12 290 "$display", "[QSPI_DEV] READ start @%0h first=%02h (cmd=%02h)", v0x561be8dfee00_0, &A<v0x561be8dff9b0, v0x561be8dfee00_0 >, v0x561be8dfefe0_0 {0 0 0};
T_46.171 ;
T_46.158 ;
T_46.144 ;
T_46.142 ;
T_46.139 ;
T_46.133 ;
    %jmp T_46.12;
T_46.5 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.173, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.174;
T_46.173 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.175, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.176;
T_46.175 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_46.177, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
T_46.177 ;
T_46.176 ;
T_46.174 ;
    %load/vec4 v0x561be8dfeea0_0;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.179, 5;
    %load/vec4 v0x561be8e00090_0;
    %assign/vec4 v0x561be8dffa50_0, 0;
    %load/vec4 v0x561be8e00090_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561be8dff080_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
T_46.179 ;
    %jmp T_46.12;
T_46.6 ;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %load/vec4 v0x561be8dff410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_46.181, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.183, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_46.184, 8;
T_46.183 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_46.184, 8;
 ; End of false expr.
    %blend;
T_46.184;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.185, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
    %jmp T_46.186;
T_46.185 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_46.187, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8dff870_0, 0;
T_46.187 ;
T_46.186 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.189, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.190;
T_46.189 ;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.191, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.192;
T_46.191 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.193, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.194;
T_46.193 ;
    %load/vec4 v0x561be8dff870_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.195, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
    %jmp T_46.196;
T_46.195 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561be8dff7d0_0, 0;
T_46.196 ;
T_46.194 ;
T_46.192 ;
T_46.190 ;
    %ix/getv 4, v0x561be8dfee00_0;
    %load/vec4a v0x561be8dff9b0, 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.197, 4;
    %vpi_call/w 12 328 "$display", "[QSPI_DEV] READ start (after dummy) @%0h first=%02h (cmd=%02h)", v0x561be8dfee00_0, &A<v0x561be8dff9b0, v0x561be8dfee00_0 >, v0x561be8dfefe0_0 {0 0 0};
T_46.197 ;
T_46.181 ;
    %jmp T_46.12;
T_46.7 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.199, 4;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %jmp T_46.200;
T_46.199 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.201, 4;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %jmp T_46.202;
T_46.201 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.203, 4;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
T_46.203 ;
T_46.202 ;
T_46.200 ;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.205, 8;
    %load/vec4 v0x561be8dfee00_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561be8dff9b0, 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561be8dfefe0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.207, 4;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561be8dff9b0, 4;
    %vpi_call/w 12 357 "$display", "[QSPI_DEV] READ next @%0h byte=%02h", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
T_46.207 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dff080_0;
    %nor/r;
    %load/vec4 v0x561be8dfef40_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.209, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.209 ;
    %load/vec4 v0x561be8dfef40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfef40_0, 0;
T_46.205 ;
    %jmp T_46.12;
T_46.8 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.211, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.212;
T_46.211 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.213, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
    %jmp T_46.214;
T_46.213 ;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.215, 4;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561be8e00090_0, 0;
T_46.215 ;
T_46.214 ;
T_46.212 ;
    %load/vec4 v0x561be8dfeea0_0;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561be8dfeea0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.217, 8;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561be8dfee00_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.219, 8;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_46.221, 8;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.222, 8;
T_46.221 ; End of true expr.
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_46.223, 9;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.224, 9;
T_46.223 ; End of true expr.
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.224, 9;
 ; End of false expr.
    %blend;
T_46.224;
    %jmp/0 T_46.222, 8;
 ; End of false expr.
    %blend;
T_46.222;
    %ix/getv 3, v0x561be8dfee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561be8dff9b0, 0, 4;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_46.225, 8;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.226, 8;
T_46.225 ; End of true expr.
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_46.227, 9;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.228, 9;
T_46.227 ; End of true expr.
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.228, 9;
 ; End of false expr.
    %blend;
T_46.228;
    %jmp/0 T_46.226, 8;
 ; End of false expr.
    %blend;
T_46.226;
    %vpi_call/w 12 374 "$display", "[QSPI_DEV] PROGRAM @%0h <= %02h", v0x561be8dfee00_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x561be8dfee00_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561be8dfee00_0, 0;
T_46.219 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfef40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561be8e00310_0, 0;
T_46.217 ;
    %jmp T_46.12;
T_46.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
    %jmp T_46.12;
T_46.10 ;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.229, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8e00270_0;
    %assign/vec4 v0x561be8e00130_0, 0;
T_46.229 ;
    %jmp T_46.12;
T_46.11 ;
    %load/vec4 v0x561be8e00130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8dff730_0, 4, 1;
    %load/vec4 v0x561be8e00130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561be8e00130_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dfeea0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.231, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561be8dfeea0_0, 0;
    %load/vec4 v0x561be8dff550_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_46.233, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561be8dff550_0, 0;
    %load/vec4 v0x561be8dff5f0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x561be8e00130_0, 0;
    %jmp T_46.234;
T_46.233 ;
    %load/vec4 v0x561be8dff550_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_46.235, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561be8dff550_0, 0;
    %load/vec4 v0x561be8dff5f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561be8e00130_0, 0;
    %jmp T_46.236;
T_46.235 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561be8e001d0_0, 0;
T_46.236 ;
T_46.234 ;
T_46.231 ;
    %jmp T_46.12;
T_46.12 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x561be8dfdd20;
T_47 ;
    %wait E_0x561be8a49a10;
    %load/vec4 v0x561be8e00310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561be8e00270_0, 4, 1;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561be8dffc30_0, 0, 8;
    %load/vec4 v0x561be8dfeea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dffb90_0, 0, 32;
    %load/vec4 v0x561be8dfee00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x561be8dff870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x561be8e00090_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x561be8e00090_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561be8dff690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561be8dffaf0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x561be8c91840;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e05ae0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x561be8c91840;
T_49 ;
    %delay 5000, 0;
    %load/vec4 v0x561be8e05ae0_0;
    %inv;
    %store/vec4 v0x561be8e05ae0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x561be8c91840;
T_50 ;
    %vpi_call/w 3 105 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x561be8c91840 {0 0 0};
    %delay 4165425152, 13;
    %vpi_call/w 3 107 "$dumpoff" {0 0 0};
    %vpi_call/w 3 108 "$display", "[top_cmd_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x561be8c91840;
T_51 ;
    %vpi_call/w 3 286 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 287 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x561be8c91840 {0 0 0};
    %delay 3000000000, 0;
    %vpi_call/w 3 288 "$dumpoff" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e05ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e07600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e06e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e06c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e07120_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x561be8e06b90_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07030_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8e06f90_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_51.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.1, 5;
    %jmp/1 T_51.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.0;
T_51.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8e07600_0, 0, 1;
    %delay 900000000, 0;
    %fork TD_top_cmd_tb.ctrl_enable, S_0x561be8cf9a80;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %fork TD_top_cmd_tb.ctrl_set_mode0, S_0x561be8cfaa00;
    %join;
    %fork TD_top_cmd_tb.set_cs_auto, S_0x561be8e034d0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_25, S_0x561be8e003b0;
    %jmp t_24;
    .scope S_0x561be8e003b0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.2 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.3, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.4, 4;
    %disable S_0x561be8e003b0;
T_51.4 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.2;
T_51.3 ;
    %end;
    .scope S_0x561be8c91840;
t_24 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %vpi_call/w 3 316 "$display", "JEDEC ID word: %h", v0x561be8e05cb0_0 {0 0 0};
    %fork t_27, S_0x561be8cf82f0;
    %jmp t_26;
    .scope S_0x561be8cf82f0;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8db0df0_0, 0, 32;
T_51.6 ;
    %load/vec4 v0x561be8db0df0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_51.7, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8cf0450_0, 0, 32;
    %load/vec4 v0x561be8cf0450_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.8, 4;
    %disable S_0x561be8cf82f0;
T_51.8 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8db0df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8db0df0_0, 0, 32;
    %jmp T_51.6;
T_51.7 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8cf0450_0, 0, 32;
    %load/vec4 v0x561be8cf0450_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.10, 4;
    %vpi_call/w 3 327 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after JEDEC ID drain" {0 0 0};
T_51.10 ;
    %end;
    .scope S_0x561be8c91840;
t_26 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_29, S_0x561be8dfdb90;
    %jmp t_28;
    .scope S_0x561be8dfdb90;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.12 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.13, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.14, 4;
    %disable S_0x561be8dfdb90;
T_51.14 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.12;
T_51.13 ;
    %end;
    .scope S_0x561be8c91840;
t_28 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.16, 6;
    %vpi_call/w 3 342 "$fatal", 32'sb00000000000000000000000000000001, "Fast Read mismatch: %h", v0x561be8e05cb0_0 {0 0 0};
T_51.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.19, 5;
    %jmp/1 T_51.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.18;
T_51.19 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_31, S_0x561be8e05900;
    %jmp t_30;
    .scope S_0x561be8e05900;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.20 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_51.21, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.22, 4;
    %disable S_0x561be8e05900;
T_51.22 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.20;
T_51.21 ;
    %end;
    .scope S_0x561be8c91840;
t_30 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %vpi_call/w 3 360 "$display", "[DBG] RDSR after WREN: %08h", v0x561be8e05cb0_0 {0 0 0};
    %fork t_33, S_0x561be8e04c80;
    %jmp t_32;
    .scope S_0x561be8e04c80;
t_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8e05840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05740_0, 0, 32;
T_51.24 ;
    %load/vec4 v0x561be8e05740_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.25, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_35, S_0x561be8e05460;
    %jmp t_34;
    .scope S_0x561be8e05460;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05660_0, 0, 32;
T_51.26 ;
    %load/vec4 v0x561be8e05660_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.27, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.28, 4;
    %disable S_0x561be8e05460;
T_51.28 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05660_0, 0, 32;
    %jmp T_51.26;
T_51.27 ;
    %end;
    .scope S_0x561be8e04c80;
t_34 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8e05840_0, 0, 1;
    %disable S_0x561be8e04c80;
T_51.30 ;
    %load/vec4 v0x561be8e05740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05740_0, 0, 32;
    %jmp T_51.24;
T_51.25 ;
    %load/vec4 v0x561be8e05840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.32, 8;
    %pushi/vec4 100, 0, 32;
T_51.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.35, 5;
    %jmp/1 T_51.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.34;
T_51.35 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.37, 5;
    %jmp/1 T_51.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.36;
T_51.37 ;
    %pop/vec4 1;
    %fork t_37, S_0x561be8e04e60;
    %jmp t_36;
    .scope S_0x561be8e04e60;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05360_0, 0, 32;
T_51.38 ;
    %load/vec4 v0x561be8e05360_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.39, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_39, S_0x561be8e05060;
    %jmp t_38;
    .scope S_0x561be8e05060;
t_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05260_0, 0, 32;
T_51.40 ;
    %load/vec4 v0x561be8e05260_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.41, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.42, 4;
    %disable S_0x561be8e05060;
T_51.42 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05260_0, 0, 32;
    %jmp T_51.40;
T_51.41 ;
    %end;
    .scope S_0x561be8e04e60;
t_38 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.44, 8;
    %disable S_0x561be8e04e60;
T_51.44 ;
    %load/vec4 v0x561be8e05360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05360_0, 0, 32;
    %jmp T_51.38;
T_51.39 ;
    %end;
    .scope S_0x561be8e04c80;
t_36 %join;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.46, 8;
    %vpi_call/w 3 401 "$display", "[WARN] WEL not set after WREN retry; proceeding to PP and relying on WIP/readback" {0 0 0};
T_51.46 ;
T_51.32 ;
    %end;
    .scope S_0x561be8c91840;
t_32 %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 68, 0, 12;
    %store/vec4 v0x561be8d18a10_0, 0, 12;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x561be8d178b0_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x561be8d09350;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.49, 5;
    %jmp/1 T_51.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.48;
T_51.49 ;
    %pop/vec4 1;
    %fork t_41, S_0x561be8dfd050;
    %jmp t_40;
    .scope S_0x561be8dfd050;
t_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dfd4b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfd410_0, 0, 32;
T_51.50 ;
    %load/vec4 v0x561be8dfd410_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.51, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_43, S_0x561be8dfd1e0;
    %jmp t_42;
    .scope S_0x561be8dfd1e0;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfd370_0, 0, 32;
T_51.52 ;
    %load/vec4 v0x561be8dfd370_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.53, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.54, 4;
    %disable S_0x561be8dfd1e0;
T_51.54 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfd370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfd370_0, 0, 32;
    %jmp T_51.52;
T_51.53 ;
    %end;
    .scope S_0x561be8dfd050;
t_42 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.56, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8dfd4b0_0, 0, 1;
    %disable S_0x561be8dfd050;
T_51.56 ;
    %load/vec4 v0x561be8dfd410_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_51.58, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.61, 5;
    %jmp/1 T_51.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.60;
T_51.61 ;
    %pop/vec4 1;
T_51.58 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfd410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfd410_0, 0, 32;
    %jmp T_51.50;
T_51.51 ;
    %load/vec4 v0x561be8dfd4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.62, 8;
    %vpi_call/w 3 443 "$display", "[WARN] WEL not observed before PROGRAM; proceeding based on subsequent WIP/readback" {0 0 0};
T_51.62 ;
    %end;
    .scope S_0x561be8c91840;
t_40 %join;
    %pushi/vec4 80, 0, 32;
T_51.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.65, 5;
    %jmp/1 T_51.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.64;
T_51.65 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_45, S_0x561be8e02e40;
    %jmp t_44;
    .scope S_0x561be8e02e40;
t_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e03070_0, 0, 32;
T_51.66 ;
    %load/vec4 v0x561be8e03070_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_51.67, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02fd0_0, 0, 32;
    %load/vec4 v0x561be8e02fd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.68, 8;
    %disable S_0x561be8e02e40;
T_51.68 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e03070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e03070_0, 0, 32;
    %jmp T_51.66;
T_51.67 ;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e03070_0, 0, 32;
T_51.70 ;
    %load/vec4 v0x561be8e03070_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_51.71, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02fd0_0, 0, 32;
    %load/vec4 v0x561be8e02fd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.72, 8;
    %disable S_0x561be8e02e40;
T_51.72 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e03070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e03070_0, 0, 32;
    %jmp T_51.70;
T_51.71 ;
    %end;
    .scope S_0x561be8c91840;
t_44 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_47, S_0x561be8e03110;
    %jmp t_46;
    .scope S_0x561be8e03110;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.74 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.75, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.76, 4;
    %disable S_0x561be8e03110;
T_51.76 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.74;
T_51.75 ;
    %end;
    .scope S_0x561be8c91840;
t_46 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %load/vec4 v0x561be8e074c0_0;
    %cmpi/e 2779096485, 0, 32;
    %jmp/0xz  T_51.78, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.79;
T_51.78 ;
    %pushi/vec4 50, 0, 32;
T_51.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.81, 5;
    %jmp/1 T_51.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.80;
T_51.81 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_49, S_0x561be8e032f0;
    %jmp t_48;
    .scope S_0x561be8e032f0;
t_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.82 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.83, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.84, 4;
    %disable S_0x561be8e032f0;
T_51.84 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.82;
T_51.83 ;
    %end;
    .scope S_0x561be8c91840;
t_48 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/e 2779096485, 0, 32;
    %jmp/0xz  T_51.86, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.87;
T_51.86 ;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.88, 6;
    %vpi_call/w 3 500 "$display", "[WARN] Program readback not exact (03=%08h 0B=%08h); accepting non-FFFF from 0x0B", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
T_51.88 ;
T_51.87 ;
T_51.79 ;
    %load/vec4 v0x561be8e07210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.90, 8;
    %vpi_call/w 3 504 "$fatal", 32'sb00000000000000000000000000000001, "Readback after program mismatch: 03=%08h 0B=%08h", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
T_51.90 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.92 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.93, 5;
    %jmp/1 T_51.93, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.92;
T_51.93 ;
    %pop/vec4 1;
    %fork t_51, S_0x561be8dfcb50;
    %jmp t_50;
    .scope S_0x561be8dfcb50;
t_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dfcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfcf10_0, 0, 32;
T_51.94 ;
    %load/vec4 v0x561be8dfcf10_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.95, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_53, S_0x561be8dfcce0;
    %jmp t_52;
    .scope S_0x561be8dfcce0;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfce70_0, 0, 32;
T_51.96 ;
    %load/vec4 v0x561be8dfce70_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.97, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.98, 4;
    %disable S_0x561be8dfcce0;
T_51.98 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfce70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfce70_0, 0, 32;
    %jmp T_51.96;
T_51.97 ;
    %end;
    .scope S_0x561be8dfcb50;
t_52 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.100, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8dfcfb0_0, 0, 1;
    %disable S_0x561be8dfcb50;
T_51.100 ;
    %load/vec4 v0x561be8dfcf10_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_51.102, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.104 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.105, 5;
    %jmp/1 T_51.105, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.104;
T_51.105 ;
    %pop/vec4 1;
T_51.102 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfcf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfcf10_0, 0, 32;
    %jmp T_51.94;
T_51.95 ;
    %load/vec4 v0x561be8dfcfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.106, 8;
    %vpi_call/w 3 542 "$display", "[WARN] WEL not observed before ERASE; proceeding based on subsequent WIP/readback" {0 0 0};
T_51.106 ;
    %end;
    .scope S_0x561be8c91840;
t_50 %join;
    %pushi/vec4 80, 0, 32;
T_51.108 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.109, 5;
    %jmp/1 T_51.109, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.108;
T_51.109 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 50, 0, 32;
T_51.110 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.111, 5;
    %jmp/1 T_51.111, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.110;
T_51.111 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_55, S_0x561be8dfd550;
    %jmp t_54;
    .scope S_0x561be8dfd550;
t_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.112 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.113, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.114, 4;
    %disable S_0x561be8dfd550;
T_51.114 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.112;
T_51.113 ;
    %end;
    .scope S_0x561be8c91840;
t_54 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %load/vec4 v0x561be8e074c0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.116, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.117;
T_51.116 ;
    %pushi/vec4 50, 0, 32;
T_51.118 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.119, 5;
    %jmp/1 T_51.119, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.118;
T_51.119 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_57, S_0x561be8dfd870;
    %jmp t_56;
    .scope S_0x561be8dfd870;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.120 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.121, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.122, 4;
    %disable S_0x561be8dfd870;
T_51.122 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.120;
T_51.121 ;
    %end;
    .scope S_0x561be8c91840;
t_56 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.124, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
T_51.124 ;
T_51.117 ;
    %load/vec4 v0x561be8e07210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.126, 8;
    %vpi_call/w 3 581 "$fatal", 32'sb00000000000000000000000000000001, "Readback after erase mismatch: 03=%08h 0B=%08h", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
T_51.126 ;
    %pushi/vec4 20, 0, 32;
T_51.128 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.129, 5;
    %jmp/1 T_51.129, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.128;
T_51.129 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_59, S_0x561be8dfd6e0;
    %jmp t_58;
    .scope S_0x561be8dfd6e0;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.130 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.131, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.132, 4;
    %disable S_0x561be8dfd6e0;
T_51.132 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.130;
T_51.131 ;
    %end;
    .scope S_0x561be8c91840;
t_58 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %load/vec4 v0x561be8e074c0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.134, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.135;
T_51.134 ;
    %pushi/vec4 50, 0, 32;
T_51.136 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.137, 5;
    %jmp/1 T_51.137, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.136;
T_51.137 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_61, S_0x561be8dfda00;
    %jmp t_60;
    .scope S_0x561be8dfda00;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.138 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.139, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.140, 4;
    %disable S_0x561be8dfda00;
T_51.140 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.138;
T_51.139 ;
    %end;
    .scope S_0x561be8c91840;
t_60 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.142, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
T_51.142 ;
T_51.135 ;
    %load/vec4 v0x561be8e07210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.144, 8;
    %vpi_call/w 3 605 "$fatal", 32'sb00000000000000000000000000000001, "Readback after erase (end of sector) mismatch: 03=%08h 0B=%08h", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
T_51.144 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561be8dbe830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d59ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d04fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dbe5c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8ce5880_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x561be8d0c6c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x561be8cf9e60;
    %join;
    %pushi/vec4 2000, 0, 32;
T_51.146 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.147, 5;
    %jmp/1 T_51.147, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.146;
T_51.147 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.148, 6;
    %vpi_call/w 3 618 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x561be8e01660, 0> {0 0 0};
T_51.148 ;
    %fork t_63, S_0x561be8e02120;
    %jmp t_62;
    .scope S_0x561be8e02120;
t_63 ;
    %fork t_65, S_0x561be8e02440;
    %jmp t_64;
    .scope S_0x561be8e02440;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e02670_0, 0, 32;
T_51.150 ;
    %load/vec4 v0x561be8e02670_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.151, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02710_0, 0, 32;
    %load/vec4 v0x561be8e02710_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.152, 8;
    %disable S_0x561be8e02440;
T_51.152 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e02670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e02670_0, 0, 32;
    %jmp T_51.150;
T_51.151 ;
    %end;
    .scope S_0x561be8e02120;
t_64 %join;
    %fork t_67, S_0x561be8e022b0;
    %jmp t_66;
    .scope S_0x561be8e022b0;
t_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e02670_0, 0, 32;
T_51.154 ;
    %load/vec4 v0x561be8e02670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.155, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e025d0_0, 0, 32;
    %load/vec4 v0x561be8e025d0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.156, 4;
    %disable S_0x561be8e022b0;
T_51.156 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e02670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e02670_0, 0, 32;
    %jmp T_51.154;
T_51.155 ;
    %end;
    .scope S_0x561be8e02120;
t_66 %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e025d0_0, 0, 32;
    %load/vec4 v0x561be8e025d0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.158, 4;
    %vpi_call/w 3 641 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after DMA read drain" {0 0 0};
T_51.158 ;
    %end;
    .scope S_0x561be8c91840;
t_62 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561be8dbe830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d59ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d04fd0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x561be8dbe5c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8ce5880_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x561be8d0c6c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x561be8cf9e60;
    %join;
    %pushi/vec4 2000, 0, 32;
T_51.160 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.161, 5;
    %jmp/1 T_51.161, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.160;
T_51.161 ;
    %pop/vec4 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.162, 6;
    %vpi_call/w 3 652 "$fatal", 32'sb00000000000000000000000000000001, "DMA read (end) mismatch: %h", &A<v0x561be8e01660, 4> {0 0 0};
T_51.162 ;
    %fork t_69, S_0x561be8e027b0;
    %jmp t_68;
    .scope S_0x561be8e027b0;
t_69 ;
    %fork t_71, S_0x561be8e02ad0;
    %jmp t_70;
    .scope S_0x561be8e02ad0;
t_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e02d00_0, 0, 32;
T_51.164 ;
    %load/vec4 v0x561be8e02d00_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.165, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02da0_0, 0, 32;
    %load/vec4 v0x561be8e02da0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.166, 8;
    %disable S_0x561be8e02ad0;
T_51.166 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e02d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e02d00_0, 0, 32;
    %jmp T_51.164;
T_51.165 ;
    %end;
    .scope S_0x561be8e027b0;
t_70 %join;
    %fork t_73, S_0x561be8e02940;
    %jmp t_72;
    .scope S_0x561be8e02940;
t_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e02d00_0, 0, 32;
T_51.168 ;
    %load/vec4 v0x561be8e02d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.169, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02c60_0, 0, 32;
    %load/vec4 v0x561be8e02c60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.170, 4;
    %disable S_0x561be8e02940;
T_51.170 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e02d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e02d00_0, 0, 32;
    %jmp T_51.168;
T_51.169 ;
    %end;
    .scope S_0x561be8e027b0;
t_72 %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e02c60_0, 0, 32;
    %load/vec4 v0x561be8e02c60_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.172, 4;
    %vpi_call/w 3 675 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after DMA read drain" {0 0 0};
T_51.172 ;
    %end;
    .scope S_0x561be8c91840;
t_68 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561be8e01660, 4, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.174 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.175, 5;
    %jmp/1 T_51.175, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.174;
T_51.175 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561be8dbe830_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8d59ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d04fd0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dbe5c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8ce5880_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x561be8d0c6c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x561be8cf9e60;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_75, S_0x561be8d096d0;
    %jmp t_74;
    .scope S_0x561be8d096d0;
t_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.176 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.177, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.178, 4;
    %disable S_0x561be8d096d0;
T_51.178 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.176;
T_51.177 ;
    %end;
    .scope S_0x561be8c91840;
t_74 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e074c0_0, 0, 32;
    %load/vec4 v0x561be8e074c0_0;
    %cmpi/e 287454020, 0, 32;
    %jmp/0xz  T_51.180, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.181;
T_51.180 ;
    %pushi/vec4 50, 0, 32;
T_51.182 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.183, 5;
    %jmp/1 T_51.183, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.182;
T_51.183 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_77, S_0x561be8cfb260;
    %jmp t_76;
    .scope S_0x561be8cfb260;
t_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
T_51.184 ;
    %load/vec4 v0x561be8e05d50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.185, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.186, 4;
    %disable S_0x561be8cfb260;
T_51.186 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8e05d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8e05d50_0, 0, 32;
    %jmp T_51.184;
T_51.185 ;
    %end;
    .scope S_0x561be8c91840;
t_76 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e07560_0, 0, 32;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/e 287454020, 0, 32;
    %jmp/0xz  T_51.188, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
    %jmp T_51.189;
T_51.188 ;
    %load/vec4 v0x561be8e07560_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.190, 6;
    %vpi_call/w 3 725 "$display", "[WARN] DMA program readback not exact (03=%08h 0B=%08h); accepting non-FFFF from 0x0B", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8e07210_0, 0, 32;
T_51.190 ;
T_51.189 ;
T_51.181 ;
    %load/vec4 v0x561be8e07210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.192, 8;
    %vpi_call/w 3 729 "$fatal", 32'sb00000000000000000000000000000001, "DMA program readback mismatch: 03=%08h 0B=%08h", v0x561be8e074c0_0, v0x561be8e07560_0 {0 0 0};
T_51.192 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.194 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.195, 5;
    %jmp/1 T_51.195, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.194;
T_51.195 ;
    %pop/vec4 1;
    %fork t_79, S_0x561be8cf86d0;
    %jmp t_78;
    .scope S_0x561be8cf86d0;
t_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8dfcab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfca10_0, 0, 32;
T_51.196 ;
    %load/vec4 v0x561be8dfca10_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.197, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork t_81, S_0x561be8dfc7e0;
    %jmp t_80;
    .scope S_0x561be8dfc7e0;
t_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dfc970_0, 0, 32;
T_51.198 ;
    %load/vec4 v0x561be8dfc970_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.199, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x561be8d60610_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x561be8cfa620;
    %join;
    %load/vec4 v0x561be8d19b70_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.200, 4;
    %disable S_0x561be8dfc7e0;
T_51.200 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfc970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfc970_0, 0, 32;
    %jmp T_51.198;
T_51.199 ;
    %end;
    .scope S_0x561be8cf86d0;
t_80 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.202, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x561be8e036b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8dfcab0_0, 0, 1;
    %disable S_0x561be8cf86d0;
T_51.202 ;
    %wait E_0x561be8a2f9f0;
    %load/vec4 v0x561be8dfca10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561be8dfca10_0, 0, 32;
    %jmp T_51.196;
T_51.197 ;
    %load/vec4 v0x561be8dfcab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.204, 8;
    %vpi_call/w 3 759 "$display", "[WARN] WEL not observed before re-ERASE (pre-dual); proceeding based on subsequent WIP/readback" {0 0 0};
T_51.204 ;
    %end;
    .scope S_0x561be8c91840;
t_78 %join;
    %pushi/vec4 80, 0, 32;
T_51.206 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.207, 5;
    %jmp/1 T_51.207, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.206;
T_51.207 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.208 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.209, 5;
    %jmp/1 T_51.209, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.208;
T_51.209 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.210, 6;
    %vpi_call/w 3 773 "$display", "[WARN] DREAD word0 not FFFF: %h", v0x561be8e05cb0_0 {0 0 0};
T_51.210 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.212, 6;
    %vpi_call/w 3 775 "$display", "[WARN] DREAD word1 not FFFF: %h", v0x561be8e05cb0_0 {0 0 0};
T_51.212 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561be8dbe830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d59ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d04fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8dbe5c0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8ce5880_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x561be8d0c6c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x561be8cf9e60;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %pushi/vec4 4000, 0, 32;
T_51.214 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.215, 5;
    %jmp/1 T_51.215, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.214;
T_51.215 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_51.216, 6;
    %vpi_call/w 3 784 "$display", "[WARN] DMA DREAD not all FFFF: mem0=%08h mem1=%08h", &A<v0x561be8e01660, 0>, &A<v0x561be8e01660, 1> {0 0 0};
T_51.216 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.218 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.219, 5;
    %jmp/1 T_51.219, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.218;
T_51.219 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.220, 6;
    %vpi_call/w 3 791 "$display", "[WARN] QREAD word0 not FFFF: %h", v0x561be8e05cb0_0 {0 0 0};
T_51.220 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x561be8e01f90;
    %join;
    %load/vec4 v0x561be8e006d0_0;
    %store/vec4 v0x561be8e05cb0_0, 0, 32;
    %load/vec4 v0x561be8e05cb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.222, 6;
    %vpi_call/w 3 793 "$display", "[WARN] QREAD word1 not FFFF: %h", v0x561be8e05cb0_0 {0 0 0};
T_51.222 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x561be8e03e30;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561be8dbe830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d59ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561be8d04fd0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8dbe5c0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8ce5880_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x561be8d0c6c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8cb6800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8ce4950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561be8dd99f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561be89038e0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561be8c82d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561be8ceb9d0_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x561be8cf6990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561be8c821c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561be8d16750_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x561be8dd7890_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x561be8d08fd0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x561be8cf9e60;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x561be8cfa240;
    %join;
    %pushi/vec4 4000, 0, 32;
T_51.224 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.225, 5;
    %jmp/1 T_51.225, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561be8a2f9f0;
    %jmp T_51.224;
T_51.225 ;
    %pop/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561be8e01660, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_51.226, 6;
    %vpi_call/w 3 802 "$display", "[WARN] DMA QREAD not all FFFF: mem2=%08h mem3=%08h", &A<v0x561be8e01660, 2>, &A<v0x561be8e01660, 3> {0 0 0};
T_51.226 ;
    %vpi_call/w 3 804 "$display", "Top command-mode tests passed (with and without DMA)" {0 0 0};
    %vpi_call/w 3 805 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_cmd_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
    "src/axi4_ram_slave.v";
