Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Nov  6 19:28:27 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  103         
TIMING-20  Warning           Non-clocked latch            42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (451)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (235)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (451)
--------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clk_05/clock_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: clk_divmac/num_reg[15]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: machine_state_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: machine_state_reg[1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: machine_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (235)
--------------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.978        0.000                      0                   70        0.265        0.000                      0                   70        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.978        0.000                      0                   70        0.265        0.000                      0                   70        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.014ns (22.851%)  route 3.424ns (77.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          1.190     9.525    clk_05/clock
    SLICE_X38Y49         FDRE                                         r  clk_05/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_05/cnt_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.014ns (22.851%)  route 3.424ns (77.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          1.190     9.525    clk_05/clock
    SLICE_X38Y49         FDRE                                         r  clk_05/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk_05/cnt_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.138ns (24.842%)  route 3.443ns (75.158%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          1.210     9.544    clk_05/clock
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  clk_05/clock_i_1/O
                         net (fo=1, routed)           0.000     9.668    clk_05/clock_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  clk_05/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_05/clock_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    15.056    clk_05/clock_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.014ns (25.350%)  route 2.986ns (74.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.753     9.087    clk_05/clock
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.014ns (25.350%)  route 2.986ns (74.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.753     9.087    clk_05/clock
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.014ns (25.350%)  route 2.986ns (74.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.753     9.087    clk_05/clock
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.014ns (25.350%)  route 2.986ns (74.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.753     9.087    clk_05/clock
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.446    14.787    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_05/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.014ns (25.942%)  route 2.895ns (74.058%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.662     8.996    clk_05/clock
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    clk_05/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_05/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.014ns (25.942%)  route 2.895ns (74.058%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.662     8.996    clk_05/clock
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    clk_05/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_05/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_05/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.014ns (25.942%)  route 2.895ns (74.058%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_05/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.283    clk_05/cnt[20]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.407 f  clk_05/cnt[26]_i_8/O
                         net (fo=1, routed)           0.405     6.812    clk_05/cnt[26]_i_8_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.936 f  clk_05/cnt[26]_i_7/O
                         net (fo=1, routed)           0.575     7.511    clk_05/cnt[26]_i_7_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.635 f  clk_05/cnt[26]_i_3/O
                         net (fo=1, routed)           0.575     8.210    clk_05/cnt[26]_i_3_n_1
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  clk_05/cnt[26]_i_2/O
                         net (fo=27, routed)          0.662     8.996    clk_05/clock
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    clk_05/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_05/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_05/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clk_05/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_05/cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.736    clk_05/cnt[11]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_05/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_05/cnt0_carry__1_n_6
    SLICE_X38Y45         FDRE                                         r  clk_05/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_05/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clk_05/cnt_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_05/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_05/cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     1.737    clk_05/cnt[19]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_05/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_05/cnt0_carry__3_n_6
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.960    clk_05/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk_05/cnt_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_05/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_05/cnt_reg[23]/Q
                         net (fo=2, routed)           0.125     1.737    clk_05/cnt[23]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_05/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_05/cnt0_carry__4_n_6
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.960    clk_05/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clk_05/cnt_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_05/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_05/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clk_05/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_05/cnt_reg[15]/Q
                         net (fo=2, routed)           0.126     1.736    clk_05/cnt[15]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_05/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_05/cnt0_carry__2_n_6
    SLICE_X38Y46         FDRE                                         r  clk_05/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_05/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clk_05/cnt_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_05/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divmac/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divmac/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_divmac/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divmac/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    clk_divmac/num_reg_n_1_[10]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_divmac/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_divmac/num_reg[8]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  clk_divmac/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_divmac/num_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divmac/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divmac/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divmac/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_divmac/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divmac/num_reg[2]/Q
                         net (fo=1, routed)           0.121     1.709    clk_divmac/num_reg_n_1_[2]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_divmac/num_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_divmac/num_reg[0]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  clk_divmac/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_divmac/num_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divmac/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divmac/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divmac/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clk_divmac/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divmac/num_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    clk_divmac/num_reg_n_1_[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_divmac/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_divmac/num_reg[4]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  clk_divmac/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clk_divmac/num_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divmac/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divmac/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divmac/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divmac/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_divmac/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.710    clk_divmac/num_reg_n_1_[14]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  clk_divmac/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    clk_divmac/num_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  clk_divmac/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.960    clk_divmac/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divmac/num_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_divmac/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_05/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_05/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_05/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     1.768    clk_05/cnt[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  clk_05/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    clk_05/cnt_0[0]
    SLICE_X39Y44         FDRE                                         r  clk_05/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_05/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_05/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_05/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk_05/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_05/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.164%)  route 0.133ns (30.836%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    clk_05/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_05/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_05/cnt_reg[0]/Q
                         net (fo=3, routed)           0.133     1.720    clk_05/cnt[0]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.878 r  clk_05/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.878    clk_05/cnt0_carry_n_8
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    clk_05/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  clk_05/cnt_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.596    clk_05/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_05/clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   clk_05/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clk_05/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clk_05/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clk_05/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clk_05/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clk_05/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clk_05/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clk_05/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_05/clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_05/clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_05/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_05/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_05/clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_05/clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_05/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_05/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk_05/cnt_reg[12]/C



