// Seed: 2234355656
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4
);
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    output wand  id_2,
    input  tri   id_3,
    output tri0  id_4,
    output tri   id_5,
    output tri   id_6,
    output logic id_7,
    output wor   id_8,
    input  tri   id_9
);
  always @(posedge 1) begin : LABEL_0
    id_7 <= -1'b0 < -1;
  end
  localparam id_11 = -1;
  xor primCall (id_7, id_9, id_3, id_11);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_9,
      id_2,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
