
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: sel[1] (input port clocked by clk)
Endpoint: _207_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.42    0.42 ^ input external delay
     1    0.00    0.02    0.01    0.43 ^ sel[1] (in)
                                         sel[1] (net)
                  0.02    0.00    0.43 ^ input3/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.15    0.15    0.59 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                         net3 (net)
                  0.15    0.00    0.59 ^ _200_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.03    0.15    0.22    0.81 ^ _200_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _051_ (net)
                  0.15    0.00    0.81 ^ _201_/B (sky130_fd_sc_hd__nand3b_1)
     4    0.01    0.11    0.14    0.95 v _201_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _052_ (net)
                  0.11    0.00    0.95 v _117_/B (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.38    1.33 v _117_/X (sky130_fd_sc_hd__or3b_1)
                                         _070_ (net)
                  0.07    0.00    1.33 v _122_/B1 (sky130_fd_sc_hd__o2bb2ai_1)
     1    0.00    0.10    0.14    1.47 ^ _122_/Y (sky130_fd_sc_hd__o2bb2ai_1)
                                         _001_ (net)
                  0.10    0.00    1.47 ^ _207_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.47   data arrival time

                  0.15    2.10    2.10   clock clk (rise edge)
                          0.00    2.10   clock network delay (ideal)
                         -0.25    1.85   clock uncertainty
                          0.00    1.85   clock reconvergence pessimism
                                  1.85 ^ _207_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06    1.79   library setup time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 130 unannotated drivers.
 clk
 reset
 sel[0]
 sel[1]
 _103_/Y
 _104_/Y
 _105_/X
 _106_/X
 _107_/X
 _108_/Y
 _109_/Y
 _110_/Y
 _111_/Y
 _112_/Y
 _113_/X
 _114_/Y
 _115_/Y
 _116_/Y
 _117_/X
 _118_/Y
 _119_/X
 _120_/Y
 _121_/X
 _122_/Y
 _123_/Y
 _124_/Y
 _125_/Y
 _126_/Y
 _127_/X
 _128_/X
 _129_/Y
 _130_/Y
 _131_/Y
 _132_/X
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/X
 _140_/Y
 _141_/Y
 _142_/Y
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/X
 _147_/X
 _148_/X
 _149_/X
 _150_/Y
 _151_/X
 _152_/X
 _153_/X
 _154_/Y
 _155_/X
 _156_/X
 _157_/Y
 _158_/X
 _159_/X
 _160_/X
 _161_/X
 _162_/X
 _163_/X
 _164_/X
 _165_/X
 _166_/X
 _167_/X
 _168_/Y
 _169_/Y
 _170_/X
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/X
 _176_/Y
 _177_/Y
 _178_/X
 _179_/Y
 _180_/Y
 _181_/Y
 _182_/Y
 _183_/Y
 _184_/Y
 _185_/Y
 _186_/X
 _187_/Y
 _188_/X
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/X
 _194_/Y
 _195_/Y
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/Y
 _202_/Y
 _203_/X
 _204_/X
 _205_/X
 _206_/Q
 _207_/Q
 _208_/Q
 _209_/Q
 _210_/Q
 _211_/Q
 _212_/Q
 _213_/Q
 _214_/Q
 _215_/Q
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 _220_/Q
 _221_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 input1/X
 input2/X
 input3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
