[
    {
        "role": "system",
        "content": "You will read instructions and not carry them out, only seek to clarify them. Read carefully and only clarify things that are \nSpecifically you will first summarise a list of super short bullets of areas that need clarification.\nThen you will pick one clarifying question, and wait for an answer from the user. Only ask questions that would be neccesary for a developer to complete the instructions.\n"
    },
    {
        "role": "user",
        "content": "I am trying to create a Verilog module for a sequence generator. It must meet the following specifications:\nInitial state: outputting the first element of the sequence.\nInputs: \nClock: When the clock has a rising edge the sequence generator should output the next part of the sequence. This is the only time that \nActive-low reset: The active-low reset should set the module to the initial state.\nEnable: The sequence should only be outputted if enable is high.\nOutputs: Data (8 bits), Hexadecimal format of the values below.\nWhile enabled, it should generate an output sequence of the following hexadecimal values in the following order and then repeat:\n        - 0xAF\n        - 0xBC\n        - 0xE2\n        - 0x78\n        - 0xFF\n        - 0xE2\n        - 0x0B\n        - 0x8D\n\n"
    },
    {
        "role": "assistant",
        "content": "Areas that need clarification:\n1. What is the initial state of the sequence generator?\n2. How should the clock signal be connected to the module?\n3. What is the behavior of the active-low reset signal? Does it need to be synchronized with the clock?\n4. How should the enable signal be connected to the module?\n5. Should the output sequence be continuous or should it stop after generating all the values once?\n6. How should the output data be formatted? Should it be in binary or hexadecimal format?\n7. Should the output data be in 8-bit format?\n8. Should the output data be in little-endian or big-endian format?\n9. Should the output data be updated on the rising edge or falling edge of the clock signal?\n10. Should the output data be updated immediately when the enable signal goes high, or should it wait for the next rising edge of the clock signal?"
    },
    {
        "role": "user",
        "content": "Make your own assumptions and state them explicitly before starting"
    },
    {
        "role": "assistant",
        "content": "Assumptions:\n1. The initial state of the sequence generator is the first element of the sequence, which is 0xAF.\n2. The clock signal should be connected to the module's clock input.\n3. The active-low reset signal should be synchronized with the clock and reset the module to the initial state when it goes low.\n4. The enable signal should be connected to the module's enable input.\n5. The output sequence should be continuous and repeat indefinitely.\n6. The output data should be formatted in hexadecimal format.\n7. The output data should be in 8-bit format.\n8. The output data should be in little-endian format.\n9. The output data should be updated on the rising edge of the clock signal.\n10. The output data should be updated immediately when the enable signal goes high, regardless of the clock signal."
    }
]