

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   134671|  1441295|  0.686 ms|  7.338 ms|  134672|  1441296|       no|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_24_1_fu_122  |main_Pipeline_VITIS_LOOP_24_1  |    65538|    65538|   0.328 ms|   0.328 ms|  65538|  65538|       no|
        |grp_main_Pipeline_loop_1_fu_132           |main_Pipeline_loop_1           |        2|     2554|  10.182 ns|  13.002 us|      2|   2554|       no|
        |grp_main_Pipeline_VITIS_LOOP_46_2_fu_141  |main_Pipeline_VITIS_LOOP_46_2  |    65544|    65544|   0.328 ms|   0.328 ms|  65544|  65544|       no|
        |grp_main_Pipeline_loop_11_fu_148          |main_Pipeline_loop_11          |        2|     2554|  10.182 ns|  13.002 us|      2|   2554|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1128|   1231|    -|
|Memory           |      384|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    338|    -|
|Register         |        -|    -|     248|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      384|    4|    1376|   1713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      137|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U23       |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |grp_main_Pipeline_VITIS_LOOP_24_1_fu_122  |main_Pipeline_VITIS_LOOP_24_1    |        0|   0|   54|   92|    0|
    |grp_main_Pipeline_VITIS_LOOP_46_2_fu_141  |main_Pipeline_VITIS_LOOP_46_2    |        0|   0|  473|  392|    0|
    |grp_main_Pipeline_loop_1_fu_132           |main_Pipeline_loop_1             |        0|   0|  118|  163|    0|
    |grp_main_Pipeline_loop_11_fu_148          |main_Pipeline_loop_11            |        0|   0|  118|  163|    0|
    +------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                 |        0|   2| 1128| 1231|    0|
    +------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_3ns_16_4_1_U21  |mac_muladd_9ns_9ns_3ns_16_4_1  |  i0 * i0 + i1|
    |mac_muladd_9ns_9ns_3ns_16_4_1_U22  |mac_muladd_9ns_9ns_3ns_16_4_1  |  i0 * i0 + i1|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |array_U   |array_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |result_U  |array_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |gold_U    |array_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    +----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                     |      384|  0|   0|    0| 196608|   96|     3|      6291456|
    +----------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_255_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln18_fu_270_p2     |         +|   0|  0|  24|          17|           9|
    |add_ln33_fu_187_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln39_fu_202_p2     |         +|   0|  0|  24|          17|           9|
    |icmp_ln12_fu_249_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln33_fu_181_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln49_fu_296_p2    |      icmp|   0|  0|  25|          17|          18|
    |select_ln49_fu_302_p3  |    select|   0|  0|  17|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 144|          88|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  65|         15|    1|         15|
    |array_address0   |  20|          4|   16|         64|
    |array_ce0        |  20|          4|    1|          4|
    |array_we0        |   9|          2|    1|          2|
    |gold_address0    |  25|          5|   16|         80|
    |gold_ce0         |  20|          4|    1|          4|
    |gold_d0          |  14|          3|   32|         96|
    |gold_we0         |  14|          3|    1|          3|
    |grp_fu_454_ce    |  14|          3|    1|          3|
    |grp_fu_454_p0    |  14|          3|   32|         96|
    |grp_fu_454_p1    |  14|          3|   32|         96|
    |i_1_fu_48        |   9|          2|    9|         18|
    |i_2_fu_80        |   9|          2|    9|         18|
    |ii_1_fu_76       |   9|          2|   17|         34|
    |ii_fu_44         |   9|          2|   17|         34|
    |result_address0  |  25|          5|   16|         80|
    |result_ce0       |  20|          4|    1|          4|
    |result_d0        |  14|          3|   32|         96|
    |result_we0       |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 338|         72|  236|        750|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln17_reg_449                                       |  16|   0|   16|          0|
    |add_ln18_reg_439                                       |  17|   0|   17|          0|
    |add_ln38_reg_410                                       |  16|   0|   16|          0|
    |add_ln39_reg_386                                       |  17|   0|   17|          0|
    |ap_CS_fsm                                              |  14|   0|   14|          0|
    |grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_11_fu_148_ap_start_reg          |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_1_fu_132_ap_start_reg           |   1|   0|    1|          0|
    |i_1_fu_48                                              |   9|   0|    9|          0|
    |i_2_fu_80                                              |   9|   0|    9|          0|
    |ii_1_fu_76                                             |  17|   0|   17|          0|
    |ii_fu_44                                               |  17|   0|   17|          0|
    |s_4_reg_444                                            |  32|   0|   32|          0|
    |s_reg_405                                              |  32|   0|   32|          0|
    |trunc_ln12_1_reg_420                                   |   8|   0|    8|          0|
    |trunc_ln12_reg_415                                     |  16|   0|   16|          0|
    |trunc_ln33_1_reg_367                                   |   8|   0|    8|          0|
    |trunc_ln33_reg_362                                     |  16|   0|   16|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 248|   0|  248|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

