[
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-17T23:35:21.979823+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-17T22:40:12+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kp5b48/implementing_a_riscv_hypervisor/\"> <img src=\"https://external-preview.redd.it/xoSzhNQXG7LICv30lIlxu8EXjRMYOACQeiO6g-vABKw.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=25d3fc73baaa4700b88db0d9d1070f3e3a736ab5\" alt=\"Implementing a RISC-V Hypervisor\" title=\"Implementing a RISC-V Hypervisor\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Not using AI ...</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://seiya.me/blog/riscv-hypervisor\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kp5b48/implementing_a_riscv_hypervisor/\">[comments]</a></span> </td></tr></table>",
        "id": 2705981,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kp5b48/implementing_a_riscv_hypervisor",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/xoSzhNQXG7LICv30lIlxu8EXjRMYOACQeiO6g-vABKw.jpg?width=640&crop=smart&auto=webp&s=25d3fc73baaa4700b88db0d9d1070f3e3a736ab5",
        "title": "Implementing a RISC-V Hypervisor",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/urosp",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-17T18:10:25.438317+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-17T17:28:39+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1koye34/machines_build_machines_ai_creates_a_bootable_vm/\"> <img src=\"https://external-preview.redd.it/4qCyJS1eFhgTLmw44IBfulUjVPQKCIujsU6sUx-IEms.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=77907eb6879521dfbf8f99d47524d671bf87005f\" alt=\"Machines build machines - AI creates a bootable VM (RISC-V!)\" title=\"Machines build machines - AI creates a bootable VM (RISC-V!)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hey everyone, I&#39;m sharing my experiences using AI to build a full-blown RISC-V VM that can boot something concrete. The goal is to ultimately boot Linux, but for now, we&#39;re going for OpenSBI as that&#39;s the foundational layer. I hope you learn something new about RISC-V in this text and I hope it inspires you to hack something of your own for RISC-V, using AI!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/urosp\"> /u/urosp </a> <br/> <span><a href=\"http",
        "id": 2704656,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1koye34/machines_build_machines_ai_creates_a_bootable_vm",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/4qCyJS1eFhgTLmw44IBfulUjVPQKCIujsU6sUx-IEms.jpg?width=640&crop=smart&auto=webp&s=77907eb6879521dfbf8f99d47524d671bf87005f",
        "title": "Machines build machines - AI creates a bootable VM (RISC-V!)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-17T04:05:22.041100+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-17T03:05:22+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1koj2nj/aegis_an_open_socketed_armv9_platform/\"> <img src=\"https://external-preview.redd.it/2O57kqVYx0ccRexLGkOXtih_GY9M-8q4YyPDttpcyFk.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=2f5ce1dc2627ae29471d451cc1cafdf31c9da7fa\" alt=\"AEGIS: An Open Socketed ARMv9 Platform\" title=\"AEGIS: An Open Socketed ARMv9 Platform\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>If they are designing their own SoCs, to fit standard PC sockets, what say we all ping them asking for a RISC-V version?</p> <p>It sounds like Ascalon is about ready for RTL licensing, or P870, or if they&#39;d like actual open-source cores in their open-source hardware then maybe XiangShan Nanhu V3?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://hackaday.io/project/203123-aegis-an-open-socketed-armv9-platform\">[link]</a></span> &#32; <span><a href=\"https:/",
        "id": 2700967,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1koj2nj/aegis_an_open_socketed_armv9_platform",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/2O57kqVYx0ccRexLGkOXtih_GY9M-8q4YyPDttpcyFk.jpg?width=320&crop=smart&auto=webp&s=2f5ce1dc2627ae29471d451cc1cafdf31c9da7fa",
        "title": "AEGIS: An Open Socketed ARMv9 Platform",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-17T01:55:22.441316+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-17T01:00:27+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://en.sophgo.com/sophon-u/product/introduce/sra3-40.html\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kogsac/sophgo_riscv_compute_server_sra340/\">[comments]</a></span>",
        "id": 2700585,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kogsac/sophgo_riscv_compute_server_sra340",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Sophgo RISC-V Compute Server SRA3-40",
        "vote": 0
    }
]