$date
	Thu Jul 29 22:47:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module byteadder_tb $end
$var reg 8 ! addent_t [7:0] $end
$upscope $end
$scope module byteadder_tb $end
$var reg 8 " augend_t [7:0] $end
$upscope $end
$scope module byteadder_tb $end
$var reg 1 # cin_t $end
$upscope $end
$scope module byteadder_tb $end
$var wire 8 $ s_t [7:0] $end
$upscope $end
$scope module byteadder_tb $end
$var wire 1 % cout_t $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b10000001 $
0#
b0 "
b10000001 !
$end
#10
b10000011 $
b10 "
#20
b10000101 $
b100 "
#30
b10000111 $
b110 "
#40
b10001001 $
b1000 "
#50
b10001011 $
b1010 "
#60
b10001101 $
b1100 "
#70
b10001111 $
b1110 "
#80
b10010001 $
b10000 "
#90
b10010011 $
b10010 "
#100
b10010101 $
b10100 "
#110
b10010111 $
b10110 "
#120
b10011001 $
b11000 "
#130
b10011011 $
b11010 "
#140
b10011101 $
b11100 "
#150
b10011111 $
b11110 "
#160
b10100001 $
b100000 "
#170
b10100011 $
b100010 "
#180
b10100101 $
b100100 "
#190
b10100111 $
b100110 "
#200
b10101001 $
b101000 "
#210
b10101011 $
b101010 "
#220
b10101101 $
b101100 "
#230
b10101111 $
b101110 "
#240
b10110001 $
b110000 "
#250
b10110011 $
b110010 "
#260
b10110101 $
b110100 "
#270
b10110111 $
b110110 "
#280
b10111001 $
b111000 "
#290
b10111011 $
b111010 "
#300
b10111101 $
b111100 "
#310
b10111111 $
b111110 "
#320
b11000001 $
b1000000 "
#330
b11000011 $
b1000010 "
#340
b11000101 $
b1000100 "
#350
b11000111 $
b1000110 "
#360
b11001001 $
b1001000 "
#370
b11001011 $
b1001010 "
#380
b11001101 $
b1001100 "
#390
b11001111 $
b1001110 "
#400
b11010001 $
b1010000 "
#410
b11010011 $
b1010010 "
#420
b11010101 $
b1010100 "
#430
b11010111 $
b1010110 "
#440
b11011001 $
b1011000 "
#450
b11011011 $
b1011010 "
