// Seed: 927792435
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    input wor id_4
    , id_11,
    output wor id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    output tri0 id_9
);
  wire id_12;
endmodule
macromodule module_1 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10
    , id_13,
    input tri1 id_11
);
  assign id_10 = id_11;
  always if (id_13) id_13 <= 1;
  reg id_14;
  if (id_3) assign id_7 = id_6;
  else assign id_13 = id_14;
  wire id_15;
  wire id_16, id_17;
  module_0(
      id_2, id_11, id_2, id_5, id_1, id_7, id_8, id_1, id_2, id_7
  );
endmodule
