// Seed: 2375355621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5 = 1;
  logic id_6;
  assign id_3 = 1;
  logic id_7;
  logic id_8, id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  always @(posedge id_3 ^ 1'b0 or 1'b0) begin
    #1 begin
      id_4 <= id_5 - id_7;
    end
  end
  type_21(
      1, 1
  );
  logic id_13 = id_2;
  always @(posedge id_3 or negedge id_8);
  logic id_14;
endmodule
