Analysis & Synthesis report for pdp8
Mon May 24 16:27:22 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |pdp8|SBCTextDisplayRGB:Inst5_VDU|dispState
 12. State Machine - |pdp8|SBCTextDisplayRGB:Inst5_VDU|escState
 13. State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state
 14. State Machine - |pdp8|Memory:Inst_Memory|curr_state
 15. State Machine - |pdp8|Panel:Inst_Panel|rs_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for Memory:Inst_Memory
 22. Source assignments for Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|altsyncram_ctv2:altsyncram1
 23. Source assignments for CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine
 24. Source assignments for SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_chr3:auto_generated
 25. Source assignments for SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 26. Source assignments for SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 27. Parameter Settings for User Entity Instance: Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU
 29. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1
 35. altsyncram Parameter Settings by Entity Instance
 36. lpm_mult Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 38. Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 39. Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU"
 40. Port Connectivity Checks: "Panel:Inst_Panel"
 41. In-System Memory Content Editor Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 24 16:27:22 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pdp8                                        ;
; Top-level Entity Name              ; pdp8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,470                                       ;
;     Total combinational functions  ; 2,303                                       ;
;     Dedicated logic registers      ; 734                                         ;
; Total registers                    ; 734                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; pdp8               ; pdp8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; pdp8.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd                                                           ;             ;
; TERMINAL/SBCTextDisplayRGB.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd                                     ;             ;
; TERMINAL/SansBoldRomReduced.vhd                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRomReduced.vhd                                    ;             ;
; TERMINAL/SansBoldRom.vhd                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd                                           ;             ;
; TERMINAL/DisplayRam2K.vhd                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd                                          ;             ;
; TERMINAL/DisplayRam1K.vhd                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam1K.vhd                                          ;             ;
; TERMINAL/CGABoldRomReduced.vhd                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRomReduced.vhd                                     ;             ;
; TERMINAL/CGABoldRom.vhd                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRom.vhd                                            ;             ;
; panel.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/panel.vhd                                                          ;             ;
; Memory.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd                                                         ;             ;
; UART.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/UART.vhd                                                           ;             ;
; CPU_StateMachine.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU_StateMachine.vhd                                               ;             ;
; CPU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU.vhd                                                            ;             ;
; IOT_Distributor.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/IOT_Distributor.vhd                                                ;             ;
; InternalSRAM.vhd                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                   ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                     ;             ;
; db/altsyncram_3e24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf                                             ;             ;
; db/altsyncram_ctv2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_ctv2.tdf                                             ;             ;
; ../../../../Linux-68k/pdp8/PDP8_Programs/sievePlusLoaders.mif      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Linux-68k/pdp8/PDP8_Programs/sievePlusLoaders.mif                                                                       ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                   ;             ;
; db/altsyncram_chr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_chr3.tdf                                             ;             ;
; TERMINAL/SansFontBold.HEX                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX                                          ;             ;
; db/altsyncram_shh2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_shh2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                      ; altera_sld  ;
; db/ip/sldd144d38a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                  ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                     ;             ;
; db/mult_vct.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/mult_vct.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                              ;             ;
; db/lpm_divide_icm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/lpm_divide_icm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/alt_u_div_2af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,470     ;
;                                             ;           ;
; Total combinational functions               ; 2303      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1157      ;
;     -- 3 input functions                    ; 540       ;
;     -- <=2 input functions                  ; 606       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1861      ;
;     -- arithmetic mode                      ; 442       ;
;                                             ;           ;
; Total registers                             ; 734       ;
;     -- Dedicated logic registers            ; 734       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
; Total memory bits                           ; 98304     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 629       ;
; Total fan-out                               ; 10701     ;
; Average fan-out                             ; 3.36      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pdp8                                                                                                                                   ; 2303 (1)            ; 734 (0)                   ; 98304       ; 2            ; 0       ; 1         ; 51   ; 0            ; |pdp8                                                                                                                                                                                                                                                                                                                                            ; pdp8                              ; work         ;
;    |CPU:Inst_CPU|                                                                                                                       ; 648 (525)           ; 119 (90)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU                                                                                                                                                                                                                                                                                                                               ; CPU                               ; work         ;
;       |CPU_StateMachine:Inst_CPU_StateMachine|                                                                                          ; 123 (123)           ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine                                                                                                                                                                                                                                                                                        ; CPU_StateMachine                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_vct:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0|mult_vct:auto_generated                                                                                                                                                                                                                                                                                        ; mult_vct                          ; work         ;
;    |IOT_Distributor:Inst_IOT_Distributor|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|IOT_Distributor:Inst_IOT_Distributor                                                                                                                                                                                                                                                                                                       ; IOT_Distributor                   ; work         ;
;    |Memory:Inst_Memory|                                                                                                                 ; 94 (23)             ; 88 (42)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory                                                                                                                                                                                                                                                                                                                         ; Memory                            ; work         ;
;       |InternalSRAM:mySRAM|                                                                                                             ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM                                                                                                                                                                                                                                                                                                     ; InternalSRAM                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_3e24:auto_generated|                                                                                            ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3e24                   ; work         ;
;                |altsyncram_ctv2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|altsyncram_ctv2:altsyncram1                                                                                                                                                                                                          ; altsyncram_ctv2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 71 (47)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |Panel:Inst_Panel|                                                                                                                   ; 37 (37)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Panel:Inst_Panel                                                                                                                                                                                                                                                                                                                           ; Panel                             ; work         ;
;    |SBCTextDisplayRGB:Inst5_VDU|                                                                                                        ; 1318 (1140)         ; 308 (308)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU                                                                                                                                                                                                                                                                                                                ; SBCTextDisplayRGB                 ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                                                                          ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_shh2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated                                                                                                                                                                                                           ; altsyncram_shh2                   ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                                                            ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_shh2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated                                                                                                                                                                                                             ; altsyncram_shh2                   ; work         ;
;       |SansBoldRom:\GEN_EXT_SCHARS:fontRom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom                                                                                                                                                                                                                                                                            ; SansBoldRom                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_chr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_chr3:auto_generated                                                                                                                                                                                                             ; altsyncram_chr3                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                      ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                ; alt_u_div_2af                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                      ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                ; alt_u_div_2af                     ; work         ;
;    |UART:Inst_UART|                                                                                                                     ; 83 (83)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|UART:Inst_UART                                                                                                                                                                                                                                                                                                                             ; UART                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (81)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------+
; Name                                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------+
; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|altsyncram_ctv2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; ../../../../Linux-68k/pdp8/PDP8_Programs/sievePlusLoaders.mif ;
; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                          ;
; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                          ;
; SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_chr3:auto_generated|ALTSYNCRAM    ; AUTO ; ROM            ; 2048         ; 8            ; --           ; --           ; 16384 ; TERMINAL/SansFontBold.HEX                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM                                                                                                                                                                                                                              ; InternalSRAM.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|SBCTextDisplayRGB:Inst5_VDU|dispState                                                                                                                                                                                                                                                                            ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|SBCTextDisplayRGB:Inst5_VDU|escState                                                                                          ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; Name                 ; curr_state.LASTSTATE ; curr_state.SHR ; curr_state.SHL ; curr_state.NMI ; curr_state.DIV ; curr_state.MUL ; curr_state.MULDIV2 ; curr_state.MULDIV ; curr_state.GROUP2P ; curr_state.GROUP3A ; curr_state.IOTPER3 ; curr_state.IOTPER2 ; curr_state.ISZ1 ; curr_state.ISZ ; curr_state.DISPATCH ; curr_state.INDIR4 ; curr_state.INDIR3 ; curr_state.INDIR2 ; curr_state.INDIR ; curr_state.SIDECODE ; curr_state.SIFETCH ; curr_state.S0C ; curr_state.S0B ; curr_state.S0A ; curr_state.S0 ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; curr_state.S0        ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 0             ;
; curr_state.S0A       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 1              ; 1             ;
; curr_state.S0B       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 1              ; 0              ; 1             ;
; curr_state.S0C       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 1              ; 0              ; 0              ; 1             ;
; curr_state.SIFETCH   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 1                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SIDECODE  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 1                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR     ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 1                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR2    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 1                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR3    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 1                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR4    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 1                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DISPATCH  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 1                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 1              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ1      ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER3   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP3A   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP2P   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MUL       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DIV       ; 0                    ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.NMI       ; 0                    ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHL       ; 0                    ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHR       ; 0                    ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.LASTSTATE ; 1                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|Memory:Inst_Memory|curr_state                                                              ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; Name           ; curr_state.S3A ; curr_state.S3 ; curr_state.S2 ; curr_state.S1A ; curr_state.S1 ; curr_state.S0 ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; curr_state.S0  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ;
; curr_state.S1  ; 0              ; 0             ; 0             ; 0              ; 1             ; 1             ;
; curr_state.S1A ; 0              ; 0             ; 0             ; 1              ; 0             ; 1             ;
; curr_state.S2  ; 0              ; 0             ; 1             ; 0              ; 0             ; 1             ;
; curr_state.S3  ; 0              ; 1             ; 0             ; 0              ; 0             ; 1             ;
; curr_state.S3A ; 1              ; 0             ; 0             ; 0              ; 0             ; 1             ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |pdp8|Panel:Inst_Panel|rs_state                                 ;
+---------------------+---------------------+----------------+--------------------+
; Name                ; rs_state.RSSTOPPING ; rs_state.RSRUN ; rs_state.RSSTOPPED ;
+---------------------+---------------------+----------------+--------------------+
; rs_state.RSSTOPPED  ; 0                   ; 0              ; 0                  ;
; rs_state.RSRUN      ; 0                   ; 1              ; 1                  ;
; rs_state.RSSTOPPING ; 1                   ; 0              ; 1                  ;
+---------------------+---------------------+----------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                         ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[0]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[0]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[1]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[2]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[3]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[4]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[5]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[6]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[7]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[8]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[9]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[10]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[11]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[1]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[2]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[3]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[4]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[5]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[6]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[7]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[8]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[9]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[10]                                         ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[11]                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 49                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+-------------------------------------------------------+----------------------------------------------------------+
; Register name                                         ; Reason for Removal                                       ;
+-------------------------------------------------------+----------------------------------------------------------+
; SBCTextDisplayRGB:Inst5_VDU|startAddr[1..3]           ; Merged with SBCTextDisplayRGB:Inst5_VDU|startAddr[0]     ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[5..7]        ; Merged with SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[4..7]       ; Merged with SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[3] ;
; UART:Inst_UART|txshifter[10]                          ; Stuck at VCC due to stuck port data_in                   ;
; SBCTextDisplayRGB:Inst5_VDU|pixelClockCount[1..3]     ; Stuck at GND due to stuck port data_in                   ;
; SBCTextDisplayRGB:Inst5_VDU|escState.none             ; Lost fanout                                              ;
; SBCTextDisplayRGB:Inst5_VDU|escState.processingParams ; Lost fanout                                              ;
; SBCTextDisplayRGB:Inst5_VDU|startAddr[0]              ; Stuck at GND due to stuck port data_in                   ;
; Panel:Inst_Panel|dig_counter[18,19]                   ; Lost fanout                                              ;
; Total Number of Removed Registers = 19                ;                                                          ;
+-------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 734   ;
; Number of registers using Synchronous Clear  ; 210   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 480   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART:Inst_UART|txshifter[0]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[1]                                                                                                                                                                                                                                                                                                     ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0]                                                                                                                                                                                                                                                                                    ; 4       ;
; SBCTextDisplayRGB:Inst5_VDU|cursorOn                                                                                                                                                                                                                                                                                            ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1]                                                                                                                                                                                                                                                                                    ; 4       ;
; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2]                                                                                                                                                                                                                                                                                    ; 4       ;
; UART:Inst_UART|txshifter[2]                                                                                                                                                                                                                                                                                                     ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3]                                                                                                                                                                                                                                                                                    ; 12      ;
; SBCTextDisplayRGB:Inst5_VDU|ps2ClkOut                                                                                                                                                                                                                                                                                           ; 3       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2DataOut                                                                                                                                                                                                                                                                                          ; 3       ;
; UART:Inst_UART|rxb                                                                                                                                                                                                                                                                                                              ; 3       ;
; UART:Inst_UART|txshifter[3]                                                                                                                                                                                                                                                                                                     ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|attBold                                                                                                                                                                                                                                                                                             ; 5       ;
; SBCTextDisplayRGB:Inst5_VDU|n_kbWR                                                                                                                                                                                                                                                                                              ; 22      ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[4]                                                                                                                                                                                                                                                                                     ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[3]                                                                                                                                                                                                                                                                                     ; 3       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2ClkFiltered                                                                                                                                                                                                                                                                                      ; 12      ;
; SBCTextDisplayRGB:Inst5_VDU|ps2PrevClk                                                                                                                                                                                                                                                                                          ; 10      ;
; UART:Inst_UART|rxa                                                                                                                                                                                                                                                                                                              ; 1       ;
; UART:Inst_UART|txshifter[4]                                                                                                                                                                                                                                                                                                     ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[2]                                                                                                                                                                                                                                                                                    ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[1]                                                                                                                                                                                                                                                                                    ; 2       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte2[0]                                                                                                                                                                                                                                                                                    ; 2       ;
; UART:Inst_UART|txshifter[5]                                                                                                                                                                                                                                                                                                     ; 1       ;
; SBCTextDisplayRGB:Inst5_VDU|ps2Caps                                                                                                                                                                                                                                                                                             ; 3       ;
; UART:Inst_UART|txshifter[6]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[7]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[8]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[9]                                                                                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|charVert[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|param4[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|charHoriz[6]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|ps2Byte[6]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|ps2ConvertedByte[6]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|pixelClockCount[0]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|param1[1]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|param2[5]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|param3[2]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txcounter[1]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|addr_buf[1]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|ps2ClkCount[3]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|kbWatchdogTimer[12]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|wdata_buf[3]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|pc_reg[1]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|sc_reg[0]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|rxcounter[5]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|ps2WriteClkCount[3]                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|dispCharWRData[0]                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|videoG1                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|startAddr[9]                                                                                                                                                                                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|videoG0                                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                                                                                                                                                                                                                                                                                                                ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|cursorHorizRestore[6]                                                                                                                                                                                                                                                                                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|cursorVertRestore[0]                                                                                                                                                                                                                                                                                                         ;
; 19:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[8]                                                                                                                                                                                                                                                                                                                                   ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[6]                                                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[4]                                                                                                                                                                                                                                                                                                                                   ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[3]                                                                                                                                                                                                                                                                                                               ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[1]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[5]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[0]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[11]                                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|mq_reg[7]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|ps2WriteByte[2]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|dispout[4]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_l_ac11                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8|Memory:Inst_Memory|next_state                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_ac_or_mq                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|paramCount                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|dispState                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|ac2[8]                                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8|Memory:Inst_Memory|curr_state                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|escState.processingParams                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|escState.none                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |pdp8|Panel:Inst_Panel|Selector1                                                                                                                                                                                                                                                                                                                               ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |pdp8|SBCTextDisplayRGB:Inst5_VDU|dispState                                                                                                                                                                                                                                                                                                                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                           ;
; 29:1               ; 4 bits    ; 76 LEs        ; 20 LEs               ; 56 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for Memory:Inst_Memory                   ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[11]  ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[10]  ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[9]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[8]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wea           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wea           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[0]  ;
+------------------------------+-------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|altsyncram_ctv2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine ;
+------------------------------+-------+------+------------------------------+
; Assignment                   ; Value ; From ; To                           ;
+------------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0                ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0A               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0B               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0C               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SIFETCH           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SIDECODE          ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR             ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR2            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR3            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR4            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.DISPATCH          ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.ISZ               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.ISZ1              ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.IOTPER2           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.IOTPER3           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.GROUP3A           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.GROUP2P           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MULDIV            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MULDIV2           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MUL               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.DIV               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.NMI               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SHL               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SHR               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.LASTSTATE         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset~buf0                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset~buf0                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; loadpc~buf0                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; loadpc~buf0                  ;
+------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_chr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                   ; Untyped        ;
; WIDTH_A                            ; 12                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                            ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                          ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                             ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                             ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                             ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                             ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; INIT_FILE                          ; ../../../../Linux-68k/pdp8/PDP8_Programs/sievePlusLoaders.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3e24                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU ;
+----------------------+----------+----------------------------------------+
; Parameter Name       ; Value    ; Type                                   ;
+----------------------+----------+----------------------------------------+
; EXTENDED_CHARSET     ; 1        ; Signed Integer                         ;
; COLOUR_ATTS_ENABLED  ; 1        ; Signed Integer                         ;
; VERT_CHARS           ; 25       ; Signed Integer                         ;
; HORIZ_CHARS          ; 80       ; Signed Integer                         ;
; CLOCKS_PER_SCANLINE  ; 1600     ; Signed Integer                         ;
; DISPLAY_TOP_SCANLINE ; 75       ; Signed Integer                         ;
; DISPLAY_LEFT_CLOCK   ; 298      ; Signed Integer                         ;
; VERT_SCANLINES       ; 525      ; Signed Integer                         ;
; VSYNC_SCANLINES      ; 2        ; Signed Integer                         ;
; HSYNC_CLOCKS         ; 192      ; Signed Integer                         ;
; VERT_PIXEL_SCANLINES ; 2        ; Signed Integer                         ;
; CLOCKS_PER_PIXEL     ; 2        ; Signed Integer                         ;
; H_SYNC_ACTIVE        ; '0'      ; Enumerated                             ;
; V_SYNC_ACTIVE        ; '0'      ; Enumerated                             ;
; DEFAULT_ATT          ; 00001111 ; Unsigned Binary                        ;
; ANSI_DEFAULT_ATT     ; 00001111 ; Unsigned Binary                        ;
; SANS_SERIF_FONT      ; 1        ; Signed Integer                         ;
+----------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                        ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                     ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                     ;
; WIDTH_B                            ; 1                         ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                     ;
; INIT_FILE                          ; TERMINAL/SansFontBold.HEX ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_chr3           ; Untyped                                                                     ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 13             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 13             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                 ;
; Entity Instance                           ; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 12                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; CPU:Inst_CPU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                          ;
;     -- LPM_WIDTHB                     ; 12                          ;
;     -- LPM_WIDTHP                     ; 24                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                      ;
; wren_a ; Input ; Info     ; Stuck at GND                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                    ;
; wren_a ; Input ; Info     ; Stuck at GND                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:Inst5_VDU"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; n_rd          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; regsel        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; dataout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; n_rts         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Panel:Inst_Panel"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw[14..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; led[14..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; an         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; SRAM        ; 12    ; 4096  ; Read/Write ; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 648                         ;
;     CLR               ; 6                           ;
;     ENA               ; 235                         ;
;     ENA CLR           ; 11                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 120                         ;
;     ENA SCLR SLD      ; 28                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 49                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 169                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 2186                        ;
;     arith             ; 434                         ;
;         2 data inputs ; 266                         ;
;         3 data inputs ; 168                         ;
;     normal            ; 1752                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 239                         ;
;         3 data inputs ; 339                         ;
;         4 data inputs ; 1107                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 5.91                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 86                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 119                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 111                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 50                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.77                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:14     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon May 24 16:26:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8 -c pdp8
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pdp8.vhd
    Info (12022): Found design unit 1: pdp8-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 83
    Info (12023): Found entity 1: pdp8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file panel.vhd
    Info (12022): Found design unit 1: Panel-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/panel.vhd Line: 65
    Info (12023): Found entity 1: Panel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/panel.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 42
    Info (12023): Found entity 1: Memory File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/UART.vhd Line: 56
    Info (12023): Found entity 1: UART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/UART.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file cpu_statemachine.vhd
    Info (12022): Found design unit 1: CPU_StateMachine-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU_StateMachine.vhd Line: 100
    Info (12023): Found entity 1: CPU_StateMachine File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU_StateMachine.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU.vhd Line: 60
    Info (12023): Found entity 1: CPU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file panel_phoney.vhd
    Info (12022): Found design unit 1: Panel_Phoney-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/panel_phoney.vhd Line: 60
    Info (12023): Found entity 1: Panel_Phoney File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/panel_phoney.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file iot_distributor.vhd
    Info (12022): Found design unit 1: IOT_Distributor-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/IOT_Distributor.vhd Line: 72
    Info (12023): Found entity 1: IOT_Distributor File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/IOT_Distributor.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file internalsram.vhd
    Info (12022): Found design unit 1: internalsram-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd Line: 55
    Info (12023): Found entity 1: InternalSRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd Line: 43
Info (12127): Elaborating entity "pdp8" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(292): object "seg" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 292
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(293): object "an" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 293
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(299): object "w_funKeys" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 299
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(301): object "w_VDUDataOut" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 301
Info (12128): Elaborating entity "IOT_Distributor" for hierarchy "IOT_Distributor:Inst_IOT_Distributor" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 337
Info (12128): Elaborating entity "Panel" for hierarchy "Panel:Inst_Panel" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 359
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Inst_Memory" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 385
Info (12128): Elaborating entity "InternalSRAM" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd Line: 62
Info (12133): Instantiated megafunction "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/InternalSRAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../Linux-68k/pdp8/PDP8_Programs/sievePlusLoaders.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3e24.tdf
    Info (12023): Found entity 1: altsyncram_3e24 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3e24" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctv2.tdf
    Info (12023): Found entity 1: altsyncram_ctv2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_ctv2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ctv2" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|altsyncram_ctv2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf Line: 38
Info (12133): Instantiated megafunction "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_3e24.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397899597"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_3e24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Inst_CPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 396
Info (12128): Elaborating entity "CPU_StateMachine" for hierarchy "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU.vhd Line: 152
Info (12128): Elaborating entity "UART" for hierarchy "UART:Inst_UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 424
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:Inst5_VDU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 442
Info (12128): Elaborating entity "SansBoldRom" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd Line: 59
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansBoldRom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "TERMINAL/SansFontBold.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chr3.tdf
    Info (12023): Found entity 1: altsyncram_chr3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_chr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_chr3" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_chr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "SansFontBold.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SansFontBold.HEX Line: 10
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 327
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/DisplayRam2K.vhd Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf
    Info (12023): Found entity 1: altsyncram_shh2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/altsyncram_shh2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shh2" for hierarchy "SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.24.16:26:55 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:Inst_CPU|Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:Inst5_VDU|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:Inst5_VDU|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "CPU:Inst_CPU|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "CPU:Inst_CPU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vct.tdf
    Info (12023): Found entity 1: mult_vct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/mult_vct.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:Inst5_VDU|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/TERMINAL/SBCTextDisplayRGB.vhd Line: 866
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|loadpc~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU_StateMachine.vhd Line: 41
    Info (17048): Logic cell "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/CPU_StateMachine.vhd Line: 35
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|wea" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/Memory.vhd Line: 58
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "lnkSwitch" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_VDU_FrPnl/pdp8.vhd Line: 48
Info (21057): Implemented 2572 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2478 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon May 24 16:27:22 2021
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:23


