

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3'
================================================================
* Date:           Tue Apr 30 21:48:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.323 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_350_2_VITIS_LOOP_351_3  |        ?|        ?|        12|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      221|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      561|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      561|      417|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_64_1_1_U319  |sparsemux_7_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln350_1_fu_172_p2     |         +|   0|  0|  41|          34|           1|
    |add_ln350_fu_184_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln351_fu_241_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln353_1_fu_270_p2     |         +|   0|  0|  16|           7|           6|
    |add_ln353_fu_265_p2       |         +|   0|  0|  16|           7|           7|
    |mul_i1_fu_235_p2          |         -|   0|  0|  14|           7|           7|
    |icmp_ln350_fu_167_p2      |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln351_fu_190_p2      |      icmp|   0|  0|   9|           2|           2|
    |select_ln350_1_fu_204_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln350_fu_196_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 221|         128|          94|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|   32|         64|
    |indvar_flatten6_fu_68    |   9|          2|   34|         68|
    |j_fu_60                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   71|        142|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln353_reg_387              |  64|   0|   64|          0|
    |i_fu_64                            |  32|   0|   32|          0|
    |indvar_flatten6_fu_68              |  34|   0|   34|          0|
    |j_fu_60                            |   2|   0|    2|          0|
    |mul_i1_reg_352                     |   7|   0|    7|          0|
    |outputLoadings_0_addr_reg_362      |   4|   0|    4|          0|
    |outputLoadings_1_addr_reg_367      |   4|   0|    4|          0|
    |outputLoadings_2_addr_reg_357      |   4|   0|    4|          0|
    |pca_m_pcVecs_load_reg_382          |  64|   0|   64|          0|
    |select_ln350_reg_346               |   2|   0|    2|          0|
    |tmp_reg_377                        |  64|   0|   64|          0|
    |outputLoadings_0_addr_reg_362      |  64|  32|    4|          0|
    |outputLoadings_1_addr_reg_367      |  64|  32|    4|          0|
    |outputLoadings_2_addr_reg_357      |  64|  32|    4|          0|
    |select_ln350_reg_346               |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 561| 128|  319|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|grp_fu_302_p_din0          |  out|   64|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|grp_fu_302_p_din1          |  out|   64|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|grp_fu_302_p_dout0         |   in|   64|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|grp_fu_302_p_ce            |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3|  return value|
|sub_ln298                  |   in|   34|     ap_none|                                       sub_ln298|        scalar|
|outputLoadings_2_address0  |  out|    4|   ap_memory|                                outputLoadings_2|         array|
|outputLoadings_2_ce0       |  out|    1|   ap_memory|                                outputLoadings_2|         array|
|outputLoadings_2_we0       |  out|    1|   ap_memory|                                outputLoadings_2|         array|
|outputLoadings_2_d0        |  out|   64|   ap_memory|                                outputLoadings_2|         array|
|outputLoadings_0_address0  |  out|    4|   ap_memory|                                outputLoadings_0|         array|
|outputLoadings_0_ce0       |  out|    1|   ap_memory|                                outputLoadings_0|         array|
|outputLoadings_0_we0       |  out|    1|   ap_memory|                                outputLoadings_0|         array|
|outputLoadings_0_d0        |  out|   64|   ap_memory|                                outputLoadings_0|         array|
|outputLoadings_1_address0  |  out|    4|   ap_memory|                                outputLoadings_1|         array|
|outputLoadings_1_ce0       |  out|    1|   ap_memory|                                outputLoadings_1|         array|
|outputLoadings_1_we0       |  out|    1|   ap_memory|                                outputLoadings_1|         array|
|outputLoadings_1_d0        |  out|   64|   ap_memory|                                outputLoadings_1|         array|
|sqrtVals                   |   in|   64|     ap_none|                                        sqrtVals|        scalar|
|sqrtVals_1                 |   in|   64|     ap_none|                                      sqrtVals_1|        scalar|
|sqrtVals_2                 |   in|   64|     ap_none|                                      sqrtVals_2|        scalar|
|pca_m_pcVecs_address0      |  out|    7|   ap_memory|                                    pca_m_pcVecs|         array|
|pca_m_pcVecs_ce0           |  out|    1|   ap_memory|                                    pca_m_pcVecs|         array|
|pca_m_pcVecs_q0            |   in|   64|   ap_memory|                                    pca_m_pcVecs|         array|
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+

