-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
-- Date        : Thu Oct 24 13:58:11 2013
-- Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
-- Command     : write_vhdl -force -mode funcsim
--               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_funcsim.vhdl
-- Design      : axi_dma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_addr_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_input_burst_type_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_datamover_addr_cntl;

architecture STRUCTURE of axi_dma_0axi_datamover_addr_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  O2 <= \^o2\;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi_2,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => \^o2\,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr_reg_full,
      I4 => m_axi_mm2s_arready,
      I5 => \^sig_addr2rsc_calc_error\,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_addr_reg_full,
      I3 => m_axi_mm2s_arready,
      I4 => \^sig_addr2rsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I2,
      Q => m_axi_mm2s_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I1,
      Q => \^sig_addr2rsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => m_axi_mm2s_arready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_data2addr_stop_req,
      O => \^o2\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(0),
      Q => m_axi_mm2s_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(10),
      Q => m_axi_mm2s_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(11),
      Q => m_axi_mm2s_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(12),
      Q => m_axi_mm2s_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(13),
      Q => m_axi_mm2s_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(14),
      Q => m_axi_mm2s_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(15),
      Q => m_axi_mm2s_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(16),
      Q => m_axi_mm2s_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(17),
      Q => m_axi_mm2s_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(18),
      Q => m_axi_mm2s_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(19),
      Q => m_axi_mm2s_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(1),
      Q => m_axi_mm2s_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(20),
      Q => m_axi_mm2s_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(21),
      Q => m_axi_mm2s_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(22),
      Q => m_axi_mm2s_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(23),
      Q => m_axi_mm2s_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(24),
      Q => m_axi_mm2s_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(25),
      Q => m_axi_mm2s_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(26),
      Q => m_axi_mm2s_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(27),
      Q => m_axi_mm2s_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(28),
      Q => m_axi_mm2s_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(29),
      Q => m_axi_mm2s_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(2),
      Q => m_axi_mm2s_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(30),
      Q => m_axi_mm2s_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(31),
      Q => m_axi_mm2s_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(3),
      Q => m_axi_mm2s_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(4),
      Q => m_axi_mm2s_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(5),
      Q => m_axi_mm2s_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(6),
      Q => m_axi_mm2s_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(7),
      Q => m_axi_mm2s_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(8),
      Q => m_axi_mm2s_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(9),
      Q => m_axi_mm2s_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => sig_input_burst_type_reg,
      Q => m_axi_mm2s_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(0),
      Q => m_axi_mm2s_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(1),
      Q => m_axi_mm2s_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(2),
      Q => m_axi_mm2s_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(3),
      Q => m_axi_mm2s_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => \<const1>\,
      Q => m_axi_mm2s_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I1 : in STD_LOGIC;
    sig_xfer_calc_err_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_xfer_type_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \axi_dma_0axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_datamover_addr_cntl__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_addr_reg_empty_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_reg_full_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__0\ : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
\sig_addr_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => I1,
      I1 => \^sig_addr2wsc_cmd_fifo_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axi_s2mm_awready,
      I4 => sig_addr_reg_full,
      I5 => \^sig_addr2wsc_calc_error\,
      O => \n_0_sig_addr_reg_empty_i_1__0\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_reg_empty_i_1__0\,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      R => \<const0>\
    );
\sig_addr_reg_full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880C88"
    )
    port map (
      I0 => I1,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => m_axi_s2mm_awready,
      I3 => sig_addr_reg_full,
      I4 => \^sig_addr2wsc_calc_error\,
      O => \n_0_sig_addr_reg_full_i_1__0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_reg_full_i_1__0\,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I2,
      Q => m_axi_s2mm_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => sig_xfer_calc_err_reg,
      Q => \^sig_addr2wsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_s2mm_awready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(0),
      Q => m_axi_s2mm_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(10),
      Q => m_axi_s2mm_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(11),
      Q => m_axi_s2mm_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(12),
      Q => m_axi_s2mm_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(13),
      Q => m_axi_s2mm_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(14),
      Q => m_axi_s2mm_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(15),
      Q => m_axi_s2mm_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(16),
      Q => m_axi_s2mm_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(17),
      Q => m_axi_s2mm_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(18),
      Q => m_axi_s2mm_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(19),
      Q => m_axi_s2mm_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(1),
      Q => m_axi_s2mm_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(20),
      Q => m_axi_s2mm_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(21),
      Q => m_axi_s2mm_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(22),
      Q => m_axi_s2mm_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(23),
      Q => m_axi_s2mm_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(24),
      Q => m_axi_s2mm_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(25),
      Q => m_axi_s2mm_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(26),
      Q => m_axi_s2mm_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(27),
      Q => m_axi_s2mm_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(28),
      Q => m_axi_s2mm_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(29),
      Q => m_axi_s2mm_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(2),
      Q => m_axi_s2mm_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(30),
      Q => m_axi_s2mm_awaddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(31),
      Q => m_axi_s2mm_awaddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(3),
      Q => m_axi_s2mm_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(4),
      Q => m_axi_s2mm_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(5),
      Q => m_axi_s2mm_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(6),
      Q => m_axi_s2mm_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(7),
      Q => m_axi_s2mm_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(8),
      Q => m_axi_s2mm_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => Q(9),
      Q => m_axi_s2mm_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => sig_xfer_type_reg,
      Q => m_axi_s2mm_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I4(0),
      Q => m_axi_s2mm_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I4(1),
      Q => m_axi_s2mm_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I4(2),
      Q => m_axi_s2mm_awlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I4(3),
      Q => m_axi_s2mm_awlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => I4(4),
      Q => m_axi_s2mm_awlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \<const1>\,
      Q => m_axi_s2mm_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_fifo is
  port (
    sig_init_reg2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
end axi_dma_0axi_datamover_fifo;

architecture STRUCTURE of axi_dma_0axi_datamover_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_init_done_i_1__0\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(46 downto 0) <= \^q\(46 downto 0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => sig_init_done,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080F0800080F080"
    )
    port map (
      I0 => s_axis_s2mm_cmd_tvalid_split,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_input_reg_empty,
      I5 => sig_psm_halt,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \n_0_sig_calc_error_reg_i_3__0\,
      I4 => \n_0_sig_calc_error_reg_i_4__0\,
      O => sig_calc_error_reg
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(10),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => sig_reset_reg,
      I4 => \^q\(13),
      I5 => \^q\(1),
      O => \n_0_sig_calc_error_reg_i_3__0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(12),
      I3 => \^q\(0),
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \n_0_sig_calc_error_reg_i_4__0\
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => \n_0_sig_init_done_i_1__0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_init_done_i_1__0\,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_fifo_28 is
  port (
    sig_init_reg2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    mm2s_cmd_wdata : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_datamover_fifo_28 : entity is "axi_datamover_fifo";
end axi_dma_0axi_datamover_fifo_28;

architecture STRUCTURE of axi_dma_0axi_datamover_fifo_28 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  Q(48 downto 0) <= \^q\(48 downto 0);
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => s_axis_mm2s_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(47),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(48),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => mm2s_cmd_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_mm2s_cmd_tready\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => sig_init_done,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88CC88C088CC88"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_calc_error_pushed,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_input_reg_empty,
      I5 => sig_sm_halt_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => n_0_sig_calc_error_reg_i_3,
      I4 => n_0_sig_calc_error_reg_i_4,
      O => sig_calc_error_reg
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \^q\(7),
      I3 => sig_reset_reg,
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => n_0_sig_calc_error_reg_i_3
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => n_0_sig_calc_error_reg_i_4
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of mm2s_slverr_i_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mm2s_tag[0]_i_1\ : label is "soft_lutpair52";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_mm2s_sts_tdata_int(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_mm2s_sts_tdata_int(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_mm2s_sts_tdata_int(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_mm2s_sts_tdata_int(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^o2\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^o2\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_mm2s_sts_tdata_int(5),
      I1 => p_7_out,
      I2 => \^o2\,
      O => mm2s_decerr_i
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_mm2s_sts_tdata_int(4),
      I1 => p_7_out,
      I2 => \^o2\,
      O => mm2s_interr_i
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_mm2s_sts_tdata_int(6),
      I1 => p_7_out,
      I2 => \^o2\,
      O => mm2s_slverr_i
    );
\mm2s_tag[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_mm2s_sts_tdata_int(0),
      I1 => p_7_out,
      I2 => \^o2\,
      O => O3
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_init_done_i_1__0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair112";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(8),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(18),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(10)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(19),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(11)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(20),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(12)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(21),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(13)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(9),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(1)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(10),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(2)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(11),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(3)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(12),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(4)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(13),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(5)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(14),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(6)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(15),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(7)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(16),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(8)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(17),
      I1 => p_13_out,
      I2 => \^o2\,
      O => I10(9)
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(5),
      I1 => p_13_out,
      I2 => \^o2\,
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(4),
      I1 => p_13_out,
      I2 => \^o2\,
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(31),
      I1 => m_axis_s2mm_sts_tdata_int(4),
      I2 => \^o2\,
      I3 => p_13_out,
      I4 => s2mm_scndry_resetn,
      O => O3
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axis_s2mm_sts_tdata_int(6),
      I1 => p_13_out,
      I2 => \^o2\,
      O => s2mm_slverr_i
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(5),
      Q => m_axis_s2mm_sts_tdata_int(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(6),
      Q => m_axis_s2mm_sts_tdata_int(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(7),
      Q => m_axis_s2mm_sts_tdata_int(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(8),
      Q => m_axis_s2mm_sts_tdata_int(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(9),
      Q => m_axis_s2mm_sts_tdata_int(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(10),
      Q => m_axis_s2mm_sts_tdata_int(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(11),
      Q => m_axis_s2mm_sts_tdata_int(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(12),
      Q => m_axis_s2mm_sts_tdata_int(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(13),
      Q => m_axis_s2mm_sts_tdata_int(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(14),
      Q => m_axis_s2mm_sts_tdata_int(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(15),
      Q => m_axis_s2mm_sts_tdata_int(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(16),
      Q => m_axis_s2mm_sts_tdata_int(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(17),
      Q => m_axis_s2mm_sts_tdata_int(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(0),
      Q => m_axis_s2mm_sts_tdata_int(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(1),
      Q => m_axis_s2mm_sts_tdata_int(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(2),
      Q => m_axis_s2mm_sts_tdata_int(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(3),
      Q => m_axis_s2mm_sts_tdata_int(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I2(4),
      Q => m_axis_s2mm_sts_tdata_int(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^o2\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^o2\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\,
      Q => \^o2\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => \n_0_sig_init_done_i_1__0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_init_done_i_1__0\,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_ibttcc is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_reset_reg : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_xfer_calc_err_reg : out STD_LOGIC;
    sig_xfer_type_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg : out STD_LOGIC;
    sig_xfer_cmd_cmplt_reg : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_9_out : out STD_LOGIC;
    I8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_calc_error_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end axi_dma_0axi_datamover_ibttcc;

architecture STRUCTURE of axi_dma_0axi_datamover_ibttcc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_FSM_onehot_sig_csm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[5]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[5]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state[6]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_csm_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[5]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[5]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state[5]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_psm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[12]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[12]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[8]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[8]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_7\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[12]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[12]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[4]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[4]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[8]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[8]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_10 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_11 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_12 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_14 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_15 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_16 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_17 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_18 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_19 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_20 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_21 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_4 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_5 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_6 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_7 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_9 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[9]\ : STD_LOGIC;
  signal n_0_sig_child_cmd_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_burst_type_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_first_of_2_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_csm_ld_xfer_i_2 : STD_LOGIC;
  signal n_0_sig_csm_pop_child_cmd_i_2 : STD_LOGIC;
  signal n_0_sig_first_realigner_cmd_i_1 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_needed_2_realign_cmds_i_1 : STD_LOGIC;
  signal n_0_sig_psm_ld_chcmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_psm_pop_input_cmd_i_2 : STD_LOGIC;
  signal n_0_sig_psm_pop_input_cmd_i_3 : STD_LOGIC;
  signal n_0_sig_psm_pop_input_cmd_i_4 : STD_LOGIC;
  signal n_0_sig_realign_cmd_cmplt_reg_i_2 : STD_LOGIC;
  signal n_0_sig_realign_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_realign_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_10\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_11\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_12\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_13\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_14\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_15\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_16\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_17\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_18\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_19\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_20\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_21\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_22\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_5\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_6\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_8\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_9\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[5]_i_7\ : STD_LOGIC;
  signal n_0_sig_skip_align2mbaa_s_h_i_1 : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_1_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_1_sig_realigner_btt2_reg[5]_i_7\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_2_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_2_sig_realigner_btt2_reg[5]_i_7\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[13]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_3\ : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_7\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal sig_btt_cntr0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_csm_state_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal \sig_predict_child_addr_lsh__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_push_input_reg14_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_xfer_address : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal \^sig_xfer_calc_err_reg\ : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[6]_i_11\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[6]_i_12\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[6]_i_15\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[6]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[1]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[1]_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[5]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_psm_state[5]_i_5\ : label is "soft_lutpair159";
  attribute counter : integer;
  attribute counter of \sig_child_addr_cntr_lsh_reg[0]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[10]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[11]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[12]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[13]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[14]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[15]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[1]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[2]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[3]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[4]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[5]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[6]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[7]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[8]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_lsh_reg[9]\ : label is 20;
  attribute counter of \sig_child_addr_cntr_msh_reg[0]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[10]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[11]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[12]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[13]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[14]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[15]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[1]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[2]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[3]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[4]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[5]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[6]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[7]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[8]\ : label is 23;
  attribute counter of \sig_child_addr_cntr_msh_reg[9]\ : label is 23;
  attribute SOFT_HLUTNM of sig_child_cmd_reg_full_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of sig_csm_ld_xfer_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of sig_first_realigner_cmd_i_1 : label is "soft_lutpair158";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute keep : string;
  attribute keep of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute keep of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of sig_psm_halt_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_3 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_4 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_xfer_cmd_cmplt_reg_i_1 : label is "soft_lutpair155";
begin
  O1(1 downto 0) <= \^o1\(1 downto 0);
  O2(31 downto 0) <= \^o2\(31 downto 0);
  O9(4 downto 0) <= \^o9\(4 downto 0);
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_32_out <= \^p_32_out\;
  p_9_out <= \^p_9_out\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_reset_reg <= \^sig_reset_reg\;
  sig_xfer_calc_err_reg <= \^sig_xfer_calc_err_reg\;
\FSM_onehot_sig_csm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I3 => sig_csm_state_ns(0),
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[0]_i_1\
    );
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I3 => sig_csm_state_ns(0),
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[1]_i_1\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I3 => sig_csm_state_ns(0),
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[2]_i_1\
    );
\FSM_onehot_sig_csm_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0045"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[3]_i_1\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => sig_csm_state_ns(0),
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[4]_i_1\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I1 => \n_0_FSM_onehot_sig_csm_state[5]_i_3\,
      I2 => sig_csm_state_ns(0),
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[5]_i_1\
    );
\FSM_onehot_sig_csm_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFEEEEEEAE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_child_error_reg,
      I4 => \n_0_FSM_onehot_sig_csm_state[5]_i_4\,
      I5 => \n_0_FSM_onehot_sig_csm_state[5]_i_5\,
      O => \n_0_FSM_onehot_sig_csm_state[5]_i_2\
    );
\FSM_onehot_sig_csm_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      O => \n_0_FSM_onehot_sig_csm_state[5]_i_3\
    );
\FSM_onehot_sig_csm_state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_csm_state[5]_i_4\
    );
\FSM_onehot_sig_csm_state[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFE3FCE3"
    )
    port map (
      I0 => I3,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_12\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_csm_state[5]_i_5\
    );
\FSM_onehot_sig_csm_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I2 => sig_csm_state_ns(0),
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_4\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_1\
    );
\FSM_onehot_sig_csm_state[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9DDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_child_error_reg,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_10\
    );
\FSM_onehot_sig_csm_state[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_child_error_reg,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_11\
    );
\FSM_onehot_sig_csm_state[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_22_out\,
      I1 => \^p_11_out\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_12\
    );
\FSM_onehot_sig_csm_state[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000550100555555"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I1 => \^p_22_out\,
      I2 => \^p_11_out\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_15\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_14\
    );
\FSM_onehot_sig_csm_state[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \^sig_child_qual_first_of_2\,
      I1 => O7(8),
      I2 => O7(7),
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_15\
    );
\FSM_onehot_sig_csm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[5]_i_2\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_csm_state[6]_i_5\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_2\
    );
\FSM_onehot_sig_csm_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100055550000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[6]_i_6\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_csm_state[6]_i_7\,
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_5\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_8\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      O => sig_csm_state_ns(0)
    );
\FSM_onehot_sig_csm_state[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_9\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_10\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_4\
    );
\FSM_onehot_sig_csm_state[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_5\
    );
\FSM_onehot_sig_csm_state[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_5\,
      I4 => \n_0_FSM_onehot_sig_csm_state[6]_i_11\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_6\
    );
\FSM_onehot_sig_csm_state[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_7\
    );
\FSM_onehot_sig_csm_state[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400340007033703"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state[6]_i_12\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_csm_state[6]_i_5\,
      I4 => I5,
      I5 => \n_0_FSM_onehot_sig_csm_state[6]_i_14\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_8\
    );
\FSM_onehot_sig_csm_state[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_csm_state[6]_i_9\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[0]\,
      S => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[1]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[2]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[3]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[5]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_csm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_csm_state[6]_i_1\,
      Q => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_psm_state[0]_i_1\
    );
\FSM_onehot_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_sig_psm_state[1]_i_3\,
      I2 => \n_0_FSM_onehot_sig_psm_state[1]_i_4\,
      I3 => \n_0_FSM_onehot_sig_psm_state[1]_i_5\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_1\
    );
\FSM_onehot_sig_psm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I3 => sig_realign_reg_empty,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_2\
    );
\FSM_onehot_sig_psm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_psm_state[1]_i_6\,
      I5 => sig_child_cmd_reg_full,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_3\
    );
\FSM_onehot_sig_psm_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      I1 => sig_push_input_reg14_out,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_4\
    );
\FSM_onehot_sig_psm_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_5\
    );
\FSM_onehot_sig_psm_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I1 => p_10_out,
      O => \n_0_FSM_onehot_sig_psm_state[1]_i_6\
    );
\FSM_onehot_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000011F1"
    )
    port map (
      I0 => sig_realign_reg_empty,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I2 => sig_push_input_reg14_out,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_psm_state[2]_i_2\,
      O => \n_0_FSM_onehot_sig_psm_state[2]_i_1\
    );
\FSM_onehot_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_psm_state[2]_i_2\
    );
\FSM_onehot_sig_psm_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_psm_state[3]_i_2\,
      O => \n_0_FSM_onehot_sig_psm_state[3]_i_1\
    );
\FSM_onehot_sig_psm_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
    port map (
      I0 => sig_realign_reg_empty,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I2 => sig_child_cmd_reg_full,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_psm_state[3]_i_2\
    );
\FSM_onehot_sig_psm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004505000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I1 => p_10_out,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I3 => sig_child_cmd_reg_full,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_psm_state[4]_i_2\,
      O => \n_0_FSM_onehot_sig_psm_state[4]_i_1\
    );
\FSM_onehot_sig_psm_state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_psm_state[4]_i_2\
    );
\FSM_onehot_sig_psm_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044444444444"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_psm_state[5]_i_2\,
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa,
      I4 => \n_0_FSM_onehot_sig_psm_state[5]_i_4\,
      I5 => \n_0_FSM_onehot_sig_psm_state[5]_i_5\,
      O => \n_0_FSM_onehot_sig_psm_state[5]_i_1\
    );
\FSM_onehot_sig_psm_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_psm_state[5]_i_2\
    );
\FSM_onehot_sig_psm_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444444F"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => \n_0_sig_realigner_btt2[2]_i_2\,
      I2 => \n_0_FSM_onehot_sig_psm_state[5]_i_6\,
      I3 => sig_input_addr_reg(4),
      I4 => sig_input_addr_reg(5),
      I5 => p_10_out,
      O => sig_skip_align2mbaa
    );
\FSM_onehot_sig_psm_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I2 => sig_child_cmd_reg_full,
      I3 => p_10_out,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_psm_state[5]_i_4\
    );
\FSM_onehot_sig_psm_state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I1 => sig_realign_reg_empty,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_psm_state[5]_i_5\
    );
\FSM_onehot_sig_psm_state[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      O => \n_0_FSM_onehot_sig_psm_state[5]_i_6\
    );
\FSM_onehot_sig_psm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[0]\,
      S => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[1]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[2]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[3]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_psm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_psm_state[5]_i_1\,
      Q => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      R => \^sig_reset_reg\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      O => O6
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \out\(22)
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_xfer_calc_err_reg\,
      O => O3
    );
\sig_btt_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => Q(0),
      I1 => sig_push_input_reg14_out,
      I2 => sig_btt_residue_slice(0),
      I3 => sig_realigner_btt2(0),
      O => \n_0_sig_btt_cntr[0]_i_1__0\
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(10),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(10),
      O => \n_0_sig_btt_cntr[10]_i_1\
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(11),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(11),
      O => \n_0_sig_btt_cntr[11]_i_1\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(4),
      I1 => sig_realigner_btt2(11),
      O => \n_0_sig_btt_cntr[11]_i_3\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(3),
      I1 => sig_realigner_btt2(10),
      O => \n_0_sig_btt_cntr[11]_i_4\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_realigner_btt2(9),
      O => \n_0_sig_btt_cntr[11]_i_5\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_realigner_btt2(8),
      O => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(12),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(12),
      O => \n_0_sig_btt_cntr[12]_i_1\
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => p_10_out,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \n_0_sig_btt_cntr[13]_i_1\
    );
\sig_btt_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(13),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(13),
      O => \n_0_sig_btt_cntr[13]_i_2\
    );
\sig_btt_cntr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(6),
      I1 => sig_realigner_btt2(13),
      O => \n_0_sig_btt_cntr[13]_i_4\
    );
\sig_btt_cntr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(5),
      I1 => sig_realigner_btt2(12),
      O => \n_0_sig_btt_cntr[13]_i_5\
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(1),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(1),
      O => \n_0_sig_btt_cntr[1]_i_1\
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(2),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(2),
      O => \n_0_sig_btt_cntr[2]_i_1\
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(3),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(3),
      O => \n_0_sig_btt_cntr[3]_i_1\
    );
\sig_btt_cntr[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realigner_btt2(3),
      O => \n_0_sig_btt_cntr[3]_i_3__0\
    );
\sig_btt_cntr[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realigner_btt2(2),
      O => \n_0_sig_btt_cntr[3]_i_4__0\
    );
\sig_btt_cntr[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realigner_btt2(1),
      O => \n_0_sig_btt_cntr[3]_i_5__0\
    );
\sig_btt_cntr[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realigner_btt2(0),
      O => \n_0_sig_btt_cntr[3]_i_6__0\
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(4),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(4),
      O => \n_0_sig_btt_cntr[4]_i_1\
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(5),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(5),
      O => \n_0_sig_btt_cntr[5]_i_1\
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(6),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(6),
      O => \n_0_sig_btt_cntr[6]_i_1\
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(7),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(7),
      O => \n_0_sig_btt_cntr[7]_i_1\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_realigner_btt2(7),
      O => \n_0_sig_btt_cntr[7]_i_3\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realigner_btt2(6),
      O => \n_0_sig_btt_cntr[7]_i_4\
    );
\sig_btt_cntr[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realigner_btt2(5),
      O => \n_0_sig_btt_cntr[7]_i_5__0\
    );
\sig_btt_cntr[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realigner_btt2(4),
      O => \n_0_sig_btt_cntr[7]_i_6__0\
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(8),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(8),
      O => \n_0_sig_btt_cntr[8]_i_1\
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(9),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => p_10_out,
      I5 => sig_btt_cntr0(9),
      O => \n_0_sig_btt_cntr[9]_i_1\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[0]_i_1__0\,
      Q => sig_btt_residue_slice(0),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[10]_i_1\,
      Q => sig_btt_upper_slice(3),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[11]_i_1\,
      Q => sig_btt_upper_slice(4),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[7]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_reg[11]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_reg[11]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_reg[11]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_reg[11]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_btt_upper_slice(4 downto 1),
      O(3 downto 0) => sig_btt_cntr0(11 downto 8),
      S(3) => \n_0_sig_btt_cntr[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[12]_i_1\,
      Q => sig_btt_upper_slice(5),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[13]_i_2\,
      Q => sig_btt_upper_slice(6),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[13]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[11]_i_2__0\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_reg[13]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => sig_btt_upper_slice(5),
      O(3 downto 2) => \NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr0(13 downto 12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_sig_btt_cntr[13]_i_4\,
      S(0) => \n_0_sig_btt_cntr[13]_i_5\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[1]_i_1\,
      Q => sig_btt_residue_slice(1),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[2]_i_1\,
      Q => sig_btt_residue_slice(2),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[3]_i_1\,
      Q => sig_btt_residue_slice(3),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_reg[3]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_reg[3]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_reg[3]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_reg[3]_i_2__0\,
      CYINIT => \<const1>\,
      DI(3 downto 0) => sig_btt_residue_slice(3 downto 0),
      O(3 downto 1) => sig_btt_cntr0(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_reg[3]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr[3]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr[3]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr[3]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr[3]_i_6__0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[4]_i_1\,
      Q => sig_btt_residue_slice(4),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[5]_i_1\,
      Q => sig_btt_residue_slice(5),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[6]_i_1\,
      Q => sig_btt_residue_slice(6),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[7]_i_1\,
      Q => sig_btt_upper_slice(0),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[3]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_reg[7]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_reg[7]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_reg[7]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_reg[7]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => sig_btt_upper_slice(0),
      DI(2 downto 0) => sig_btt_residue_slice(6 downto 4),
      O(3 downto 0) => sig_btt_cntr0(7 downto 4),
      S(3) => \n_0_sig_btt_cntr[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr[7]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr[7]_i_6__0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[8]_i_1\,
      Q => sig_btt_upper_slice(1),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \n_0_sig_btt_cntr[9]_i_1\,
      Q => sig_btt_upper_slice(2),
      R => \^sig_reset_reg\
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BAB8B8B8"
    )
    port map (
      I0 => sig_calc_error_reg,
      I1 => \^sig_reset_reg\,
      I2 => p_10_out,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \^sig_psm_halt\,
      O => \n_0_sig_calc_error_reg_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_calc_error_reg_i_1__0\,
      Q => p_10_out,
      R => \<const0>\
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_1\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(0),
      I1 => \^o1\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[0]\,
      O => S(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(3),
      I1 => sig_xfer_address(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[3]\,
      O => S(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(2),
      I1 => sig_xfer_address(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[2]\,
      O => S(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(1),
      I1 => \^o1\(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[1]\,
      O => S(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \n_0_sig_child_addr_cntr_lsh[12]_i_2\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(14),
      O => \n_0_sig_child_addr_cntr_lsh[12]_i_3\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(13),
      O => \n_0_sig_child_addr_cntr_lsh[12]_i_4\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(12),
      O => \n_0_sig_child_addr_cntr_lsh[12]_i_5\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[7]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(7),
      O => I8(3)
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(6),
      I1 => sig_xfer_address(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[6]\,
      O => I8(2)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(5),
      I1 => sig_xfer_address(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[5]\,
      O => I8(1)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O7(4),
      I1 => sig_xfer_address(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[4]\,
      O => I8(0)
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(11),
      O => \n_0_sig_child_addr_cntr_lsh[8]_i_2\
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(10),
      O => \n_0_sig_child_addr_cntr_lsh[8]_i_3\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(9),
      O => \n_0_sig_child_addr_cntr_lsh[8]_i_4\
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[8]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(8),
      O => \n_0_sig_child_addr_cntr_lsh[8]_i_5\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O(0),
      Q => \^o1\(0),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      Q => sig_xfer_address(10),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      Q => sig_xfer_address(11),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      Q => sig_xfer_address(12),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      O(2) => \n_5_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      O(1) => \n_6_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      O(0) => \n_7_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[12]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[12]_i_3\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[12]_i_4\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[12]_i_5\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      Q => sig_xfer_address(13),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      Q => sig_xfer_address(14),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      Q => p_1_in,
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O(1),
      Q => \^o1\(1),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O(2),
      Q => sig_xfer_address(2),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O(3),
      Q => sig_xfer_address(3),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O4(0),
      Q => sig_xfer_address(4),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O4(1),
      Q => sig_xfer_address(5),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O4(2),
      Q => sig_xfer_address(6),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => O4(3),
      Q => sig_xfer_address(7),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      Q => sig_xfer_address(8),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => CO(0),
      CO(3) => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      CO(2) => \n_1_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      O(2) => \n_5_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      O(1) => \n_6_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      O(0) => \n_7_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[8]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[8]_i_3\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[8]_i_4\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[8]_i_5\
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      Q => sig_xfer_address(9),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \n_0_sig_child_addr_cntr_msh[0]_i_1\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_csm_pop_child_cmd\,
      O => \n_0_sig_child_addr_cntr_msh[0]_i_3\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(19),
      O => \n_0_sig_child_addr_cntr_msh[0]_i_4\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(18),
      O => \n_0_sig_child_addr_cntr_msh[0]_i_5\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(17),
      O => \n_0_sig_child_addr_cntr_msh[0]_i_6\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => sig_xfer_address(16),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => data(0),
      O => \n_0_sig_child_addr_cntr_msh[0]_i_7\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(31),
      O => \n_0_sig_child_addr_cntr_msh[12]_i_2\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(30),
      O => \n_0_sig_child_addr_cntr_msh[12]_i_3\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(29),
      O => \n_0_sig_child_addr_cntr_msh[12]_i_4\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(28),
      O => \n_0_sig_child_addr_cntr_msh[12]_i_5\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(23),
      O => \n_0_sig_child_addr_cntr_msh[4]_i_2\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(22),
      O => \n_0_sig_child_addr_cntr_msh[4]_i_3\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(21),
      O => \n_0_sig_child_addr_cntr_msh[4]_i_4\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(20),
      O => \n_0_sig_child_addr_cntr_msh[4]_i_5\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(27),
      O => \n_0_sig_child_addr_cntr_msh[8]_i_2\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(26),
      O => \n_0_sig_child_addr_cntr_msh[8]_i_3\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(25),
      O => \n_0_sig_child_addr_cntr_msh[8]_i_4\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(24),
      O => \n_0_sig_child_addr_cntr_msh[8]_i_5\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_msh_reg[0]_i_2\,
      Q => sig_xfer_address(16),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\,
      CO(2) => \n_1_sig_child_addr_cntr_msh_reg[0]_i_2\,
      CO(1) => \n_2_sig_child_addr_cntr_msh_reg[0]_i_2\,
      CO(0) => \n_3_sig_child_addr_cntr_msh_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_child_addr_cntr_msh[0]_i_3\,
      O(3) => \n_4_sig_child_addr_cntr_msh_reg[0]_i_2\,
      O(2) => \n_5_sig_child_addr_cntr_msh_reg[0]_i_2\,
      O(1) => \n_6_sig_child_addr_cntr_msh_reg[0]_i_2\,
      O(0) => \n_7_sig_child_addr_cntr_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_child_addr_cntr_msh[0]_i_4\,
      S(2) => \n_0_sig_child_addr_cntr_msh[0]_i_5\,
      S(1) => \n_0_sig_child_addr_cntr_msh[0]_i_6\,
      S(0) => \n_0_sig_child_addr_cntr_msh[0]_i_7\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_msh_reg[8]_i_1\,
      Q => sig_xfer_address(26),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_msh_reg[8]_i_1\,
      Q => sig_xfer_address(27),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_msh_reg[12]_i_1\,
      Q => sig_xfer_address(28),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_child_addr_cntr_msh_reg[12]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_msh_reg[12]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_msh_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_child_addr_cntr_msh_reg[12]_i_1\,
      O(2) => \n_5_sig_child_addr_cntr_msh_reg[12]_i_1\,
      O(1) => \n_6_sig_child_addr_cntr_msh_reg[12]_i_1\,
      O(0) => \n_7_sig_child_addr_cntr_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[12]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[12]_i_3\,
      S(1) => \n_0_sig_child_addr_cntr_msh[12]_i_4\,
      S(0) => \n_0_sig_child_addr_cntr_msh[12]_i_5\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_msh_reg[12]_i_1\,
      Q => sig_xfer_address(29),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_msh_reg[12]_i_1\,
      Q => sig_xfer_address(30),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_msh_reg[12]_i_1\,
      Q => sig_xfer_address(31),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_msh_reg[0]_i_2\,
      Q => sig_xfer_address(17),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_msh_reg[0]_i_2\,
      Q => sig_xfer_address(18),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_msh_reg[0]_i_2\,
      Q => sig_xfer_address(19),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_msh_reg[4]_i_1\,
      Q => sig_xfer_address(20),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\,
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\,
      CO(2) => \n_1_sig_child_addr_cntr_msh_reg[4]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_msh_reg[4]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_msh_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_child_addr_cntr_msh_reg[4]_i_1\,
      O(2) => \n_5_sig_child_addr_cntr_msh_reg[4]_i_1\,
      O(1) => \n_6_sig_child_addr_cntr_msh_reg[4]_i_1\,
      O(0) => \n_7_sig_child_addr_cntr_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[4]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[4]_i_3\,
      S(1) => \n_0_sig_child_addr_cntr_msh[4]_i_4\,
      S(0) => \n_0_sig_child_addr_cntr_msh[4]_i_5\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_msh_reg[4]_i_1\,
      Q => sig_xfer_address(21),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_5_sig_child_addr_cntr_msh_reg[4]_i_1\,
      Q => sig_xfer_address(22),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_4_sig_child_addr_cntr_msh_reg[4]_i_1\,
      Q => sig_xfer_address(23),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_7_sig_child_addr_cntr_msh_reg[8]_i_1\,
      Q => sig_xfer_address(24),
      R => \^sig_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\,
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\,
      CO(2) => \n_1_sig_child_addr_cntr_msh_reg[8]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_msh_reg[8]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_msh_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_child_addr_cntr_msh_reg[8]_i_1\,
      O(2) => \n_5_sig_child_addr_cntr_msh_reg[8]_i_1\,
      O(1) => \n_6_sig_child_addr_cntr_msh_reg[8]_i_1\,
      O(0) => \n_7_sig_child_addr_cntr_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[8]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[8]_i_3\,
      S(1) => \n_0_sig_child_addr_cntr_msh[8]_i_4\,
      S(0) => \n_0_sig_child_addr_cntr_msh[8]_i_5\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_6_sig_child_addr_cntr_msh_reg[8]_i_1\,
      Q => sig_xfer_address(25),
      R => \^sig_reset_reg\
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      I1 => \sig_predict_child_addr_lsh__0\(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(10),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_10
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(9),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_11
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(8),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_12
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(7),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_14
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(6),
      I1 => O7(6),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_15
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(5),
      I1 => O7(5),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_16
    );
sig_child_addr_lsh_rollover_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(4),
      I1 => O7(4),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_17
    );
sig_child_addr_lsh_rollover_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(3),
      I1 => O7(3),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_18
    );
sig_child_addr_lsh_rollover_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(2),
      I1 => O7(2),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_19
    );
sig_child_addr_lsh_rollover_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(1),
      I1 => O7(1),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_20
    );
sig_child_addr_lsh_rollover_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O7(0),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_21
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      O => n_0_sig_child_addr_lsh_rollover_reg_i_4
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(14),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_5
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(13),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_6
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(12),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_7
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(11),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_9
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => \^sig_reset_reg\
    );
sig_child_addr_lsh_rollover_reg_reg_i_13: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CYINIT => \<const0>\,
      DI(3 downto 2) => sig_xfer_address(3 downto 2),
      DI(1 downto 0) => \^o1\(1 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_18,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_19,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_20,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_21
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \sig_predict_child_addr_lsh__0\(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_4,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_5,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_6,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_7
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_9,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_10,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_11,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_12
    );
sig_child_addr_lsh_rollover_reg_reg_i_8: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => sig_xfer_address(6 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_14,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_15,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_16,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_17
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \n_0_sig_child_addr_reg_reg[0]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \n_0_sig_child_addr_reg_reg[10]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \n_0_sig_child_addr_reg_reg[11]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \n_0_sig_child_addr_reg_reg[12]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \n_0_sig_child_addr_reg_reg[13]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \n_0_sig_child_addr_reg_reg[14]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \n_0_sig_child_addr_reg_reg[15]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \n_0_sig_child_addr_reg_reg[1]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \n_0_sig_child_addr_reg_reg[2]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \n_0_sig_child_addr_reg_reg[3]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \n_0_sig_child_addr_reg_reg[4]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \n_0_sig_child_addr_reg_reg[5]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \n_0_sig_child_addr_reg_reg[6]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \n_0_sig_child_addr_reg_reg[7]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \n_0_sig_child_addr_reg_reg[8]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \n_0_sig_child_addr_reg_reg[9]\,
      R => sig_child_tag_reg0
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => sig_child_tag_reg0
    );
sig_child_cmd_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_ld_chcmd_reg,
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_child_cmd_reg_full_i_1
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_child_cmd_reg_full_i_1,
      Q => sig_child_cmd_reg_full,
      R => \<const0>\
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => \^sig_csm_pop_child_cmd\,
      O => sig_child_tag_reg0
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => p_10_out,
      Q => sig_child_error_reg,
      R => sig_child_tag_reg0
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_child_burst_type_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_burst_type,
      O => n_0_sig_child_qual_burst_type_i_1
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_child_qual_burst_type_i_1,
      Q => sig_child_qual_burst_type,
      R => \^sig_reset_reg\
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_child_error_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_error_reg,
      O => n_0_sig_child_qual_error_reg_i_1
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_child_qual_error_reg_i_1,
      Q => sig_child_qual_error_reg,
      R => \^sig_reset_reg\
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
    port map (
      I0 => \^sig_child_qual_first_of_2\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_needed_2_realign_cmds,
      I3 => \^p_32_out\,
      I4 => O7(7),
      I5 => \^sig_reset_reg\,
      O => n_0_sig_child_qual_first_of_2_i_1
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_child_qual_first_of_2_i_1,
      Q => \^sig_child_qual_first_of_2\,
      R => \<const0>\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFAA"
    )
    port map (
      I0 => sig_csm_ld_xfer,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => \^p_22_out\,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^p_22_out\,
      R => \<const0>\
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_data2mstr_cmd_ready,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^p_11_out\,
      R => \<const0>\
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111E00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I5 => n_0_sig_csm_ld_xfer_i_2,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      O => n_0_sig_csm_ld_xfer_i_2
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => \^sig_reset_reg\
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I2 => sig_child_cmd_reg_full,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[1]\,
      I5 => n_0_sig_csm_pop_child_cmd_i_2,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      O => n_0_sig_csm_pop_child_cmd_i_2
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => \^sig_reset_reg\
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
    port map (
      I0 => n_0_sig_csm_ld_xfer_i_2,
      I1 => \n_0_FSM_onehot_sig_csm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_csm_state_reg[6]\,
      I3 => \n_0_FSM_onehot_sig_csm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_csm_state_reg[5]\,
      I5 => \n_0_FSM_onehot_sig_csm_state_reg[4]\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_csm_pop_sf_fifo_ns,
      Q => \^p_32_out\,
      R => \^sig_reset_reg\
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_psm_ld_realigner_reg,
      I2 => sig_push_input_reg14_out,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_first_realigner_cmd_i_1
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_realigner_cmd_i_1,
      Q => sig_first_realigner_cmd,
      R => \<const0>\
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => p_10_out,
      O => sig_push_input_reg14_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(15),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(25),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(26),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(27),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(28),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(29),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(30),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(31),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(32),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(33),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(34),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(16),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(35),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(36),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(37),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(38),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(39),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(40),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(41),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(42),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(43),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(44),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(17),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(45),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(46),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(18),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(19),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(20),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(21),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(22),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(23),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(24),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(14),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
    port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => p_10_out,
      I4 => sig_psm_pop_input_cmd,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_reg_empty_i_1,
      Q => \^sig_input_reg_empty\,
      R => \<const0>\
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(4),
      I2 => \^o9\(1),
      I3 => \^o9\(2),
      I4 => \^o9\(0),
      O => O8
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O10
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^sig_reset_reg\,
      R => \<const0>\
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => n_0_sig_needed_2_realign_cmds_i_1
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => n_0_sig_needed_2_realign_cmds_i_1,
      Q => sig_needed_2_realign_cmds,
      R => sig_child_tag_reg0
    );
\sig_next_strt_strb_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(0),
      O => D(0)
    );
\sig_next_strt_strb_reg[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\(1),
      O => D(1)
    );
\sig_next_strt_strb_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(0),
      O => D(2)
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^p_22_out\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2addr_stop_req,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O5
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FCF1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => \^sig_reset_reg\
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000044"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      O => n_0_sig_psm_ld_chcmd_reg_i_1
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_psm_ld_chcmd_reg_i_1,
      Q => sig_psm_ld_chcmd_reg,
      R => \^sig_reset_reg\
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I5 => sig_realign_reg_empty,
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => \^sig_reset_reg\
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABAAAA"
    )
    port map (
      I0 => n_0_sig_psm_pop_input_cmd_i_2,
      I1 => sig_child_cmd_reg_full,
      I2 => n_0_sig_psm_pop_input_cmd_i_3,
      I3 => p_10_out,
      I4 => n_0_sig_psm_pop_input_cmd_i_4,
      I5 => sig_skip_align2mbaa_s_h,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I1 => sig_realign_reg_empty,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      O => n_0_sig_psm_pop_input_cmd_i_2
    );
sig_psm_pop_input_cmd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFDFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_psm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_psm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_psm_state_reg[1]\,
      I4 => \n_0_FSM_onehot_sig_psm_state_reg[3]\,
      O => n_0_sig_psm_pop_input_cmd_i_3
    );
sig_psm_pop_input_cmd_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => n_0_sig_psm_pop_input_cmd_i_4
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => \^sig_reset_reg\
    );
\sig_realign_btt_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^p_9_out\,
      I3 => I4,
      I4 => sig_inhibit_rdy_n,
      O => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => Din(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => Din(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => Din(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => Din(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => Din(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => Din(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => Din(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => Din(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => Din(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => Din(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => Din(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => Din(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => Din(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => Din(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => p_10_out,
      Q => Din(15),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_sig_realign_cmd_cmplt_reg_i_2,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      O => n_0_sig_realign_cmd_cmplt_reg_i_2
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => Din(14),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000AEAA"
    )
    port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_inhibit_rdy_n,
      I2 => I4,
      I3 => \^p_9_out\,
      I4 => sig_psm_ld_realigner_reg,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_realign_reg_empty_i_1
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_realign_reg_empty_i_1,
      Q => sig_realign_reg_empty,
      R => \<const0>\
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD0"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I4,
      I2 => \^p_9_out\,
      I3 => sig_psm_ld_realigner_reg,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_realign_reg_full_i_1
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_realign_reg_full_i_1,
      Q => \^p_9_out\,
      R => \<const0>\
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => n_0_sig_realign_cmd_cmplt_reg_i_2,
      I2 => sig_btt_residue_slice(0),
      O => \n_0_sig_realigner_btt2[0]_i_1\
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(3),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[10]_i_1\
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(4),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[11]_i_1\
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(5),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[12]_i_1\
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(6),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[13]_i_1\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => n_0_sig_realign_cmd_cmplt_reg_i_2,
      I3 => sig_btt_residue_slice(1),
      O => \n_0_sig_realigner_btt2[1]_i_1\
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF99F900009909"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[4]_i_2\,
      I1 => sig_input_addr_reg(2),
      I2 => \n_0_sig_realigner_btt2[2]_i_2\,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[5]_i_6\,
      I5 => sig_btt_residue_slice(2),
      O => \n_0_sig_realigner_btt2[2]_i_1\
    );
\sig_realigner_btt2[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_btt_eq_b2mbaa2,
      I1 => sig_btt_lt_b2mbaa2,
      O => \n_0_sig_realigner_btt2[2]_i_2\
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FD00005501"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[3]_i_2\,
      I1 => sig_btt_eq_b2mbaa2,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[5]_i_6\,
      I5 => sig_btt_residue_slice(3),
      O => \n_0_sig_realigner_btt2[3]_i_1\
    );
\sig_realigner_btt2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[3]_i_2\
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5559FFFF55590000"
    )
    port map (
      I0 => sig_input_addr_reg(4),
      I1 => \n_0_sig_realigner_btt2[4]_i_2\,
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => n_0_sig_realign_cmd_cmplt_reg_i_2,
      I5 => sig_btt_residue_slice(4),
      O => \n_0_sig_realigner_btt2[4]_i_1\
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[4]_i_2\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FD00005501"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_2\,
      I1 => sig_btt_eq_b2mbaa2,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[5]_i_6\,
      I5 => sig_btt_residue_slice(5),
      O => \n_0_sig_realigner_btt2[5]_i_1\
    );
\sig_realigner_btt2[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FE001E1FFE"
    )
    port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_btt_residue_slice(2),
      O => \n_0_sig_realigner_btt2[5]_i_10\
    );
\sig_realigner_btt2[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(0),
      O => \n_0_sig_realigner_btt2[5]_i_11\
    );
\sig_realigner_btt2[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(2),
      I5 => \n_0_sig_realigner_btt2[4]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_12\
    );
\sig_realigner_btt2[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(4),
      I4 => \n_0_sig_realigner_btt2[5]_i_20\,
      I5 => \n_0_sig_realigner_btt2[4]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_13\
    );
\sig_realigner_btt2[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(3),
      I2 => sig_btt_residue_slice(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(0),
      O => \n_0_sig_realigner_btt2[5]_i_14\
    );
\sig_realigner_btt2[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(0),
      O => \n_0_sig_realigner_btt2[5]_i_15\
    );
\sig_realigner_btt2[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_btt_upper_slice(4),
      I2 => sig_btt_upper_slice(3),
      I3 => sig_first_realigner_cmd,
      I4 => sig_btt_upper_slice(1),
      I5 => sig_btt_upper_slice(2),
      O => \n_0_sig_realigner_btt2[5]_i_16\
    );
\sig_realigner_btt2[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(2),
      I5 => \n_0_sig_realigner_btt2[4]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_17\
    );
\sig_realigner_btt2[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111011100001"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_21\,
      I1 => \n_0_sig_realigner_btt2[5]_i_22\,
      I2 => \n_0_FSM_onehot_sig_psm_state[5]_i_6\,
      I3 => sig_input_addr_reg(4),
      I4 => sig_input_addr_reg(5),
      I5 => sig_btt_residue_slice(5),
      O => \n_0_sig_realigner_btt2[5]_i_18\
    );
\sig_realigner_btt2[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000009"
    )
    port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_btt_residue_slice(0),
      I3 => sig_input_addr_reg(0),
      I4 => sig_btt_residue_slice(1),
      I5 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[5]_i_19\
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(4),
      O => \n_0_sig_realigner_btt2[5]_i_2\
    );
\sig_realigner_btt2[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(3),
      O => \n_0_sig_realigner_btt2[5]_i_20\
    );
\sig_realigner_btt2[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_btt_residue_slice(3),
      I4 => sig_input_addr_reg(3),
      O => \n_0_sig_realigner_btt2[5]_i_21\
    );
\sig_realigner_btt2[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => sig_btt_residue_slice(4),
      I5 => sig_input_addr_reg(4),
      O => \n_0_sig_realigner_btt2[5]_i_22\
    );
\sig_realigner_btt2[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_btt_upper_slice(5),
      I1 => sig_btt_upper_slice(6),
      I2 => \n_0_sig_realigner_btt2[5]_i_16\,
      O => \n_0_sig_realigner_btt2[5]_i_5\
    );
\sig_realigner_btt2[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_psm_state[5]_i_6\,
      I1 => sig_input_addr_reg(4),
      I2 => sig_input_addr_reg(5),
      I3 => p_10_out,
      I4 => sig_first_realigner_cmd,
      O => \n_0_sig_realigner_btt2[5]_i_6\
    );
\sig_realigner_btt2[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => \n_0_sig_realigner_btt2[4]_i_2\,
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(3),
      O => \n_0_sig_realigner_btt2[5]_i_8\
    );
\sig_realigner_btt2[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03171730"
    )
    port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(5),
      I3 => sig_input_addr_reg(4),
      I4 => \n_0_FSM_onehot_sig_psm_state[5]_i_6\,
      O => \n_0_sig_realigner_btt2[5]_i_9\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => n_0_sig_realign_cmd_cmplt_reg_i_2,
      O => \n_0_sig_realigner_btt2[6]_i_1\
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(0),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[7]_i_1\
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(1),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[8]_i_1\
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540000"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_6\,
      I4 => sig_btt_upper_slice(2),
      I5 => \^sig_reset_reg\,
      O => \n_0_sig_realigner_btt2[9]_i_1\
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[0]_i_1\,
      Q => sig_realigner_btt2(0),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[10]_i_1\,
      Q => sig_realigner_btt2(10),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[11]_i_1\,
      Q => sig_realigner_btt2(11),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[12]_i_1\,
      Q => sig_realigner_btt2(12),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[13]_i_1\,
      Q => sig_realigner_btt2(13),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[1]_i_1\,
      Q => sig_realigner_btt2(1),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[2]_i_1\,
      Q => sig_realigner_btt2(2),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[3]_i_1\,
      Q => sig_realigner_btt2(3),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[4]_i_1\,
      Q => sig_realigner_btt2(4),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[5]_i_1\,
      Q => sig_realigner_btt2(5),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[5]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_realigner_btt2_reg[5]_i_7\,
      CO(3 downto 2) => \NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_eq_b2mbaa2,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const1>\,
      S(0) => \<const1>\
    );
\sig_realigner_btt2_reg[5]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => sig_btt_lt_b2mbaa2,
      CO(2) => \n_1_sig_realigner_btt2_reg[5]_i_4\,
      CO(1) => \n_2_sig_realigner_btt2_reg[5]_i_4\,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_realigner_btt2[5]_i_8\,
      DI(2) => \n_0_sig_realigner_btt2[5]_i_9\,
      DI(1) => \n_0_sig_realigner_btt2[5]_i_10\,
      DI(0) => \n_0_sig_realigner_btt2[5]_i_11\,
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_realigner_btt2[5]_i_12\,
      S(2) => \n_0_sig_realigner_btt2[5]_i_13\,
      S(1) => \n_0_sig_realigner_btt2[5]_i_14\,
      S(0) => \n_0_sig_realigner_btt2[5]_i_15\
    );
\sig_realigner_btt2_reg[5]_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_realigner_btt2_reg[5]_i_7\,
      CO(2) => \n_1_sig_realigner_btt2_reg[5]_i_7\,
      CO(1) => \n_2_sig_realigner_btt2_reg[5]_i_7\,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_7\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const1>\,
      S(2) => \n_0_sig_realigner_btt2[5]_i_17\,
      S(1) => \n_0_sig_realigner_btt2[5]_i_18\,
      S(0) => \n_0_sig_realigner_btt2[5]_i_19\
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[6]_i_1\,
      Q => sig_realigner_btt2(6),
      R => \^sig_reset_reg\
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[7]_i_1\,
      Q => sig_realigner_btt2(7),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[8]_i_1\,
      Q => sig_realigner_btt2(8),
      R => \<const0>\
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_realigner_btt2[9]_i_1\,
      Q => sig_realigner_btt2(9),
      R => \<const0>\
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_chcmd_reg,
      I3 => sig_psm_ld_realigner_reg,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_skip_align2mbaa_s_h_i_1
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_skip_align2mbaa_s_h_i_1,
      Q => sig_skip_align2mbaa_s_h,
      R => \<const0>\
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFDD0C"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => sig_data2mstr_cmd_ready,
      I2 => \^p_22_out\,
      I3 => I2,
      I4 => \^sig_reset_reg\,
      I5 => sig_csm_ld_xfer,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^o1\(0),
      Q => \^o2\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(10),
      Q => \^o2\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(11),
      Q => \^o2\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(12),
      Q => \^o2\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(13),
      Q => \^o2\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(14),
      Q => \^o2\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \^o2\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(16),
      Q => \^o2\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(17),
      Q => \^o2\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(18),
      Q => \^o2\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(19),
      Q => \^o2\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^o1\(1),
      Q => \^o2\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(20),
      Q => \^o2\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(21),
      Q => \^o2\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(22),
      Q => \^o2\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(23),
      Q => \^o2\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(24),
      Q => \^o2\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(25),
      Q => \^o2\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(26),
      Q => \^o2\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(27),
      Q => \^o2\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(28),
      Q => \^o2\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(29),
      Q => \^o2\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(2),
      Q => \^o2\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(30),
      Q => \^o2\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(31),
      Q => \^o2\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(3),
      Q => \^o2\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(4),
      Q => \^o2\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(5),
      Q => \^o2\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(6),
      Q => \^o2\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(7),
      Q => \^o2\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(8),
      Q => \^o2\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(9),
      Q => \^o2\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \^sig_xfer_calc_err_reg\,
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => O7(8),
      I3 => O7(7),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg,
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I1,
      Q => sig_xfer_is_seq_reg,
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I6(0),
      Q => \^o9\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I6(1),
      Q => \^o9\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I6(2),
      Q => \^o9\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I6(3),
      Q => \^o9\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I6(4),
      Q => \^o9\(4),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => sig_xfer_type_reg,
      R => sig_xfer_cache_reg0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_mssai_skid_buf is
  port (
    dre2skid_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_slast_with_stop : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lsig_set_absorb2tlast : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    I2 : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in2_in : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_dma_0axi_datamover_mssai_skid_buf;

architecture STRUCTURE of axi_dma_0axi_datamover_mssai_skid_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_data_reg_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[31]_i_2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[23]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[24]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[25]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[26]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[27]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[28]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[29]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[30]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[31]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[9]\ : STD_LOGIC;
  signal n_0_sig_eop_sent_reg_i_4 : STD_LOGIC;
  signal n_0_sig_eop_sent_reg_i_5 : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__3\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_2__3\ : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_mssa_index_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_mvalid_stop\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_strb_reg_out0 : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute keep of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute keep of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute keep of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  DIBDI(4 downto 0) <= \^dibdi\(4 downto 0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_mvalid_stop <= \^sig_mvalid_stop\;
  sig_strm_tlast <= \^sig_strm_tlast\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B000000000000"
    )
    port map (
      I0 => \out\(4),
      I1 => p_1_in_0(0),
      I2 => p_1_in_0(1),
      I3 => \out\(5),
      I4 => sig_m_valid_out,
      I5 => \^sig_strm_tlast\,
      O => \^o8\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I3,
      O => O12(0)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o8\,
      I1 => sig_m_valid_out,
      I2 => sig_rd_empty,
      I3 => sig_eop_halt_xfer,
      O => \^dibdi\(4)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
    port map (
      I0 => \^o8\,
      I1 => sig_eop_halt_xfer,
      I2 => sig_rd_empty,
      I3 => sig_m_valid_out,
      I4 => \out\(7),
      O => \^o3\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(3),
      I1 => \out\(3),
      O => \^dibdi\(3)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(2),
      I1 => \out\(2),
      O => \^dibdi\(2)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => \out\(1),
      O => \^dibdi\(1)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      O => \^dibdi\(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I3,
      O => \^o7\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => dre2skid_wready
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => O1
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3B3B3B3B3B3B3B"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => I3,
      I3 => sig_m_valid_out,
      I4 => I6,
      I5 => O9(0),
      O => I13(0)
    );
\sig_burst_dbeat_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I3,
      O => I14(0)
    );
\sig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F0FF8B0074"
    )
    port map (
      I0 => \^dibdi\(2),
      I1 => DI(0),
      I2 => \^dibdi\(1),
      I3 => I7,
      I4 => DI(1),
      I5 => I8,
      O => I12(0)
    );
\sig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => \^dibdi\(1),
      I3 => \^dibdi\(2),
      I4 => \^q\(3),
      I5 => \out\(3),
      O => O14
    );
\sig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^o7\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => I10(0)
    );
\sig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I3,
      O => I11(0)
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\,
      I1 => I3,
      O => O11
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFDFD00"
    )
    port map (
      I0 => \^o3\,
      I1 => I3,
      I2 => lsig_set_absorb2tlast,
      I3 => sig_sm_ld_dre_cmd,
      I4 => I2,
      I5 => \^o4\,
      O => O2
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => lsig_absorb2tlast,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^o4\
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[0]\,
      I1 => I15(0),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[0]_i_1\
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[10]\,
      I1 => I15(10),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[10]_i_1\
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[11]\,
      I1 => I15(11),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[11]_i_1\
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[12]\,
      I1 => I15(12),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[12]_i_1\
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[13]\,
      I1 => I15(13),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[13]_i_1\
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[14]\,
      I1 => I15(14),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[14]_i_1\
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[15]\,
      I1 => I15(15),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[15]_i_1\
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[16]\,
      I1 => I15(16),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[16]_i_1\
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[17]\,
      I1 => I15(17),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[17]_i_1\
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[18]\,
      I1 => I15(18),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[18]_i_1\
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[19]\,
      I1 => I15(19),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[19]_i_1\
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[1]\,
      I1 => I15(1),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[1]_i_1\
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[20]\,
      I1 => I15(20),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[20]_i_1\
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[21]\,
      I1 => I15(21),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[21]_i_1\
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[22]\,
      I1 => I15(22),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[22]_i_1\
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[23]\,
      I1 => I15(23),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[23]_i_1\
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[24]\,
      I1 => I15(24),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[24]_i_1\
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[25]\,
      I1 => I15(25),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[25]_i_1\
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[26]\,
      I1 => I15(26),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[26]_i_1\
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[27]\,
      I1 => I15(27),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[27]_i_1\
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[28]\,
      I1 => I15(28),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[28]_i_1\
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[29]\,
      I1 => I15(29),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[29]_i_1\
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[2]\,
      I1 => I15(2),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[2]_i_1\
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[30]\,
      I1 => I15(30),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[30]_i_1\
    );
\sig_data_reg_out[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BFFFFF"
    )
    port map (
      I0 => \^o8\,
      I1 => \out\(6),
      I2 => sig_m_valid_out,
      I3 => I3,
      I4 => sig_m_valid_dup,
      I5 => lsig_absorb2tlast,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[31]\,
      I1 => I15(31),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[31]_i_2\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[3]\,
      I1 => I15(3),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[3]_i_1\
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[4]\,
      I1 => I15(4),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[4]_i_1\
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[5]\,
      I1 => I15(5),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[5]_i_1\
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[6]\,
      I1 => I15(6),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[6]_i_1\
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[7]\,
      I1 => I15(7),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[7]_i_1\
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[8]\,
      I1 => I15(8),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[8]_i_1\
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg_reg[9]\,
      I1 => I15(9),
      I2 => sig_s_ready_dup2,
      O => \n_0_sig_data_reg_out[9]_i_1\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[0]_i_1\,
      Q => O13(0),
      R => \<const0>\
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[10]_i_1\,
      Q => O13(10),
      R => \<const0>\
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[11]_i_1\,
      Q => O13(11),
      R => \<const0>\
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[12]_i_1\,
      Q => O13(12),
      R => \<const0>\
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[13]_i_1\,
      Q => O13(13),
      R => \<const0>\
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[14]_i_1\,
      Q => O13(14),
      R => \<const0>\
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[15]_i_1\,
      Q => O13(15),
      R => \<const0>\
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[16]_i_1\,
      Q => O13(16),
      R => \<const0>\
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[17]_i_1\,
      Q => O13(17),
      R => \<const0>\
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[18]_i_1\,
      Q => O13(18),
      R => \<const0>\
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[19]_i_1\,
      Q => O13(19),
      R => \<const0>\
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[1]_i_1\,
      Q => O13(1),
      R => \<const0>\
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[20]_i_1\,
      Q => O13(20),
      R => \<const0>\
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[21]_i_1\,
      Q => O13(21),
      R => \<const0>\
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[22]_i_1\,
      Q => O13(22),
      R => \<const0>\
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[23]_i_1\,
      Q => O13(23),
      R => \<const0>\
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[24]_i_1\,
      Q => O13(24),
      R => \<const0>\
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[25]_i_1\,
      Q => O13(25),
      R => \<const0>\
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[26]_i_1\,
      Q => O13(26),
      R => \<const0>\
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[27]_i_1\,
      Q => O13(27),
      R => \<const0>\
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[28]_i_1\,
      Q => O13(28),
      R => \<const0>\
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[29]_i_1\,
      Q => O13(29),
      R => \<const0>\
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[2]_i_1\,
      Q => O13(2),
      R => \<const0>\
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[30]_i_1\,
      Q => O13(30),
      R => \<const0>\
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[31]_i_2\,
      Q => O13(31),
      R => \<const0>\
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[3]_i_1\,
      Q => O13(3),
      R => \<const0>\
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[4]_i_1\,
      Q => O13(4),
      R => \<const0>\
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[5]_i_1\,
      Q => O13(5),
      R => \<const0>\
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[6]_i_1\,
      Q => O13(6),
      R => \<const0>\
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[7]_i_1\,
      Q => O13(7),
      R => \<const0>\
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[8]_i_1\,
      Q => O13(8),
      R => \<const0>\
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[9]_i_1\,
      Q => O13(9),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(0),
      Q => \n_0_sig_data_skid_reg_reg[0]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(10),
      Q => \n_0_sig_data_skid_reg_reg[10]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(11),
      Q => \n_0_sig_data_skid_reg_reg[11]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(12),
      Q => \n_0_sig_data_skid_reg_reg[12]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(13),
      Q => \n_0_sig_data_skid_reg_reg[13]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(14),
      Q => \n_0_sig_data_skid_reg_reg[14]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(15),
      Q => \n_0_sig_data_skid_reg_reg[15]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(16),
      Q => \n_0_sig_data_skid_reg_reg[16]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(17),
      Q => \n_0_sig_data_skid_reg_reg[17]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(18),
      Q => \n_0_sig_data_skid_reg_reg[18]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(19),
      Q => \n_0_sig_data_skid_reg_reg[19]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(1),
      Q => \n_0_sig_data_skid_reg_reg[1]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(20),
      Q => \n_0_sig_data_skid_reg_reg[20]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(21),
      Q => \n_0_sig_data_skid_reg_reg[21]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(22),
      Q => \n_0_sig_data_skid_reg_reg[22]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(23),
      Q => \n_0_sig_data_skid_reg_reg[23]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(24),
      Q => \n_0_sig_data_skid_reg_reg[24]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(25),
      Q => \n_0_sig_data_skid_reg_reg[25]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(26),
      Q => \n_0_sig_data_skid_reg_reg[26]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(27),
      Q => \n_0_sig_data_skid_reg_reg[27]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(28),
      Q => \n_0_sig_data_skid_reg_reg[28]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(29),
      Q => \n_0_sig_data_skid_reg_reg[29]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(2),
      Q => \n_0_sig_data_skid_reg_reg[2]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(30),
      Q => \n_0_sig_data_skid_reg_reg[30]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(31),
      Q => \n_0_sig_data_skid_reg_reg[31]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(3),
      Q => \n_0_sig_data_skid_reg_reg[3]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(4),
      Q => \n_0_sig_data_skid_reg_reg[4]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(5),
      Q => \n_0_sig_data_skid_reg_reg[5]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(6),
      Q => \n_0_sig_data_skid_reg_reg[6]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(7),
      Q => \n_0_sig_data_skid_reg_reg[7]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(8),
      Q => \n_0_sig_data_skid_reg_reg[8]\,
      R => \<const0>\
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I15(9),
      Q => \n_0_sig_data_skid_reg_reg[9]\,
      R => \<const0>\
    );
sig_eop_halt_xfer_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
    port map (
      I0 => n_0_sig_eop_sent_reg_i_5,
      I1 => n_0_sig_eop_sent_reg_i_4,
      I2 => I3,
      I3 => I5,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O5
    );
sig_eop_sent_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F0"
    )
    port map (
      I0 => \^o8\,
      I1 => \out\(6),
      I2 => sig_m_valid_out,
      I3 => \^sig_strm_tlast\,
      O => O10
    );
sig_eop_sent_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => sig_rd_empty,
      I2 => sig_eop_halt_xfer,
      I3 => I3,
      I4 => n_0_sig_eop_sent_reg_i_4,
      I5 => n_0_sig_eop_sent_reg_i_5,
      O => O6
    );
sig_eop_sent_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => p_1_in_0(1),
      I1 => \out\(5),
      I2 => p_1_in_0(0),
      I3 => \out\(4),
      O => n_0_sig_eop_sent_reg_i_4
    );
sig_eop_sent_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
    port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_m_valid_out,
      I2 => \out\(5),
      I3 => p_1_in_0(1),
      O => n_0_sig_eop_sent_reg_i_5
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_slast_with_stop,
      I1 => sig_s_ready_dup4,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^sig_strm_tlast\,
      R => sig_strb_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DFDD"
    )
    port map (
      I0 => sig_data_reg_out_en,
      I1 => skid2dre_wvalid,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => \^sig_mvalid_stop\,
      I5 => I4,
      O => \n_0_sig_m_valid_dup_i_1__2\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"848484B4B4B484B4"
    )
    port map (
      I0 => sig_strb_skid_mux_out(2),
      I1 => sig_strb_skid_mux_out(1),
      I2 => sig_strb_skid_mux_out(3),
      I3 => sig_strb_skid_reg(0),
      I4 => sig_s_ready_dup3,
      I5 => I9(0),
      O => sig_mssa_index_out(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0151ABFB0000"
    )
    port map (
      I0 => sig_strb_skid_mux_out(1),
      I1 => sig_strb_skid_reg(0),
      I2 => sig_s_ready_dup3,
      I3 => I9(0),
      I4 => sig_strb_skid_mux_out(2),
      I5 => sig_strb_skid_mux_out(3),
      O => sig_mssa_index_out(1)
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_mssa_index_out(0),
      Q => p_1_in_0(0),
      R => sig_strb_reg_out0
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_mssa_index_out(1),
      Q => p_1_in_0(1),
      R => sig_strb_reg_out0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_mvalid_stop\,
      R => \<const0>\
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup2,
      R => \<const0>\
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup3,
      R => \<const0>\
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup4,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFBF00000000"
    )
    port map (
      I0 => \^o8\,
      I1 => \out\(6),
      I2 => sig_m_valid_out,
      I3 => \n_0_sig_s_ready_dup_i_2__3\,
      I4 => I3,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_s_ready_dup_i_1__3\
    );
\sig_s_ready_dup_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
    port map (
      I0 => lsig_absorb2tlast,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wvalid,
      I3 => sig_m_valid_dup,
      I4 => sig_reset_reg,
      O => \n_0_sig_s_ready_dup_i_2__3\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(0),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(1),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(2),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_mvalid_stop\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_strb_reg_out0
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_s_ready_out,
      I1 => p_0_in2_in,
      O => E(0)
    );
\sig_strb_reg_out[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(3),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^q\(0),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \^q\(1),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \^q\(2),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \^q\(3),
      R => sig_strb_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I9(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I9(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I9(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I9(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_pcc is
  port (
    sig_reset_reg : out STD_LOGIC;
    sig_sm_halt_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_burst_type_reg : out STD_LOGIC;
    sig_input_tag_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    sig_mstr2data_cmd_cmplt : out STD_LOGIC;
    sig_mstr2data_eof : out STD_LOGIC;
    sig_fifo_next_sequential : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 48 downto 0 );
    I2 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2skid_halt : in STD_LOGIC;
    sig_calc_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
end axi_dma_0axi_datamover_pcc;

architecture STRUCTURE of axi_dma_0axi_datamover_pcc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_7\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh[31]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_11 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_12 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\ : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_2 : STD_LOGIC;
  signal n_0_sig_input_burst_type_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_input_tag_reg[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[9]\ : STD_LOGIC;
  signal n_0_sig_sm_ld_calc1_reg_i_2 : STD_LOGIC;
  signal n_0_sig_sm_ld_calc1_reg_i_3 : STD_LOGIC;
  signal n_0_sig_sm_ld_calc1_reg_i_4 : STD_LOGIC;
  signal n_0_sig_sm_ld_calc3_reg_i_1 : STD_LOGIC;
  signal n_0_sig_sm_pop_input_reg_i_2 : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[13]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_input_burst_type_reg\ : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_input_tag_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_13\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_16\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_9\ : label is "soft_lutpair69";
  attribute counter : integer;
  attribute counter of \sig_addr_cntr_im0_msh_reg[0]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[10]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[11]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[12]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[13]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[14]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[15]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[1]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[2]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[3]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[4]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[5]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[6]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[7]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[8]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[9]\ : label is 17;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair67";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of sig_addr_valid_reg_i_1 : label is true;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_10 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_11 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_12 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[23]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[29]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_next_eof_reg_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_next_len_reg[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_next_len_reg[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_next_len_reg[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of sig_sm_ld_calc1_reg_i_3 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair62";
begin
  O1 <= \^o1\;
  O5 <= \^o5\;
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_burst_type_reg <= \^sig_input_burst_type_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_input_tag_reg(0) <= \^sig_input_tag_reg\(0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_reset_reg <= \^sig_reset_reg\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_onehot_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABABBEAABE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \^sig_calc_error_pushed\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFFBAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15\,
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
    port map (
      I0 => I1,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFBFBFBFFFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\,
      I5 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I5 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300370003003400"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800A000080AA0"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\,
      I1 => n_0_sig_first_xfer_im0_i_2,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I5 => n_0_sig_sm_ld_calc1_reg_i_3,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545554"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\,
      I1 => I2,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => sig_data2mstr_cmd_ready,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      S => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      R => \^sig_reset_reg\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      O => O2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_aligned_ireg1_i_1,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => \<const0>\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I1 => n_0_sig_first_xfer_im0_i_2,
      I2 => p_1_in_0,
      I3 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^o1\,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(35),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(34),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(33),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_6\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D555555515"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => Q(32),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(47),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(46),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_3\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(45),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_4\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(44),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(39),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(38),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_3\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(37),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_4\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(36),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(43),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(42),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_3\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(41),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_4\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(40),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[0]_i_4\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[0]_i_5\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[0]_i_6\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[12]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[12]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[4]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[4]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[8]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[8]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(16),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(26),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(27),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(28),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(29),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(30),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
    port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^o1\,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(31),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(17),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(18),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(19),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(20),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(21),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(22),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(23),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(24),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(25),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in_0,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      O => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(16),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(17),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(18),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(19),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(20),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(21),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(22),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(23),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(24),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_reset_reg\
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => O3
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_3\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      DI(0) => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[5]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_adjusted_addr_incr_im1(5 downto 4),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_3\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      I1 => n_0_sig_brst_cnt_eq_one_ireg1_i_2,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_2
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => \<const0>\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      I1 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[9]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_addr_cntr_incr_ireg2(0),
      O => p_1_in(0)
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(10),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(10),
      O => p_1_in(10)
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(11),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(11),
      O => p_1_in(11)
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(12),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(12),
      O => p_1_in(12)
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
    port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^o1\,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_btt_cntr_im0[13]_i_1\
    );
\sig_btt_cntr_im0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(13),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(13),
      O => p_1_in(13)
    );
\sig_btt_cntr_im0[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[13]\,
      O => \n_0_sig_btt_cntr_im0[13]_i_4\
    );
\sig_btt_cntr_im0[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      O => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(1),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(1),
      O => p_1_in(1)
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(2),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(2),
      O => p_1_in(2)
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(3),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(3),
      O => p_1_in(3)
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(4),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(4),
      O => p_1_in(4)
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(5),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(5),
      O => p_1_in(5)
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(6),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(6),
      O => p_1_in(6)
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(7),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(7),
      O => p_1_in(7)
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(8),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(8),
      O => p_1_in(8)
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => Q(9),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_btt_cntr_im00(9),
      O => p_1_in(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(0),
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(10),
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(11),
      Q => \n_0_sig_btt_cntr_im0_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[8]\,
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(12),
      Q => \n_0_sig_btt_cntr_im0_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(13),
      Q => \n_0_sig_btt_cntr_im0_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_im0_reg[13]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[12]\,
      O(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr_im00(13 downto 12),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_sig_btt_cntr_im0[13]_i_4\,
      S(0) => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(1),
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(2),
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(3),
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 1) => sig_btt_cntr_im00(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(4),
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(5),
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(6),
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(7),
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(8),
      Q => \n_0_sig_btt_cntr_im0_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(9),
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^sig_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114000000000000"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_2,
      I1 => n_0_sig_btt_eq_b2mbaa_ireg1_i_3,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_2
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_3
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600900000000"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I5 => sig_brst_cnt_eq_zero_im0,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I5 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
sig_btt_lt_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_12
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[13]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_3
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF002D09BD"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_10,
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FE001F1EFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212481248482048"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_11,
      I4 => n_0_sig_btt_lt_b2mbaa_ireg1_i_12,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lt_b2mbaa_im01,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_reset_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^o1\,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_calc_error_pushed_i_1,
      Q => \^sig_calc_error_pushed\,
      R => \<const0>\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888A888"
    )
    port map (
      I0 => sig_calc_error_reg,
      I1 => \^sig_reset_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \^o1\,
      O => n_0_sig_calc_error_reg_i_1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_calc_error_reg_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAA3FAA"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_data2addr_stop_req,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => \<const0>\
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_data2mstr_cmd_ready,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2data_valid_i_1,
      Q => sig_mstr2data_cmd_valid,
      R => \<const0>\
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F808F8F8"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2sf_cmd_valid\,
      I3 => I7,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_sig_sm_ld_calc1_reg_i_2,
      I1 => n_0_sig_sm_ld_calc1_reg_i_3,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => \<const0>\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A900A9FF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => sig_data2mstr_cmd_ready,
      I4 => I5(0),
      O => I4(0)
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I2 => n_0_sig_first_xfer_im0_i_2,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F7"
    )
    port map (
      I0 => \^sig_mstr2sf_cmd_valid\,
      I1 => I3,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => I1,
      I4 => sig_mstr2data_cmd_valid,
      I5 => sig_data2mstr_cmd_ready,
      O => n_0_sig_first_xfer_im0_i_2
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => \<const0>\
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \^sig_input_burst_type_reg\,
      I1 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I2 => Q(14),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => n_0_sig_input_burst_type_reg_i_1
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_burst_type_reg_i_1,
      Q => \^sig_input_burst_type_reg\,
      R => \<const0>\
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I2 => Q(15),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => n_0_sig_input_eof_reg_i_1
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_eof_reg_i_1,
      Q => sig_mstr2sf_eof,
      R => \<const0>\
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_reset_reg\,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_sm_pop_input_reg,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_reg_empty_i_1,
      Q => \^sig_input_reg_empty\,
      R => \<const0>\
    );
\sig_input_tag_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \^sig_input_tag_reg\(0),
      I1 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I2 => Q(48),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => \n_0_sig_input_tag_reg[0]_i_1\
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_input_tag_reg[0]_i_1\,
      Q => \^sig_input_tag_reg\(0),
      R => \<const0>\
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => \<const0>\
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => n_0_sig_first_xfer_im0_i_2,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => sig_ld_xfer_reg_tmp,
      R => \<const0>\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^sig_reset_reg\,
      R => \<const0>\
    );
\sig_next_addr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(0),
      O => D(0)
    );
\sig_next_addr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(10),
      O => D(10)
    );
\sig_next_addr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(11),
      O => D(11)
    );
\sig_next_addr_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(12),
      O => D(12)
    );
\sig_next_addr_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(13),
      O => D(13)
    );
\sig_next_addr_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(14),
      O => D(14)
    );
\sig_next_addr_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in_0,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(15),
      O => D(15)
    );
\sig_next_addr_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(16),
      O => D(16)
    );
\sig_next_addr_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(17),
      O => D(17)
    );
\sig_next_addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(18),
      O => D(18)
    );
\sig_next_addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(19),
      O => D(19)
    );
\sig_next_addr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(1),
      O => D(1)
    );
\sig_next_addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(20),
      O => D(20)
    );
\sig_next_addr_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(21),
      O => D(21)
    );
\sig_next_addr_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(22),
      O => D(22)
    );
\sig_next_addr_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(23),
      O => D(23)
    );
\sig_next_addr_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(24),
      O => D(24)
    );
\sig_next_addr_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(25),
      O => D(25)
    );
\sig_next_addr_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(26),
      O => D(26)
    );
\sig_next_addr_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(27),
      O => D(27)
    );
\sig_next_addr_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(28),
      O => D(28)
    );
\sig_next_addr_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(29),
      O => D(29)
    );
\sig_next_addr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(2),
      O => D(2)
    );
\sig_next_addr_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(30),
      O => D(30)
    );
\sig_next_addr_reg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(31),
      O => D(31)
    );
\sig_next_addr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(3),
      O => D(3)
    );
\sig_next_addr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(4),
      O => D(4)
    );
\sig_next_addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(5),
      O => D(5)
    );
\sig_next_addr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(6),
      O => D(6)
    );
\sig_next_addr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(7),
      O => D(7)
    );
\sig_next_addr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(8),
      O => D(8)
    );
\sig_next_addr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(9),
      O => D(9)
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_last_xfer_valid_im1,
      O => sig_mstr2data_cmd_cmplt
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_rsc2stat_status_valid,
      O => O4
    );
sig_next_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
sig_next_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => sig_last_xfer_valid_im1,
      O => sig_mstr2data_eof
    );
\sig_next_last_strb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => I9(0)
    );
\sig_next_last_strb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => I9(1)
    );
\sig_next_last_strb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => I9(2)
    );
\sig_next_last_strb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => I9(3)
    );
\sig_next_len_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => O6(0)
    );
\sig_next_len_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => O6(1)
    );
\sig_next_len_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => O6(2)
    );
\sig_next_len_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => O6(3)
    );
sig_next_sequential_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => sig_fifo_next_sequential
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => I10(0)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => I10(1)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => I10(2)
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => I10(3)
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_i_2,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_no_btt_residue_ireg1_reg,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => \^sig_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[3]\,
      O => n_0_sig_no_btt_residue_ireg1_i_2
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_no_btt_residue_ireg1_i_1,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => \<const0>\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_parent_done_i_1
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_parent_done_i_1,
      Q => sig_parent_done,
      R => \<const0>\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in_0,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      R => \^sig_reset_reg\
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => m_axis_mm2s_tready,
      I2 => I6,
      I3 => sig_stop_request,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_data2skid_halt,
      O => O7
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C00B"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => n_0_sig_sm_ld_calc1_reg_i_4,
      I2 => n_0_sig_sm_ld_calc1_reg_i_3,
      I3 => n_0_sig_sm_ld_calc1_reg_i_2,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_reset_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000800380"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_kh[31]_i_1\,
      I1 => n_0_sig_sm_ld_calc1_reg_i_2,
      I2 => n_0_sig_sm_ld_calc1_reg_i_3,
      I3 => n_0_sig_sm_ld_calc1_reg_i_4,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_parent_done,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => n_0_sig_sm_ld_calc1_reg_i_2
    );
sig_sm_ld_calc1_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      O => n_0_sig_sm_ld_calc1_reg_i_3
    );
sig_sm_ld_calc1_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => n_0_sig_sm_ld_calc1_reg_i_4
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => n_0_sig_sm_ld_calc1_reg_i_3,
      I5 => n_0_sig_sm_ld_calc1_reg_i_2,
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => n_0_sig_sm_ld_calc1_reg_i_3,
      I5 => n_0_sig_sm_ld_calc1_reg_i_2,
      O => n_0_sig_sm_ld_calc3_reg_i_1
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_sm_ld_calc3_reg_i_1,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_0_sig_sm_pop_input_reg_i_2,
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => n_0_sig_sm_ld_calc1_reg_i_2,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000110010"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      O => n_0_sig_sm_pop_input_reg_i_2
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FECE"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I2 => sig_sm_ld_calc2_reg,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      R => \<const0>\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \<const1>\,
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1310"
    )
    port map (
      I0 => \^o5\,
      I1 => \^sig_reset_reg\,
      I2 => sig_sm_ld_calc3_reg,
      I3 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \^o5\
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => \<const0>\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => \<const0>\
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FA7FF8"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7A78F8"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_tag_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end axi_dma_0axi_datamover_rd_status_cntl;

architecture STRUCTURE of axi_dma_0axi_datamover_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_sig_rd_sts_interr_reg_i_1 : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(2),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(1),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^d\(3),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(3),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_coelsc_tag_reg(0),
      Q => \^d\(0),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_rddata_cntl is
  port (
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_dqual_reg_full : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_coelsc_tag_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_data2skid_halt : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2data_cmd_cmplt : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_fifo_next_sequential : in STD_LOGIC;
    sig_mstr2data_eof : in STD_LOGIC;
    sig_input_tag_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_datamover_rddata_cntl;

architecture STRUCTURE of axi_dma_0axi_datamover_rddata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\ : STD_LOGIC;
  signal \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\ : STD_LOGIC;
  signal n_0_m_axi_mm2s_rready_INST_0_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_coelsc_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_first_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_2 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_3 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_6 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_8 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^p_3_out\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal \^sig_data2mstr_cmd_ready\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal \^sig_dqual_reg_full\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair45";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 13;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 13;
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_6 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_8 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_3 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair46";
begin
  O1 <= \^o1\;
  O8 <= \^o8\;
  Q(0) <= \^q\(0);
  p_3_out <= \^p_3_out\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2mstr_cmd_ready <= \^sig_data2mstr_cmd_ready\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_dqual_reg_full <= \^sig_dqual_reg_full\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(0),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(0)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => \^sig_dqual_reg_full\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_valid\,
      O => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => \^sig_dqual_reg_full\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FE"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\,
      I4 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\,
      I5 => sig_data_fifo_wr_cnt(0),
      O => \^p_3_out\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_dqual_reg_full\,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => m_axi_mm2s_rlast,
      O => DIBDI(5)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_dqual_reg_full\,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => DIBDI(4)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(3),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(3)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(2),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(2)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(1),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(1)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^p_3_out\,
      I1 => I7,
      O => E(0)
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => sig_data_fifo_wr_cnt(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_data2rsc_valid\,
      I3 => \^sig_dqual_reg_full\,
      I4 => \^sig_next_calc_error_reg\,
      I5 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_m_axi_mm2s_rready_INST_0_i_1
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => m_axi_mm2s_rresp(1),
      I1 => m_axi_mm2s_rresp(0),
      I2 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^o8\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => sig_coelsc_tag_reg(0),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => I5(0),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \^q\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => I5(1),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => I5(2),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \^q\(0),
      I5 => \sig_dbeat_cntr_reg__0\(1),
      O => \p_0_in__1\(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \^sig_data2mstr_cmd_ready\,
      O => \p_0_in__1\(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[5]_i_2\,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \^sig_data2mstr_cmd_ready\,
      O => \p_0_in__1\(5)
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \^sig_data2mstr_cmd_ready\,
      O => \p_0_in__1\(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => \n_0_sig_dbeat_cntr[7]_i_3\,
      O => \n_0_sig_dbeat_cntr[7]_i_1\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \^sig_data2mstr_cmd_ready\,
      O => \p_0_in__1\(7)
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      I0 => \^o8\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \n_0_sig_dbeat_cntr[7]_i_4\,
      O => \n_0_sig_dbeat_cntr[7]_i_3\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => I4(0),
      Q => \^q\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__1\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF40FF"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^o8\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dqual_reg_empty,
      O => \n_0_sig_dqual_reg_empty_i_1__0\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_dqual_reg_empty_i_1__0\,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^sig_dqual_reg_full\,
      R => \<const0>\
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
    port map (
      I0 => n_0_sig_first_dbeat_reg,
      I1 => I8,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => n_0_sig_first_dbeat_i_1
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_dbeat_i_1,
      Q => n_0_sig_first_dbeat_reg,
      R => \<const0>\
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I2 => \^sig_halt_reg_dly3\,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^sig_data2addr_stop_req\,
      O => O9
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_data2addr_stop_req\,
      R => \<const0>\
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53005F0053005000"
    )
    port map (
      I0 => I8,
      I1 => n_0_sig_last_dbeat_i_2,
      I2 => \^sig_data2mstr_cmd_ready\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_last_dbeat_i_1
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => n_0_sig_last_dbeat_i_3,
      I5 => \^o8\,
      O => n_0_sig_last_dbeat_i_2
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_3
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_last_dbeat_i_1,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \^o8\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => \^o1\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I3,
      Q => \^sig_next_calc_error_reg\,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^o8\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_5,
      I1 => n_0_sig_next_cmd_cmplt_reg_i_6,
      I2 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\,
      I3 => sig_dqual_reg_empty,
      I4 => I6,
      I5 => n_0_sig_next_cmd_cmplt_reg_i_8,
      O => \^sig_data2mstr_cmd_ready\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0D0D0D00"
    )
    port map (
      I0 => sig_data_fifo_wr_cnt(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0\,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => \^o8\
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_sequential_reg,
      I2 => sig_data_fifo_wr_cnt(0),
      I3 => \^sig_data2addr_stop_req\,
      O => n_0_sig_next_cmd_cmplt_reg_i_5
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_sig_next_cmd_cmplt_reg_i_6
    );
sig_next_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_cmd_cmplt_reg_i_8
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_mstr2data_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_mstr2data_eof,
      Q => sig_next_eof_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I9(0),
      Q => sig_next_last_strb_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I9(1),
      Q => sig_next_last_strb_reg(1),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I9(2),
      Q => sig_next_last_strb_reg(2),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I9(3),
      Q => sig_next_last_strb_reg(3),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_fifo_next_sequential,
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I10(0),
      Q => sig_next_strt_strb_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I10(1),
      Q => sig_next_strt_strb_reg(1),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I10(2),
      Q => sig_next_strt_strb_reg(2),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I10(3),
      Q => sig_next_strt_strb_reg(3),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_input_tag_reg(0),
      Q => sig_next_tag_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O7
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_decerr,
      I1 => D(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => D(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O10
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_stop_request,
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O2
    );
\sig_sstrb_stop_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(0),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O6
    );
\sig_sstrb_stop_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(1),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O5
    );
\sig_sstrb_stop_mask[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(2),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O4
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(3),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_mvalid_stop : in STD_LOGIC
  );
end axi_dma_0axi_datamover_reset;

architecture STRUCTURE of axi_dma_0axi_datamover_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_2461 : STD_LOGIC;
  signal \n_0_sig_halt_cmplt_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_h_halt_reg_i_1__0\ : STD_LOGIC;
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of i_2461 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_2461 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_halt_cmplt_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_halt_reg_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_s_h_halt_reg_i_1__0\ : label is "soft_lutpair102";
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_2461: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => n_0_2461
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => dm_s2mm_scndry_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => \<const0>\
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => \^s2mm_halt_cmplt\,
      I2 => I1,
      O => \n_0_sig_halt_cmplt_i_1__0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_halt_cmplt_i_1__0\,
      Q => \^s2mm_halt_cmplt\,
      R => \<const0>\
    );
\sig_halt_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_s_h_halt_reg,
      O => O1
    );
\sig_mvalid_stop_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_mvalid_stop,
      O => O2
    );
\sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_s_h_halt_reg,
      I2 => s2mm_halt,
      O => \n_0_sig_s_h_halt_reg_i_1__0\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_h_halt_reg_i_1__0\,
      Q => sig_s_h_halt_reg,
      R => \<const0>\
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_reset_18 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_aresetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_datamover_reset_18 : entity is "axi_datamover_reset";
end axi_dma_0axi_datamover_reset_18;

architecture STRUCTURE of axi_dma_0axi_datamover_reset_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal n_0_sig_s_h_halt_reg_i_1 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of sig_s_h_halt_reg_i_1 : label is "soft_lutpair39";
begin
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => mm2s_aresetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => \<const0>\
    );
\sig_dqual_reg_full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00AA00"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => m_axi_mm2s_rlast,
      I2 => I2,
      I3 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I4 => sig_dqual_reg_full,
      O => O2
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => \^mm2s_halt_cmplt\,
      I2 => I1,
      O => n_0_sig_halt_cmplt_i_1
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^mm2s_halt_cmplt\,
      R => \<const0>\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_s_h_halt_reg,
      O => O1
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_s_h_halt_reg,
      I2 => mm2s_halt,
      O => n_0_sig_s_h_halt_reg_i_1
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_h_halt_reg_i_1,
      Q => sig_s_h_halt_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_skid2mm_buf is
  port (
    p_0_in3_in : out STD_LOGIC;
    sig_skid2data_wready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2skid_wlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_datamover_skid2mm_buf;

architecture STRUCTURE of axi_dma_0axi_datamover_skid2mm_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_dup,
      O => p_0_in3_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => sig_skid2data_wready
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => m_axi_s2mm_wvalid
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => \<const0>\
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => \<const0>\
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => \<const0>\
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => \<const0>\
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => \<const0>\
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => \<const0>\
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => \<const0>\
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => \<const0>\
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => \<const0>\
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => \<const0>\
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => \<const0>\
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => \<const0>\
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => \<const0>\
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => \<const0>\
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => \<const0>\
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => \<const0>\
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => \<const0>\
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => \<const0>\
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => \<const0>\
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => \<const0>\
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => \<const0>\
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => \<const0>\
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => \<const0>\
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => \<const0>\
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => \<const0>\
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => \<const0>\
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => \<const0>\
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => \<const0>\
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => \<const0>\
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => \<const0>\
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => \<const0>\
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => \<const0>\
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_data2skid_wlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
    port map (
      I0 => I1,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_s2mm_wready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_1__0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_reset_reg,
      I2 => m_axi_s2mm_wready,
      I3 => I1,
      I4 => sig_m_valid_dup,
      I5 => sig_s_ready_dup,
      O => \n_0_sig_s_ready_dup_i_1__0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => m_axi_s2mm_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => m_axi_s2mm_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => m_axi_s2mm_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(3),
      Q => m_axi_s2mm_wstrb(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(3),
      Q => Q(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_skid_buf is
  port (
    p_0_in2_in : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    skid2dre_wvalid : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2skid_halt : in STD_LOGIC;
    dre2skid_wready : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
end axi_dma_0axi_datamover_skid_buf;

architecture STRUCTURE of axi_dma_0axi_datamover_skid_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[24]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[25]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[26]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[27]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[28]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[29]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[30]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[31]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[23]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[24]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[25]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[26]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[27]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[28]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[29]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[30]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[31]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_mvalid_stop_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_2__1\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_slast_with_stop_0 : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_dup,
      O => p_0_in2_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => s_axis_s2mm_tready
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => skid2dre_wvalid
    );
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[0]\,
      O => \n_0_sig_data_reg_out[0]_i_1__2\
    );
\sig_data_reg_out[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(10),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[10]\,
      O => \n_0_sig_data_reg_out[10]_i_1__2\
    );
\sig_data_reg_out[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(11),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[11]\,
      O => \n_0_sig_data_reg_out[11]_i_1__2\
    );
\sig_data_reg_out[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(12),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[12]\,
      O => \n_0_sig_data_reg_out[12]_i_1__2\
    );
\sig_data_reg_out[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(13),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[13]\,
      O => \n_0_sig_data_reg_out[13]_i_1__2\
    );
\sig_data_reg_out[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(14),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[14]\,
      O => \n_0_sig_data_reg_out[14]_i_1__2\
    );
\sig_data_reg_out[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(15),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[15]\,
      O => \n_0_sig_data_reg_out[15]_i_1__2\
    );
\sig_data_reg_out[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(16),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[16]\,
      O => \n_0_sig_data_reg_out[16]_i_1__2\
    );
\sig_data_reg_out[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(17),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[17]\,
      O => \n_0_sig_data_reg_out[17]_i_1__2\
    );
\sig_data_reg_out[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(18),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[18]\,
      O => \n_0_sig_data_reg_out[18]_i_1__2\
    );
\sig_data_reg_out[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(19),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[19]\,
      O => \n_0_sig_data_reg_out[19]_i_1__2\
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[1]\,
      O => \n_0_sig_data_reg_out[1]_i_1__2\
    );
\sig_data_reg_out[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(20),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[20]\,
      O => \n_0_sig_data_reg_out[20]_i_1__2\
    );
\sig_data_reg_out[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(21),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[21]\,
      O => \n_0_sig_data_reg_out[21]_i_1__2\
    );
\sig_data_reg_out[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(22),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[22]\,
      O => \n_0_sig_data_reg_out[22]_i_1__2\
    );
\sig_data_reg_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(23),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[23]\,
      O => \n_0_sig_data_reg_out[23]_i_1__2\
    );
\sig_data_reg_out[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(24),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[24]\,
      O => \n_0_sig_data_reg_out[24]_i_1__2\
    );
\sig_data_reg_out[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(25),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[25]\,
      O => \n_0_sig_data_reg_out[25]_i_1__2\
    );
\sig_data_reg_out[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(26),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[26]\,
      O => \n_0_sig_data_reg_out[26]_i_1__2\
    );
\sig_data_reg_out[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(27),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[27]\,
      O => \n_0_sig_data_reg_out[27]_i_1__2\
    );
\sig_data_reg_out[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(28),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[28]\,
      O => \n_0_sig_data_reg_out[28]_i_1__2\
    );
\sig_data_reg_out[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(29),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[29]\,
      O => \n_0_sig_data_reg_out[29]_i_1__2\
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[2]\,
      O => \n_0_sig_data_reg_out[2]_i_1__2\
    );
\sig_data_reg_out[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(30),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[30]\,
      O => \n_0_sig_data_reg_out[30]_i_1__2\
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(31),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[31]\,
      O => \n_0_sig_data_reg_out[31]_i_1__2\
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[3]\,
      O => \n_0_sig_data_reg_out[3]_i_1__2\
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[4]\,
      O => \n_0_sig_data_reg_out[4]_i_1__2\
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[5]\,
      O => \n_0_sig_data_reg_out[5]_i_1__2\
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[6]\,
      O => \n_0_sig_data_reg_out[6]_i_1__2\
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[7]\,
      O => \n_0_sig_data_reg_out[7]_i_1__2\
    );
\sig_data_reg_out[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(8),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[8]\,
      O => \n_0_sig_data_reg_out[8]_i_1__2\
    );
\sig_data_reg_out[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(9),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[9]\,
      O => \n_0_sig_data_reg_out[9]_i_1__2\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[0]_i_1__2\,
      Q => O1(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[10]_i_1__2\,
      Q => O1(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[11]_i_1__2\,
      Q => O1(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[12]_i_1__2\,
      Q => O1(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[13]_i_1__2\,
      Q => O1(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[14]_i_1__2\,
      Q => O1(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[15]_i_1__2\,
      Q => O1(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[16]_i_1__2\,
      Q => O1(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[17]_i_1__2\,
      Q => O1(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[18]_i_1__2\,
      Q => O1(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[19]_i_1__2\,
      Q => O1(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[1]_i_1__2\,
      Q => O1(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[20]_i_1__2\,
      Q => O1(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[21]_i_1__2\,
      Q => O1(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[22]_i_1__2\,
      Q => O1(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[23]_i_1__2\,
      Q => O1(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[24]_i_1__2\,
      Q => O1(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[25]_i_1__2\,
      Q => O1(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[26]_i_1__2\,
      Q => O1(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[27]_i_1__2\,
      Q => O1(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[28]_i_1__2\,
      Q => O1(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[29]_i_1__2\,
      Q => O1(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[2]_i_1__2\,
      Q => O1(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[30]_i_1__2\,
      Q => O1(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[31]_i_1__2\,
      Q => O1(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[3]_i_1__2\,
      Q => O1(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[4]_i_1__2\,
      Q => O1(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[5]_i_1__2\,
      Q => O1(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[6]_i_1__2\,
      Q => O1(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[7]_i_1__2\,
      Q => O1(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[8]_i_1__2\,
      Q => O1(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_sig_data_reg_out[9]_i_1__2\,
      Q => O1(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => \n_0_sig_data_skid_reg_reg[0]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => \n_0_sig_data_skid_reg_reg[10]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => \n_0_sig_data_skid_reg_reg[11]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => \n_0_sig_data_skid_reg_reg[12]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => \n_0_sig_data_skid_reg_reg[13]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => \n_0_sig_data_skid_reg_reg[14]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => \n_0_sig_data_skid_reg_reg[15]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => \n_0_sig_data_skid_reg_reg[16]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => \n_0_sig_data_skid_reg_reg[17]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => \n_0_sig_data_skid_reg_reg[18]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => \n_0_sig_data_skid_reg_reg[19]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => \n_0_sig_data_skid_reg_reg[1]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => \n_0_sig_data_skid_reg_reg[20]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => \n_0_sig_data_skid_reg_reg[21]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => \n_0_sig_data_skid_reg_reg[22]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => \n_0_sig_data_skid_reg_reg[23]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => \n_0_sig_data_skid_reg_reg[24]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => \n_0_sig_data_skid_reg_reg[25]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => \n_0_sig_data_skid_reg_reg[26]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => \n_0_sig_data_skid_reg_reg[27]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => \n_0_sig_data_skid_reg_reg[28]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => \n_0_sig_data_skid_reg_reg[29]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => \n_0_sig_data_skid_reg_reg[2]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => \n_0_sig_data_skid_reg_reg[30]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => \n_0_sig_data_skid_reg_reg[31]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => \n_0_sig_data_skid_reg_reg[3]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => \n_0_sig_data_skid_reg_reg[4]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => \n_0_sig_data_skid_reg_reg[5]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => \n_0_sig_data_skid_reg_reg[6]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => \n_0_sig_data_skid_reg_reg[7]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => \n_0_sig_data_skid_reg_reg[8]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => \n_0_sig_data_skid_reg_reg[9]\,
      R => SR(0)
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => sig_slast_with_stop,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      O => sig_slast_with_stop_0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop_0,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A2AAAA00AAAA"
    )
    port map (
      I0 => \n_0_sig_m_valid_dup_i_2__0\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => dre2skid_wready,
      O => \n_0_sig_m_valid_dup_i_1__1\
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101011111010"
    )
    port map (
      I0 => I2,
      I1 => sig_mvalid_stop,
      I2 => s_axis_s2mm_tvalid,
      I3 => sig_s_ready_dup,
      I4 => sig_m_valid_dup,
      I5 => dre2skid_wready,
      O => \n_0_sig_m_valid_dup_i_2__0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_mvalid_stop_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88888AA8888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_mvalid_stop,
      I2 => sig_data2skid_halt,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => dre2skid_wready,
      O => \n_0_sig_mvalid_stop_reg_i_1__0\
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mvalid_stop_reg_i_1__0\,
      Q => sig_mvalid_stop,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
    port map (
      I0 => \n_0_sig_s_ready_dup_i_2__1\,
      I1 => \^sig_stop_request\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => \n_0_sig_s_ready_dup_i_1__2\
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => dre2skid_wready,
      I4 => sig_reset_reg,
      O => \n_0_sig_s_ready_dup_i_2__1\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_stop_request\,
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^sig_sstrb_stop_mask\(0),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^sig_sstrb_stop_mask\(1),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^sig_sstrb_stop_mask\(2),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^sig_sstrb_stop_mask\(3),
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_strb_reg_out[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_skid_buf_19 is
  port (
    p_0_in5_in : out STD_LOGIC;
    p_0_in2_in : out STD_LOGIC;
    sig_skid2dre_wready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_slast_with_stop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2skid_halt : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_datamover_skid_buf_19 : entity is "axi_datamover_skid_buf";
end axi_dma_0axi_datamover_skid_buf_19;

architecture STRUCTURE of axi_dma_0axi_datamover_skid_buf_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_dup,
      O => p_0_in5_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_dup,
      O => p_0_in2_in
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => sig_skid2dre_wready
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => m_axis_mm2s_tvalid
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => I4,
      I2 => DOBDO(4),
      I3 => sig_s_ready_dup,
      I4 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_mvalid_stop,
      I3 => I3,
      I4 => sig_mvalid_stop_set,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CAC8C8C"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => \^sig_stop_request\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88888AA8888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_mvalid_stop,
      I2 => sig_data2skid_halt,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => m_axis_mm2s_tready,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => \<const0>\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I2,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I2,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_stop_request\,
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^sig_sstrb_stop_mask\(0),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^sig_sstrb_stop_mask\(1),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^sig_sstrb_stop_mask\(2),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^sig_sstrb_stop_mask\(3),
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => DOBDO(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => DOBDO(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => DOBDO(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => DOBDO(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => DOBDO(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => DOBDO(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => DOBDO(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => DOBDO(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_skid_buf__parameterized0\ is
  port (
    p_0_in5_in : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I7 : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_eop_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \axi_dma_0axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_datamover_skid_buf__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \n_0_sig_data_reg_out[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[23]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[24]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[25]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[26]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[27]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[28]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[29]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[30]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[31]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__3\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__1\ : STD_LOGIC;
  signal s2mm_strm_eop : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  O2(34 downto 0) <= \^o2\(34 downto 0);
\GEN_INDET_BTT.lsig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF2000"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I7,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^o2\(32),
      I4 => p_0_in(0),
      O => D(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF2000"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I7,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^o2\(33),
      I4 => p_0_in(1),
      O => D(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF2000"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I7,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^o2\(34),
      I4 => p_0_in(2),
      O => D(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I7,
      O => O5(0)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I7,
      I2 => s2mm_strm_eop,
      I3 => lsig_eop_reg,
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_dup,
      O => p_0_in5_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => p_4_out
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => O1
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(0),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[0]\,
      O => \n_0_sig_data_reg_out[0]_i_1__1\
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(10),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[10]\,
      O => \n_0_sig_data_reg_out[10]_i_1__1\
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(11),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[11]\,
      O => \n_0_sig_data_reg_out[11]_i_1__1\
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(12),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[12]\,
      O => \n_0_sig_data_reg_out[12]_i_1__1\
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(13),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[13]\,
      O => \n_0_sig_data_reg_out[13]_i_1__1\
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(14),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[14]\,
      O => \n_0_sig_data_reg_out[14]_i_1__1\
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(15),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[15]\,
      O => \n_0_sig_data_reg_out[15]_i_1__1\
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(16),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[16]\,
      O => \n_0_sig_data_reg_out[16]_i_1__1\
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(17),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[17]\,
      O => \n_0_sig_data_reg_out[17]_i_1__1\
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(18),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[18]\,
      O => \n_0_sig_data_reg_out[18]_i_1__1\
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(19),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[19]\,
      O => \n_0_sig_data_reg_out[19]_i_1__1\
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(1),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[1]\,
      O => \n_0_sig_data_reg_out[1]_i_1__1\
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(20),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[20]\,
      O => \n_0_sig_data_reg_out[20]_i_1__1\
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(21),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[21]\,
      O => \n_0_sig_data_reg_out[21]_i_1__1\
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(22),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[22]\,
      O => \n_0_sig_data_reg_out[22]_i_1__1\
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(23),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[23]\,
      O => \n_0_sig_data_reg_out[23]_i_1__1\
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(24),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[24]\,
      O => \n_0_sig_data_reg_out[24]_i_1__1\
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(25),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[25]\,
      O => \n_0_sig_data_reg_out[25]_i_1__1\
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(26),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[26]\,
      O => \n_0_sig_data_reg_out[26]_i_1__1\
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(27),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[27]\,
      O => \n_0_sig_data_reg_out[27]_i_1__1\
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(28),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[28]\,
      O => \n_0_sig_data_reg_out[28]_i_1__1\
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(29),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[29]\,
      O => \n_0_sig_data_reg_out[29]_i_1__1\
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(2),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[2]\,
      O => \n_0_sig_data_reg_out[2]_i_1__1\
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(30),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[30]\,
      O => \n_0_sig_data_reg_out[30]_i_1__1\
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(31),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[31]\,
      O => \n_0_sig_data_reg_out[31]_i_1__1\
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(3),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[3]\,
      O => \n_0_sig_data_reg_out[3]_i_1__1\
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(4),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[4]\,
      O => \n_0_sig_data_reg_out[4]_i_1__1\
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(5),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[5]\,
      O => \n_0_sig_data_reg_out[5]_i_1__1\
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(6),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[6]\,
      O => \n_0_sig_data_reg_out[6]_i_1__1\
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(7),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[7]\,
      O => \n_0_sig_data_reg_out[7]_i_1__1\
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(8),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[8]\,
      O => \n_0_sig_data_reg_out[8]_i_1__1\
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(9),
      I1 => sig_s_ready_dup,
      I2 => \n_0_sig_data_skid_reg_reg[9]\,
      O => \n_0_sig_data_reg_out[9]_i_1__1\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[0]_i_1__1\,
      Q => \^o2\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[10]_i_1__1\,
      Q => \^o2\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[11]_i_1__1\,
      Q => \^o2\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[12]_i_1__1\,
      Q => \^o2\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[13]_i_1__1\,
      Q => \^o2\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[14]_i_1__1\,
      Q => \^o2\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[15]_i_1__1\,
      Q => \^o2\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[16]_i_1__1\,
      Q => \^o2\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[17]_i_1__1\,
      Q => \^o2\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[18]_i_1__1\,
      Q => \^o2\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[19]_i_1__1\,
      Q => \^o2\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[1]_i_1__1\,
      Q => \^o2\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[20]_i_1__1\,
      Q => \^o2\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[21]_i_1__1\,
      Q => \^o2\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[22]_i_1__1\,
      Q => \^o2\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[23]_i_1__1\,
      Q => \^o2\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[24]_i_1__1\,
      Q => \^o2\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[25]_i_1__1\,
      Q => \^o2\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[26]_i_1__1\,
      Q => \^o2\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[27]_i_1__1\,
      Q => \^o2\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[28]_i_1__1\,
      Q => \^o2\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[29]_i_1__1\,
      Q => \^o2\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[2]_i_1__1\,
      Q => \^o2\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[30]_i_1__1\,
      Q => \^o2\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[31]_i_1__1\,
      Q => \^o2\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => \^o2\(32),
      R => SR(0)
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => \^o2\(33),
      R => SR(0)
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => \^o2\(34),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[3]_i_1__1\,
      Q => \^o2\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[4]_i_1__1\,
      Q => \^o2\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[5]_i_1__1\,
      Q => \^o2\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[6]_i_1__1\,
      Q => \^o2\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[7]_i_1__1\,
      Q => \^o2\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[8]_i_1__1\,
      Q => \^o2\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \n_0_sig_data_reg_out[9]_i_1__1\,
      Q => \^o2\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(0),
      Q => \n_0_sig_data_skid_reg_reg[0]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(10),
      Q => \n_0_sig_data_skid_reg_reg[10]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(11),
      Q => \n_0_sig_data_skid_reg_reg[11]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(12),
      Q => \n_0_sig_data_skid_reg_reg[12]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(13),
      Q => \n_0_sig_data_skid_reg_reg[13]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(14),
      Q => \n_0_sig_data_skid_reg_reg[14]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(15),
      Q => \n_0_sig_data_skid_reg_reg[15]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(16),
      Q => \n_0_sig_data_skid_reg_reg[16]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(17),
      Q => \n_0_sig_data_skid_reg_reg[17]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(18),
      Q => \n_0_sig_data_skid_reg_reg[18]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(19),
      Q => \n_0_sig_data_skid_reg_reg[19]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(1),
      Q => \n_0_sig_data_skid_reg_reg[1]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(20),
      Q => \n_0_sig_data_skid_reg_reg[20]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(21),
      Q => \n_0_sig_data_skid_reg_reg[21]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(22),
      Q => \n_0_sig_data_skid_reg_reg[22]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(23),
      Q => \n_0_sig_data_skid_reg_reg[23]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(24),
      Q => \n_0_sig_data_skid_reg_reg[24]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(25),
      Q => \n_0_sig_data_skid_reg_reg[25]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(26),
      Q => \n_0_sig_data_skid_reg_reg[26]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(27),
      Q => \n_0_sig_data_skid_reg_reg[27]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(28),
      Q => \n_0_sig_data_skid_reg_reg[28]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(29),
      Q => \n_0_sig_data_skid_reg_reg[29]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(2),
      Q => \n_0_sig_data_skid_reg_reg[2]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(30),
      Q => \n_0_sig_data_skid_reg_reg[30]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(31),
      Q => \n_0_sig_data_skid_reg_reg[31]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(32),
      Q => Q(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(33),
      Q => Q(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(34),
      Q => Q(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(3),
      Q => \n_0_sig_data_skid_reg_reg[3]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(4),
      Q => \n_0_sig_data_skid_reg_reg[4]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(5),
      Q => \n_0_sig_data_skid_reg_reg[5]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(6),
      Q => \n_0_sig_data_skid_reg_reg[6]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(7),
      Q => \n_0_sig_data_skid_reg_reg[7]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(8),
      Q => \n_0_sig_data_skid_reg_reg[8]\,
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(9),
      Q => \n_0_sig_data_skid_reg_reg[9]\,
      R => SR(0)
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(4),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(4),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008FAF0000"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => I7,
      I2 => I1,
      I3 => sig_s_ready_dup,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_1__3\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__3\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__3\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF00000000"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_m_valid_dup,
      I2 => I1,
      I3 => sig_s_ready_dup,
      I4 => I7,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_s_ready_dup_i_1__1\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(0),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(1),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(2),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(3),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => I7,
      O => sig_data_reg_out_en
    );
\sig_strb_reg_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOBDO(5),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => O18(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => O18(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => O18(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => O18(3),
      R => SR(0)
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => s2mm_strm_eop,
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOBDO(5),
      Q => sig_strb_skid_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_wrdata_cntl is
  port (
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 16 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2skid_halt : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_xfer_calc_err_reg : in STD_LOGIC;
    sig_xfer_is_seq_reg : in STD_LOGIC;
    sig_halt_reg_dly1 : in STD_LOGIC;
    sig_xfer_cmd_cmplt_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ibtt2wdc_tvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC;
    O18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end axi_dma_0axi_datamover_wrdata_cntl;

architecture STRUCTURE of axi_dma_0axi_datamover_wrdata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_calc_err_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_cmd_cmplt_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_full_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_first_dbeat_i_1__0\ : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_3__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_mmap_dbeat_reg_i_2 : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_6__0\ : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_single_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_single_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_strb_reg_out[3]_i_3\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2mstr_cmd_ready\ : STD_LOGIC;
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_err2wsc : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__1\ : label is "soft_lutpair164";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 19;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 19;
  attribute SOFT_HLUTNM of \sig_dqual_reg_empty_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_dqual_reg_full_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_mvalid_stop_reg_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_5__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_sready_stop_reg_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[3]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[2]_i_1__0\ : label is "soft_lutpair168";
begin
  Din(16 downto 0) <= \^din\(16 downto 0);
  O7 <= \^o7\;
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_data2mstr_cmd_ready <= \^sig_data2mstr_cmd_ready\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(12),
      I4 => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(13),
      I4 => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(13),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(12),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(11),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(10),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(14),
      I4 => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(15),
      I4 => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(15),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(14),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(5),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^din\(4),
      I1 => I6(2),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^din\(3),
      I1 => I6(1),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^din\(2),
      I1 => I6(0),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55105555"
    )
    port map (
      I0 => sig_data2addr_stop_req,
      I1 => \n_0_sig_next_calc_error_reg_i_5__0\,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \n_0_sig_next_calc_error_reg_i_6__0\,
      I4 => sig_skid2data_wready,
      O => \^o7\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(9),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(8),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(7),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^din\(6),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\
    );
\GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(10),
      I4 => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F020D0000000000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^din\(11),
      I4 => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => I5(0),
      Q => \^din\(2),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\,
      Q => \^din\(12),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\,
      Q => \^din\(13),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(2) => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(1) => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(0) => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\,
      Q => \^din\(14),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\,
      Q => \^din\(15),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      O(0) => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => I5(1),
      Q => \^din\(3),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => I5(2),
      Q => \^din\(4),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\,
      Q => \^din\(5),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(5 downto 2),
      O(3) => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      O(2 downto 0) => O13(2 downto 0),
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\,
      Q => \^din\(6),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\,
      Q => \^din\(7),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\,
      Q => \^din\(8),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\,
      Q => \^din\(9),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(9 downto 6),
      O(3) => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O(2) => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O(1) => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      O(0) => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5\,
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\,
      Q => \^din\(10),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\,
      Q => \^din\(11),
      R => \<const0>\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD2000"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o7\,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_ibtt2wdc_tlast,
      I4 => \^lsig_end_of_cmd_reg\,
      O => \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\,
      Q => \^lsig_end_of_cmd_reg\,
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^lsig_eop_reg\,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^lsig_eop_reg\,
      I1 => \^sig_next_calc_error_reg\,
      O => \^din\(16)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AADAA4AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECC8CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
\sig_data2wsc_calc_err_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE000000FE100000"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \^din\(0),
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_data2wsc_calc_err_i_1__0\
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_data2wsc_calc_err_i_1__0\,
      Q => \^din\(0),
      R => \<const0>\
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE000000FE100000"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \^din\(1),
      I3 => sig_next_cmd_cmplt_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\,
      Q => \^din\(1),
      R => \<const0>\
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => O9(0),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => O9(1),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => O9(2),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => O9(3),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      I5 => \sig_dbeat_cntr_reg__0\(1),
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => O9(4),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \n_0_sig_dbeat_cntr[4]_i_2\,
      O => p_0_in(4)
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_dbeat_cntr[4]_i_2\
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(5)
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I4 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I5 => \^sig_data2mstr_cmd_ready\,
      O => \n_0_sig_dbeat_cntr[7]_i_1__0\
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(7)
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F4F"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_dqual_reg_empty,
      O => \n_0_sig_dqual_reg_empty_i_1__1\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_dqual_reg_empty_i_1__1\,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
\sig_dqual_reg_full_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_dqual_reg_full,
      O => \n_0_sig_dqual_reg_full_i_1__1\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_dqual_reg_full_i_1__1\,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3330A0A0"
    )
    port map (
      I0 => n_0_sig_first_dbeat_reg,
      I1 => I2,
      I2 => n_0_sig_last_dbeat_i_4,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => \n_0_sig_first_dbeat_i_1__0\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_first_dbeat_i_1__0\,
      Q => n_0_sig_first_dbeat_reg,
      R => \<const0>\
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFDFFFFFFFF"
    )
    port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => \^sig_next_calc_error_reg\,
      I5 => sig_data2addr_stop_req,
      O => O8
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF88F0880088F0"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => I2,
      I2 => \n_0_sig_last_dbeat_i_3__0\,
      I3 => \^sig_data2mstr_cmd_ready\,
      I4 => n_0_sig_last_dbeat_i_4,
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_sig_last_dbeat_i_1__0\
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => n_0_sig_last_dbeat_i_5,
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(5),
      O => \n_0_sig_last_dbeat_i_3__0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000AAAAAAAA"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I5 => \n_0_sig_next_calc_error_reg_i_3__0\,
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_last_dbeat_i_1__0\,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I5 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      O => n_0_sig_last_mmap_dbeat_reg_i_2
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => n_0_sig_last_mmap_dbeat_reg_i_2,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(7),
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
sig_mvalid_stop_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => sig_next_sequential_reg,
      I2 => n_0_sig_last_dbeat_reg,
      I3 => sig_dqual_reg_empty,
      I4 => I4,
      O => \^sig_data2mstr_cmd_ready\
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD00000"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \n_0_sig_next_calc_error_reg_i_5__0\,
      I2 => sig_ibtt2wdc_tvalid,
      I3 => sig_data2addr_stop_req,
      I4 => sig_skid2data_wready,
      I5 => \n_0_sig_next_calc_error_reg_i_6__0\,
      O => \n_0_sig_next_calc_error_reg_i_3__0\
    );
\sig_next_calc_error_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
    port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => \n_0_sig_next_calc_error_reg_i_5__0\
    );
\sig_next_calc_error_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      O => \n_0_sig_next_calc_error_reg_i_6__0\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => O10
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_xfer_calc_err_reg,
      Q => \^sig_next_calc_error_reg\,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_xfer_cmd_cmplt_reg,
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_xfer_is_seq_reg,
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(0),
      Q => sig_next_strt_strb_reg(0),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(1),
      Q => sig_next_strt_strb_reg(1),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(2),
      Q => sig_next_strt_strb_reg(2),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => \<const1>\,
      Q => sig_next_strt_strb_reg(3),
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => \<const0>\
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0E0E0F0F0E0E0"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I3,
      I4 => \^sig_data2wsc_valid\,
      I5 => sig_inhibit_rdy_n,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_data2wsc_valid\,
      R => \<const0>\
    );
\sig_s_ready_dup_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_5__0\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_data2addr_stop_req,
      I3 => sig_ibtt2wdc_tvalid,
      I4 => \n_0_sig_next_calc_error_reg_i_6__0\,
      O => O6
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
    port map (
      I0 => I2,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_data2mstr_cmd_ready\,
      I3 => n_0_sig_last_dbeat_i_4,
      I4 => n_0_sig_single_dbeat_reg,
      O => n_0_sig_single_dbeat_i_1
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_single_dbeat_i_1,
      Q => n_0_sig_single_dbeat_reg,
      R => \<const0>\
    );
\sig_sready_stop_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_stop_request,
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O1
    );
\sig_sstrb_stop_mask[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(0),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O5
    );
\sig_sstrb_stop_mask[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(1),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O4
    );
\sig_sstrb_stop_mask[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(2),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O3
    );
\sig_sstrb_stop_mask[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(3),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O2
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \n_0_sig_strb_reg_out[3]_i_3\,
      I2 => sig_data2addr_stop_req,
      I3 => O18(0),
      I4 => p_0_in3_in,
      I5 => Q(0),
      O => O11(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \n_0_sig_strb_reg_out[3]_i_3\,
      I2 => sig_data2addr_stop_req,
      I3 => O18(1),
      I4 => p_0_in3_in,
      I5 => Q(1),
      O => O11(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \n_0_sig_strb_reg_out[3]_i_3\,
      I2 => sig_data2addr_stop_req,
      I3 => O18(2),
      I4 => p_0_in3_in,
      I5 => Q(2),
      O => O11(2)
    );
\sig_strb_reg_out[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \n_0_sig_strb_reg_out[3]_i_3\,
      I2 => sig_data2addr_stop_req,
      I3 => O18(3),
      I4 => p_0_in3_in,
      I5 => Q(3),
      O => O11(3)
    );
\sig_strb_reg_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_sig_single_dbeat_reg,
      I1 => n_0_sig_first_dbeat_reg,
      O => \n_0_sig_strb_reg_out[3]_i_3\
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => O18(0),
      O => O12(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => O18(1),
      O => O12(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => O18(2),
      O => O12(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => O18(3),
      O => O12(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_lite_if is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_lite_reset_n : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O9 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    O11 : in STD_LOGIC;
    O12 : in STD_LOGIC;
    O14 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    O49 : in STD_LOGIC;
    O50 : in STD_LOGIC;
    O47 : in STD_LOGIC;
    O48 : in STD_LOGIC;
    O46 : in STD_LOGIC;
    O43 : in STD_LOGIC;
    O44 : in STD_LOGIC;
    O45 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    O59 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    O36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I32 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    I47 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end axi_dma_0axi_dma_lite_if;

architecture STRUCTURE of axi_dma_0axi_dma_lite_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.rdy_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\ : STD_LOGIC;
  signal n_0_arvalid_d1_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[23]_i_2\ : STD_LOGIC;
  signal \n_0_dmacr_i[23]_i_2__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_2_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_64_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_in_progress_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair24";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_2_out(7 downto 0) <= \^p_2_out\(7 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^p_2_out\(3),
      I1 => I3,
      I2 => m_axi_sg_aresetn,
      O => O4
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(0),
      Q => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\,
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(1),
      Q => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\,
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(6),
      Q => p_0_in(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(7),
      Q => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\,
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(8),
      Q => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\,
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(9),
      Q => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\,
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\,
      Q => p_64_in(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\,
      Q => p_64_in(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => p_0_in(0),
      Q => p_64_in(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => p_0_in(1),
      Q => p_64_in(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => p_0_in(2),
      Q => p_64_in(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => p_0_in(3),
      Q => p_64_in(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => p_0_in(4),
      Q => p_64_in(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\,
      Q => p_64_in(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\,
      Q => p_64_in(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\,
      Q => p_64_in(9),
      R => SR(0)
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\,
      O => ip2axi_rddata(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I3,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC0CFCFCFCF4FC"
    )
    port map (
      I0 => I4,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => s2mm_run_stop_del,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O11,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\,
      O => ip2axi_rddata(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000FFFFB000B000"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => O59(4),
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\,
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => O10,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(4),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O52(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(4),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(4),
      I3 => p_64_in(8),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I39,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\,
      I3 => p_64_in(2),
      O => ip2axi_rddata(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000FFFFB000B000"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => O59(5),
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\,
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(4),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O52(5),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(5),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(5),
      I3 => p_64_in(8),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\,
      I5 => p_64_in(3),
      O => ip2axi_rddata(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAEFAAEFAA"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I2 => O59(6),
      I3 => p_64_in(3),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I28,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9\,
      I4 => I20,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(6),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I40,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I41,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(6),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(6),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\,
      O => ip2axi_rddata(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7\,
      I4 => I21,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I8,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I42,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(7),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(7),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(7),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I43,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\,
      O => ip2axi_rddata(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(8),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I25,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(8),
      I2 => p_64_in(6),
      I3 => I24,
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => I32,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => O52(8),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I44,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(8),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\,
      I3 => p_64_in(3),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\,
      I5 => p_64_in(2),
      O => ip2axi_rddata(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777774777777"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(6),
      I4 => I23(9),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(9),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(9),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(9),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\,
      O => ip2axi_rddata(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(10),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8\,
      I4 => I18,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(0),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => O52(10),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O45,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(10),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(10),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(0),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\,
      O => ip2axi_rddata(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7\,
      I4 => I17,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(11),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O44,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(11),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(11),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(11),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(1),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\,
      O => ip2axi_rddata(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(12),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8\,
      I4 => I16,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(2),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(12),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O43,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(12),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(12),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(2),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\,
      I5 => p_64_in(3),
      O => ip2axi_rddata(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAEFAAEFAA"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I2 => O59(13),
      I3 => p_64_in(3),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I26(3),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9\,
      I4 => I15,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => O52(13),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(3),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O46,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(13),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(13),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000222AAAA0222"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => p_64_in(3),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\,
      O => ip2axi_rddata(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(9),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(5),
      I4 => p_64_in(6),
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC0CFCFCFCF4FC"
    )
    port map (
      I0 => I5,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O12,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_64_in(4),
      I1 => p_64_in(7),
      I2 => p_64_in(8),
      I3 => p_64_in(9),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\,
      O => ip2axi_rddata(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(14),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8\,
      I4 => I14,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(14),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O48,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(14),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(14),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(4),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\,
      O => ip2axi_rddata(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(15),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8\,
      I4 => I13,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(5),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(15),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O47,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(15),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(15),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(5),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\,
      O => ip2axi_rddata(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7\,
      I4 => I12,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(16),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I26(6),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O50,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(16),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(16),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(16),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(6),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\,
      O => ip2axi_rddata(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(17),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I26(7),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(17),
      I2 => p_64_in(6),
      I3 => I11,
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O49,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(17),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I45(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(17),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\,
      O => ip2axi_rddata(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(18),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I27(0),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(18),
      I2 => p_64_in(6),
      I3 => I22(0),
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O36(0),
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(18),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(0),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(18),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\,
      O => ip2axi_rddata(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(19),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I27(1),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(19),
      I2 => p_64_in(6),
      I3 => I22(1),
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O36(1),
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => O52(19),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(1),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(19),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\,
      O => ip2axi_rddata(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(20),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I27(2),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(20),
      I2 => p_64_in(6),
      I3 => I22(2),
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O36(2),
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(20),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(2),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(20),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\,
      O => ip2axi_rddata(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(21),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I27(3),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(21),
      I2 => p_64_in(6),
      I3 => I22(3),
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O36(3),
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(21),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(3),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(21),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\,
      O => ip2axi_rddata(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7\,
      I4 => I22(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(22),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I27(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O36(4),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(22),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(22),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(22),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(4),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\,
      O => ip2axi_rddata(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7\,
      I4 => I22(5),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(23),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I27(5),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O36(5),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(23),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(23),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => O52(23),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(5),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000020AA"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I2 => I1,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\,
      I4 => p_64_in(3),
      I5 => p_64_in(2),
      O => ip2axi_rddata(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => I2,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\,
      O => ip2axi_rddata(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(6),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(24),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_64_in(1),
      I1 => p_64_in(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(24),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I27(6),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I1 => I23(24),
      I2 => p_64_in(6),
      I3 => I22(6),
      I4 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O36(6),
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(24),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_64_in(9),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axi_lite_rready,
      I2 => axi_lite_reset_n,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I46(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111110001"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      O => ip2axi_rddata(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D0000005D"
    )
    port map (
      I0 => p_64_in(4),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\,
      I4 => I22(7),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\,
      I1 => p_64_in(4),
      I2 => p_64_in(3),
      I3 => O59(25),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I27(7),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O36(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(25),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(25),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => O52(25),
      I3 => p_64_in(9),
      I4 => p_64_in(7),
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A020A020A02"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\,
      I2 => p_64_in(3),
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => ip2axi_rddata(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I31,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(9),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(5),
      I4 => p_64_in(6),
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I33,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\,
      O => ip2axi_rddata(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I6,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => I7,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I34,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I35,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002020200020"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => p_64_in(3),
      I2 => p_64_in(2),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\,
      I4 => I19,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      O => ip2axi_rddata(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(8),
      I1 => O14,
      I2 => p_64_in(9),
      I3 => p_64_in(7),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_64_in(5),
      I1 => p_64_in(6),
      I2 => p_64_in(9),
      I3 => p_64_in(8),
      I4 => p_64_in(7),
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_64_in(5),
      I1 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\,
      I2 => p_64_in(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\,
      I4 => p_64_in(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\,
      O => ip2axi_rddata(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777774777777"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(6),
      I4 => I23(0),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(0),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I30,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(0),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(0),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I36,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000111"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\,
      I3 => p_64_in(3),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\,
      I5 => p_64_in(2),
      O => ip2axi_rddata(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(5),
      I4 => O59(1),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777774777777"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => p_64_in(6),
      I4 => I23(1),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => O52(1),
      I1 => p_64_in(9),
      I2 => p_64_in(7),
      I3 => p_64_in(8),
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(1),
      I3 => p_64_in(8),
      I4 => p_64_in(5),
      I5 => p_64_in(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\,
      I5 => p_64_in(3),
      O => ip2axi_rddata(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF444444444444"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I3 => O59(2),
      I4 => p_64_in(3),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7\,
      I1 => p_64_in(4),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      I3 => I29,
      I4 => p_64_in(6),
      I5 => p_64_in(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(2),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(2),
      I3 => p_64_in(8),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(4),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O52(2),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I37,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
    port map (
      I0 => p_64_in(0),
      I1 => p_64_in(1),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\,
      I3 => p_64_in(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\,
      O => ip2axi_rddata(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF444444444444"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I3 => O59(3),
      I4 => p_64_in(3),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0BB"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I1 => O9,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7\,
      I3 => p_64_in(4),
      I4 => p_64_in(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => p_64_in(3),
      I1 => I23(3),
      I2 => p_64_in(5),
      I3 => p_64_in(6),
      I4 => p_64_in(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(7),
      I1 => p_64_in(9),
      I2 => Q(3),
      I3 => p_64_in(8),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6\,
      I5 => p_64_in(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => p_64_in(4),
      I1 => p_64_in(8),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => O52(3),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => p_64_in(6),
      I1 => p_64_in(5),
      I2 => p_64_in(7),
      I3 => p_64_in(9),
      I4 => I38,
      I5 => p_64_in(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => s_axi_lite_rdata(0),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(10),
      Q => s_axi_lite_rdata(10),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(11),
      Q => s_axi_lite_rdata(11),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(12),
      Q => s_axi_lite_rdata(12),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(13),
      Q => s_axi_lite_rdata(13),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(14),
      Q => s_axi_lite_rdata(14),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(15),
      Q => s_axi_lite_rdata(15),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(16),
      Q => s_axi_lite_rdata(16),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(17),
      Q => s_axi_lite_rdata(17),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(18),
      Q => s_axi_lite_rdata(18),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(19),
      Q => s_axi_lite_rdata(19),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => s_axi_lite_rdata(1),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(20),
      Q => s_axi_lite_rdata(20),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(21),
      Q => s_axi_lite_rdata(21),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(22),
      Q => s_axi_lite_rdata(22),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(23),
      Q => s_axi_lite_rdata(23),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(24),
      Q => s_axi_lite_rdata(24),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(25),
      Q => s_axi_lite_rdata(25),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(26),
      Q => s_axi_lite_rdata(26),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(27),
      Q => s_axi_lite_rdata(27),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(28),
      Q => s_axi_lite_rdata(28),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(29),
      Q => s_axi_lite_rdata(29),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(2),
      Q => s_axi_lite_rdata(2),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(30),
      Q => s_axi_lite_rdata(30),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3\,
      S => p_64_in(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(31),
      Q => s_axi_lite_rdata(31),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => s_axi_lite_rdata(3),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => s_axi_lite_rdata(4),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(5),
      Q => s_axi_lite_rdata(5),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(6),
      Q => s_axi_lite_rdata(6),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(7),
      Q => s_axi_lite_rdata(7),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(8),
      Q => s_axi_lite_rdata(8),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(9),
      Q => s_axi_lite_rdata(9),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
    port map (
      I0 => rvalid,
      I1 => axi_lite_reset_n,
      I2 => s_axi_lite_rready,
      I3 => \^o1\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\,
      Q => \^o1\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => awvalid,
      I1 => axi_lite_reset_n,
      I2 => \^o2\,
      O => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\,
      Q => awvalid_d1,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => rdy,
      I1 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\,
      I2 => s_axi_lite_awaddr(1),
      I3 => axi_lite_reset_n,
      I4 => s_axi_lite_awaddr(0),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => rdy,
      I1 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\,
      I2 => s_axi_lite_awaddr(1),
      I3 => axi_lite_reset_n,
      I4 => s_axi_lite_awaddr(0),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => rdy,
      I1 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\,
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(0),
      I4 => axi_lite_reset_n,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(1),
      I3 => axi_lite_reset_n,
      I4 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(4),
      I2 => s_axi_lite_awaddr(2),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => rdy,
      I1 => I47,
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(3),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => rdy,
      I1 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\,
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(0),
      I4 => axi_lite_reset_n,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => rdy,
      I1 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(1),
      I4 => axi_lite_reset_n,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(4),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(1),
      I2 => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\,
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(2),
      I5 => axi_lite_reset_n,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axi_lite_awaddr(4),
      I1 => s_axi_lite_awaddr(3),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\,
      Q => \^p_2_out\(0),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\,
      Q => \^p_2_out\(4),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\,
      Q => \^p_2_out\(5),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\,
      Q => \^p_2_out\(6),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\,
      Q => \^p_2_out\(7),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\,
      Q => \^p_2_out\(1),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\,
      Q => \^p_2_out\(2),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\,
      Q => \^p_2_out\(3),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
    port map (
      I0 => \^s_axi_lite_wready\,
      I1 => axi_lite_reset_n,
      I2 => s_axi_lite_bready,
      I3 => \^o2\,
      O => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      I2 => axi_lite_reset_n,
      I3 => rdy,
      O => \n_0_GEN_SYNC_WRITE.rdy_i_1\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.rdy_i_1\,
      Q => rdy,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAA0000"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_in_progress,
      I2 => awvalid_d1,
      I3 => awvalid,
      I4 => axi_lite_reset_n,
      I5 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\,
      Q => wr_addr_cap,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_data_cap,
      I1 => wvalid_d1,
      I2 => wvalid,
      I3 => axi_lite_reset_n,
      I4 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\,
      Q => wr_data_cap,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => axi_lite_reset_n,
      I4 => \^o2\,
      O => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\,
      Q => wr_in_progress,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => rdy,
      Q => \^s_axi_lite_wready\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => wvalid,
      I1 => axi_lite_reset_n,
      I2 => \^o2\,
      O => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\,
      Q => wvalid_d1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(0),
      Q => araddr(0),
      R => SR(0)
    );
\araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(1),
      Q => araddr(1),
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(2),
      Q => araddr(2),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(3),
      Q => araddr(3),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(4),
      Q => araddr(4),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(5),
      Q => araddr(5),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(6),
      Q => araddr(6),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(7),
      Q => araddr(7),
      R => SR(0)
    );
\araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(8),
      Q => araddr(8),
      R => SR(0)
    );
\araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(9),
      Q => araddr(9),
      R => SR(0)
    );
arready_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => \^o1\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => arvalid,
      I1 => axi_lite_reset_n,
      I2 => \^o1\,
      O => n_0_arvalid_d1_i_1
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => n_0_arvalid_d1_i_1,
      Q => arvalid_d1,
      R => \<const0>\
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\dmacr_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2FF"
    )
    port map (
      I0 => I18,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(1),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O18
    );
\dmacr_i[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2FF"
    )
    port map (
      I0 => O45,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(1),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O26
    );
\dmacr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I17,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(2),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O17
    );
\dmacr_i[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O44,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(2),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O25
    );
\dmacr_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I16,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(3),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O16
    );
\dmacr_i[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O43,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(3),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O24
    );
\dmacr_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I15,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(4),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O15
    );
\dmacr_i[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O46,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(4),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O23
    );
\dmacr_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I14,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(5),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O13
    );
\dmacr_i[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O48,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(5),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O22
    );
\dmacr_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I13,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(6),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O8
    );
\dmacr_i[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O47,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(6),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O21
    );
\dmacr_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I12,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(7),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O7
    );
\dmacr_i[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O50,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(7),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O20
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I11,
      I1 => \^p_2_out\(0),
      I2 => s_axi_lite_wdata(8),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O6
    );
\dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => O49,
      I1 => \^p_2_out\(4),
      I2 => s_axi_lite_wdata(8),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2__0\,
      O => O19
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => s_axi_lite_wdata(5),
      I1 => s_axi_lite_wdata(2),
      I2 => \^p_2_out\(0),
      I3 => I9,
      O => \n_0_dmacr_i[23]_i_2\
    );
\dmacr_i[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => s_axi_lite_wdata(5),
      I1 => s_axi_lite_wdata(4),
      I2 => \^p_2_out\(4),
      I3 => I10,
      O => \n_0_dmacr_i[23]_i_2__0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8FFF8FFF8"
    )
    port map (
      I0 => \^p_2_out\(0),
      I1 => s_axi_lite_wdata(0),
      I2 => I1,
      I3 => I2,
      I4 => mm2s_soft_reset_done,
      I5 => s2mm_soft_reset_done,
      O => O3
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8FFF8FFF8"
    )
    port map (
      I0 => \^p_2_out\(4),
      I1 => s_axi_lite_wdata(0),
      I2 => I2,
      I3 => I1,
      I4 => mm2s_soft_reset_done,
      I5 => s2mm_soft_reset_done,
      O => O5
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_mm2s_cmdsts_if is
  port (
    p_3_out : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    dma_mm2s_error : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    updt_desc_reg2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC
  );
end axi_dma_0axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of axi_dma_0axi_dma_mm2s_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^dma_mm2s_error\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal mm2s_error0 : STD_LOGIC;
  signal n_0_mm2s_error_i_1 : STD_LOGIC;
  signal n_0_sts_received_i_i_1 : STD_LOGIC;
  signal n_0_sts_tready_i_1 : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  dma_mm2s_error <= \^dma_mm2s_error\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  p_3_out <= \^p_3_out\;
  p_4_out <= \^p_4_out\;
  p_5_out <= \^p_5_out\;
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => s_axis_mm2s_cmd_tvalid_split,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_decerr_i,
      Q => \^p_3_out\,
      R => SR(0)
    );
mm2s_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => mm2s_scndry_resetn,
      I1 => \^dma_mm2s_error\,
      I2 => mm2s_error0,
      O => n_0_mm2s_error_i_1
    );
mm2s_error_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => \out\(0),
      I1 => p_36_out,
      I2 => \^p_3_out\,
      I3 => \^p_4_out\,
      I4 => \^p_5_out\,
      O => mm2s_error0
    );
mm2s_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_mm2s_error_i_1,
      Q => \^dma_mm2s_error\,
      R => \<const0>\
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_interr_i,
      Q => \^p_5_out\,
      R => SR(0)
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_slverr_i,
      Q => \^p_4_out\,
      R => SR(0)
    );
\mm2s_tag_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => D(0),
      R => SR(0)
    );
sts_received_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000E0E0E0"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axis_mm2s_sts_tvalid_int,
      I2 => mm2s_scndry_resetn,
      I3 => updt_desc_reg2(0),
      I4 => s_axis_mm2s_updtsts_tvalid,
      I5 => sts_queue_full,
      O => n_0_sts_received_i_i_1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sts_received_i_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C44"
    )
    port map (
      I0 => \^o1\,
      I1 => mm2s_scndry_resetn,
      I2 => m_axis_mm2s_sts_tvalid_int,
      I3 => \^m_axis_mm2s_sts_tready\,
      O => n_0_sts_tready_i_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sts_tready_i_1,
      Q => \^m_axis_mm2s_sts_tready\,
      R => \<const0>\
    );
\updt_desc_reg2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => mm2s_halt,
      I1 => \^o1\,
      I2 => sts_received_d1,
      O => I5(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_mm2s_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    xb_fifo_full : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
end axi_dma_0axi_dma_mm2s_sm;

architecture STRUCTURE of axi_dma_0axi_dma_mm2s_sm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mm2s_cmnd_wr_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_cmnd_wr_i : signal is true;
  signal \n_0_FSM_onehot_mm2s_cs[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mm2s_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mm2s_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mm2s_cs[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mm2s_cs[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_mm2s_cs_reg[1]\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  attribute keep : string;
  attribute keep of \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\ : label is "yes";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FSM_onehot_mm2s_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FD0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_mm2s_cs_reg[1]\,
      I1 => \^o1\,
      I2 => I7,
      I3 => \n_0_FSM_onehot_mm2s_cs[0]_i_2\,
      I4 => \n_0_FSM_onehot_mm2s_cs[2]_i_4\,
      I5 => \^o2\,
      O => \n_0_FSM_onehot_mm2s_cs[0]_i_1\
    );
\FSM_onehot_mm2s_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00405500"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I1,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_mm2s_cs_reg[1]\,
      O => \n_0_FSM_onehot_mm2s_cs[0]_i_2\
    );
\FSM_onehot_mm2s_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF55000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I1,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_mm2s_cs[2]_i_4\,
      I5 => \n_0_FSM_onehot_mm2s_cs_reg[1]\,
      O => \n_0_FSM_onehot_mm2s_cs[1]_i_1\
    );
\FSM_onehot_mm2s_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00040000"
    )
    port map (
      I0 => I1,
      I1 => \n_0_FSM_onehot_mm2s_cs_reg[1]\,
      I2 => \^o2\,
      I3 => I7,
      I4 => \n_0_FSM_onehot_mm2s_cs[2]_i_4\,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_mm2s_cs[2]_i_2\
    );
\FSM_onehot_mm2s_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCF0FFF5FFF0FF"
    )
    port map (
      I0 => ch1_ftch_queue_empty,
      I1 => I1,
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => I6,
      I5 => I3,
      O => \n_0_FSM_onehot_mm2s_cs[2]_i_4\
    );
\FSM_onehot_mm2s_cs_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_mm2s_cs[0]_i_1\,
      Q => \^o2\,
      S => SR(0)
    );
\FSM_onehot_mm2s_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_mm2s_cs[1]_i_1\,
      Q => \n_0_FSM_onehot_mm2s_cs_reg[1]\,
      R => SR(0)
    );
\FSM_onehot_mm2s_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_mm2s_cs[2]_i_2\,
      Q => \^o1\,
      R => SR(0)
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => I6,
      I1 => I1,
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => I2,
      I5 => xb_fifo_full,
      O => write_cmnd_cmb
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => write_cmnd_cmb,
      Q => mm2s_cmnd_wr_i,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BE8E0000"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      I1 => mm2s_cmnd_wr_i,
      I2 => p_12_out,
      I3 => cmnds_queued_shift(1),
      I4 => mm2s_scndry_resetn,
      I5 => mm2s_stop_i,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEB28E82"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => p_12_out,
      I2 => mm2s_cmnd_wr_i,
      I3 => cmnds_queued_shift(2),
      I4 => cmnds_queued_shift(0),
      I5 => I8,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEB28E82"
    )
    port map (
      I0 => cmnds_queued_shift(2),
      I1 => p_12_out,
      I2 => mm2s_cmnd_wr_i,
      I3 => cmnds_queued_shift(3),
      I4 => cmnds_queued_shift(1),
      I5 => I8,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2820000"
    )
    port map (
      I0 => cmnds_queued_shift(3),
      I1 => p_12_out,
      I2 => mm2s_cmnd_wr_i,
      I3 => cmnds_queued_shift(2),
      I4 => mm2s_scndry_resetn,
      I5 => mm2s_stop_i,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\,
      Q => cmnds_queued_shift(0),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\,
      Q => cmnds_queued_shift(1),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\,
      Q => cmnds_queued_shift(2),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\,
      Q => cmnds_queued_shift(3),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
all_is_idle_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
    port map (
      I0 => p_59_out,
      I1 => cmnds_queued_shift(0),
      I2 => p_53_out,
      I3 => \^o2\,
      I4 => \^o1\,
      I5 => I5,
      O => \^o3\
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => \^o3\,
      I1 => mm2s_stop_i,
      I2 => mm2s_halt_cmplt,
      I3 => I4,
      O => mm2s_halted_set0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_mm2s_sts_mngr is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of axi_dma_0axi_dma_mm2s_sts_mngr is
  signal \<const1>\ : STD_LOGIC;
  signal all_is_idle_d1 : STD_LOGIC;
  signal mm2s_halted_clr : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_all_idle,
      Q => all_is_idle_d1,
      R => SR(0)
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => mm2s_halted_clr,
      I1 => I4,
      I2 => m_axi_sg_aresetn,
      I3 => mm2s_halted_set,
      O => O1
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000E0000000A00"
    )
    port map (
      I0 => I5,
      I1 => I1,
      I2 => mm2s_halted_set,
      I3 => m_axi_sg_aresetn,
      I4 => all_is_idle_d1,
      I5 => mm2s_all_idle,
      O => O2
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => mm2s_halted_clr,
      R => SR(0)
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_halted_set0,
      Q => mm2s_halted_set,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_register is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    mm2s_irqdelay_wren : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    queue_sinit : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    soft_reset_re0_0 : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O54 : out STD_LOGIC;
    p_23_out_1 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O59 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 28 downto 0 );
    p_36_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_delay_cnt_en : in STD_LOGIC;
    I22 : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I23 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    ch1_nxtdesc_wren : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end axi_dma_0axi_dma_register;

architecture STRUCTURE of axi_dma_0axi_dma_register is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o27\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o36\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut04_out : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \^mm2s_irqdelay_wren\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal n_0_dly_irq_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[4]_i_1\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_introut_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_2 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_3 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_4 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_2 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_3 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_4 : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \^p_23_out_1\ : STD_LOGIC;
  signal \^queue_sinit\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_MM2S.queue_dout_new[90]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dmacr_i[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair31";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of mm2s_cmnd_data_inferred_i_1 : label is true;
  attribute SOFT_HLUTNM of mm2s_cmnd_data_inferred_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of soft_reset_re_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \soft_reset_re_i_1__0\ : label is "soft_lutpair30";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22(7 downto 0) <= \^o22\(7 downto 0);
  O27 <= \^o27\;
  O3 <= \^o3\;
  O34 <= \^o34\;
  O35 <= \^o35\;
  O36 <= \^o36\;
  O37 <= \^o37\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(25 downto 0) <= \^q\(25 downto 0);
  mm2s_irqdelay_wren <= \^mm2s_irqdelay_wren\;
  p_23_out_1 <= \^p_23_out_1\;
  queue_sinit <= \^queue_sinit\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I12,
      Q => tailpntr_updated_d1,
      R => \<const0>\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
    port map (
      I0 => \^o1\,
      I1 => p_36_out,
      I2 => \^o21\,
      I3 => p_2_out(2),
      I4 => \^o3\,
      I5 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => \^o21\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(4),
      Q => O59(4),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(5),
      Q => O59(5),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(6),
      Q => O59(6),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(7),
      Q => O59(7),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(8),
      Q => O59(8),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(9),
      Q => O59(9),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(10),
      Q => O59(10),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(11),
      Q => O59(11),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(12),
      Q => O59(12),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(13),
      Q => O59(13),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(14),
      Q => O59(14),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(15),
      Q => O59(15),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(16),
      Q => O59(16),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(17),
      Q => O59(17),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(18),
      Q => O59(18),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(19),
      Q => O59(19),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(20),
      Q => O59(20),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(21),
      Q => O59(21),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(22),
      Q => O59(22),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(23),
      Q => O59(23),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(24),
      Q => O59(24),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(25),
      Q => O59(25),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(0),
      Q => O59(0),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(1),
      Q => O59(1),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(2),
      Q => O59(2),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => D(3),
      Q => O59(3),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => error_pointer_set,
      I2 => \^o21\,
      O => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\,
      Q => error_pointer_set,
      R => \<const0>\
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(7),
      Q => \^q\(4),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(8),
      Q => \^q\(5),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(9),
      Q => \^q\(6),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(10),
      Q => \^q\(7),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(11),
      Q => \^q\(8),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(12),
      Q => \^q\(9),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(13),
      Q => \^q\(10),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(14),
      Q => \^q\(11),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(15),
      Q => \^q\(12),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(16),
      Q => \^q\(13),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(17),
      Q => \^q\(14),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(18),
      Q => \^q\(15),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(19),
      Q => \^q\(16),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(20),
      Q => \^q\(17),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(21),
      Q => \^q\(18),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(22),
      Q => \^q\(19),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(23),
      Q => \^q\(20),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(24),
      Q => \^q\(21),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(25),
      Q => \^q\(22),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(26),
      Q => \^q\(23),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(27),
      Q => \^q\(24),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(28),
      Q => \^q\(25),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(3),
      Q => \^q\(0),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(4),
      Q => \^q\(1),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(5),
      Q => \^q\(2),
      R => I3(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(6),
      Q => \^q\(3),
      R => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o27\,
      I1 => \^mm2s_irqdelay_wren\,
      I2 => ch1_delay_cnt_en,
      I3 => I22,
      O => O26(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => p_44_out,
      I3 => \^o1\,
      I4 => \^o12\,
      O => \^o27\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \^o27\,
      I1 => \^mm2s_irqdelay_wren\,
      I2 => ch1_delay_cnt_en,
      I3 => I22,
      I4 => \^p_23_out_1\,
      O => O57(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500000000000000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\,
      I1 => \^o22\(6),
      I2 => I27(3),
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\,
      I4 => I28,
      I5 => I29,
      O => \^p_23_out_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o22\(1),
      I1 => \^o22\(0),
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\,
      I1 => I30,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o22\(3),
      I1 => \^o22\(2),
      I2 => \^o22\(6),
      I3 => \^o22\(7),
      I4 => \^o22\(4),
      I5 => \^o22\(5),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => \^o22\(4),
      I1 => I27(2),
      I2 => \^o22\(2),
      I3 => I27(1),
      I4 => \^o22\(7),
      I5 => I27(4),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => \^o22\(7),
      I1 => I27(4),
      I2 => I27(2),
      I3 => \^o22\(4),
      I4 => I27(0),
      I5 => \^o22\(1),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\
    );
\GEN_MM2S.queue_dout_new[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
    port map (
      I0 => \^o1\,
      I1 => p_13_out,
      I2 => mm2s_stop_i,
      I3 => m_axi_sg_aresetn,
      O => \^queue_sinit\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFEECEEECEEECE"
    )
    port map (
      I0 => ch1_sg_idle,
      I1 => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\,
      I2 => tailpntr_updated_d1,
      I3 => tailpntr_updated_d2,
      I4 => \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out\,
      I5 => ch1_nxtdesc_wren,
      O => O54
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(12),
      I1 => \out\(12),
      I2 => \^q\(13),
      I3 => \out\(13),
      I4 => \out\(14),
      I5 => \^q\(14),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(11),
      I1 => \out\(11),
      I2 => \^q\(9),
      I3 => \out\(9),
      I4 => \out\(10),
      I5 => \^q\(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(6),
      I1 => \out\(6),
      I2 => \^q\(7),
      I3 => \out\(7),
      I4 => \out\(8),
      I5 => \^q\(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(4),
      I1 => \out\(4),
      I2 => \^q\(5),
      I3 => \out\(5),
      I4 => \out\(3),
      I5 => \^q\(3),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => \^q\(1),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \^q\(2),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^queue_sinit\,
      I1 => \^o1\,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(21),
      I1 => \out\(21),
      I2 => \^q\(22),
      I3 => \out\(22),
      I4 => \out\(23),
      I5 => \^q\(23),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(18),
      I1 => \out\(18),
      I2 => \^q\(19),
      I3 => \out\(19),
      I4 => \out\(20),
      I5 => \^q\(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(17),
      I1 => \out\(17),
      I2 => \^q\(15),
      I3 => \out\(15),
      I4 => \out\(16),
      I5 => \^q\(16),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED\(3),
      CO(2) => \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => I21(0),
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\,
      S(1 downto 0) => S(1 downto 0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dly_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8A8A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o12\,
      I2 => p_44_out,
      I3 => p_2_out(1),
      I4 => s_axi_lite_wdata(10),
      O => n_0_dly_irq_i_1
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dly_irq_i_1,
      Q => \^o12\,
      R => \<const0>\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^o7\,
      R => \<const0>\
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^o5\,
      R => \<const0>\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^o6\,
      R => \<const0>\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      I2 => \^o1\,
      I3 => p_2_out(0),
      I4 => s_axi_lite_wdata(0),
      O => O15
    );
\dmacr_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o16\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(9),
      O => \n_0_dmacr_i[12]_i_1\
    );
\dmacr_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o17\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(10),
      O => \n_0_dmacr_i[13]_i_1\
    );
\dmacr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o18\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(11),
      O => \n_0_dmacr_i[14]_i_1\
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s_axi_lite_wdata(16),
      I2 => s_axi_lite_wdata(15),
      I3 => s_axi_lite_wdata(20),
      I4 => s_axi_lite_wdata(19),
      I5 => s_axi_lite_wdata(13),
      O => O23
    );
\dmacr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o19\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(1),
      O => \n_0_dmacr_i[3]_i_1\
    );
\dmacr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o20\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(2),
      O => \n_0_dmacr_i[4]_i_1\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^o1\,
      R => \<const0>\
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[12]_i_1\,
      Q => \^o16\,
      R => \<const0>\
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[13]_i_1\,
      Q => \^o17\,
      R => \<const0>\
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[14]_i_1\,
      Q => \^o18\,
      R => \<const0>\
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I20,
      Q => \^o36\,
      R => \<const0>\
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I19,
      Q => \^o35\,
      R => \<const0>\
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I18,
      Q => \^o34\,
      R => \<const0>\
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I17,
      Q => \^o39\,
      R => \<const0>\
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I16,
      Q => \^o38\,
      R => \<const0>\
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I15,
      Q => \^o37\,
      R => \<const0>\
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I14,
      Q => \^o40\,
      R => \<const0>\
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I13,
      Q => \^o41\,
      R => \<const0>\
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(21),
      Q => \^o22\(0),
      R => I3(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(22),
      Q => \^o22\(1),
      R => I3(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(23),
      Q => \^o22\(2),
      R => I3(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(24),
      Q => \^o22\(3),
      R => I3(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(25),
      Q => \^o22\(4),
      R => I3(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(26),
      Q => \^o22\(5),
      R => I3(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o2\,
      R => \<const0>\
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(27),
      Q => \^o22\(6),
      R => I3(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(28),
      Q => \^o22\(7),
      R => I3(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[3]_i_1\,
      Q => \^o19\,
      R => \<const0>\
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[4]_i_1\,
      Q => \^o20\,
      R => \<const0>\
    );
err_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A008A888A888A88"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o13\,
      I2 => error_d1,
      I3 => \^o14\,
      I4 => p_2_out(1),
      I5 => s_axi_lite_wdata(11),
      O => n_0_err_irq_i_1
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_err_irq_i_1,
      Q => \^o13\,
      R => \<const0>\
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o5\,
      I2 => \^o9\,
      I3 => \^o8\,
      I4 => \^o10\,
      I5 => \^o7\,
      O => \^o14\
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^o14\,
      Q => error_d1,
      R => I3(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^o3\,
      R => \<const0>\
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I5,
      Q => O4,
      R => \<const0>\
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      I2 => introut04_out,
      O => n_0_introut_i_1
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^o16\,
      I1 => \^o11\,
      I2 => \^o12\,
      I3 => \^o17\,
      I4 => \^o13\,
      I5 => \^o18\,
      O => introut04_out
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_introut_i_1,
      Q => mm2s_introut,
      R => \<const0>\
    );
ioc_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8A8A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o11\,
      I2 => p_45_out,
      I3 => p_2_out(1),
      I4 => s_axi_lite_wdata(9),
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_ioc_irq_i_1,
      Q => \^o11\,
      R => \<const0>\
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => p_2_out(0),
      I1 => n_0_irqdelay_wren_i_2,
      I2 => n_0_irqdelay_wren_i_3,
      I3 => n_0_irqdelay_wren_i_4,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o22\(5),
      I1 => s_axi_lite_wdata(26),
      I2 => \^o22\(4),
      I3 => s_axi_lite_wdata(25),
      I4 => s_axi_lite_wdata(24),
      I5 => \^o22\(3),
      O => n_0_irqdelay_wren_i_2
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o22\(2),
      I1 => s_axi_lite_wdata(23),
      I2 => \^o22\(1),
      I3 => s_axi_lite_wdata(22),
      I4 => s_axi_lite_wdata(21),
      I5 => \^o22\(0),
      O => n_0_irqdelay_wren_i_3
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(27),
      I1 => \^o22\(6),
      I2 => s_axi_lite_wdata(28),
      I3 => \^o22\(7),
      O => n_0_irqdelay_wren_i_4
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => irqdelay_wren0,
      Q => \^mm2s_irqdelay_wren\,
      R => I3(0)
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => p_2_out(0),
      I1 => n_0_irqthresh_wren_i_2,
      I2 => n_0_irqthresh_wren_i_3,
      I3 => n_0_irqthresh_wren_i_4,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => \^o37\,
      I2 => s_axi_lite_wdata(17),
      I3 => \^o38\,
      I4 => \^o39\,
      I5 => s_axi_lite_wdata(16),
      O => n_0_irqthresh_wren_i_2
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => \^o34\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o35\,
      I4 => \^o36\,
      I5 => s_axi_lite_wdata(13),
      O => n_0_irqthresh_wren_i_3
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o40\,
      I1 => s_axi_lite_wdata(19),
      I2 => \^o41\,
      I3 => s_axi_lite_wdata(20),
      O => n_0_irqthresh_wren_i_4
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => irqthresh_wren0,
      Q => mm2s_irqthresh_wren,
      R => I3(0)
    );
mm2s_cmnd_data_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o19\,
      O => in0(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I11,
      Q => \^o10\,
      R => \<const0>\
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => I3(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^o8\,
      R => \<const0>\
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10,
      Q => \^o9\,
      R => \<const0>\
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o5\,
      I2 => p_50_out,
      I3 => p_49_out,
      I4 => p_51_out,
      I5 => \^o7\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => I3(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => I23,
      I2 => soft_reset_d1,
      O => soft_reset_re0
    );
\soft_reset_re_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => I23,
      I2 => soft_reset_d1,
      O => soft_reset_re0_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_register_s2mm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_irqthresh_wren : out STD_LOGIC;
    s2mm_irqdelay_wren : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    soft_reset : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    I10 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    sg_ftch_error0_2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    I21 : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 28 downto 0 );
    p_8_out : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_cnt_en : in STD_LOGIC;
    I24 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I26 : in STD_LOGIC;
    s_axis_ftch_cmd_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_nxtdesc_wren : in STD_LOGIC;
    I27 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    I31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma_s2mm_error : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I28 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end axi_dma_0axi_dma_register_s2mm;

architecture STRUCTURE of axi_dma_0axi_dma_register_s2mm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut04_out : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_0_dly_irq_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_irq_i_1__0\ : STD_LOGIC;
  signal \n_0_introut_i_1__0\ : STD_LOGIC;
  signal \n_0_ioc_irq_i_1__0\ : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_2__0\ : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_3__0\ : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_4__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_2__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_3__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_4__0\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \^s2mm_irqdelay_wren\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dmacr_i[3]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \introut_i_1__0\ : label is "soft_lutpair17";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of s2mm_cmnd_data_inferred_i_1 : label is true;
  attribute SOFT_HLUTNM of s2mm_cmnd_data_inferred_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of soft_reset_d1_i_1 : label is "soft_lutpair16";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O33 <= \^o33\;
  O35 <= \^o35\;
  O36(7 downto 0) <= \^o36\(7 downto 0);
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(25 downto 0) <= \^q\(25 downto 0);
  s2mm_irqdelay_wren <= \^s2mm_irqdelay_wren\;
\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \^o33\,
      I1 => I26,
      I2 => s_axis_ftch_cmd_tdata(0),
      O => O32
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(3),
      O => \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\,
      Q => tailpntr_updated_d1,
      R => \<const0>\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD5D5D5"
    )
    port map (
      I0 => \^o25\,
      I1 => p_8_out,
      I2 => \^o1\,
      I3 => p_2_out(2),
      I4 => \^o11\,
      I5 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => \^o25\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(4),
      Q => O52(4),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(5),
      Q => O52(5),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(6),
      Q => O52(6),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(7),
      Q => O52(7),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(8),
      Q => O52(8),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(9),
      Q => O52(9),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(10),
      Q => O52(10),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(11),
      Q => O52(11),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(12),
      Q => O52(12),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(13),
      Q => O52(13),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(14),
      Q => O52(14),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(15),
      Q => O52(15),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(16),
      Q => O52(16),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(17),
      Q => O52(17),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(18),
      Q => O52(18),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(19),
      Q => O52(19),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(20),
      Q => O52(20),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(21),
      Q => O52(21),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(22),
      Q => O52(22),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(23),
      Q => O52(23),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(24),
      Q => O52(24),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(25),
      Q => O52(25),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(0),
      Q => O52(0),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(1),
      Q => O52(1),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(2),
      Q => O52(2),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => I33(3),
      Q => O52(3),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => error_pointer_set,
      I2 => \^o25\,
      O => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\,
      Q => error_pointer_set,
      R => \<const0>\
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(7),
      Q => \^q\(4),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(8),
      Q => \^q\(5),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(9),
      Q => \^q\(6),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(10),
      Q => \^q\(7),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(11),
      Q => \^q\(8),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(12),
      Q => \^q\(9),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(13),
      Q => \^q\(10),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(14),
      Q => \^q\(11),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(15),
      Q => \^q\(12),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(16),
      Q => \^q\(13),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(17),
      Q => \^q\(14),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(18),
      Q => \^q\(15),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(19),
      Q => \^q\(16),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(20),
      Q => \^q\(17),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(21),
      Q => \^q\(18),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(22),
      Q => \^q\(19),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(23),
      Q => \^q\(20),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(24),
      Q => \^q\(21),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(25),
      Q => \^q\(22),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(26),
      Q => \^q\(23),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(27),
      Q => \^q\(24),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(28),
      Q => \^q\(25),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(3),
      Q => \^q\(0),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(4),
      Q => \^q\(1),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(5),
      Q => \^q\(2),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => s_axi_lite_wdata(6),
      Q => \^q\(3),
      R => I2(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o30\,
      I1 => \^s2mm_irqdelay_wren\,
      I2 => ch2_delay_cnt_en,
      I3 => I24,
      O => O29(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
    port map (
      I0 => \^o31\,
      I1 => m_axi_sg_aresetn,
      I2 => \^o1\,
      I3 => \^o7\,
      I4 => p_17_out,
      O => \^o30\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \^o30\,
      I1 => \^s2mm_irqdelay_wren\,
      I2 => ch2_delay_cnt_en,
      I3 => I24,
      I4 => p_15_out,
      O => O58(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000820082"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8\,
      I1 => I31(0),
      I2 => \^o36\(3),
      I3 => I24,
      I4 => I31(1),
      I5 => \^o36\(4),
      O => O55
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o36\(1),
      I1 => \^o36\(0),
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9\,
      O => \^o31\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
    port map (
      I0 => \^o36\(7),
      I1 => I31(3),
      I2 => I31(2),
      I3 => \^o36\(6),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o36\(3),
      I1 => \^o36\(2),
      I2 => \^o36\(6),
      I3 => \^o36\(7),
      I4 => \^o36\(4),
      I5 => \^o36\(5),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9\
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => dma_s2mm_error,
      I1 => p_27_out,
      I2 => \^o2\,
      I3 => I28,
      O => O56
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFF8F8F0F8"
    )
    port map (
      I0 => ch2_nxtdesc_wren,
      I1 => \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out\,
      I2 => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\,
      I3 => tailpntr_updated_d1,
      I4 => tailpntr_updated_d2,
      I5 => I27,
      O => O34
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(12),
      I1 => I25(12),
      I2 => \^q\(13),
      I3 => I25(13),
      I4 => I25(14),
      I5 => \^q\(14),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(11),
      I1 => I25(11),
      I2 => \^q\(9),
      I3 => I25(9),
      I4 => I25(10),
      I5 => \^q\(10),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(6),
      I1 => I25(6),
      I2 => \^q\(7),
      I3 => I25(7),
      I4 => I25(8),
      I5 => \^q\(8),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I25(3),
      I2 => \^q\(4),
      I3 => I25(4),
      I4 => I25(5),
      I5 => \^q\(5),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I25(1),
      I2 => \^q\(2),
      I3 => I25(2),
      I4 => I25(0),
      I5 => \^q\(0),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => queue_sinit2,
      I1 => \^o1\,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(21),
      I1 => I25(21),
      I2 => \^q\(22),
      I3 => I25(22),
      I4 => I25(23),
      I5 => \^q\(23),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(18),
      I1 => I25(18),
      I2 => \^q\(19),
      I3 => I25(19),
      I4 => I25(20),
      I5 => \^q\(20),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(17),
      I1 => I25(17),
      I2 => \^q\(15),
      I3 => I25(15),
      I4 => I25(16),
      I5 => \^q\(16),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => I23(0),
      S(1) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\,
      S(1 downto 0) => I22(1 downto 0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\dly_irq_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8A8A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o7\,
      I2 => p_17_out,
      I3 => p_2_out(1),
      I4 => s_axi_lite_wdata(10),
      O => \n_0_dly_irq_i_1__0\
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dly_irq_i_1__0\,
      Q => \^o7\,
      R => \<const0>\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I15,
      Q => \^o5\,
      R => \<const0>\
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I13,
      Q => \^o3\,
      R => \<const0>\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I14,
      Q => \^o4\,
      R => \<const0>\
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I20,
      I1 => \^o9\,
      I2 => mm2s_stop,
      I3 => \^o2\,
      I4 => I21,
      O => O23
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      I2 => \^o1\,
      I3 => p_2_out(0),
      I4 => s_axi_lite_wdata(0),
      O => O24
    );
\dmacr_i[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o26\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(9),
      O => \n_0_dmacr_i[12]_i_1__0\
    );
\dmacr_i[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o27\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(10),
      O => \n_0_dmacr_i[13]_i_1__0\
    );
\dmacr_i[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o28\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(11),
      O => \n_0_dmacr_i[14]_i_1__0\
    );
\dmacr_i[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s_axi_lite_wdata(14),
      I2 => s_axi_lite_wdata(13),
      I3 => s_axi_lite_wdata(15),
      I4 => s_axi_lite_wdata(20),
      I5 => s_axi_lite_wdata(19),
      O => O37
    );
\dmacr_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o35\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(1),
      O => \n_0_dmacr_i[3]_i_1__0\
    );
\dmacr_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
    port map (
      I0 => \^o33\,
      I1 => m_axi_sg_aresetn,
      I2 => p_2_out(0),
      I3 => s_axi_lite_wdata(2),
      O => \n_0_dmacr_i[4]_i_1__0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10,
      Q => \^o1\,
      R => \<const0>\
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[12]_i_1__0\,
      Q => \^o26\,
      R => \<const0>\
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[13]_i_1__0\,
      Q => \^o27\,
      R => \<const0>\
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[14]_i_1__0\,
      Q => \^o28\,
      R => \<const0>\
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I19,
      Q => \^o22\,
      R => \<const0>\
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^o21\,
      R => \<const0>\
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^o20\,
      R => \<const0>\
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^o19\,
      R => \<const0>\
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^o15\,
      R => \<const0>\
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^o14\,
      R => \<const0>\
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^o13\,
      R => \<const0>\
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^o10\,
      R => \<const0>\
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(21),
      Q => \^o36\(0),
      R => I2(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(22),
      Q => \^o36\(1),
      R => I2(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(23),
      Q => \^o36\(2),
      R => I2(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(24),
      Q => \^o36\(3),
      R => I2(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(25),
      Q => \^o36\(4),
      R => I2(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(26),
      Q => \^o36\(5),
      R => I2(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^o2\,
      R => \<const0>\
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(27),
      Q => \^o36\(6),
      R => I2(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(28),
      Q => \^o36\(7),
      R => I2(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[3]_i_1__0\,
      Q => \^o35\,
      R => \<const0>\
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_dmacr_i[4]_i_1__0\,
      Q => \^o33\,
      R => \<const0>\
    );
\err_irq_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A008A888A888A88"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o8\,
      I2 => error_d1,
      I3 => \^o9\,
      I4 => p_2_out(1),
      I5 => s_axi_lite_wdata(11),
      O => \n_0_err_irq_i_1__0\
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_err_irq_i_1__0\,
      Q => \^o8\,
      R => \<const0>\
    );
\error_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => \^o17\,
      I3 => \^o16\,
      I4 => \^o18\,
      I5 => \^o5\,
      O => \^o9\
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^o9\,
      Q => error_d1,
      R => I2(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I11,
      Q => \^o11\,
      R => \<const0>\
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I12,
      Q => O12,
      R => \<const0>\
    );
\introut_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      I2 => introut04_out,
      O => \n_0_introut_i_1__0\
    );
\introut_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^o26\,
      I1 => \^o6\,
      I2 => \^o7\,
      I3 => \^o27\,
      I4 => \^o8\,
      I5 => \^o28\,
      O => introut04_out
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_introut_i_1__0\,
      Q => s2mm_introut,
      R => \<const0>\
    );
\ioc_irq_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8A8A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o6\,
      I2 => p_18_out,
      I3 => p_2_out(1),
      I4 => s_axi_lite_wdata(9),
      O => \n_0_ioc_irq_i_1__0\
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_ioc_irq_i_1__0\,
      Q => \^o6\,
      R => \<const0>\
    );
\irqdelay_wren_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => p_2_out(0),
      I1 => \n_0_irqdelay_wren_i_2__0\,
      I2 => \n_0_irqdelay_wren_i_3__0\,
      I3 => \n_0_irqdelay_wren_i_4__0\,
      O => irqdelay_wren0
    );
\irqdelay_wren_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o36\(3),
      I1 => s_axi_lite_wdata(24),
      I2 => \^o36\(5),
      I3 => s_axi_lite_wdata(26),
      I4 => s_axi_lite_wdata(25),
      I5 => \^o36\(4),
      O => \n_0_irqdelay_wren_i_2__0\
    );
\irqdelay_wren_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o36\(2),
      I1 => s_axi_lite_wdata(23),
      I2 => \^o36\(1),
      I3 => s_axi_lite_wdata(22),
      I4 => s_axi_lite_wdata(21),
      I5 => \^o36\(0),
      O => \n_0_irqdelay_wren_i_3__0\
    );
\irqdelay_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(28),
      I1 => \^o36\(7),
      I2 => s_axi_lite_wdata(27),
      I3 => \^o36\(6),
      O => \n_0_irqdelay_wren_i_4__0\
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => irqdelay_wren0,
      Q => \^s2mm_irqdelay_wren\,
      R => I2(0)
    );
\irqthresh_wren_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => p_2_out(0),
      I1 => \n_0_irqthresh_wren_i_2__0\,
      I2 => \n_0_irqthresh_wren_i_3__0\,
      I3 => \n_0_irqthresh_wren_i_4__0\,
      O => irqthresh_wren0
    );
\irqthresh_wren_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(16),
      I1 => \^o19\,
      I2 => s_axi_lite_wdata(18),
      I3 => \^o14\,
      I4 => \^o15\,
      I5 => s_axi_lite_wdata(17),
      O => \n_0_irqthresh_wren_i_2__0\
    );
\irqthresh_wren_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => \^o20\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o21\,
      I4 => \^o22\,
      I5 => s_axi_lite_wdata(13),
      O => \n_0_irqthresh_wren_i_3__0\
    );
\irqthresh_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o10\,
      I1 => s_axi_lite_wdata(20),
      I2 => \^o13\,
      I3 => s_axi_lite_wdata(19),
      O => \n_0_irqthresh_wren_i_4__0\
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => irqthresh_wren0,
      Q => s2mm_irqthresh_wren,
      R => I2(0)
    );
s2mm_cmnd_data_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o35\,
      O => O53(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I18,
      Q => \^o18\,
      R => \<const0>\
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sg_ftch_error0_2,
      Q => sg_ftch_error,
      R => I2(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I16,
      Q => \^o16\,
      R => \<const0>\
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I17,
      Q => \^o17\,
      R => \<const0>\
    );
\sg_updt_error_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => p_23_out,
      I3 => p_22_out,
      I4 => p_24_out,
      I5 => \^o5\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => I2(0)
    );
soft_reset_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => I28,
      O => soft_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_reset is
  port (
    s_soft_reset_i : out STD_LOGIC;
    assert_sftrst_d1 : out STD_LOGIC;
    min_assert_sftrst : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    O1 : out STD_LOGIC;
    s2mm_prmry_resetn : out STD_LOGIC;
    O2 : out STD_LOGIC;
    fifo_sinit : out STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_aresetn : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    soft_reset_re0_0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_hrdresetn : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    updtptr_tlast_1 : in STD_LOGIC;
    m_axis_ch2_ftch_tvalid_new : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
end axi_dma_0axi_dma_reset;

architecture STRUCTURE of axi_dma_0axi_dma_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^min_assert_sftrst\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.halt_i_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\ : STD_LOGIC;
  signal \^s2mm_halt\ : STD_LOGIC;
  signal \^s_soft_reset_i\ : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\ : label is "soft_lutpair1";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.scndry_resetn_i_1\ : label is "soft_lutpair3";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.sft_rst_dly1_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \counter[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dma_decerr_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dma_interr_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dma_interr_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dma_slverr_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dma_slverr_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of m_axis_ftch_sts_tready_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \updt_desc_reg0[32]_i_1__0\ : label is "soft_lutpair7";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  min_assert_sftrst <= \^min_assert_sftrst\;
  s2mm_halt <= \^s2mm_halt\;
  s_soft_reset_i <= \^s_soft_reset_i\;
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => fifo_sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \^s2mm_halt\,
      I1 => p_13_out,
      I2 => sts_received_d1,
      I3 => \^o1\,
      O => O13(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\,
      Q => s2mm_sts_reset_out_n,
      R => \<const0>\
    );
\GNE_SYNC_RESET.halt_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => \^min_assert_sftrst\,
      I2 => m_axi_sg_hrdresetn,
      I3 => \^s2mm_halt\,
      I4 => s2mm_stop,
      I5 => soft_reset_re,
      O => \n_0_GNE_SYNC_RESET.halt_i_i_1__0\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.halt_i_i_1__0\,
      Q => \^s2mm_halt\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i_d1,
      I3 => \^s_soft_reset_i\,
      O => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\,
      Q => \^min_assert_sftrst\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^min_assert_sftrst\,
      I1 => m_axi_sg_hrdresetn,
      I2 => \^s_soft_reset_i\,
      O => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\,
      Q => s2mm_prmry_reset_out_n,
      R => \<const0>\
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\,
      Q => s2mm_prmry_resetn,
      R => I1
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => I10,
      I1 => I11,
      I2 => \^s_soft_reset_i\,
      I3 => soft_reset,
      I4 => s2mm_halt_cmplt,
      I5 => s2mm_all_idle,
      O => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\,
      Q => \^s_soft_reset_i\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.scndry_resetn_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => \^min_assert_sftrst\,
      O => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\,
      Q => \^o1\,
      R => I1
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => s2mm_all_idle,
      I1 => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      I2 => s_soft_reset_i_d1,
      I3 => \^s_soft_reset_i\,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => s_soft_reset_i_d1,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^min_assert_sftrst\,
      Q => assert_sftrst_d1,
      R => \<const0>\
    );
\counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => \^o2\,
      O => O10
    );
\dma_decerr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I6,
      I2 => p_46_out,
      O => O6
    );
\dma_decerr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I9,
      I2 => p_19_out,
      O => O9
    );
\dma_interr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I4,
      I2 => p_48_out,
      O => O4
    );
\dma_interr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => p_21_out,
      O => O7
    );
\dma_slverr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I5,
      I2 => p_47_out,
      O => O5
    );
\dma_slverr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o2\,
      I1 => I8,
      I2 => p_20_out,
      O => O8
    );
m_axis_ftch_sts_tready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      O => \^o2\
    );
s_axis_s2mm_sts_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      O => s_axis_s2mm_sts_tready
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^s_soft_reset_i\,
      Q => s_soft_reset_i_d1,
      R => \<const0>\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => m_axi_sg_hrdresetn,
      I1 => \^min_assert_sftrst\,
      I2 => \^s_soft_reset_i\,
      O => s2mm_aresetn
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => soft_reset_re0_0,
      Q => soft_reset_re,
      R => \<const0>\
    );
\updt_desc_reg0[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o1\,
      I1 => updtptr_tlast_1,
      I2 => m_axis_ch2_ftch_tvalid_new,
      O => O12
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_reset_31 is
  port (
    assert_sftrst_d1 : out STD_LOGIC;
    min_assert_sftrst : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_prmry_resetn : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    dm_resetn : out STD_LOGIC;
    mm2s_aresetn : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_sg_hrdresetn : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    updtptr_tlast : in STD_LOGIC;
    m_axis_ch1_ftch_tvalid_new : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    min_assert_sftrst_0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_dma_reset_31 : entity is "axi_dma_reset";
end axi_dma_0axi_dma_reset_31;

architecture STRUCTURE of axi_dma_0axi_dma_reset_31 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^min_assert_sftrst\ : STD_LOGIC;
  signal \^mm2s_halt\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.halt_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\ : STD_LOGIC;
  signal s_soft_reset_i_0 : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1\ : label is "soft_lutpair11";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : label is "soft_lutpair8";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.scndry_resetn_i_2\ : label is "soft_lutpair10";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.sft_rst_dly1_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \updt_desc_reg0[32]_i_1\ : label is "soft_lutpair11";
begin
  O1 <= \^o1\;
  min_assert_sftrst <= \^min_assert_sftrst\;
  mm2s_halt <= \^mm2s_halt\;
\FSM_onehot_mm2s_cs[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => O3(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => s2mm_scndry_resetn,
      O => O2(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\,
      Q => mm2s_cntrl_reset_out_n,
      R => \<const0>\
    );
\GNE_SYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
    port map (
      I0 => s_soft_reset_i_0,
      I1 => \^min_assert_sftrst\,
      I2 => m_axi_sg_hrdresetn,
      I3 => \^mm2s_halt\,
      I4 => mm2s_stop,
      I5 => soft_reset_re,
      O => \n_0_GNE_SYNC_RESET.halt_i_i_1\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.halt_i_i_1\,
      Q => \^mm2s_halt\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => sft_rst_dly7,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i_0,
      O => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\,
      Q => \^min_assert_sftrst\,
      R => \<const0>\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^min_assert_sftrst\,
      I1 => m_axi_sg_hrdresetn,
      I2 => s_soft_reset_i_0,
      O => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\,
      Q => mm2s_prmry_reset_out_n,
      R => \<const0>\
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\,
      Q => mm2s_prmry_resetn,
      R => I1
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => s_soft_reset_i_0,
      I3 => soft_reset,
      I4 => mm2s_halt_cmplt,
      I5 => mm2s_all_idle,
      O => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\,
      Q => s_soft_reset_i_0,
      R => \<const0>\
    );
\GNE_SYNC_RESET.scndry_resetn_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_soft_reset_i_0,
      I1 => \^min_assert_sftrst\,
      O => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\,
      Q => \^o1\,
      R => I1
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => mm2s_all_idle,
      I1 => sft_rst_dly1,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i_0,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\,
      Q => sft_rst_dly1,
      R => \<const0>\
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_soft_reset_i_0,
      I1 => s_soft_reset_i_d1,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^min_assert_sftrst\,
      Q => assert_sftrst_d1,
      R => \<const0>\
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_soft_reset_i_0,
      Q => s_soft_reset_i_d1,
      R => \<const0>\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F0000"
    )
    port map (
      I0 => s_soft_reset_i_0,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i,
      I3 => min_assert_sftrst_0,
      I4 => m_axi_sg_hrdresetn,
      O => dm_resetn
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => m_axi_sg_hrdresetn,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i_0,
      O => mm2s_aresetn
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => soft_reset,
      Q => soft_reset_d1,
      R => \<const0>\
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => \<const0>\
    );
\updt_desc_reg0[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o1\,
      I1 => updtptr_tlast,
      I2 => m_axis_ch1_ftch_tvalid_new,
      O => O11
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_cmdsts_if is
  port (
    p_8_out_0 : out STD_LOGIC;
    p_10_out_1 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O3 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    writing_app_fields : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    updt_desc_sts : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end axi_dma_0axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^dma_s2mm_error\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\ : STD_LOGIC;
  signal n_0_s2mm_error_i_1 : STD_LOGIC;
  signal n_0_sts_received_i_i_1 : STD_LOGIC;
  signal n_0_sts_tready_i_1 : STD_LOGIC;
  signal \^p_10_out_1\ : STD_LOGIC;
  signal \^p_8_out_0\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal s2mm_error0 : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  dma_s2mm_error <= \^dma_s2mm_error\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  p_10_out_1 <= \^p_10_out_1\;
  p_8_out_0 <= \^p_8_out_0\;
  p_9_out <= \^p_9_out\;
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(0),
      O => O2(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(10),
      O => O2(10)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(11),
      O => O2(11)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(12),
      O => O2(12)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(13),
      O => O2(13)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(1),
      O => O2(1)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(14),
      O => O2(14)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(2),
      O => O2(2)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(3),
      O => O2(3)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(4),
      O => O2(4)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(5),
      O => O2(5)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(6),
      O => O2(6)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(7),
      O => O2(7)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(8),
      O => O2(8)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\,
      I1 => I1,
      I2 => \^o3\,
      I3 => s2mm_halt,
      I4 => writing_app_fields,
      I5 => Q(9),
      O => O2(9)
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04040"
    )
    port map (
      I0 => \out\(0),
      I1 => p_9_in,
      I2 => s2mm_scndry_resetn,
      I3 => s_axis_s2mm_cmd_tready,
      I4 => \^s_axis_s2mm_cmd_tvalid_split\,
      O => \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\,
      Q => \^s_axis_s2mm_cmd_tvalid_split\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(0),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(10),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(11),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(12),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(13),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(1),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(2),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(3),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(4),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(5),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(6),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(7),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(8),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I10(9),
      Q => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_decerr_i,
      Q => \^p_8_out_0\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_interr_i,
      Q => \^p_10_out_1\,
      R => fifo_sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_slverr_i,
      Q => \^p_9_out\,
      R => fifo_sinit
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
s2mm_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^dma_s2mm_error\,
      I2 => s2mm_error0,
      O => n_0_s2mm_error_i_1
    );
s2mm_error_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => \out\(0),
      I1 => p_9_in,
      I2 => \^p_8_out_0\,
      I3 => \^p_9_out\,
      I4 => \^p_10_out_1\,
      O => s2mm_error0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_s2mm_error_i_1,
      Q => \^dma_s2mm_error\,
      R => \<const0>\
    );
sts_received_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
    port map (
      I0 => \^o3\,
      I1 => m_axis_s2mm_sts_tvalid_int,
      I2 => s2mm_scndry_resetn,
      I3 => updt_desc_sts(0),
      I4 => I3,
      O => n_0_sts_received_i_i_1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sts_received_i_i_1,
      Q => \^o3\,
      R => \<const0>\
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C44"
    )
    port map (
      I0 => \^o3\,
      I1 => s2mm_scndry_resetn,
      I2 => m_axis_s2mm_sts_tvalid_int,
      I3 => \^m_axis_s2mm_sts_tready\,
      O => n_0_sts_tready_i_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sts_tready_i_1,
      Q => \^m_axis_s2mm_sts_tready\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_sg_if is
  port (
    O1 : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    writing_app_fields : out STD_LOGIC;
    updt_sts : out STD_LOGIC;
    updt_desc_sts : out STD_LOGIC_VECTOR ( 0 to 0 );
    Din : out STD_LOGIC_VECTOR ( 0 to 33 );
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    updtptr_tlast : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    fifo_sinit : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    FIFO_Full : in STD_LOGIC;
    stsstrm_fifo_empty : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s2mm_halt : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    p_12_in : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_dma_s2mm_sg_if;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_sg_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 33 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal cmd_wr_mask : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\ : STD_LOGIC;
  signal n_0_updt_data_i_1 : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 33 downto 27 );
  signal s2mm_sts_received_clr : STD_LOGIC;
  signal sof_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sof_received : STD_LOGIC;
  signal sts_received_re : STD_LOGIC;
  signal sts_shftenbl2_out : STD_LOGIC;
  signal \^updt_desc_sts\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^updt_sts\ : STD_LOGIC;
  signal updt_zero_reg3 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg4 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg5 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg6 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal \^updtptr_tlast\ : STD_LOGIC;
  signal \^writing_app_fields\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of updt_data_i_1 : label is "soft_lutpair37";
begin
  Din(0 to 33) <= \^din\(0 to 33);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  updt_desc_sts(0) <= \^updt_desc_sts\(0);
  updt_sts <= \^updt_sts\;
  updtptr_tlast <= \^updtptr_tlast\;
  writing_app_fields <= \^writing_app_fields\;
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(33),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(0),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(23),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(10),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(22),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(11),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(21),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(12),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(20),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(13),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(19),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(0),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(18),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(1),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(17),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(2),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(16),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(3),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(15),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(4),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(14),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(5),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(32),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(1),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(13),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(6),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(12),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(7),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(11),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(8),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(10),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(9),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(9),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(10),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8880000"
    )
    port map (
      I0 => \^din\(8),
      I1 => \^o2\,
      I2 => \^writing_app_fields\,
      I3 => Q(11),
      I4 => s2mm_scndry_resetn,
      I5 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(7),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(14),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(6),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => p_3_in(27),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => sof_received,
      I1 => \^o1\,
      I2 => I1,
      I3 => s2mm_halt,
      I4 => \^writing_app_fields\,
      I5 => Q(12),
      O => p_3_in(27)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(5),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => p_3_in(28),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => p_13_in,
      I1 => \^o1\,
      I2 => I1,
      I3 => s2mm_halt,
      I4 => \^writing_app_fields\,
      I5 => Q(13),
      O => p_3_in(28)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(4),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => p_3_in(29),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => p_12_in,
      I1 => \^o1\,
      I2 => I1,
      I3 => s2mm_halt,
      I4 => \^writing_app_fields\,
      I5 => Q(14),
      O => p_3_in(29)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(31),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(2),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(3),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => p_3_in(30),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
    port map (
      I0 => p_11_in,
      I1 => \^o1\,
      I2 => I1,
      I3 => s2mm_halt,
      I4 => \^writing_app_fields\,
      I5 => Q(15),
      O => p_3_in(30)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A0A8A0A8A0"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(2),
      I2 => sts_received_re,
      I3 => \^o2\,
      I4 => Q(16),
      I5 => \^writing_app_fields\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C444044"
    )
    port map (
      I0 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\,
      I1 => s2mm_scndry_resetn,
      I2 => sts_received_re,
      I3 => \^o2\,
      I4 => \^din\(1),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0010FFDFFFDF"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => I1,
      I3 => s2mm_halt,
      I4 => \^writing_app_fields\,
      I5 => updt_zero_reg3(32),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
    port map (
      I0 => \^updt_desc_sts\(0),
      I1 => \^o2\,
      I2 => p_3_in(33),
      I3 => s2mm_scndry_resetn,
      I4 => sts_received_re,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
    port map (
      I0 => updt_zero_reg3(33),
      I1 => \^writing_app_fields\,
      I2 => Q(17),
      I3 => s2mm_halt,
      I4 => I1,
      I5 => \^o1\,
      O => p_3_in(33)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(30),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(3),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(29),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(4),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(28),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(5),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(27),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(6),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(26),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(7),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(25),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(8),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^din\(24),
      I2 => \^o2\,
      I3 => sts_received_re,
      I4 => I2(9),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\,
      Q => \^din\(33),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\,
      Q => \^din\(23),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\,
      Q => \^din\(22),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\,
      Q => \^din\(21),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\,
      Q => \^din\(20),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\,
      Q => \^din\(19),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\,
      Q => \^din\(18),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\,
      Q => \^din\(17),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\,
      Q => \^din\(16),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\,
      Q => \^din\(15),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\,
      Q => \^din\(14),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\,
      Q => \^din\(32),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\,
      Q => \^din\(13),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\,
      Q => \^din\(12),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\,
      Q => \^din\(11),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\,
      Q => \^din\(10),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\,
      Q => \^din\(9),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\,
      Q => \^din\(8),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\,
      Q => \^din\(7),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\,
      Q => \^din\(6),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\,
      Q => \^din\(5),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\,
      Q => \^din\(4),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\,
      Q => \^din\(31),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\,
      Q => \^din\(3),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\,
      Q => \^din\(2),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\,
      Q => \^din\(1),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\,
      Q => \^updt_desc_sts\(0),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\,
      Q => \^din\(30),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\,
      Q => \^din\(29),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\,
      Q => \^din\(28),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\,
      Q => \^din\(27),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\,
      Q => \^din\(26),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\,
      Q => \^din\(25),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\,
      Q => \^din\(24),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
    port map (
      I0 => FIFO_Full,
      I1 => stsstrm_fifo_empty,
      I2 => \^writing_app_fields\,
      I3 => \^updt_sts\,
      O => sts_shftenbl2_out
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg4(32),
      Q => updt_zero_reg3(32),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg4(33),
      Q => updt_zero_reg3(33),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg5(32),
      Q => updt_zero_reg4(32),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg5(33),
      Q => updt_zero_reg4(33),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg6(32),
      Q => updt_zero_reg5(32),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg6(33),
      Q => updt_zero_reg5(33),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D000D0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => updt_zero_reg6(33),
      I2 => s2mm_scndry_resetn,
      I3 => \^o1\,
      I4 => I1,
      I5 => s2mm_halt,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => I3,
      Q => updt_zero_reg6(32),
      R => SR(0)
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\,
      Q => updt_zero_reg6(33),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880C88"
    )
    port map (
      I0 => I3,
      I1 => s2mm_scndry_resetn,
      I2 => Q(17),
      I3 => \^writing_app_fields\,
      I4 => \^o2\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\,
      Q => \^writing_app_fields\,
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220000"
    )
    port map (
      I0 => \^updt_desc_sts\(0),
      I1 => FIFO_Full,
      I2 => stsstrm_fifo_empty,
      I3 => \^writing_app_fields\,
      I4 => \^updt_sts\,
      O => s2mm_sts_received_clr
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_sts_received_clr,
      Q => desc_update_done,
      R => fifo_sinit
    );
\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^o1\,
      R => fifo_sinit
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
    port map (
      I0 => \^updt_sts\,
      I1 => sts_received_re,
      I2 => s2mm_scndry_resetn,
      I3 => \^updt_desc_sts\(0),
      I4 => \^o2\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => s2mm_halt,
      O => sts_received_re
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\,
      Q => \^updt_sts\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\,
      I1 => ptr2_queue_full,
      O => E(0)
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888A88"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => cmd_wr_mask,
      I2 => s2mm_halt,
      I3 => I1,
      I4 => \^o1\,
      I5 => I3,
      O => \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\,
      Q => cmd_wr_mask,
      R => \<const0>\
    );
\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA9A"
    )
    port map (
      I0 => p_9_in,
      I1 => s2mm_halt,
      I2 => I1,
      I3 => \^o1\,
      I4 => sof_count(0),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E7788888188"
    )
    port map (
      I0 => sof_count(0),
      I1 => p_9_in,
      I2 => s2mm_halt,
      I3 => I1,
      I4 => \^o1\,
      I5 => sof_count(1),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
    port map (
      I0 => sof_count(1),
      I1 => sof_count(0),
      I2 => p_9_in,
      I3 => sts_received_re,
      I4 => sof_count(2),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\,
      Q => sof_count(0),
      R => fifo_sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\,
      Q => sof_count(1),
      R => fifo_sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\,
      Q => sof_count(2),
      R => fifo_sinit
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC8CCC80"
    )
    port map (
      I0 => I3,
      I1 => s2mm_scndry_resetn,
      I2 => sts_received_re,
      I3 => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\,
      I4 => sof_received,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => sof_count(0),
      I1 => p_9_in,
      I2 => sof_count(2),
      I3 => sof_count(1),
      I4 => cmd_wr_mask,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\
    );
\GEN_SOF_QUEUE_MODE.sof_received_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\,
      Q => sof_received,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => \^writing_app_fields\,
      I1 => stsstrm_fifo_empty,
      I2 => \^updt_sts\,
      I3 => FIFO_Full,
      O => O5
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => \^updt_desc_sts\(0),
      I1 => \^updt_sts\,
      I2 => \^writing_app_fields\,
      I3 => stsstrm_fifo_empty,
      O => \^din\(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sts_received_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => \^updt_sts\,
      I1 => \^writing_app_fields\,
      I2 => stsstrm_fifo_empty,
      I3 => FIFO_Full,
      O => \^o2\
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => p_8_out,
      I1 => s2mm_scndry_resetn,
      I2 => \^o3\,
      I3 => \^updtptr_tlast\,
      I4 => ptr2_queue_full,
      O => n_0_updt_data_i_1
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt_data_i_1,
      Q => \^o3\,
      R => \<const0>\
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(4),
      Q => O4(4),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(5),
      Q => O4(5),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(6),
      Q => O4(6),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(7),
      Q => O4(7),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(8),
      Q => O4(8),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(9),
      Q => O4(9),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(10),
      Q => O4(10),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(11),
      Q => O4(11),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(12),
      Q => O4(12),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(13),
      Q => O4(13),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(14),
      Q => O4(14),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(15),
      Q => O4(15),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(16),
      Q => O4(16),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(17),
      Q => O4(17),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(18),
      Q => O4(18),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(19),
      Q => O4(19),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(20),
      Q => O4(20),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(21),
      Q => O4(21),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(22),
      Q => O4(22),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(23),
      Q => O4(23),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(24),
      Q => O4(24),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(25),
      Q => O4(25),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^updtptr_tlast\,
      R => \<const0>\
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(0),
      Q => O4(0),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(1),
      Q => O4(1),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(2),
      Q => O4(2),
      R => fifo_sinit
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \out\(3),
      Q => O4(3),
      R => fifo_sinit
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_sm is
  port (
    queue_rden2_new : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
end axi_dma_0axi_dma_s2mm_sm;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_sm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\ : STD_LOGIC;
  signal \^queue_rden2_new\ : STD_LOGIC;
  signal \^s2mm_all_idle\ : STD_LOGIC;
begin
  queue_rden2_new <= \^queue_rden2_new\;
  s2mm_all_idle <= \^s2mm_all_idle\;
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFEFEF0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\,
      I1 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I2 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I3 => I7,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4\,
      I5 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      O => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA02"
    )
    port map (
      I0 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I1 => I1,
      I2 => I3,
      I3 => I2,
      I4 => mm2s_stop_i,
      O => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFFF45440000"
    )
    port map (
      I0 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I1 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\,
      I2 => I7,
      I3 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4\,
      I5 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      O => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => mm2s_stop_i,
      I1 => I2,
      I2 => I3,
      I3 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      O => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => mm2s_stop_i,
      I1 => I2,
      I2 => I3,
      I3 => I1,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I5 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      O => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4\
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\,
      Q => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      S => fifo_sinit
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\,
      Q => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      R => fifo_sinit
    );
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      R => fifo_sinit
    );
\GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^queue_rden2_new\,
      I1 => queue_sinit2,
      I2 => p_8_out,
      O => O6
    );
\GEN_S2MM.queue_dout2_new[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I1 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I2 => s2mm_run_stop_del,
      I3 => mm2s_stop_i,
      I4 => I1,
      I5 => ch2_ftch_queue_empty,
      O => \^queue_rden2_new\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BE8E0000"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      I1 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(1),
      I4 => s2mm_scndry_resetn,
      I5 => mm2s_stop_i,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BE8EB282"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(2),
      I4 => cmnds_queued_shift(0),
      I5 => I8,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEB28E82"
    )
    port map (
      I0 => cmnds_queued_shift(2),
      I1 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(1),
      I4 => cmnds_queued_shift(3),
      I5 => I8,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008E820000"
    )
    port map (
      I0 => cmnds_queued_shift(3),
      I1 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(2),
      I4 => s2mm_scndry_resetn,
      I5 => mm2s_stop_i,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => mm2s_stop_i,
      I1 => I2,
      I2 => I1,
      I3 => I3,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I5 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\,
      Q => cmnds_queued_shift(0),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\,
      Q => cmnds_queued_shift(1),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\,
      Q => cmnds_queued_shift(2),
      R => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\,
      Q => cmnds_queued_shift(3),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\all_is_idle_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => I7,
      I1 => cmnds_queued_shift(0),
      I2 => p_26_out,
      I3 => p_32_out,
      I4 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I5 => \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      O => \^s2mm_all_idle\
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => \^s2mm_all_idle\,
      I1 => mm2s_stop_i,
      I2 => s2mm_halt_cmplt,
      I3 => s2mm_run_stop_del,
      O => s2mm_halted_set0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_sts_mngr is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
end axi_dma_0axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_sts_mngr is
  signal \<const1>\ : STD_LOGIC;
  signal all_is_idle_d1 : STD_LOGIC;
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => all_is_idle_d1,
      R => fifo_sinit
    );
\halted_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => s2mm_halted_clr,
      I1 => I3,
      I2 => m_axi_sg_aresetn,
      I3 => s2mm_halted_set,
      O => O2
    );
\idle_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000E0000000A00"
    )
    port map (
      I0 => I4,
      I1 => s2mm_run_stop_del,
      I2 => s2mm_halted_set,
      I3 => m_axi_sg_aresetn,
      I4 => all_is_idle_d1,
      I5 => I1,
      O => O3
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_run_stop_del,
      Q => s2mm_halted_clr,
      R => fifo_sinit
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_halted_set0,
      Q => s2mm_halted_set,
      R => fifo_sinit
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_sofeof_gen is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
end axi_dma_0axi_dma_sofeof_gen;

architecture STRUCTURE of axi_dma_0axi_dma_sofeof_gen is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\ : STD_LOGIC;
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_last_d1_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_sof_generated_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair12";
begin
  O2 <= \^o2\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_last,
      I1 => s_ready,
      I2 => s_valid,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_0_out,
      Q => s_last_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => s_sof_generated,
      I1 => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\,
      I2 => mm2s_prmry_resetn,
      I3 => \^axi_dma_tstvec\(0),
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\
    );
\GEN_FOR_SYNC.s_sof_generated_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
    port map (
      I0 => s_ready,
      I1 => s_valid,
      I2 => s_sof_generated,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_valid_d1,
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\,
      Q => s_sof_generated,
      R => \<const0>\
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_5_in,
      Q => s_valid_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => \^o2\,
      I1 => ch1_delay_cnt_en,
      I2 => \^axi_dma_tstvec\(0),
      I3 => I1,
      O => O1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
    port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_valid,
      I3 => s_ready,
      I4 => s_sof_generated,
      O => \^o2\
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080808080"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_sofeof_gen_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_dma_sofeof_gen_0 : entity is "axi_dma_sofeof_gen";
end axi_dma_0axi_dma_sofeof_gen_0;

architecture STRUCTURE of axi_dma_0axi_dma_sofeof_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\ : STD_LOGIC;
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_last_d1_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_sof_generated_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair177";
begin
  O2 <= \^o2\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_last,
      I1 => s_ready,
      I2 => s_valid,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_0_out,
      Q => s_last_d1,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_axis_s2mm_tready,
      Q => s_ready,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => s_sof_generated,
      I1 => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\,
      I2 => s2mm_prmry_resetn,
      I3 => \^axi_dma_tstvec\(0),
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\
    );
\GEN_FOR_SYNC.s_sof_generated_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
    port map (
      I0 => s_ready,
      I1 => s_valid,
      I2 => s_sof_generated,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_valid_d1,
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\,
      Q => s_sof_generated,
      R => \<const0>\
    );
\GEN_FOR_SYNC.s_valid_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_5_in,
      Q => s_valid_d1,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => fifo_sinit
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => \^o2\,
      I1 => ch2_delay_cnt_en,
      I2 => \^axi_dma_tstvec\(0),
      I3 => I1,
      O => O1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
    port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_valid,
      I3 => s_ready,
      I4 => s_sof_generated,
      O => \^o2\
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080808080"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_addr_cntl is
  port (
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0axi_sg_addr_cntl;

architecture STRUCTURE of axi_dma_0axi_sg_addr_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_posted_to_axi_2_i_1__1\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_btt_is_zero_reg_i_2 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__1\ : label is "soft_lutpair179";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_arready,
      I5 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080F0800080F080"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_arready,
      I5 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I2,
      Q => m_axi_sg_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
sig_btt_is_zero_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I1,
      Q => sig_addr2rsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_sg_arready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axi_sg_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axi_sg_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \<const1>\,
      Q => m_axi_sg_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axi_sg_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \<const1>\,
      Q => m_axi_sg_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_posted_to_axi_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_posted_to_axi_2_i_1__1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_posted_to_axi_2_i_1__1\,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_posted_to_axi_2_i_1__1\,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_sg_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \axi_dma_0axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_sg_addr_cntl__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__2\ : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_btt_is_zero_reg_i_2__0\ : label is "soft_lutpair193";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => sig_cmd_reg_empty,
      I3 => sig_cmd2mstr_cmd_valid,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^sig_addr2wsc_cmd_fifo_empty\,
      I2 => I4,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_awready,
      I5 => sig_addr2wsc_calc_error,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I4,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_awready,
      I4 => sig_addr2wsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I2,
      Q => m_axi_sg_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_btt_is_zero_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => I4,
      O => O2
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => m_axi_sg_awready,
      I2 => sig_addr_reg_full,
      I3 => I4,
      O => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => \<const1>\,
      Q => m_axi_sg_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_fifo is
  port (
    O1 : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end axi_dma_0axi_sg_fifo;

architecture STRUCTURE of axi_dma_0axi_sg_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_cmd_reg_empty_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_cmd_tag_reg[0]_i_2__0\ : label is "soft_lutpair197";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_updt_cmd_tready\,
      I1 => p_18_out_1,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => sig_cmd2mstr_command(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => sig_cmd2mstr_command(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => sig_cmd2mstr_command(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(27),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(28),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(29),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(30),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_updt_cmd_tready\,
      I2 => p_18_out_1,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\,
      Q => \^s_axis_updt_cmd_tready\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0CCCCC88888888"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_data2all_tlast_error,
      I4 => sig_cmd_reg_empty,
      I5 => \^o2\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000001000000"
    )
    port map (
      I0 => sig_cmd2mstr_command(2),
      I1 => sig_cmd2mstr_command(4),
      I2 => sig_cmd2mstr_command(3),
      I3 => \^e\(0),
      I4 => I3,
      I5 => I4,
      O => O3
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_reg_empty,
      I2 => I2,
      I3 => sig_data2all_tlast_error,
      I4 => sig_addr2wsc_cmd_fifo_empty,
      O => O4
    );
\sig_cmd_tag_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_reg_empty,
      O => \^e\(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^o1\,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^o1\,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^o1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_fifo_5 is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_sg_fifo_5 : entity is "axi_sg_fifo";
end axi_dma_0axi_sg_fifo_5;

architecture STRUCTURE of axi_dma_0axi_sg_fifo_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal \^sig_load_input_cmd\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_cmd_reg_empty_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_cmd_tag_reg[0]_i_2\ : label is "soft_lutpair186";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
  sig_load_input_cmd <= \^sig_load_input_cmd\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => Q(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => sig_cmd2mstr_command(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => Q(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => Q(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => Q(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => Q(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => Q(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => Q(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => Q(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => Q(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => Q(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => Q(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => Q(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => Q(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => sig_cmd2mstr_command(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => Q(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => Q(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => Q(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => Q(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => Q(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => Q(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => Q(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => Q(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => Q(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => Q(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => sig_cmd2mstr_command(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => Q(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => Q(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => Q(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => Q(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => Q(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F800000000"
    )
    port map (
      I0 => \^sig_load_input_cmd\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => \^o1\,
      I3 => s_axis_ftch_cmd_tvalid,
      I4 => sig_init_done,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F080808080"
    )
    port map (
      I0 => s_axis_ftch_cmd_tvalid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => sig_cmd_reg_empty,
      I5 => \^o2\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000001000000"
    )
    port map (
      I0 => sig_cmd2mstr_command(4),
      I1 => sig_cmd2mstr_command(5),
      I2 => sig_cmd2mstr_command(2),
      I3 => \^sig_load_input_cmd\,
      I4 => I1,
      I5 => sig_btt_is_zero_reg,
      O => O3
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_reg_empty,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      O => O4
    );
\sig_cmd_tag_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_reg_empty,
      O => \^sig_load_input_cmd\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => \^sig_init_reg\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_sg_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \axi_dma_0axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_sg_fifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair196";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(0),
      Q => m_axis_updt_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => m_axis_updt_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(2),
      Q => m_axis_updt_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(3),
      Q => m_axis_updt_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_updt_sts_tvalid,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => I1,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
    port map (
      I0 => m_axis_updt_sts_tdata(4),
      I1 => m_axis_updt_sts_tdata(6),
      I2 => m_axis_updt_sts_tdata(5),
      I3 => m_axis_updt_sts_tdata(7),
      I4 => m_axis_updt_sts_tvalid,
      I5 => m_axi_sg_aresetn,
      O => O4
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_sg_fifo__parameterized0_4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_ftch_sts_tready : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_rd_sts_okay_reg : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_sg_fifo__parameterized0_4\ : entity is "axi_sg_fifo";
end \axi_dma_0axi_sg_fifo__parameterized0_4\;

architecture STRUCTURE of \axi_dma_0axi_sg_fifo__parameterized0_4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair185";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rsc2stat_status(0),
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tdata(5),
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rsc2stat_status(1),
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tdata(6),
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rd_sts_okay_reg,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tdata(7),
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\,
      Q => m_axis_ftch_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\,
      Q => m_axis_ftch_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\,
      Q => m_axis_ftch_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => m_axis_ftch_sts_tready,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => m_axis_ftch_sts_tready,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_ftch_sts_tvalid,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tdata(7),
      I1 => m_axis_ftch_sts_tvalid,
      O => O2
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_cmdsts_if is
  port (
    O1 : out STD_LOGIC;
    m_axis_ftch_sts_tready : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I97 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC
  );
end axi_dma_0axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^ftch_decerr\ : STD_LOGIC;
  signal ftch_error_early : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal n_0_ftch_error_early_i_1 : STD_LOGIC;
  signal n_0_ftch_error_i_1 : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_onehot_mm2s_cs[1]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[2]_i_2\ : label is "soft_lutpair281";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O9 <= \^o9\;
  ftch_decerr <= \^ftch_decerr\;
  ftch_slverr <= \^ftch_slverr\;
\FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => s2mm_run_stop_del,
      I1 => \^o2\,
      I2 => ch2_ftch_queue_empty,
      I3 => s_axis_s2mm_updtptr_tvalid,
      O => O29
    );
\FSM_onehot_mm2s_cs[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \^o2\,
      I1 => p_13_out,
      I2 => I5,
      O => O28
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => \^o9\,
      I1 => I97,
      I2 => p_3_out,
      I3 => ftch_error_early,
      I4 => I4,
      O => \^o2\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => s2mm_run_stop_del,
      O => O30
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => \^o9\,
      I1 => I97,
      I2 => p_3_out,
      I3 => ftch_error_early,
      I4 => I4,
      O => s2mm_stop_i2_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => s2mm_scndry_resetn,
      O => O37
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => mm2s_scndry_resetn,
      O => O38
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => I1(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => ftch_done,
      R => I1(0)
    );
ftch_error_early_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => ftch_error_early,
      I2 => sg_rresp(1),
      I3 => sg_rvalid,
      O => n_0_ftch_error_early_i_1
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_ftch_error_early_i_1,
      Q => ftch_error_early,
      R => \<const0>\
    );
ftch_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o1\,
      I2 => \^ftch_slverr\,
      I3 => \^ftch_decerr\,
      O => n_0_ftch_error_i_1
    );
ftch_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_ftch_error_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => I1(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axi_sg_aresetn,
      Q => m_axis_ftch_sts_tready,
      R => \<const0>\
    );
m_axis_mm2s_cntrl_tvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \^o1\,
      I1 => dma_mm2s_error,
      I2 => p_3_out,
      I3 => p_54_out,
      I4 => ftch_error_early,
      I5 => I6,
      O => \^o9\
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => s_axis_ftch_cmd_tvalid,
      R => \<const0>\
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => I1(0)
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => I1(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_pntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ch1_sg_idle : out STD_LOGIC;
    O20 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O59 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I7 : in STD_LOGIC;
    I105 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_54_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    ch1_ftch_pause : in STD_LOGIC;
    O4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC
  );
end axi_dma_0axi_sg_ftch_pntr;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_pntr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal ch1_use_crntdesc : STD_LOGIC;
  signal ch2_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch2_run_stop_d1 : STD_LOGIC;
  signal ch2_use_crntdesc : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute keep : string;
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\ : label is "yes";
  attribute keep of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\ : label is "yes";
begin
  ch1_sg_idle <= \^ch1_sg_idle\;
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(0),
      I1 => I6(0),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(4),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(10),
      I4 => ch1_fetch_address_i(10),
      O => p_1_in(10)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(5),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(11),
      I4 => ch1_fetch_address_i(11),
      O => p_1_in(11)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(6),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(12),
      I4 => ch1_fetch_address_i(12),
      O => p_1_in(12)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(7),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(13),
      I4 => ch1_fetch_address_i(13),
      O => p_1_in(13)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(8),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(14),
      I4 => ch1_fetch_address_i(14),
      O => p_1_in(14)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(9),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(15),
      I4 => ch1_fetch_address_i(15),
      O => p_1_in(15)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(10),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(16),
      I4 => ch1_fetch_address_i(16),
      O => p_1_in(16)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(11),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(17),
      I4 => ch1_fetch_address_i(17),
      O => p_1_in(17)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(12),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(18),
      I4 => ch1_fetch_address_i(18),
      O => p_1_in(18)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(13),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(19),
      I4 => ch1_fetch_address_i(19),
      O => p_1_in(19)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(1),
      I1 => I6(1),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(1)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(14),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(20),
      I4 => ch1_fetch_address_i(20),
      O => p_1_in(20)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(15),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(21),
      I4 => ch1_fetch_address_i(21),
      O => p_1_in(21)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(16),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(22),
      I4 => ch1_fetch_address_i(22),
      O => p_1_in(22)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(17),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(23),
      I4 => ch1_fetch_address_i(23),
      O => p_1_in(23)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(18),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(24),
      I4 => ch1_fetch_address_i(24),
      O => p_1_in(24)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(19),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(25),
      I4 => ch1_fetch_address_i(25),
      O => p_1_in(25)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(20),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(26),
      I4 => ch1_fetch_address_i(26),
      O => p_1_in(26)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(21),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(27),
      I4 => ch1_fetch_address_i(27),
      O => p_1_in(27)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(22),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(28),
      I4 => ch1_fetch_address_i(28),
      O => p_1_in(28)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(23),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(29),
      I4 => ch1_fetch_address_i(29),
      O => p_1_in(29)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(2),
      I1 => I6(2),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(2)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(24),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(30),
      I4 => ch1_fetch_address_i(30),
      O => p_1_in(30)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(25),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(31),
      I4 => ch1_fetch_address_i(31),
      O => p_1_in(31)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(3),
      I1 => I6(3),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(3)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(4),
      I1 => I6(4),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(4)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(5),
      I1 => I6(5),
      I2 => I5,
      I3 => ch1_use_crntdesc,
      O => p_1_in(5)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(0),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(6),
      I4 => ch1_fetch_address_i(6),
      O => p_1_in(6)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(1),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(7),
      I4 => ch1_fetch_address_i(7),
      O => p_1_in(7)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(2),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(8),
      I4 => ch1_fetch_address_i(8),
      O => p_1_in(8)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O59(3),
      I1 => ch1_use_crntdesc,
      I2 => I5,
      I3 => I6(9),
      I4 => ch1_fetch_address_i(9),
      O => p_1_in(9)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(0),
      Q => ch1_fetch_address_i(0),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(10),
      Q => ch1_fetch_address_i(10),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(11),
      Q => ch1_fetch_address_i(11),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(12),
      Q => ch1_fetch_address_i(12),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(13),
      Q => ch1_fetch_address_i(13),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(14),
      Q => ch1_fetch_address_i(14),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(15),
      Q => ch1_fetch_address_i(15),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(16),
      Q => ch1_fetch_address_i(16),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(17),
      Q => ch1_fetch_address_i(17),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(18),
      Q => ch1_fetch_address_i(18),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(19),
      Q => ch1_fetch_address_i(19),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(1),
      Q => ch1_fetch_address_i(1),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(20),
      Q => ch1_fetch_address_i(20),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(21),
      Q => ch1_fetch_address_i(21),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(22),
      Q => ch1_fetch_address_i(22),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(23),
      Q => ch1_fetch_address_i(23),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(24),
      Q => ch1_fetch_address_i(24),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(25),
      Q => ch1_fetch_address_i(25),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(26),
      Q => ch1_fetch_address_i(26),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(27),
      Q => ch1_fetch_address_i(27),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(28),
      Q => ch1_fetch_address_i(28),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(29),
      Q => ch1_fetch_address_i(29),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(2),
      Q => ch1_fetch_address_i(2),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(30),
      Q => ch1_fetch_address_i(30),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(31),
      Q => ch1_fetch_address_i(31),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(3),
      Q => ch1_fetch_address_i(3),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(4),
      Q => ch1_fetch_address_i(4),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(5),
      Q => ch1_fetch_address_i(5),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(6),
      Q => ch1_fetch_address_i(6),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(7),
      Q => ch1_fetch_address_i(7),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(8),
      Q => ch1_fetch_address_i(8),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_1_in(9),
      Q => ch1_fetch_address_i(9),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => ch1_run_stop_d1,
      R => I1(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(3),
      I1 => ch1_fetch_address_i(4),
      I2 => ch1_fetch_address_i(5),
      O => S(1)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(0),
      I1 => ch1_fetch_address_i(1),
      I2 => ch1_fetch_address_i(2),
      O => S(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => ch1_fetch_address_i(30),
      I1 => I105(0),
      I2 => ch1_fetch_address_i(31),
      I3 => I105(1),
      O => O39(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I75,
      Q => \^ch1_sg_idle\,
      R => \<const0>\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => ch1_use_crntdesc,
      I1 => ch1_run_stop_d1,
      I2 => I2,
      I3 => m_axi_sg_aresetn,
      I4 => I5,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\,
      Q => ch1_use_crntdesc,
      R => \<const0>\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(0),
      I1 => I6(0),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(4),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(10),
      I4 => ch2_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(5),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(11),
      I4 => ch2_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(6),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(12),
      I4 => ch2_fetch_address_i(12),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(7),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(13),
      I4 => ch2_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(8),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(14),
      I4 => ch2_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(9),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(15),
      I4 => ch2_fetch_address_i(15),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(10),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(16),
      I4 => ch2_fetch_address_i(16),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(11),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(17),
      I4 => ch2_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(12),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(18),
      I4 => ch2_fetch_address_i(18),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(13),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(19),
      I4 => ch2_fetch_address_i(19),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(1),
      I1 => I6(1),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(14),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(20),
      I4 => ch2_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(15),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(21),
      I4 => ch2_fetch_address_i(21),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(16),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(22),
      I4 => ch2_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(17),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(23),
      I4 => ch2_fetch_address_i(23),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(18),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(24),
      I4 => ch2_fetch_address_i(24),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(19),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(25),
      I4 => ch2_fetch_address_i(25),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(20),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(26),
      I4 => ch2_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(21),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(27),
      I4 => ch2_fetch_address_i(27),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(22),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(28),
      I4 => ch2_fetch_address_i(28),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(23),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(29),
      I4 => ch2_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(2),
      I1 => I6(2),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(24),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(30),
      I4 => ch2_fetch_address_i(30),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(25),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(31),
      I4 => ch2_fetch_address_i(31),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(3),
      I1 => I6(3),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(4),
      I1 => I6(4),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(5),
      I1 => I6(5),
      I2 => I7,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(0),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(6),
      I4 => ch2_fetch_address_i(6),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(1),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(7),
      I4 => ch2_fetch_address_i(7),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(2),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(8),
      I4 => ch2_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O52(3),
      I1 => ch2_use_crntdesc,
      I2 => I7,
      I3 => I6(9),
      I4 => ch2_fetch_address_i(9),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\,
      Q => ch2_fetch_address_i(0),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\,
      Q => ch2_fetch_address_i(10),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\,
      Q => ch2_fetch_address_i(11),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\,
      Q => ch2_fetch_address_i(12),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\,
      Q => ch2_fetch_address_i(13),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\,
      Q => ch2_fetch_address_i(14),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\,
      Q => ch2_fetch_address_i(15),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\,
      Q => ch2_fetch_address_i(16),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\,
      Q => ch2_fetch_address_i(17),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\,
      Q => ch2_fetch_address_i(18),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\,
      Q => ch2_fetch_address_i(19),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\,
      Q => ch2_fetch_address_i(1),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\,
      Q => ch2_fetch_address_i(20),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\,
      Q => ch2_fetch_address_i(21),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\,
      Q => ch2_fetch_address_i(22),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\,
      Q => ch2_fetch_address_i(23),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\,
      Q => ch2_fetch_address_i(24),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\,
      Q => ch2_fetch_address_i(25),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\,
      Q => ch2_fetch_address_i(26),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\,
      Q => ch2_fetch_address_i(27),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\,
      Q => ch2_fetch_address_i(28),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\,
      Q => ch2_fetch_address_i(29),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\,
      Q => ch2_fetch_address_i(2),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\,
      Q => ch2_fetch_address_i(30),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\,
      Q => ch2_fetch_address_i(31),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\,
      Q => ch2_fetch_address_i(3),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\,
      Q => ch2_fetch_address_i(4),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\,
      Q => ch2_fetch_address_i(5),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\,
      Q => ch2_fetch_address_i(6),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\,
      Q => ch2_fetch_address_i(7),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\,
      Q => ch2_fetch_address_i(8),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\,
      Q => ch2_fetch_address_i(9),
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_run_stop_del,
      Q => ch2_run_stop_d1,
      R => I1(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch2_fetch_address_i(3),
      I1 => ch2_fetch_address_i(4),
      I2 => ch2_fetch_address_i(5),
      O => O22(1)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch2_fetch_address_i(0),
      I1 => ch2_fetch_address_i(1),
      I2 => ch2_fetch_address_i(2),
      O => O22(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => ch2_fetch_address_i(30),
      I1 => I106(0),
      I2 => ch2_fetch_address_i(31),
      I3 => I106(1),
      O => O40(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I76,
      Q => O20,
      R => \<const0>\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => ch2_use_crntdesc,
      I1 => ch2_run_stop_d1,
      I2 => s2mm_run_stop_del,
      I3 => m_axi_sg_aresetn,
      I4 => I7,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\,
      Q => ch2_use_crntdesc,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ftch_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => I2,
      I1 => \^ch1_sg_idle\,
      I2 => p_54_out,
      I3 => p_3_out,
      I4 => ch1_ftch_pause,
      I5 => O4,
      O => O1
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(10),
      I1 => I3,
      I2 => ch2_fetch_address_i(10),
      O => D(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(11),
      I1 => I3,
      I2 => ch2_fetch_address_i(11),
      O => D(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(12),
      I1 => I3,
      I2 => ch2_fetch_address_i(12),
      O => D(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(13),
      I1 => I3,
      I2 => ch2_fetch_address_i(13),
      O => D(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(14),
      I1 => I3,
      I2 => ch2_fetch_address_i(14),
      O => D(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(15),
      I1 => I3,
      I2 => ch2_fetch_address_i(15),
      O => D(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(16),
      I1 => I3,
      I2 => ch2_fetch_address_i(16),
      O => D(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(17),
      I1 => I3,
      I2 => ch2_fetch_address_i(17),
      O => D(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(18),
      I1 => I3,
      I2 => ch2_fetch_address_i(18),
      O => D(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(19),
      I1 => I3,
      I2 => ch2_fetch_address_i(19),
      O => D(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(20),
      I1 => I3,
      I2 => ch2_fetch_address_i(20),
      O => D(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(21),
      I1 => I3,
      I2 => ch2_fetch_address_i(21),
      O => D(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(22),
      I1 => I3,
      I2 => ch2_fetch_address_i(22),
      O => D(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(23),
      I1 => I3,
      I2 => ch2_fetch_address_i(23),
      O => D(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(24),
      I1 => I3,
      I2 => ch2_fetch_address_i(24),
      O => D(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(25),
      I1 => I3,
      I2 => ch2_fetch_address_i(25),
      O => D(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(26),
      I1 => I3,
      I2 => ch2_fetch_address_i(26),
      O => D(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(27),
      I1 => I3,
      I2 => ch2_fetch_address_i(27),
      O => D(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(28),
      I1 => I3,
      I2 => ch2_fetch_address_i(28),
      O => D(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(29),
      I1 => I3,
      I2 => ch2_fetch_address_i(29),
      O => D(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(30),
      I1 => I3,
      I2 => ch2_fetch_address_i(30),
      O => D(24)
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(31),
      I1 => I3,
      I2 => ch2_fetch_address_i(31),
      O => D(25)
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(6),
      I1 => I3,
      I2 => ch2_fetch_address_i(6),
      O => D(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      I1 => I3,
      I2 => ch2_fetch_address_i(7),
      O => D(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(8),
      I1 => I3,
      I2 => ch2_fetch_address_i(8),
      O => D(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(9),
      I1 => I3,
      I2 => ch2_fetch_address_i(9),
      O => D(3)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(29),
      O => \out\(23)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(28),
      O => \out\(22)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(19),
      O => \out\(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(18),
      O => \out\(12)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(17),
      O => \out\(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(16),
      O => \out\(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(15),
      O => \out\(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(14),
      O => \out\(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(13),
      O => \out\(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(12),
      O => \out\(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(11),
      O => \out\(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(10),
      O => \out\(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(27),
      O => \out\(21)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(9),
      O => \out\(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(8),
      O => \out\(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      O => \out\(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(6),
      O => \out\(0)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(29),
      O => O2(23)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(28),
      O => O2(22)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(27),
      O => O2(21)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(26),
      O => O2(20)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(25),
      O => O2(19)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(24),
      O => O2(18)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(26),
      O => \out\(20)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(23),
      O => O2(17)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(22),
      O => O2(16)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(21),
      O => O2(15)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(20),
      O => O2(14)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(19),
      O => O2(13)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(18),
      O => O2(12)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(17),
      O => O2(11)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(16),
      O => O2(10)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(15),
      O => O2(9)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(14),
      O => O2(8)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(25),
      O => \out\(19)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(13),
      O => O2(7)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(12),
      O => O2(6)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(11),
      O => O2(5)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(10),
      O => O2(4)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(9),
      O => O2(3)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(8),
      O => O2(2)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(7),
      O => O2(1)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_fetch_address_i(6),
      O => O2(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(24),
      O => \out\(18)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(23),
      O => \out\(17)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(22),
      O => \out\(16)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(21),
      O => \out\(15)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_fetch_address_i(20),
      O => \out\(14)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_sm is
  port (
    O1 : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in00 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ftch_done : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    O20 : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I98 : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    I99 : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    I100 : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    I101 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    I102 : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    I103 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_stale_desc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end axi_dma_0axi_sg_ftch_sm;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_sm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch1_active_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ch1_active_i : signal is true;
  signal ch1_active_set : STD_LOGIC;
  signal ch1_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch1_stale_descriptor : signal is true;
  signal ch2_active_i : STD_LOGIC;
  attribute MARK_DEBUG of ch2_active_i : signal is true;
  signal ch2_active_set : STD_LOGIC;
  signal ch2_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch2_stale_descriptor : signal is true;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_active_i_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_cs[0]_i_4\ : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "yes";
  attribute keep of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "yes";
  attribute keep of \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\ : label is "yes";
  attribute keep of \GEN_CH2_FETCH.ch2_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current_bd[31]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ftch_cs[1]_i_1\ : label is "soft_lutpair282";
begin
  E(0) <= \^e\(0);
  p_32_out <= \^p_32_out\;
  p_59_out <= \^p_59_out\;
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => ch1_stale_descriptor,
      I1 => ch1_active_i,
      I2 => ftch_stale_desc,
      O => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\,
      Q => ch1_stale_descriptor,
      R => I6(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => ch1_active_set,
      I1 => ch1_active_i,
      I2 => m_axi_sg_aresetn,
      I3 => ch2_active_set,
      O => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\,
      Q => ch1_active_i,
      R => \<const0>\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_56_out,
      I2 => ftch_decerr,
      I3 => ch1_active_i,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\,
      Q => p_56_out,
      R => \<const0>\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFDFFFCF"
    )
    port map (
      I0 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\,
      I1 => p_58_out,
      I2 => m_axi_sg_aresetn,
      I3 => I1,
      I4 => ch1_sg_idle,
      I5 => \^p_59_out\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDFFFF"
    )
    port map (
      I0 => I2,
      I1 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\,
      I2 => ftch_cs(0),
      I3 => ftch_cs(1),
      I4 => ch1_ftch_queue_empty,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E0FF00F000"
    )
    port map (
      I0 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\,
      I1 => \n_0_ftch_cs[0]_i_4\,
      I2 => ch1_active_i,
      I3 => ftch_cs(0),
      I4 => I1,
      I5 => ftch_cs(1),
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => ch2_active_i,
      I1 => ftch_done,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\,
      Q => \^p_59_out\,
      R => \<const0>\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_58_out,
      I2 => I1,
      I3 => ftch_done,
      I4 => ch1_stale_descriptor,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\,
      Q => p_58_out,
      R => \<const0>\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_57_out,
      I2 => ftch_slverr,
      I3 => ch1_active_i,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\,
      Q => p_57_out,
      R => \<const0>\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => ch2_stale_descriptor,
      I1 => ch2_active_i,
      I2 => ftch_stale_desc,
      O => \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\,
      Q => ch2_stale_descriptor,
      R => I6(0)
    );
\GEN_CH2_FETCH.ch2_active_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => ch2_active_set,
      I1 => ch2_active_i,
      I2 => m_axi_sg_aresetn,
      I3 => ch1_active_set,
      O => \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\
    );
\GEN_CH2_FETCH.ch2_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => I2,
      I1 => ftch_cs(1),
      I2 => \n_0_GEN_CH2_FETCH.ch2_active_i_i_4\,
      I3 => I1,
      I4 => \n_0_ftch_cs[0]_i_4\,
      I5 => ftch_cs(0),
      O => ch2_active_set
    );
\GEN_CH2_FETCH.ch2_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008F"
    )
    port map (
      I0 => ftch_done,
      I1 => ch2_active_i,
      I2 => ftch_cs(1),
      I3 => I1,
      I4 => ftch_cs(0),
      I5 => I2,
      O => ch1_active_set
    );
\GEN_CH2_FETCH.ch2_active_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => ftch_done,
      I1 => ch1_active_i,
      I2 => ch2_active_i,
      O => \n_0_GEN_CH2_FETCH.ch2_active_i_i_4\
    );
\GEN_CH2_FETCH.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\,
      Q => ch2_active_i,
      R => \<const0>\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_29_out,
      I2 => ftch_decerr,
      I3 => ch2_active_i,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\,
      Q => p_29_out,
      R => \<const0>\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFDFFFCF"
    )
    port map (
      I0 => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\,
      I1 => p_31_out,
      I2 => m_axi_sg_aresetn,
      I3 => I1,
      I4 => O20,
      I5 => \^p_32_out\,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D1D3D15FFFFFFFF"
    )
    port map (
      I0 => \n_0_ftch_cs[0]_i_4\,
      I1 => ftch_cs(0),
      I2 => ftch_cs(1),
      I3 => ch2_active_i,
      I4 => I1,
      I5 => ch2_ftch_queue_empty,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\,
      Q => \^p_32_out\,
      R => \<const0>\
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_31_out,
      I2 => I1,
      I3 => ftch_done,
      I4 => ch2_stale_descriptor,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\,
      Q => p_31_out,
      R => \<const0>\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_30_out,
      I2 => ftch_slverr,
      I3 => ch2_active_i,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\,
      Q => p_30_out,
      R => \<const0>\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ch1_active_i,
      I1 => m_axi_sg_rvalid,
      I2 => I5(0),
      O => O7
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ch2_active_i,
      I1 => m_axi_sg_rvalid,
      I2 => I5(0),
      O => O6
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TLAST_GEN.sof_ftch_desc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAB00AB00AB00"
    )
    port map (
      I0 => I3,
      I1 => p_13_out,
      I2 => I4,
      I3 => ch1_active_i,
      I4 => s2mm_desc_flush_del,
      I5 => ch2_active_i,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\current_bd[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => p_0_in2_in,
      I1 => ftch_cs(1),
      I2 => ftch_cs(0),
      I3 => I1,
      O => O5(0)
    );
ftch_active_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ch2_active_i,
      I1 => ch1_active_i,
      O => in00
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF151515"
    )
    port map (
      I0 => \n_0_ftch_cs[0]_i_2\,
      I1 => I2,
      I2 => \n_0_ftch_cs[0]_i_4\,
      I3 => ftch_cs(0),
      I4 => ftch_cs(1),
      I5 => I1,
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
    port map (
      I0 => ftch_cs(0),
      I1 => ftch_done,
      I2 => ch1_active_i,
      I3 => ch2_active_i,
      I4 => ftch_cs(1),
      O => \n_0_ftch_cs[0]_i_2\
    );
\ftch_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => s2mm_run_stop_del,
      I1 => ch2_stale_descriptor,
      I2 => O20,
      I3 => s2mm_desc_flush_del,
      I4 => p_3_out,
      I5 => ch2_ftch_pause,
      O => \n_0_ftch_cs[0]_i_4\
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
    port map (
      I0 => ftch_cs(0),
      I1 => I1,
      I2 => ftch_done,
      I3 => ftch_cs(1),
      O => ftch_ns(1)
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ftch_ns(0),
      Q => ftch_cs(0),
      R => I6(0)
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ftch_ns(1),
      Q => ftch_cs(1),
      R => I6(0)
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I1,
      I1 => ftch_cs(0),
      I2 => ftch_cs(1),
      O => \^e\(0)
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => p_56_out,
      I1 => p_29_out,
      I2 => p_58_out,
      I3 => p_30_out,
      I4 => p_31_out,
      I5 => p_57_out,
      O => O8
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => Q(4),
      R => I6(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => Q(5),
      R => I6(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => Q(6),
      R => I6(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(7),
      Q => Q(7),
      R => I6(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(8),
      Q => Q(8),
      R => I6(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(9),
      Q => Q(9),
      R => I6(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(10),
      Q => Q(10),
      R => I6(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(11),
      Q => Q(11),
      R => I6(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(12),
      Q => Q(12),
      R => I6(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(13),
      Q => Q(13),
      R => I6(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(14),
      Q => Q(14),
      R => I6(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(15),
      Q => Q(15),
      R => I6(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(16),
      Q => Q(16),
      R => I6(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(17),
      Q => Q(17),
      R => I6(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(18),
      Q => Q(18),
      R => I6(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(19),
      Q => Q(19),
      R => I6(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(20),
      Q => Q(20),
      R => I6(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(21),
      Q => Q(21),
      R => I6(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(22),
      Q => Q(22),
      R => I6(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(23),
      Q => Q(23),
      R => I6(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(24),
      Q => Q(24),
      R => I6(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(25),
      Q => Q(25),
      R => I6(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => Q(0),
      R => I6(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => Q(1),
      R => I6(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => Q(2),
      R => I6(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => Q(3),
      R => I6(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_stale_descriptor,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_stale_descriptor,
      O => p_54_out
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_active_i,
      O => O2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_active_i,
      O => O3
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FF0004000400"
    )
    port map (
      I0 => ftch_cs(1),
      I1 => ftch_cs(0),
      I2 => I1,
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_ftch_cmd_tready,
      I5 => s_axis_ftch_cmd_tvalid,
      O => O9
    );
sg_decerr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I100,
      I2 => p_56_out,
      I3 => p_49_out,
      O => O33
    );
\sg_decerr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I103,
      I2 => p_29_out,
      I3 => p_22_out,
      O => O36
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_56_out,
      I1 => p_57_out,
      I2 => p_58_out,
      O => sg_ftch_error0
    );
\sg_ftch_error_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_29_out,
      I1 => p_30_out,
      I2 => p_31_out,
      O => sg_ftch_error0_0
    );
sg_interr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I98,
      I2 => p_58_out,
      I3 => p_51_out,
      O => O31
    );
\sg_interr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I101,
      I2 => p_31_out,
      I3 => p_24_out,
      O => O34
    );
sg_slverr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I99,
      I2 => p_57_out,
      I3 => p_50_out,
      O => O32
    );
\sg_slverr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => I102,
      I2 => p_30_out,
      I3 => p_23_out,
      O => O35
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_intrpt is
  port (
    ch1_delay_cnt_en : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    I71 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I72 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out_1 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    O18 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    I94 : in STD_LOGIC;
    I95 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    s2mm_irqthresh_wren : in STD_LOGIC;
    O19 : in STD_LOGIC;
    I107 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I111 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I112 : in STD_LOGIC;
    mm2s_irqdelay_wren : in STD_LOGIC;
    I113 : in STD_LOGIC;
    s2mm_irqdelay_wren : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I121 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_sg_intrpt;

architecture STRUCTURE of axi_dma_0axi_sg_intrpt is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_incr7_out : STD_LOGIC;
  signal ch1_ioc_irq_set_i5_out : STD_LOGIC;
  signal \^ch2_delay_cnt_en\ : STD_LOGIC;
  signal ch2_dly_fast_incr3_out : STD_LOGIC;
  signal ch2_ioc_irq_set_i1_out : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair274";
  attribute counter : integer;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\ : label is 29;
  attribute counter of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : label is 29;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair277";
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\ : label is 30;
  attribute counter of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : label is 30;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\ : label is "soft_lutpair267";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O24(7 downto 0) <= \^o24\(7 downto 0);
  O3(7 downto 0) <= \^o3\(7 downto 0);
  O4(7 downto 0) <= \^o4\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
  ch2_delay_cnt_en <= \^ch2_delay_cnt_en\;
  p_15_out <= \^p_15_out\;
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      R => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      R => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      S => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      S => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      S => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      S => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      S => I72(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I2 => I112,
      I3 => mm2s_irqdelay_wren,
      I4 => \^ch1_delay_cnt_en\,
      I5 => I108,
      O => ch1_dly_fast_incr7_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ch1_dly_fast_incr7_out,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      R => \<const0>\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I71,
      Q => \^ch1_delay_cnt_en\,
      R => \<const0>\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__1\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__1\(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      O => \plusOp__1\(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(2),
      O => \plusOp__1\(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o3\(4),
      I1 => \^o3\(2),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(3),
      O => \plusOp__1\(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(0),
      I3 => \^o3\(1),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \plusOp__1\(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      O => \plusOp__1\(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      I2 => \^o3\(6),
      O => \plusOp__1\(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(0),
      I3 => \^o3\(1),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(0),
      Q => \^o3\(0),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(1),
      Q => \^o3\(1),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(2),
      Q => \^o3\(2),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(3),
      Q => \^o3\(3),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(4),
      Q => \^o3\(4),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(5),
      Q => \^o3\(5),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(6),
      Q => \^o3\(6),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      D => \plusOp__1\(7),
      Q => \^o3\(7),
      R => I120(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
    port map (
      I0 => \^o3\(6),
      I1 => I107(5),
      I2 => I107(4),
      I3 => \^o3\(5),
      O => O54
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D00D00000000"
    )
    port map (
      I0 => I107(4),
      I1 => \^o3\(5),
      I2 => \^o3\(3),
      I3 => I107(3),
      I4 => I108,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      O => O53
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00D0000D00DD00D"
    )
    port map (
      I0 => \^o3\(2),
      I1 => I107(2),
      I2 => \^o3\(0),
      I3 => I107(0),
      I4 => I107(1),
      I5 => \^o3\(1),
      O => O55
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_23_out_1,
      Q => \^o1\,
      R => I72(0)
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => O18,
      I3 => mm2s_irqthresh_wren,
      I4 => I87,
      I5 => \^o1\,
      O => ch1_ioc_irq_set_i5_out
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o24\(1),
      I1 => \^o24\(0),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ch1_ioc_irq_set_i5_out,
      Q => p_45_out,
      R => \<const0>\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => \^o24\(0),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I2 => I83,
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o24\(1),
      I1 => \^o24\(0),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I84,
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
    port map (
      I0 => \^o24\(1),
      I1 => \^o24\(0),
      I2 => \^o24\(2),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I85,
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
    port map (
      I0 => \^o24\(2),
      I1 => \^o24\(0),
      I2 => \^o24\(1),
      I3 => \^o24\(3),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I86,
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\,
      I1 => \^o24\(4),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I82,
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o24\(3),
      I1 => \^o24\(1),
      I2 => \^o24\(0),
      I3 => \^o24\(2),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
    port map (
      I0 => \^o24\(5),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I81,
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4FFB400"
    )
    port map (
      I0 => \^o24\(5),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \^o24\(6),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I80,
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => \^o24\(7),
      I1 => \^o24\(5),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I3 => \^o24\(6),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I79,
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o24\(4),
      I1 => \^o24\(2),
      I2 => \^o24\(0),
      I3 => \^o24\(1),
      I4 => \^o24\(3),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070700070707"
    )
    port map (
      I0 => \^o1\,
      I1 => I87,
      I2 => mm2s_irqthresh_wren,
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\,
      I4 => \^o24\(0),
      I5 => \^o24\(1),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o24\(3),
      I1 => \^o24\(2),
      I2 => \^o24\(6),
      I3 => \^o24\(7),
      I4 => \^o24\(4),
      I5 => \^o24\(5),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(0),
      Q => \^o24\(0),
      S => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(1),
      Q => \^o24\(1),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^o24\(2),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^o24\(3),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^o24\(4),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^o24\(5),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^o24\(6),
      R => I1(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^o24\(7),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      R => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      R => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      S => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      S => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      S => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      S => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      S => I74(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I2 => I113,
      I3 => s2mm_irqdelay_wren,
      I4 => \^ch2_delay_cnt_en\,
      I5 => axi_dma_tstvec(0),
      O => ch2_dly_fast_incr3_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ch2_dly_fast_incr3_out,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      R => \<const0>\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I73,
      Q => \^ch2_delay_cnt_en\,
      R => \<const0>\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o4\(0),
      O => \plusOp__2\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o4\(0),
      I1 => \^o4\(1),
      O => \plusOp__2\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o4\(2),
      I1 => \^o4\(1),
      I2 => \^o4\(0),
      O => \plusOp__2\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(0),
      I2 => \^o4\(1),
      I3 => \^o4\(2),
      O => \plusOp__2\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o4\(4),
      I1 => \^o4\(2),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      I4 => \^o4\(3),
      O => \plusOp__2\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o4\(5),
      I1 => \^o4\(3),
      I2 => \^o4\(0),
      I3 => \^o4\(1),
      I4 => \^o4\(2),
      I5 => \^o4\(4),
      O => \plusOp__2\(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o4\(6),
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\,
      O => \plusOp__2\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o4\(7),
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\,
      I2 => \^o4\(6),
      O => \plusOp__2\(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o4\(5),
      I1 => \^o4\(3),
      I2 => \^o4\(0),
      I3 => \^o4\(1),
      I4 => \^o4\(2),
      I5 => \^o4\(4),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(0),
      Q => \^o4\(0),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(1),
      Q => \^o4\(1),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(2),
      Q => \^o4\(2),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(3),
      Q => \^o4\(3),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(4),
      Q => \^o4\(4),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(5),
      Q => \^o4\(5),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(6),
      Q => \^o4\(6),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      D => \plusOp__2\(7),
      Q => \^o4\(7),
      R => I121(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\,
      I2 => I109,
      I3 => I110,
      O => \^p_15_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0000"
    )
    port map (
      I0 => I111(2),
      I1 => \^o4\(2),
      I2 => I111(6),
      I3 => \^o4\(7),
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2000000A200A200"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\,
      I1 => \^o4\(1),
      I2 => I111(1),
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\,
      I4 => I111(0),
      I5 => \^o4\(0),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => \^o4\(6),
      I1 => I111(5),
      I2 => I111(0),
      I3 => \^o4\(0),
      I4 => I111(3),
      I5 => \^o4\(4),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909000099099909"
    )
    port map (
      I0 => \^o4\(5),
      I1 => I111(4),
      I2 => \^o4\(2),
      I3 => I111(2),
      I4 => \^o4\(1),
      I5 => I111(1),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^p_15_out\,
      Q => \^o2\,
      R => I74(0)
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => O19,
      I3 => s2mm_irqthresh_wren,
      I4 => I96,
      I5 => \^o2\,
      O => ch2_ioc_irq_set_i1_out
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ch2_ioc_irq_set_i1_out,
      Q => p_18_out,
      R => \<const0>\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I88,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(0),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => I89,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => I90,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
    port map (
      I0 => I91,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => I92,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(4),
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\,
      I4 => \^q\(3),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => I93,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\,
      I5 => \^q\(4),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => I94,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(6),
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => I95,
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \^o2\,
      I1 => I96,
      I2 => s2mm_irqthresh_wren,
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\,
      Q => \^q\(0),
      S => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\,
      Q => \^q\(1),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\,
      Q => \^q\(2),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\,
      Q => \^q\(3),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\,
      Q => \^q\(4),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\,
      Q => \^q\(5),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\,
      Q => \^q\(6),
      R => I1(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\,
      Q => \^q\(7),
      R => I1(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_rd_status_cntl is
  port (
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_okay_reg : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
end axi_dma_0axi_sg_rd_status_cntl;

architecture STRUCTURE of axi_dma_0axi_sg_rd_status_cntl is
  signal \n_0_sig_rd_sts_decerr_reg_i_1__0\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status(1 downto 0) <= \^sig_rsc2stat_status\(1 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_rd_sts_reg_full0,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(0),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => sig_rd_sts_okay_reg,
      S => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => \n_0_sig_rd_sts_decerr_reg_i_1__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC
  );
end axi_dma_0axi_sg_rddata_cntl;

architecture STRUCTURE of axi_dma_0axi_sg_rddata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_mm2s_rlast_del_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_decerr_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_coelsc_okay_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_slverr_reg_i_1__0\ : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_rd_sts_reg_full0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_rd_sts_okay_reg_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_rd_sts_slverr_reg_i_1__0\ : label is "soft_lutpair187";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_rd_sts_reg_full0 <= \^sig_rd_sts_reg_full0\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => n_0_mm2s_rlast_del_i_1
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_mm2s_rlast_del_i_1,
      Q => \^sig_rd_sts_reg_full0\,
      R => sig_stream_rst
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \<const1>\,
      Q => m_axi_sg_rready,
      R => sig_stream_rst
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_rsc2data_ready,
      O => \n_0_sig_coelsc_decerr_reg_i_1__0\
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_coelsc_decerr_reg_i_1__0\,
      Q => \^sig_data2rsc_decerr\,
      R => \<const0>\
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
    port map (
      I0 => sig_data2rsc_okay,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_rsc2data_ready,
      O => n_0_sig_coelsc_okay_reg_i_1
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_coelsc_okay_reg_i_1,
      Q => sig_data2rsc_okay,
      R => \<const0>\
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_rsc2data_ready,
      O => \n_0_sig_coelsc_slverr_reg_i_1__0\
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_coelsc_slverr_reg_i_1__0\,
      Q => sig_data2rsc_slverr,
      R => \<const0>\
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rsc2stat_status(1),
      I2 => sig_data2rsc_okay,
      I3 => \^sig_data2rsc_decerr\,
      I4 => sig_rsc2stat_status(0),
      O => sig_rd_sts_okay_reg0
    );
\sig_rd_sts_reg_empty_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_rd_sts_reg_full0\,
      O => O1
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rsc2stat_status(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_reset is
  port (
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC
  );
end axi_dma_0axi_sg_reset;

architecture STRUCTURE of axi_dma_0axi_sg_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_cmd_tag_reg[0]_i_1__0\ : label is "soft_lutpair194";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => dm_m_axi_sg_aresetn,
      Q => \^o1\,
      R => \<const0>\
    );
\sig_cmd_tag_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_data2all_tlast_error,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      O => O2(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_reset_2 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_sg_reset_2 : entity is "axi_sg_reset";
end axi_dma_0axi_sg_reset_2;

architecture STRUCTURE of axi_dma_0axi_sg_reset_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of mm2s_rready_i_1 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_rready_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_cmd_tag_reg[0]_i_1\ : label is "soft_lutpair180";
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => sig_stream_rst
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => dm_m_axi_sg_aresetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => \<const0>\
    );
\sig_cmd_tag_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      O => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_scc is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_btt_is_zero_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_load_input_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
end axi_dma_0axi_sg_scc;

architecture STRUCTURE of axi_dma_0axi_sg_scc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_btt_is_zero_reg\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sig_addr_valid_reg_i_1__1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sig_cmd2addr_valid1_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair182";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  O1 <= \^o1\;
  sig_btt_is_zero_reg <= \^sig_btt_is_zero_reg\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => O2
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^sig_btt_is_zero_reg\,
      R => \<const0>\
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => \^sig_cmd_reg_empty\,
      I4 => sig_cmd2mstr_cmd_valid,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => \<const0>\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => O3(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => O3(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => O3(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => O3(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => O3(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => O3(9),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => O3(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => O3(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => O3(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => O3(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => O3(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => O3(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => O3(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => O3(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => O3(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => O3(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => O3(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => O3(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => O3(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => O3(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => O3(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => O3(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => O3(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => O3(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => O3(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => O3(3),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => SR(0)
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_cmd_reg_empty\,
      R => \<const0>\
    );
\sig_cmd_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \^d\(1),
      R => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      O => E(0)
    );
\sig_next_len_reg[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^d\(1),
      O => \^d\(0)
    );
sm_set_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => \^sig_btt_is_zero_reg\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sm_set_error_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_scc_wr is
  port (
    sig_mstr2data_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_cmd_reg_empty : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
end axi_dma_0axi_sg_scc_wr;

architecture STRUCTURE of axi_dma_0axi_sg_scc_wr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_cmd2addr_valid1_i_1__0\ : STD_LOGIC;
  signal \n_0_sm_set_error_i_1__0\ : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sig_addr_valid_reg_i_1__2\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sm_set_error_i_1__0\ : label is "soft_lutpair195";
begin
  O2 <= \^o2\;
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_tag(0) <= \^sig_mstr2data_tag\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => O3
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o2\,
      R => \<const0>\
    );
\sig_cmd2addr_valid1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020002000"
    )
    port map (
      I0 => I3,
      I1 => sig_data2all_tlast_error,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => \^sig_cmd_reg_empty\,
      I5 => sig_cmd2mstr_cmd_valid,
      O => \n_0_sig_cmd2addr_valid1_i_1__0\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_cmd2addr_valid1_i_1__0\,
      Q => \^sig_mstr2data_cmd_valid\,
      R => \<const0>\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(9),
      Q => O4(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(10),
      Q => O4(9),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(11),
      Q => O4(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(12),
      Q => O4(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(13),
      Q => O4(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(14),
      Q => O4(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(15),
      Q => O4(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(16),
      Q => O4(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(17),
      Q => O4(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(18),
      Q => O4(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(19),
      Q => O4(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(20),
      Q => O4(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(21),
      Q => O4(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(22),
      Q => O4(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(23),
      Q => O4(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(24),
      Q => O4(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(25),
      Q => O4(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(26),
      Q => O4(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(27),
      Q => O4(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(28),
      Q => O4(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(1),
      Q => O4(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(29),
      Q => O4(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(30),
      Q => O4(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(2),
      Q => O4(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(3),
      Q => O4(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(4),
      Q => O4(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(5),
      Q => O4(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(6),
      Q => O4(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(7),
      Q => O4(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(8),
      Q => O4(7),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(0),
      Q => O1,
      R => SR(0)
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_cmd_reg_empty\,
      R => \<const0>\
    );
\sig_cmd_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(31),
      Q => \^sig_mstr2data_tag\(0),
      R => SR(0)
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
\sig_next_len_reg[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_mstr2data_tag\(0),
      O => D(0)
    );
\sm_set_error_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I3,
      I1 => \^sig_calc2dm_calc_err\,
      I2 => \^o2\,
      O => \n_0_sm_set_error_i_1__0\
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sm_set_error_i_1__0\,
      Q => \^sig_calc2dm_calc_err\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_updt_cmdsts_if is
  port (
    O1 : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    p_18_out_1 : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_27_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
end axi_dma_0axi_sg_updt_cmdsts_if;

architecture STRUCTURE of axi_dma_0axi_sg_updt_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_updt_error_i_1 : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\ : label is "soft_lutpair265";
begin
  O1 <= \^o1\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      O => O2
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_11_out,
      O => p_27_out
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_6_out,
      O => p_18_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axis_updt_sts_tready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => m_axi_sg_aresetn,
      Q => p_16_out,
      R => \<const0>\
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I2,
      Q => p_18_out_1,
      R => \<const0>\
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => I1(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^updt_done\,
      R => \<const0>\
    );
updt_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o1\,
      I2 => \^updt_interr\,
      I3 => \^updt_decerr\,
      I4 => \^updt_slverr\,
      O => n_0_updt_error_i_1
    );
updt_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt_error_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => I1(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => I1(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_updt_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    in004_out : out STD_LOGIC;
    in0011_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    in009_out : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_s2mm : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    s2mm_irqthresh_wren : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_2 : in STD_LOGIC;
    p_5_out_3 : in STD_LOGIC;
    p_4_out_4 : in STD_LOGIC;
    p_3_out_5 : in STD_LOGIC;
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I11 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_sg_updt_sm;

architecture STRUCTURE of axi_dma_0axi_sg_updt_sm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch1_active_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ch1_active_i : signal is true;
  signal ch1_active_set : STD_LOGIC;
  signal ch2_active_i : STD_LOGIC;
  attribute MARK_DEBUG of ch2_active_i : signal is true;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[10]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[11]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[12]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[13]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[14]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[15]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[16]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[17]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[18]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[19]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[20]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[21]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[22]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[23]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[24]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[25]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[26]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[27]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[28]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[29]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[30]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_4\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_5\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[6]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[7]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[8]_i_2\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[9]_i_2\ : STD_LOGIC;
  signal \n_0_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_updt_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_updt_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[10]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[11]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[12]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[13]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[14]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[15]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[16]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[17]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[18]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[19]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[20]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[21]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[22]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[23]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[24]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[25]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[26]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[27]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[28]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[29]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[30]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[31]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[6]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[7]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[8]\ : STD_LOGIC;
  signal \n_0_updt_error_addr_reg[9]\ : STD_LOGIC;
  signal \n_1_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \^p_26_out\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute keep : string;
  attribute keep of \GEN_CH1_UPDATE.ch1_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_4\ : label is "soft_lutpair264";
  attribute keep of \GEN_CH2_UPDATE.ch2_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \ftch_error_addr[10]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ftch_error_addr[11]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ftch_error_addr[12]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ftch_error_addr[13]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ftch_error_addr[15]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ftch_error_addr[16]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ftch_error_addr[17]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ftch_error_addr[18]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ftch_error_addr[19]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ftch_error_addr[20]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ftch_error_addr[21]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ftch_error_addr[22]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ftch_error_addr[23]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ftch_error_addr[25]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ftch_error_addr[26]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ftch_error_addr[27]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ftch_error_addr[28]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ftch_error_addr[29]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ftch_error_addr[30]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ftch_error_addr[7]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ftch_error_addr[9]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \updt_cs[2]_i_1\ : label is "soft_lutpair264";
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17(29 downto 0) <= \^o17\(29 downto 0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(0) <= \^q\(0);
  p_26_out <= \^p_26_out\;
  p_53_out <= \^p_53_out\;
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => ch1_active_set,
      I1 => m_axi_sg_aresetn,
      I2 => ch1_active_i,
      I3 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000084040404"
    )
    port map (
      I0 => updt_cs(1),
      I1 => I2,
      I2 => updt_cs(0),
      I3 => updt_done,
      I4 => ch2_active_i,
      I5 => I3,
      O => ch1_active_set
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\,
      Q => ch1_active_i,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o8\,
      I2 => p_8_out_2,
      I3 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\,
      Q => \^o8\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o6\,
      I2 => p_10_out,
      I3 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\,
      Q => \^o6\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o7\,
      I2 => p_9_out,
      I3 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\,
      Q => \^o7\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o5\,
      I2 => updt_decerr,
      I3 => ch1_active_i,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\,
      Q => \^o5\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF8FF"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\,
      I1 => I3,
      I2 => I4,
      I3 => m_axi_sg_aresetn,
      I4 => p_5_out,
      I5 => \^p_53_out\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050100FF"
    )
    port map (
      I0 => ch1_active_i,
      I1 => I4,
      I2 => \^q\(0),
      I3 => updt_cs(0),
      I4 => updt_cs(1),
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\,
      Q => \^p_53_out\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o3\,
      I2 => updt_interr,
      I3 => ch1_active_i,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\,
      Q => \^o3\,
      R => \<const0>\
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_27_out,
      Q => \^o9\,
      R => I1(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o4\,
      I2 => updt_slverr,
      I3 => ch1_active_i,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\,
      Q => \^o4\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010F010"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_2\,
      I2 => m_axi_sg_aresetn,
      I3 => ch2_active_i,
      I4 => updt_done,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBB0BB"
    )
    port map (
      I0 => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\,
      I1 => ch1_active_i,
      I2 => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_2\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
    port map (
      I0 => updt_cs(0),
      I1 => updt_done,
      I2 => ch2_active_i,
      I3 => updt_cs(1),
      I4 => I4,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => updt_cs(1),
      I1 => updt_cs(0),
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\
    );
\GEN_CH2_UPDATE.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\,
      Q => ch2_active_i,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o15\,
      I2 => p_3_out_5,
      I3 => updt_done,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\,
      Q => \^o15\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o13\,
      I2 => p_5_out_3,
      I3 => updt_done,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\,
      Q => \^o13\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o14\,
      I2 => p_4_out_4,
      I3 => updt_done,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\,
      Q => \^o14\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o12\,
      I2 => updt_decerr,
      I3 => ch2_active_i,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\,
      Q => \^o12\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF8FF"
    )
    port map (
      I0 => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\,
      I1 => I5,
      I2 => I4,
      I3 => m_axi_sg_aresetn,
      I4 => p_5_out,
      I5 => \^p_26_out\,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C30001F0C"
    )
    port map (
      I0 => I4,
      I1 => \^q\(0),
      I2 => updt_cs(1),
      I3 => I5,
      I4 => updt_cs(0),
      I5 => ch2_active_i,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\,
      Q => \^p_26_out\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o10\,
      I2 => updt_interr,
      I3 => ch2_active_i,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\,
      Q => \^o10\,
      R => \<const0>\
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_18_out,
      Q => \^o16\,
      R => I1(0)
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^o11\,
      I2 => updt_slverr,
      I3 => ch2_active_i,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\,
      Q => \^o11\,
      R => \<const0>\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \^o9\,
      I1 => I8,
      I2 => I87,
      I3 => mm2s_irqthresh_wren,
      O => O18(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \^o16\,
      I1 => I9,
      I2 => I96,
      I3 => s2mm_irqthresh_wren,
      O => O19(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch1_active_i,
      O => \^o17\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch2_active_i,
      O => \^o17\(29)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ftch_error_addr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(4),
      I2 => \n_0_ftch_error_addr[10]_i_2\,
      I3 => I10(4),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[10]\,
      O => O42
    );
\ftch_error_addr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[10]_i_2\
    );
\ftch_error_addr[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(5),
      I2 => \n_0_ftch_error_addr[11]_i_2\,
      I3 => I10(5),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[11]\,
      O => O41
    );
\ftch_error_addr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[11]_i_2\
    );
\ftch_error_addr[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(6),
      I2 => \n_0_ftch_error_addr[12]_i_2\,
      I3 => I10(6),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[12]\,
      O => O40
    );
\ftch_error_addr[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[12]_i_2\
    );
\ftch_error_addr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(7),
      I2 => \n_0_ftch_error_addr[13]_i_2\,
      I3 => I10(7),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[13]\,
      O => O39
    );
\ftch_error_addr[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[13]_i_2\
    );
\ftch_error_addr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(8),
      I2 => \n_0_ftch_error_addr[14]_i_2\,
      I3 => I10(8),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[14]\,
      O => O38
    );
\ftch_error_addr[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[14]_i_2\
    );
\ftch_error_addr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(9),
      I2 => \n_0_ftch_error_addr[15]_i_2\,
      I3 => I10(9),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[15]\,
      O => O37
    );
\ftch_error_addr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[15]_i_2\
    );
\ftch_error_addr[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(10),
      I2 => \n_0_ftch_error_addr[16]_i_2\,
      I3 => I10(10),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[16]\,
      O => O36
    );
\ftch_error_addr[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[16]_i_2\
    );
\ftch_error_addr[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(11),
      I2 => \n_0_ftch_error_addr[17]_i_2\,
      I3 => I10(11),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[17]\,
      O => O35
    );
\ftch_error_addr[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[17]_i_2\
    );
\ftch_error_addr[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(12),
      I2 => \n_0_ftch_error_addr[18]_i_2\,
      I3 => I10(12),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[18]\,
      O => O34
    );
\ftch_error_addr[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[18]_i_2\
    );
\ftch_error_addr[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(13),
      I2 => \n_0_ftch_error_addr[19]_i_2\,
      I3 => I10(13),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[19]\,
      O => O33
    );
\ftch_error_addr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[19]_i_2\
    );
\ftch_error_addr[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(14),
      I2 => \n_0_ftch_error_addr[20]_i_2\,
      I3 => I10(14),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[20]\,
      O => O32
    );
\ftch_error_addr[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[20]_i_2\
    );
\ftch_error_addr[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(15),
      I2 => \n_0_ftch_error_addr[21]_i_2\,
      I3 => I10(15),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[21]\,
      O => O31
    );
\ftch_error_addr[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[21]_i_2\
    );
\ftch_error_addr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(16),
      I2 => \n_0_ftch_error_addr[22]_i_2\,
      I3 => I10(16),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[22]\,
      O => O30
    );
\ftch_error_addr[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[22]_i_2\
    );
\ftch_error_addr[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(17),
      I2 => \n_0_ftch_error_addr[23]_i_2\,
      I3 => I10(17),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[23]\,
      O => O29
    );
\ftch_error_addr[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[23]_i_2\
    );
\ftch_error_addr[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(18),
      I2 => \n_0_ftch_error_addr[24]_i_2\,
      I3 => I10(18),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[24]\,
      O => O28
    );
\ftch_error_addr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[24]_i_2\
    );
\ftch_error_addr[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(19),
      I2 => \n_0_ftch_error_addr[25]_i_2\,
      I3 => I10(19),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[25]\,
      O => O27
    );
\ftch_error_addr[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[25]_i_2\
    );
\ftch_error_addr[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(20),
      I2 => \n_0_ftch_error_addr[26]_i_2\,
      I3 => I10(20),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[26]\,
      O => O26
    );
\ftch_error_addr[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[26]_i_2\
    );
\ftch_error_addr[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(21),
      I2 => \n_0_ftch_error_addr[27]_i_2\,
      I3 => I10(21),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[27]\,
      O => O25
    );
\ftch_error_addr[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[27]_i_2\
    );
\ftch_error_addr[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(22),
      I2 => \n_0_ftch_error_addr[28]_i_2\,
      I3 => I10(22),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[28]\,
      O => O24
    );
\ftch_error_addr[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[28]_i_2\
    );
\ftch_error_addr[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(23),
      I2 => \n_0_ftch_error_addr[29]_i_2\,
      I3 => I10(23),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[29]\,
      O => O23
    );
\ftch_error_addr[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[29]_i_2\
    );
\ftch_error_addr[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(24),
      I2 => \n_0_ftch_error_addr[30]_i_2\,
      I3 => I10(24),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[30]\,
      O => O22
    );
\ftch_error_addr[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[30]_i_2\
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(25),
      I2 => \n_0_ftch_error_addr[31]_i_2__0\,
      I3 => I10(25),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[31]\,
      O => O21
    );
\ftch_error_addr[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[31]_i_2__0\
    );
\ftch_error_addr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \n_0_ftch_error_addr[31]_i_5\,
      I1 => \^o12\,
      I2 => \^o11\,
      I3 => I11,
      O => \n_0_ftch_error_addr[31]_i_4\
    );
\ftch_error_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o15\,
      I2 => \^o7\,
      I3 => \^o6\,
      I4 => \^o3\,
      I5 => \^o8\,
      O => \n_0_ftch_error_addr[31]_i_5\
    );
\ftch_error_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(0),
      I2 => \n_0_ftch_error_addr[6]_i_2\,
      I3 => I10(0),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[6]\,
      O => O46
    );
\ftch_error_addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[6]_i_2\
    );
\ftch_error_addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(1),
      I2 => \n_0_ftch_error_addr[7]_i_2\,
      I3 => I10(1),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[7]\,
      O => O45
    );
\ftch_error_addr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[7]_i_2\
    );
\ftch_error_addr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(2),
      I2 => \n_0_ftch_error_addr[8]_i_2\,
      I3 => I10(2),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[8]\,
      O => O44
    );
\ftch_error_addr[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[8]_i_2\
    );
\ftch_error_addr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => p_4_out(3),
      I2 => \n_0_ftch_error_addr[9]_i_2\,
      I3 => I10(3),
      I4 => I11,
      I5 => \n_0_updt_error_addr_reg[9]\,
      O => O43
    );
\ftch_error_addr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o4\,
      I2 => \^o13\,
      I3 => \^o14\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      O => \n_0_ftch_error_addr[9]_i_2\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch2_active_i,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch1_active_i,
      O => O2
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => updt_cmnd_wr,
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_updt_cmd_tready,
      I3 => p_18_out_1,
      O => O20
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^o17\(7),
      R => I1(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => \^o17\(8),
      R => I1(0)
    );
\update_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[7]_i_1\,
      CO(3) => \n_0_update_address_reg[11]_i_1\,
      CO(2) => \n_1_update_address_reg[11]_i_1\,
      CO(1) => \n_2_update_address_reg[11]_i_1\,
      CO(0) => \n_3_update_address_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I12(3 downto 0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \^o17\(9),
      R => I1(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(9),
      Q => \^o17\(10),
      R => I1(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(10),
      Q => \^o17\(11),
      R => I1(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(11),
      Q => \^o17\(12),
      R => I1(0)
    );
\update_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[11]_i_1\,
      CO(3) => \n_0_update_address_reg[15]_i_1\,
      CO(2) => \n_1_update_address_reg[15]_i_1\,
      CO(1) => \n_2_update_address_reg[15]_i_1\,
      CO(0) => \n_3_update_address_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 0) => I13(3 downto 0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(12),
      Q => \^o17\(13),
      R => I1(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(13),
      Q => \^o17\(14),
      R => I1(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(14),
      Q => \^o17\(15),
      R => I1(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(15),
      Q => \^o17\(16),
      R => I1(0)
    );
\update_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[15]_i_1\,
      CO(3) => \n_0_update_address_reg[19]_i_1\,
      CO(2) => \n_1_update_address_reg[19]_i_1\,
      CO(1) => \n_2_update_address_reg[19]_i_1\,
      CO(0) => \n_3_update_address_reg[19]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => I14(3 downto 0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(16),
      Q => \^o17\(17),
      R => I1(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(17),
      Q => \^o17\(18),
      R => I1(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(18),
      Q => \^o17\(19),
      R => I1(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(19),
      Q => \^o17\(20),
      R => I1(0)
    );
\update_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[19]_i_1\,
      CO(3) => \n_0_update_address_reg[23]_i_1\,
      CO(2) => \n_1_update_address_reg[23]_i_1\,
      CO(1) => \n_2_update_address_reg[23]_i_1\,
      CO(0) => \n_3_update_address_reg[23]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(19 downto 16),
      S(3 downto 0) => I15(3 downto 0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(20),
      Q => \^o17\(21),
      R => I1(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(21),
      Q => \^o17\(22),
      R => I1(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(22),
      Q => \^o17\(23),
      R => I1(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(23),
      Q => \^o17\(24),
      R => I1(0)
    );
\update_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[23]_i_1\,
      CO(3) => \n_0_update_address_reg[27]_i_1\,
      CO(2) => \n_1_update_address_reg[27]_i_1\,
      CO(1) => \n_2_update_address_reg[27]_i_1\,
      CO(0) => \n_3_update_address_reg[27]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(23 downto 20),
      S(3 downto 0) => I16(3 downto 0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(24),
      Q => \^o17\(25),
      R => I1(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(25),
      Q => \^o17\(26),
      R => I1(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(26),
      Q => \^o17\(27),
      R => I1(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(27),
      Q => \^o17\(28),
      R => I1(0)
    );
\update_address_reg[31]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[27]_i_1\,
      CO(3) => \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_update_address_reg[31]_i_1\,
      CO(1) => \n_2_update_address_reg[31]_i_1\,
      CO(0) => \n_3_update_address_reg[31]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(27 downto 24),
      S(3 downto 0) => I17(3 downto 0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^o17\(1),
      R => I1(0)
    );
\update_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^o17\(2),
      R => I1(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^o17\(3),
      R => I1(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^o17\(4),
      R => I1(0)
    );
\update_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_update_address_reg[7]_i_1\,
      CO(2) => \n_1_update_address_reg[7]_i_1\,
      CO(1) => \n_2_update_address_reg[7]_i_1\,
      CO(0) => \n_3_update_address_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \<const0>\,
      S(0) => \<const1>\
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^o17\(5),
      R => I1(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \^o17\(6),
      R => I1(0)
    );
updt2_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => \out\(0),
      O => in004_out
    );
updt2_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => follower_full_s2mm,
      O => in00
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000BFAAAA"
    )
    port map (
      I0 => \n_0_updt_cs[0]_i_2\,
      I1 => I6,
      I2 => updt_done,
      I3 => I4,
      I4 => updt_cs(1),
      I5 => \^q\(0),
      O => updt_ns(0)
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3434343734373437"
    )
    port map (
      I0 => E(0),
      I1 => updt_cs(0),
      I2 => updt_cs(1),
      I3 => I4,
      I4 => I3,
      I5 => I5,
      O => \n_0_updt_cs[0]_i_2\
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0510151000101010"
    )
    port map (
      I0 => \^q\(0),
      I1 => I4,
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      I4 => updt_done,
      I5 => E(0),
      O => \n_0_updt_cs[1]_i_1\
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1B10"
    )
    port map (
      I0 => updt_cs(1),
      I1 => updt_cs(0),
      I2 => \^q\(0),
      I3 => I4,
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_ns(0),
      Q => updt_cs(0),
      R => I1(0)
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_updt_cs[1]_i_1\,
      Q => updt_cs(1),
      R => I1(0)
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_ns(2),
      Q => \^q\(0),
      R => I1(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^q\(0),
      I1 => I4,
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(7),
      Q => \n_0_updt_error_addr_reg[10]\,
      R => I1(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(8),
      Q => \n_0_updt_error_addr_reg[11]\,
      R => I1(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(9),
      Q => \n_0_updt_error_addr_reg[12]\,
      R => I1(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(10),
      Q => \n_0_updt_error_addr_reg[13]\,
      R => I1(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(11),
      Q => \n_0_updt_error_addr_reg[14]\,
      R => I1(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(12),
      Q => \n_0_updt_error_addr_reg[15]\,
      R => I1(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(13),
      Q => \n_0_updt_error_addr_reg[16]\,
      R => I1(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(14),
      Q => \n_0_updt_error_addr_reg[17]\,
      R => I1(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(15),
      Q => \n_0_updt_error_addr_reg[18]\,
      R => I1(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(16),
      Q => \n_0_updt_error_addr_reg[19]\,
      R => I1(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(17),
      Q => \n_0_updt_error_addr_reg[20]\,
      R => I1(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(18),
      Q => \n_0_updt_error_addr_reg[21]\,
      R => I1(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(19),
      Q => \n_0_updt_error_addr_reg[22]\,
      R => I1(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(20),
      Q => \n_0_updt_error_addr_reg[23]\,
      R => I1(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(21),
      Q => \n_0_updt_error_addr_reg[24]\,
      R => I1(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(22),
      Q => \n_0_updt_error_addr_reg[25]\,
      R => I1(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(23),
      Q => \n_0_updt_error_addr_reg[26]\,
      R => I1(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(24),
      Q => \n_0_updt_error_addr_reg[27]\,
      R => I1(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(25),
      Q => \n_0_updt_error_addr_reg[28]\,
      R => I1(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(26),
      Q => \n_0_updt_error_addr_reg[29]\,
      R => I1(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(27),
      Q => \n_0_updt_error_addr_reg[30]\,
      R => I1(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(28),
      Q => \n_0_updt_error_addr_reg[31]\,
      R => I1(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(3),
      Q => \n_0_updt_error_addr_reg[6]\,
      R => I1(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(4),
      Q => \n_0_updt_error_addr_reg[7]\,
      R => I1(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(5),
      Q => \n_0_updt_error_addr_reg[8]\,
      R => I1(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o17\(6),
      Q => \n_0_updt_error_addr_reg[9]\,
      R => I1(0)
    );
updt_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => I7(0),
      O => in0011_out
    );
updt_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => follower_full_mm2s,
      O => in009_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_wrdata_cntl is
  port (
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2data_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC
  );
end axi_dma_0axi_sg_wrdata_cntl;

architecture STRUCTURE of axi_dma_0axi_sg_wrdata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\ : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_data2wsc_calc_err_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_last_err_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__1\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_last_mmap_dbeat_reg_i_2__0\ : STD_LOGIC;
  signal n_0_sig_last_mmap_dbeat_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_ld_new_cmd_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_6 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_2 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  signal sig_tlast_error : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of sig_data2wsc_calc_err_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair204";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 28;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 28;
  attribute SOFT_HLUTNM of sig_dqual_reg_empty_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_3 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_3 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair203";
begin
  Din(2 downto 0) <= \^din\(2 downto 0);
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
    port map (
      I0 => I3,
      I1 => \^sig_tlast_err_stop\,
      I2 => sig_inhibit_rdy_n,
      I3 => I1,
      I4 => \^sig_push_to_wsc\,
      I5 => \^sig_data2all_tlast_error\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => \^sig_tlast_err_stop\,
      R => \<const0>\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I3,
      I1 => \^sig_data2all_tlast_error\,
      I2 => sig_tlast_error,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CC0808"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      I2 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      I4 => I2,
      O => sig_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_next_last_strb_reg(1),
      I4 => sig_next_last_strb_reg(3),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^sig_data2all_tlast_error\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => m_axi_sg_wready,
      I1 => \^sig_data2all_tlast_error\,
      I2 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => \sig_dbeat_cntr_reg__0\(0),
      O => n_0_m_axi_sg_wlast_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA888A8"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I1 => \^sig_data2all_tlast_error\,
      I2 => p_2_in,
      I3 => D(0),
      I4 => p_3_in,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BB3B00000000"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr2data_addr_posted,
      I4 => sig_next_calc_error_reg,
      I5 => sig_dqual_reg_full,
      O => n_0_m_axi_sg_wvalid_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => n_0_m_axi_sg_wvalid_INST_0_i_2
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B4D2D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40FD00"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^din\(2),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_calc_err_i_1
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_calc_err_i_1,
      Q => \^din\(2),
      R => \<const0>\
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
    port map (
      I0 => \^din\(0),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_tlast_error,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_cmd_cmplt_i_1
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_cmd_cmplt_i_1,
      Q => \^din\(0),
      R => \<const0>\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
    port map (
      I0 => \^din\(1),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_tlast_error,
      I3 => \^sig_data2all_tlast_error\,
      I4 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_last_err_i_1
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_last_err_i_1,
      Q => \^din\(1),
      R => \<const0>\
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
    port map (
      I0 => sig_mstr2data_tag(0),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \n_0_sig_next_calc_error_reg_i_4__0\,
      O => p_0_in(0)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A900A9FF"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I4 => sig_mstr2data_tag(0),
      O => p_0_in(2)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD00000000D"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      I5 => \sig_dbeat_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000020"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \n_0_sig_dbeat_cntr[5]_i_2__0\,
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(5),
      O => p_0_in(5)
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_dbeat_cntr[5]_i_2__0\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      I2 => \n_0_sig_next_calc_error_reg_i_4__0\,
      O => \n_0_sig_dbeat_cntr[7]_i_1__1\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I3 => \sig_dbeat_cntr_reg__0\(7),
      O => p_0_in(7)
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => I3,
      I3 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I4 => n_0_sig_next_calc_error_reg_i_3,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F2000000F200"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => sig_dqual_reg_full,
      I3 => I3,
      I4 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I5 => n_0_sig_next_calc_error_reg_i_3,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      I1 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I2 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat
    );
\sig_last_mmap_dbeat_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888080808880"
    )
    port map (
      I0 => m_axi_sg_wready,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I2 => \^sig_data2all_tlast_error\,
      I3 => p_2_in,
      I4 => D(0),
      I5 => p_3_in,
      O => \n_0_sig_last_mmap_dbeat_reg_i_2__0\
    );
sig_last_mmap_dbeat_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => n_0_sig_last_mmap_dbeat_reg_i_3
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => I3,
      I3 => sig_ld_new_cmd_reg,
      O => \n_0_sig_ld_new_cmd_reg_i_1__0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_ld_new_cmd_reg_i_1__0\,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => \n_0_sig_next_calc_error_reg_i_4__0\,
      I2 => I3,
      O => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      O => n_0_sig_next_calc_error_reg_i_3
    );
\sig_next_calc_error_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => sig_dqual_reg_empty,
      O => \n_0_sig_next_calc_error_reg_i_4__0\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_6,
      I1 => sig_wdc_status_going_full,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_next_calc_error_reg,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => n_0_sig_next_calc_error_reg_i_5
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_calc_error_reg_i_6
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => \<const1>\,
      Q => sig_next_cmd_cmplt_reg,
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => \<const1>\,
      Q => sig_next_last_strb_reg(0),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => \<const1>\,
      Q => sig_next_last_strb_reg(1),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => \<const1>\,
      Q => sig_next_last_strb_reg(2),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => \<const1>\,
      Q => sig_next_last_strb_reg(3),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_posted_to_axi_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_mstr2data_cmd_valid,
      I3 => I3,
      O => O2
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => I3,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => \<const0>\
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^sig_push_to_wsc\,
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      I2 => sig_push_err2wsc,
      I3 => \^sig_tlast_err_stop\,
      O => n_0_sig_push_to_wsc_i_2
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => \n_0_sig_last_mmap_dbeat_reg_i_2__0\,
      I2 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I3 => I4,
      I4 => I3,
      O => n_0_sig_push_to_wsc_i_3
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => \<const0>\
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => I1,
      I3 => sig_inhibit_rdy_n,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_prim_wrapper_v6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_prim_wrapper_v6;

architecture STRUCTURE of axi_dma_0blk_mem_gen_prim_wrapper_v6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_40_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  DOBDO(5 downto 0) <= \^dobdo\(5 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14) => \<const0>\,
      ADDRARDADDR(13) => \<const0>\,
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12 downto 6) => I3(6 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => m_axi_mm2s_rdata(19 downto 15),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => m_axi_mm2s_rdata(14 downto 10),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 8) => m_axi_mm2s_rdata(9 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => m_axi_mm2s_rdata(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26 downto 24) => DIBDI(5 downto 3),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 18) => DIBDI(2 downto 0),
      DIBDI(17 downto 16) => m_axi_mm2s_rdata(31 downto 30),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => m_axi_mm2s_rdata(29 downto 25),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => m_axi_mm2s_rdata(24 downto 20),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => D(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => D(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => D(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => D(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27) => \n_40_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(26 downto 24) => \^dobdo\(5 downto 3),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 18) => \^dobdo\(2 downto 0),
      DOBDO(17 downto 16) => D(31 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => D(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => D(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => E(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => I2,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => SR(0),
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
    port map (
      I0 => \^dobdo\(5),
      I1 => I4,
      I2 => sig_skid2dre_wready,
      I3 => hold_ff_q,
      I4 => I5,
      O => O8
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_v6";
end \axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_7_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_reg_out[33]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[32]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[33]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[34]_i_1\ : label is "soft_lutpair120";
begin
  DOBDO(5 downto 0) <= \^dobdo\(5 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14) => \<const0>\,
      ADDRARDADDR(13) => \<const0>\,
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12 downto 6) => I3(6 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27 downto 24) => I4(18 downto 15),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => I4(14 downto 10),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 8) => I4(9 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => I4(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => DIBDI(5 downto 2),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 19) => DIBDI(1 downto 0),
      DIBDI(18 downto 16) => I4(31 downto 29),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => I4(28 downto 24),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => I4(23 downto 19),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28) => \n_7_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(27 downto 24) => D(18 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => D(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => D(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => D(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^dobdo\(5 downto 2),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 19) => \^dobdo\(1 downto 0),
      DOBDO(18 downto 16) => D(31 downto 29),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => D(28 downto 24),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => D(23 downto 19),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => E(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => I2,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => SR(0),
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004FFFF40040000"
    )
    port map (
      I0 => \^dobdo\(3),
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(1),
      I3 => \^dobdo\(2),
      I4 => p_0_in5_in,
      I5 => I5(0),
      O => O3(0)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
    port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(0),
      I3 => p_0_in5_in,
      I4 => I5(1),
      O => O3(1)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(3),
      I3 => \^dobdo\(0),
      I4 => p_0_in5_in,
      I5 => I5(2),
      O => O3(2)
    );
\sig_data_skid_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => \^dobdo\(3),
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(1),
      I3 => \^dobdo\(2),
      O => D(32)
    );
\sig_data_skid_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(0),
      O => D(33)
    );
\sig_data_skid_reg[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(3),
      I3 => \^dobdo\(0),
      O => D(34)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cdc_sync is
  port (
    axi_lite_reset_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0cdc_sync;

architecture STRUCTURE of axi_dma_0cdc_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^axi_lite_reset_n\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2\ : label is "soft_lutpair0";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of arready_i_i_1 : label is true;
  attribute SOFT_HLUTNM of arready_i_i_1 : label is "soft_lutpair0";
begin
  axi_lite_reset_n <= \^axi_lite_reset_n\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => axi_resetn,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      Q => \^axi_lite_reset_n\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => \^axi_lite_reset_n\,
      I2 => s_axi_lite_awaddr(0),
      O => O1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^axi_lite_reset_n\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cdc_sync_32 is
  port (
    m_axi_sg_hrdresetn : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0cdc_sync_32 : entity is "cdc_sync";
end axi_dma_0cdc_sync_32;

architecture STRUCTURE of axi_dma_0cdc_sync_32 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_sg_hrdresetn\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\ : label is true;
begin
  m_axi_sg_hrdresetn <= \^m_axi_sg_hrdresetn\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s_level_out_d3,
      Q => \^m_axi_sg_hrdresetn\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GNE_SYNC_RESET.scndry_resetn_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^m_axi_sg_hrdresetn\,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cntr_incr_decr_addn_f is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I70 : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC
  );
end axi_dma_0cntr_incr_decr_addn_f;

architecture STRUCTURE of axi_dma_0cntr_incr_decr_addn_f is
  signal LO : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S11_out : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => addr_i_p1(3),
      I1 => addr_i_p1(1),
      I2 => addr_i_p1(2),
      I3 => addr_i_p1(0),
      I4 => m_axi_sg_aresetn,
      I5 => addr_i_p1(4),
      O => O7
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_empty_s2mm,
      I1 => \^o1\,
      O => S0
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o6\,
      S => O2(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => LO,
      CO(2) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\,
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I70,
      DI(3) => \^o3\,
      DI(2) => \^o4\,
      DI(1) => \^o5\,
      DI(0) => \^o6\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S2_out,
      S(2) => S5_out,
      S(1) => S8_out,
      S(0) => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => follower_empty_s2mm,
      O => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o5\,
      S => O2(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o1\,
      I2 => follower_empty_s2mm,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o4\,
      S => O2(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => follower_empty_s2mm,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o3\,
      S => O2(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => follower_empty_s2mm,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(4),
      Q => \^o1\,
      S => O2(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => LO,
      CO(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_1,
      DI(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => addr_i_p1(4),
      S(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => follower_empty_s2mm,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cntr_incr_decr_addn_f_29 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    fifo_wren2_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0cntr_incr_decr_addn_f_29 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0cntr_incr_decr_addn_f_29;

architecture STRUCTURE of axi_dma_0cntr_incr_decr_addn_f_29 is
  signal LO : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S11_out : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => addr_i_p1(1),
      I2 => addr_i_p1(3),
      I3 => addr_i_p1(0),
      I4 => s2mm_scndry_resetn,
      I5 => addr_i_p1(4),
      O => O6
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      O => E(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o5\,
      S => fifo_sinit
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => LO,
      CO(2) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\,
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => fifo_wren2_out,
      DI(3) => \^o2\,
      DI(2) => \^o3\,
      DI(1) => \^o4\,
      DI(0) => \^o5\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S2_out,
      S(2) => S5_out,
      S(1) => S8_out,
      S(0) => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o1\,
      I2 => I1,
      O => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o4\,
      S => fifo_sinit
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I1,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o3\,
      S => fifo_sinit
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => I1,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o2\,
      S => fifo_sinit
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I1,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(4),
      Q => \^o1\,
      S => fifo_sinit
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => LO,
      CO(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_1,
      DI(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => addr_i_p1(4),
      S(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cntr_incr_decr_addn_f_30 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0cntr_incr_decr_addn_f_30 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0cntr_incr_decr_addn_f_30;

architecture STRUCTURE of axi_dma_0cntr_incr_decr_addn_f_30 is
  signal LO : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S11_out : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => addr_i_p1(1),
      I2 => addr_i_p1(3),
      I3 => addr_i_p1(0),
      I4 => mm2s_scndry_resetn,
      I5 => addr_i_p1(4),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o4\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => LO,
      CO(2) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\,
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => p_36_out,
      DI(3) => \^o1\,
      DI(2) => \^o2\,
      DI(1) => \^o3\,
      DI(0) => \^o4\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S2_out,
      S(2) => S5_out,
      S(1) => S8_out,
      S(0) => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^o4\,
      I1 => I7,
      I2 => I8,
      I3 => mm2s_halt,
      O => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^o3\,
      I1 => I7,
      I2 => I8,
      I3 => mm2s_halt,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => I8,
      I3 => mm2s_halt,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^o1\,
      I1 => I7,
      I2 => I8,
      I3 => mm2s_halt,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(4),
      Q => \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => LO,
      CO(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_1,
      DI(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => addr_i_p1(4),
      S(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\,
      I1 => I7,
      I2 => I8,
      I3 => mm2s_halt,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0cntr_incr_decr_addn_f_7 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sel : in STD_LOGIC;
    I14 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0cntr_incr_decr_addn_f_7 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0cntr_incr_decr_addn_f_7;

architecture STRUCTURE of axi_dma_0cntr_incr_decr_addn_f_7 is
  signal LO : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S11_out : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12\ : label is "soft_lutpair139";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of sig_eop_halt_xfer_i_4 : label is "soft_lutpair139";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(3),
      I2 => addr_i_p1(2),
      I3 => \^o2\,
      I4 => addr_i_p1(0),
      I5 => addr_i_p1(4),
      O => O7
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => sig_eop_halt_xfer,
      I1 => \^o1\,
      I2 => p_1_in,
      I3 => p_2_in,
      O => O14
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o6\,
      S => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => LO,
      CO(2) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\,
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sel,
      DI(3) => \^o3\,
      DI(2) => \^o4\,
      DI(1) => \^o5\,
      DI(0) => \^o6\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S2_out,
      S(2) => S5_out,
      S(1) => S8_out,
      S(0) => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o6\,
      I1 => I14,
      O => S11_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o5\,
      S => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o5\,
      I1 => I14,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o4\,
      S => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o4\,
      I1 => I14,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o3\,
      S => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\,
      I1 => I14,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(4),
      Q => \^o1\,
      S => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => LO,
      CO(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_1,
      DI(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => addr_i_p1(4),
      S(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => I14,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_eop_halt_xfer_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => sig_eop_halt_xfer,
      I1 => \^o1\,
      I2 => I9,
      O => O15
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    O1 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    Clken : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0\ is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  Addr(0 to 1) <= \^addr\(0 to 1);
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => addr_i_p1(2),
      I2 => addr_i_p1(1),
      I3 => I1,
      O => O1
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^addr\(1),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => Clken,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^addr\(0),
      DI(0) => \^addr\(1),
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^addr\(1),
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^sig_rd_empty\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^addr\(0),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^addr\(0),
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^sig_rd_empty\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0_1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_1\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0_1\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => I2,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S_0,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9AAA9A9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => Dout(1),
      I4 => sig_rd_empty_0,
      I5 => Dout(0),
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9AAA9A9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => Dout(1),
      I4 => sig_rd_empty_0,
      I5 => Dout(0),
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^o1\,
      I2 => sig_rd_empty_0,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0_13\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_13\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0_13\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_13\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S_0,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A9AAA9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => sig_rd_empty_0,
      I4 => Dout(0),
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A9AAA9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => sig_rd_empty_0,
      I4 => Dout(0),
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      O => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => Dout(0),
      O => S_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0_16\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    O1 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Clken : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_16\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0_16\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_16\ is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  Addr(0 to 1) <= \^addr\(0 to 1);
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O1
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^addr\(1),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => Clken,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^addr\(0),
      DI(0) => \^addr\(1),
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^addr\(1),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => \^sig_rd_empty\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^addr\(0),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^addr\(0),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => \^sig_rd_empty\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0_20\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_20\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0_20\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_20\ is
  signal \^o1\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O2
    );
\OMIT_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C0C"
    )
    port map (
      I0 => I2,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^o1\,
      I3 => I3,
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\,
      DI(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => I1,
      S(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8\,
      S(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A99"
    )
    port map (
      I0 => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\,
      I1 => \^o1\,
      I2 => I2,
      I3 => I3,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => I4,
      I2 => I5,
      O => sig_wr_fifo
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A99"
    )
    port map (
      I0 => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\,
      I1 => \^o1\,
      I2 => I2,
      I3 => I3,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0cntr_incr_decr_addn_f__parameterized0_6\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_6\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0cntr_incr_decr_addn_f__parameterized0_6\;

architecture STRUCTURE of \axi_dma_0cntr_incr_decr_addn_f__parameterized0_6\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[1]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\ : label is "soft_lutpair144";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O3
    );
\FSM_onehot_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0054FF"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => Dout(1),
      I2 => p_7_out,
      I3 => Q(1),
      I4 => Q(0),
      O => O5
    );
\FSM_onehot_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054550000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => \^sig_rd_empty\,
      I3 => sig_need_cmd_flush,
      I4 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\,
      I5 => I5,
      O => O4(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => p_7_out,
      I2 => Dout(1),
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\
    );
\FSM_onehot_sig_cmdcntl_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2\,
      I1 => I7,
      I2 => Q(2),
      I3 => Dout(0),
      I4 => Q(0),
      I5 => Q(1),
      O => O4(1)
    );
\FSM_onehot_sig_cmdcntl_sm_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044004404"
    )
    port map (
      I0 => I8,
      I1 => Q(3),
      I2 => p_7_out,
      I3 => \^sig_rd_empty\,
      I4 => sig_need_cmd_flush,
      I5 => Dout(1),
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2\
    );
\FSM_onehot_sig_cmdcntl_sm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => I6,
      I1 => Q(1),
      I2 => \^sig_rd_empty\,
      I3 => sig_need_cmd_flush,
      I4 => Dout(1),
      O => O4(2)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^sig_rd_empty\,
      I2 => sig_sm_pop_cmd_fifo,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_rd_empty\,
      I2 => sig_sm_pop_cmd_fifo,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => sig_sm_pop_cmd_fifo,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000000A00000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => sig_need_cmd_flush,
      I4 => I4,
      I5 => Q(1),
      O => sig_sm_ld_dre_cmd_ns
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0dmem is
  port (
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
end axi_dma_0dmem;

architecture STRUCTURE of axi_dma_0dmem is
begin
RAM_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(0),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(0)
    );
RAM_reg_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(1),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(1)
    );
RAM_reg_0_63_0_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(2),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(2)
    );
RAM_reg_0_63_12_14_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(12),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(12)
    );
RAM_reg_0_63_12_14_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(13),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(13)
    );
RAM_reg_0_63_12_14_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(14),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(14)
    );
RAM_reg_0_63_15_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(15),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(15)
    );
RAM_reg_0_63_15_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(16),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(16)
    );
RAM_reg_0_63_15_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(17),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(17)
    );
RAM_reg_0_63_18_20_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(18),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(18)
    );
RAM_reg_0_63_18_20_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(19),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(19)
    );
RAM_reg_0_63_18_20_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(20),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(20)
    );
RAM_reg_0_63_21_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(21),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(21)
    );
RAM_reg_0_63_21_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(22),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(22)
    );
RAM_reg_0_63_21_23_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(23),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(23)
    );
RAM_reg_0_63_24_26_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(24),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(24)
    );
RAM_reg_0_63_24_26_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(25),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(25)
    );
RAM_reg_0_63_24_26_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(26),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(26)
    );
RAM_reg_0_63_27_29_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(27),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(27)
    );
RAM_reg_0_63_27_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(28),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(28)
    );
RAM_reg_0_63_27_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => m_axi_sg_rdata(29),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(29)
    );
RAM_reg_0_63_30_32_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(30),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(30)
    );
RAM_reg_0_63_30_32_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => m_axi_sg_rdata(31),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(31)
    );
RAM_reg_0_63_3_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(3),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(3)
    );
RAM_reg_0_63_3_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(4),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(4)
    );
RAM_reg_0_63_3_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(5),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(5)
    );
RAM_reg_0_63_6_8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(6),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(6)
    );
RAM_reg_0_63_6_8_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(7),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(7)
    );
RAM_reg_0_63_6_8_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(8),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(8)
    );
RAM_reg_0_63_9_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(9),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(9)
    );
RAM_reg_0_63_9_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(10),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(10)
    );
RAM_reg_0_63_9_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axi_sg_rdata(11),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(11)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(0),
      Q => Q(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(10),
      Q => Q(10),
      R => SR(0)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(11),
      Q => Q(11),
      R => SR(0)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(12),
      Q => Q(12),
      R => SR(0)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(13),
      Q => Q(13),
      R => SR(0)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(14),
      Q => Q(14),
      R => SR(0)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(15),
      Q => Q(15),
      R => SR(0)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(16),
      Q => Q(16),
      R => SR(0)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(17),
      Q => Q(17),
      R => SR(0)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(18),
      Q => Q(18),
      R => SR(0)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(19),
      Q => Q(19),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(1),
      Q => Q(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(20),
      Q => Q(20),
      R => SR(0)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(21),
      Q => Q(21),
      R => SR(0)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(22),
      Q => Q(22),
      R => SR(0)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(23),
      Q => Q(23),
      R => SR(0)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(24),
      Q => Q(24),
      R => SR(0)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(25),
      Q => Q(25),
      R => SR(0)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(26),
      Q => Q(26),
      R => SR(0)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(27),
      Q => Q(27),
      R => SR(0)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(28),
      Q => Q(28),
      R => SR(0)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(29),
      Q => Q(29),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(2),
      Q => Q(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(30),
      Q => Q(30),
      R => SR(0)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(31),
      Q => Q(31),
      R => SR(0)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(32),
      Q => Q(32),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(3),
      Q => Q(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(4),
      Q => Q(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(5),
      Q => Q(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(6),
      Q => Q(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(7),
      Q => Q(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(8),
      Q => Q(8),
      R => SR(0)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => I3(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dmem__parameterized0\ is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dmem__parameterized0\ : entity is "dmem";
end \axi_dma_0dmem__parameterized0\;

architecture STRUCTURE of \axi_dma_0dmem__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[4]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[4]_i_3\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_lsh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_sig_child_addr_cntr_lsh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_lsh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_sig_child_addr_cntr_lsh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_lsh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_sig_child_addr_cntr_lsh_reg[4]_i_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_6\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_3\ : label is "soft_lutpair133";
begin
  O7(8 downto 0) <= \^o7\(8 downto 0);
\FSM_onehot_sig_csm_state[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^o7\(7),
      I1 => \^o7\(8),
      I2 => sig_child_qual_first_of_2,
      O => O8
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => \^o7\(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => \^o7\(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => \^o7\(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => \^o7\(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => \^o7\(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => \^o7\(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => \^o7\(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(7),
      Q => \^o7\(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(8),
      Q => \^o7\(8),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_3\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_4\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_5\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_6\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[4]_i_2\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[4]_i_3\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o7\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \n_0_sig_child_addr_cntr_lsh[4]_i_4\
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      CO(2) => \n_1_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      CO(1) => \n_2_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      CO(0) => \n_3_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_child_addr_cntr_lsh[0]_i_3\,
      DI(2) => \n_0_sig_child_addr_cntr_lsh[0]_i_4\,
      DI(1) => \n_0_sig_child_addr_cntr_lsh[0]_i_5\,
      DI(0) => \n_0_sig_child_addr_cntr_lsh[0]_i_6\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      CO(3) => CO(0),
      CO(2) => \n_1_sig_child_addr_cntr_lsh_reg[4]_i_1\,
      CO(1) => \n_2_sig_child_addr_cntr_lsh_reg[4]_i_1\,
      CO(0) => \n_3_sig_child_addr_cntr_lsh_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_child_addr_cntr_lsh[4]_i_2\,
      DI(1) => \n_0_sig_child_addr_cntr_lsh[4]_i_3\,
      DI(0) => \n_0_sig_child_addr_cntr_lsh[4]_i_4\,
      O(3 downto 0) => O4(3 downto 0),
      S(3 downto 0) => I8(3 downto 0)
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
    port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^o7\(8),
      I2 => \^o7\(7),
      O => O6
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777E8881"
    )
    port map (
      I0 => \^o7\(1),
      I1 => sig_xfer_address(1),
      I2 => \^o7\(0),
      I3 => sig_xfer_address(0),
      I4 => \^o7\(2),
      O => O17(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFE80808001"
    )
    port map (
      I0 => \^o7\(2),
      I1 => \^o7\(1),
      I2 => sig_xfer_address(1),
      I3 => \^o7\(0),
      I4 => sig_xfer_address(0),
      I5 => \^o7\(3),
      O => O17(1)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      I0 => \n_0_sig_xfer_len_reg[4]_i_2\,
      I1 => \^o7\(3),
      I2 => \n_0_sig_xfer_len_reg[4]_i_3\,
      I3 => \^o7\(4),
      O => O17(2)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
    port map (
      I0 => \n_0_sig_xfer_len_reg[4]_i_2\,
      I1 => \^o7\(4),
      I2 => \n_0_sig_xfer_len_reg[4]_i_3\,
      I3 => \^o7\(3),
      I4 => \^o7\(5),
      O => O17(3)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFDDD40000222"
    )
    port map (
      I0 => \n_0_sig_xfer_len_reg[4]_i_2\,
      I1 => \^o7\(5),
      I2 => \^o7\(3),
      I3 => \n_0_sig_xfer_len_reg[4]_i_3\,
      I4 => \^o7\(4),
      I5 => \^o7\(6),
      O => O17(4)
    );
\sig_xfer_len_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008000000001"
    )
    port map (
      I0 => \^o7\(2),
      I1 => \^o7\(1),
      I2 => sig_xfer_address(1),
      I3 => \^o7\(0),
      I4 => sig_xfer_address(0),
      I5 => \^o7\(3),
      O => \n_0_sig_xfer_len_reg[4]_i_2\
    );
\sig_xfer_len_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
    port map (
      I0 => \^o7\(2),
      I1 => \^o7\(1),
      I2 => sig_xfer_address(1),
      I3 => \^o7\(0),
      I4 => sig_xfer_address(0),
      O => \n_0_sig_xfer_len_reg[4]_i_3\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0dynshreg_f is
  port (
    Dout : out STD_LOGIC_VECTOR ( 0 to 33 );
    I70 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 33 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
end axi_dma_0dynshreg_f;

architecture STRUCTURE of axi_dma_0dynshreg_f is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(0),
      Q => Dout(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(10),
      Q => Dout(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(11),
      Q => Dout(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(12),
      Q => Dout(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(13),
      Q => Dout(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(14),
      Q => Dout(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(15),
      Q => Dout(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(16),
      Q => Dout(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(17),
      Q => Dout(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(18),
      Q => Dout(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(19),
      Q => Dout(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(1),
      Q => Dout(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(20),
      Q => Dout(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(21),
      Q => Dout(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(22),
      Q => Dout(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(23),
      Q => Dout(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(24),
      Q => Dout(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(25),
      Q => Dout(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(26),
      Q => Dout(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(27),
      Q => Dout(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(28),
      Q => Dout(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(29),
      Q => Dout(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(2),
      Q => Dout(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(30),
      Q => Dout(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(31),
      Q => Dout(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(32),
      Q => Dout(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(33),
      Q => Dout(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(3),
      Q => Dout(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(4),
      Q => Dout(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(5),
      Q => Dout(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(6),
      Q => Dout(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(7),
      Q => Dout(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(8),
      Q => Dout(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => I70,
      CLK => m_axi_sg_aclk,
      D => Din(9),
      Q => Dout(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized0\ is
  port (
    Clken : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^clken\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair189";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Clken <= \^clken\;
  O2(0) <= \^o2\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => Dout(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => Dout(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_sg_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^clken\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(1),
      A1 => Addr(0),
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^clken\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^o2\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(1),
      A1 => Addr(0),
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^clken\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized0_17\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Clken : out STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized0_17\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized0_17\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized0_17\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^clken\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair103";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Clken <= \^clken\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => Dout(0),
      I1 => D(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => O1
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => Dout(0),
      I1 => D(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => O2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^clken\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(1),
      A1 => Addr(0),
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^clken\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(1),
      A1 => Addr(0),
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^clken\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized1\ is
  port (
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(2 downto 0) <= \^dout\(2 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \^dout\(1),
      I1 => sig_rd_empty_0,
      I2 => \^dout\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => O1,
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^dout\(2),
      I1 => D(0),
      I2 => \^dout\(1),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(1),
      I1 => D(0),
      I2 => \^dout\(2),
      I3 => D(2),
      I4 => I3(0),
      I5 => D(1),
      O => O5
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(0),
      O => O4
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => I1,
      I1 => O2,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEAEE"
    )
    port map (
      I0 => O1,
      I1 => sig_coelsc_reg_empty,
      I2 => \^dout\(2),
      I3 => sig_rd_empty_0,
      I4 => \^dout\(1),
      O => S
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    p_36_out : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => p_36_out,
      CLK => m_axi_sg_aclk,
      D => I9(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized3\ is
  port (
    fifo_wren2_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    O2 : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 32 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized3\ is
  signal \^fifo_wren2_out\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][23]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][23]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][24]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][24]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][25]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][25]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][26]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][26]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][26]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][27]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][27]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][27]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][28]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][28]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][28]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][29]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][29]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][29]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][30]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][30]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][30]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][31]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][31]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][31]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][32]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][32]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][32]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
  fifo_wren2_out <= \^fifo_wren2_out\;
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(32),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(22),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(21),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(20),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(19),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(18),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(17),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(15),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(14),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(13),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(31),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(12),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(11),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(10),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(9),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(8),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(7),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(6),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(5),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(4),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(3),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(30),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(29),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(28),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(27),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(26),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(25),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(24),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => I3,
      A3 => I4,
      CE => \^fifo_wren2_out\,
      CLK => m_axi_sg_aclk,
      D => \in\(23),
      Q => \out\(9)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => s_axis_s2mm_sts_tvalid,
      I1 => O2,
      I2 => tag_stripped,
      I3 => s2mm_scndry_resetn,
      O => \^fifo_wren2_out\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized5\ is
  port (
    sig_push_coelsc_reg : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    O3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 16 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^o2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair105";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(16 downto 0) <= \^dout\(16 downto 0);
  O2 <= \^o2\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^dout\(0),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => O1,
      O => sig_push_coelsc_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^dout\(0),
      I1 => D(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(1),
      O => O4
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_data2wsc_valid,
      I2 => O3,
      O => \^o2\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o2\,
      CLK => m_axi_s2mm_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized6\ is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    O1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lsig_cmd_set_fetch_pause : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_5 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_8 : STD_LOGIC;
  signal n_0_sig_sm_pop_cmd_fifo_i_2 : STD_LOGIC;
  signal sig_curr_btt_reg : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  D(12 downto 0) <= \^d\(12 downto 0);
  Dout(6 downto 0) <= \^dout\(6 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_onehot_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2\,
      I3 => Q(5),
      I4 => Q(2),
      I5 => I4,
      O => O4(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00111000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^dout\(5),
      I3 => Q(2),
      I4 => Q(5),
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2\
    );
\FSM_onehot_sig_cmdcntl_sm_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^dout\(6),
      I1 => sig_rd_empty,
      O => O5
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
    port map (
      I0 => DIBDI(0),
      I1 => I2,
      I2 => lsig_cmd_set_fetch_pause,
      I3 => lsig_cmd_fetch_pause,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O2
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => \^dout\(5),
      I2 => sig_need_cmd_flush,
      O => lsig_cmd_set_fetch_pause
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => p_9_out,
      I1 => O1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(8),
      Q => sig_curr_btt_reg(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(7),
      Q => sig_curr_btt_reg(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => sig_curr_btt_reg(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => sig_curr_btt_reg(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => sig_curr_btt_reg(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(15),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(14),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(13),
      Q => sig_curr_btt_reg(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(12),
      Q => sig_curr_btt_reg(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(11),
      Q => sig_curr_btt_reg(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(10),
      Q => sig_curr_btt_reg(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(9),
      Q => sig_curr_btt_reg(9)
    );
\sig_btt_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => \^d\(9)
    );
\sig_btt_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => \^d\(10)
    );
\sig_btt_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => \^d\(11)
    );
\sig_btt_cntr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => \^d\(12)
    );
\sig_btt_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \^dout\(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => \^d\(0)
    );
\sig_btt_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => \^d\(1)
    );
\sig_btt_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \^dout\(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => \^d\(2)
    );
\sig_btt_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => \^d\(3)
    );
\sig_btt_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => \^d\(4)
    );
\sig_btt_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \^dout\(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => \^d\(5)
    );
\sig_btt_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => \^d\(6)
    );
\sig_btt_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => \^d\(7)
    );
\sig_btt_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_curr_btt_reg(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => \^d\(8)
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
    port map (
      I0 => \^d\(12),
      I1 => n_0_sig_btt_eq_0_i_2,
      I2 => n_0_sig_btt_eq_0_i_3,
      I3 => I1,
      I4 => n_0_sig_btt_eq_0_i_5,
      I5 => I3,
      O => O3
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(9),
      I1 => sig_curr_btt_reg(10),
      I2 => sig_btt_cntr_prv0(7),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_btt_reg(8),
      O => n_0_sig_btt_eq_0_i_2
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(11),
      I1 => sig_curr_btt_reg(12),
      I2 => sig_btt_cntr_prv0(10),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_btt_reg(11),
      O => n_0_sig_btt_eq_0_i_3
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
    port map (
      I0 => sig_curr_btt_reg(5),
      I1 => sig_ld_cmd,
      I2 => sig_btt_cntr_prv0(4),
      I3 => sig_curr_btt_reg(9),
      I4 => sig_btt_cntr_prv0(8),
      I5 => n_0_sig_btt_eq_0_i_8,
      O => n_0_sig_btt_eq_0_i_5
    );
sig_btt_eq_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(6),
      I1 => sig_curr_btt_reg(7),
      I2 => sig_btt_cntr_prv0(3),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_btt_reg(4),
      O => n_0_sig_btt_eq_0_i_8
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => n_0_sig_sm_pop_cmd_fifo_i_2,
      O => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFFFF1FF"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \^dout\(6),
      I3 => sig_need_cmd_flush,
      I4 => sig_rd_empty,
      I5 => p_7_out,
      O => n_0_sig_sm_pop_cmd_fifo_i_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dynshreg_f__parameterized7\ is
  port (
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    sel : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_curr_eof_reg : in STD_LOGIC;
    I16 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \axi_dma_0dynshreg_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0dynshreg_f__parameterized7\ is
  signal \^o12\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^lsig_set_absorb2tlast\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_9 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_fifo_eof_out : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][0]_srl16_i_1\ : label is "soft_lutpair140";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][1]_srl16_i_1\ : label is "soft_lutpair140";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][5]_srl16_i_1\ : label is "soft_lutpair142";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][7]_srl16_i_1\ : label is "soft_lutpair142";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute SOFT_HLUTNM of sig_btt_eq_0_i_9 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair141";
begin
  O12 <= \^o12\;
  O5 <= \^o5\;
  lsig_set_absorb2tlast <= \^lsig_set_absorb2tlast\;
  \out\(7 downto 0) <= \^out\(7 downto 0);
  sel <= \^sel\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040F00000"
    )
    port map (
      I0 => I10,
      I1 => \^out\(6),
      I2 => I11,
      I3 => sig_strm_tlast,
      I4 => sig_fifo_eof_out,
      I5 => I1,
      O => \^lsig_set_absorb2tlast\
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\,
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_curr_strt_offset(1),
      O => \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\,
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I1 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I2 => sig_curr_strt_offset(0),
      I3 => Q(1),
      I4 => sig_curr_strt_offset(1),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(2),
      I3 => Q(13),
      I4 => Q(3),
      I5 => Q(6),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(9),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(10),
      I4 => Q(11),
      I5 => Q(12),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\,
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FFF77F777"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I1 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I2 => sig_curr_strt_offset(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => sig_curr_strt_offset(1),
      O => \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7F7777777"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I1 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I2 => sig_curr_strt_offset(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => sig_curr_strt_offset(1),
      O => sig_tstrb_fifo_data_in(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(0),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(1),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A000E00"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => ld_btt_cntr_reg3,
      I2 => I16,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_btt_eq_0,
      I5 => sig_tstrb_fifo_data_in(3),
      O => sig_tstrb_fifo_data_in(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(7),
      Q => sig_fifo_eof_out
    );
\INFERRED_GEN.data_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I17,
      A1 => I18,
      A2 => I19,
      A3 => I20,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => CO(0),
      Q => \^out\(7)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C0400"
    )
    port map (
      I0 => sig_btt_eq_0,
      I1 => sig_inhibit_rdy_n,
      I2 => I16,
      I3 => ld_btt_cntr_reg3,
      I4 => ld_btt_cntr_reg2,
      O => \^sel\
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000074F054F0"
    )
    port map (
      I0 => CO(0),
      I1 => ld_btt_cntr_reg2,
      I2 => ld_btt_cntr_reg3,
      I3 => p_1_out,
      I4 => sig_btt_eq_0,
      I5 => \^o5\,
      O => O4
    );
\sig_btt_cntr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200FFFF"
    )
    port map (
      I0 => sig_fifo_eof_out,
      I1 => I1,
      I2 => lsig_absorb2tlast,
      I3 => I2,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => I5,
      O => \^o5\
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F4FFFFFFFF"
    )
    port map (
      I0 => n_0_sig_btt_eq_0_i_9,
      I1 => I2,
      I2 => sig_btt_eq_0,
      I3 => E(0),
      I4 => I5,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O10
    );
sig_btt_eq_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => sig_fifo_eof_out,
      I1 => I1,
      I2 => lsig_absorb2tlast,
      O => n_0_sig_btt_eq_0_i_9
    );
\sig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAA999A999A999"
    )
    port map (
      I0 => I13,
      I1 => \^o12\,
      I2 => \^out\(2),
      I3 => I14(2),
      I4 => \^out\(1),
      I5 => I14(1),
      O => I12(0)
    );
\sig_byte_cntr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
    port map (
      I0 => \^out\(3),
      I1 => I14(3),
      I2 => \^out\(0),
      I3 => I14(0),
      O => \^o12\
    );
\sig_byte_cntr[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
    port map (
      I0 => \^out\(2),
      I1 => I14(2),
      I2 => \^out\(1),
      I3 => I14(1),
      O => O17
    );
\sig_byte_cntr[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
    port map (
      I0 => \^out\(1),
      I1 => I14(1),
      I2 => I14(0),
      I3 => \^out\(0),
      I4 => I14(3),
      I5 => \^out\(3),
      O => O16
    );
\sig_byte_cntr[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000040404"
    )
    port map (
      I0 => I15,
      I1 => DI(0),
      I2 => \^o12\,
      I3 => \^out\(2),
      I4 => I14(2),
      I5 => DIBDI(0),
      O => O13
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
    port map (
      I0 => \^lsig_set_absorb2tlast\,
      I1 => I6,
      I2 => I7,
      I3 => p_7_out,
      I4 => I8,
      I5 => I9,
      O => O11
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
    port map (
      I0 => sig_fifo_eof_out,
      I1 => I1,
      I2 => lsig_absorb2tlast,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      O => O9
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => sig_fifo_eof_out,
      I1 => I1,
      I2 => lsig_absorb2tlast,
      I3 => I2,
      I4 => I5,
      O => sig_eop_sent
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_bin_cntr is
  port (
    O5 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
end axi_dma_0rd_bin_cntr;

architecture STRUCTURE of axi_dma_0rd_bin_cntr is
  signal \^o8\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gc1.count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gc1.count[6]_i_2__1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2__1\ : label is "soft_lutpair227";
  attribute counter : integer;
  attribute counter of \gc1.count_reg[0]\ : label is 27;
  attribute counter of \gc1.count_reg[1]\ : label is 27;
  attribute counter of \gc1.count_reg[2]\ : label is 27;
  attribute counter of \gc1.count_reg[3]\ : label is 27;
  attribute counter of \gc1.count_reg[4]\ : label is 27;
  attribute counter of \gc1.count_reg[5]\ : label is 27;
  attribute counter of \gc1.count_reg[6]\ : label is 27;
begin
  O8(6 downto 0) <= \^o8\(6 downto 0);
  O9(4 downto 0) <= \^o9\(4 downto 0);
\gc1.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\gc1.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      I1 => \gc1.count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\gc1.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(2),
      I1 => \gc1.count_reg__0\(1),
      I2 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(2)
    );
\gc1.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(3),
      I1 => \gc1.count_reg__0\(0),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\gc1.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \plusOp__0\(4)
    );
\gc1.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\gc1.count[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(6),
      I1 => \n_0_gc1.count[6]_i_2__1\,
      I2 => \gc1.count_reg__0\(5),
      O => \plusOp__0\(6)
    );
\gc1.count[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \n_0_gc1.count[6]_i_2__1\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(0),
      Q => \^o9\(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(1),
      Q => \^o9\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(3),
      Q => \^o9\(2),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(4),
      Q => \^o9\(3),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(6),
      Q => \^o9\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o9\(0),
      Q => \^o8\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o9\(1),
      Q => \^o8\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^o8\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o9\(2),
      Q => \^o8\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o9\(3),
      Q => \^o8\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^o8\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o9\(4),
      Q => \^o8\(6),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \gc1.count_reg__0\(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \gc1.count_reg__0\(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \gc1.count_reg__0\(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \gc1.count_reg__0\(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \gc1.count_reg__0\(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \gc1.count_reg__0\(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \gc1.count_reg__0\(6),
      R => SR(0)
    );
\ram_empty_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => I1(0),
      I2 => rd_pntr_plus1(5),
      I3 => I1(1),
      O => O7
    );
\ram_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o8\(6),
      I1 => Q(3),
      I2 => \^o8\(4),
      I3 => Q(2),
      O => O6
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o8\(0),
      I1 => Q(0),
      I2 => \^o8\(3),
      I3 => Q(1),
      O => O5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_bin_cntr_10 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_1_in : in STD_LOGIC;
    S0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_bin_cntr_10 : entity is "rd_bin_cntr";
end axi_dma_0rd_bin_cntr_10;

architecture STRUCTURE of axi_dma_0rd_bin_cntr_10 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \gc1.count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gc1.count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_4__0\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_5__0\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_6__0\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_7__0\ : STD_LOGIC;
  signal n_0_ram_empty_i_i_8 : STD_LOGIC;
  signal \n_0_ram_full_i_i_2__1\ : STD_LOGIC;
  signal \n_0_ram_full_i_i_3__0\ : STD_LOGIC;
  signal \n_0_ram_full_i_i_4__0\ : STD_LOGIC;
  signal n_0_ram_full_i_i_5 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2__0\ : label is "soft_lutpair121";
  attribute counter : integer;
  attribute counter of \gc1.count_reg[0]\ : label is 25;
  attribute counter of \gc1.count_reg[1]\ : label is 25;
  attribute counter of \gc1.count_reg[2]\ : label is 25;
  attribute counter of \gc1.count_reg[3]\ : label is 25;
  attribute counter of \gc1.count_reg[4]\ : label is 25;
  attribute counter of \gc1.count_reg[5]\ : label is 25;
  attribute counter of \gc1.count_reg[6]\ : label is 25;
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  O3 <= \^o3\;
\gc1.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\gc1.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      I1 => \gc1.count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(2),
      I1 => \gc1.count_reg__0\(1),
      I2 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(2)
    );
\gc1.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(3),
      I1 => \gc1.count_reg__0\(0),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\gc1.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \plusOp__0\(4)
    );
\gc1.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\gc1.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(6),
      I1 => \n_0_gc1.count[6]_i_2__0\,
      I2 => \gc1.count_reg__0\(5),
      O => \plusOp__0\(6)
    );
\gc1.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \n_0_gc1.count[6]_i_2__0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \gc1.count_reg__0\(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(0),
      Q => \^o1\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(1),
      Q => \^o1\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(2),
      Q => \^o1\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(3),
      Q => \^o1\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(4),
      Q => \^o1\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(5),
      Q => \^o1\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => rd_pntr_plus1(6),
      Q => \^o1\(6),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(0),
      Q => \gc1.count_reg__0\(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(1),
      Q => \gc1.count_reg__0\(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(2),
      Q => \gc1.count_reg__0\(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(3),
      Q => \gc1.count_reg__0\(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(4),
      Q => \gc1.count_reg__0\(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(5),
      Q => \gc1.count_reg__0\(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I1,
      D => \plusOp__0\(6),
      Q => \gc1.count_reg__0\(6),
      R => SR(0)
    );
\ram_empty_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => I2(3),
      I2 => \n_0_ram_empty_i_i_4__0\,
      I3 => \n_0_ram_empty_i_i_5__0\,
      O => \^o3\
    );
\ram_empty_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
    port map (
      I0 => \n_0_ram_empty_i_i_6__0\,
      I1 => I2(5),
      I2 => rd_pntr_plus1(5),
      I3 => I1,
      I4 => \n_0_ram_empty_i_i_7__0\,
      I5 => n_0_ram_empty_i_i_8,
      O => O2
    );
\ram_empty_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o1\(5),
      I1 => I2(5),
      I2 => I2(4),
      I3 => \^o1\(4),
      I4 => I2(6),
      I5 => \^o1\(6),
      O => \n_0_ram_empty_i_i_4__0\
    );
\ram_empty_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o1\(2),
      I1 => I2(2),
      I2 => I2(1),
      I3 => \^o1\(1),
      I4 => I2(0),
      I5 => \^o1\(0),
      O => \n_0_ram_empty_i_i_5__0\
    );
\ram_empty_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(6),
      I1 => I2(6),
      I2 => rd_pntr_plus1(4),
      I3 => I2(4),
      O => \n_0_ram_empty_i_i_6__0\
    );
\ram_empty_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => I2(0),
      I2 => rd_pntr_plus1(2),
      I3 => I2(2),
      O => \n_0_ram_empty_i_i_7__0\
    );
ram_empty_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => I2(1),
      I2 => rd_pntr_plus1(3),
      I3 => I2(3),
      O => n_0_ram_empty_i_i_8
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      I2 => p_1_in,
      I3 => \n_0_ram_full_i_i_2__1\,
      I4 => S0,
      O => ram_full_comb
    );
\ram_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
    port map (
      I0 => \n_0_ram_full_i_i_3__0\,
      I1 => Q(5),
      I2 => \^o1\(5),
      I3 => I1,
      I4 => \n_0_ram_full_i_i_4__0\,
      I5 => n_0_ram_full_i_i_5,
      O => \n_0_ram_full_i_i_2__1\
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => Q(4),
      I2 => \^o1\(6),
      I3 => Q(6),
      O => \n_0_ram_full_i_i_3__0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => Q(2),
      I2 => \^o1\(0),
      I3 => Q(0),
      O => \n_0_ram_full_i_i_4__0\
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(3),
      I1 => Q(3),
      I2 => \^o1\(1),
      I3 => Q(1),
      O => n_0_ram_full_i_i_5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_bin_cntr_26 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_bin_cntr_26 : entity is "rd_bin_cntr";
end axi_dma_0rd_bin_cntr_26;

architecture STRUCTURE of axi_dma_0rd_bin_cntr_26 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gc1.count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gc1.count[6]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_i_i_6 : STD_LOGIC;
  signal n_0_ram_empty_i_i_7 : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2\ : label is "soft_lutpair92";
  attribute counter : integer;
  attribute counter of \gc1.count_reg[0]\ : label is 18;
  attribute counter of \gc1.count_reg[1]\ : label is 18;
  attribute counter of \gc1.count_reg[2]\ : label is 18;
  attribute counter of \gc1.count_reg[3]\ : label is 18;
  attribute counter of \gc1.count_reg[4]\ : label is 18;
  attribute counter of \gc1.count_reg[5]\ : label is 18;
  attribute counter of \gc1.count_reg[6]\ : label is 18;
begin
  O2(6 downto 0) <= \^o2\(6 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      O => \plusOp__2\(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      I1 => \gc1.count_reg__0\(1),
      O => \plusOp__2\(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(2),
      I1 => \gc1.count_reg__0\(1),
      I2 => \gc1.count_reg__0\(0),
      O => \plusOp__2\(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(3),
      I1 => \gc1.count_reg__0\(0),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(2),
      O => \plusOp__2\(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \plusOp__2\(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \plusOp__2\(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(6),
      I1 => \n_0_gc1.count[6]_i_2\,
      I2 => \gc1.count_reg__0\(5),
      O => \plusOp__2\(6)
    );
\gc1.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \n_0_gc1.count[6]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(0),
      Q => \^o2\(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(1),
      Q => \^o2\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(2),
      Q => \^o2\(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(3),
      Q => \^o2\(3),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(4),
      Q => \^o2\(4),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(5),
      Q => \^o2\(5),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(6),
      Q => \^o2\(6),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o2\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => \gc1.count_reg__0\(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => \gc1.count_reg__0\(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \gc1.count_reg__0\(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \gc1.count_reg__0\(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \gc1.count_reg__0\(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \gc1.count_reg__0\(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \gc1.count_reg__0\(6),
      R => SR(0)
    );
\ram_empty_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \^q\(3),
      I1 => I2(3),
      I2 => n_0_ram_empty_i_i_6,
      I3 => n_0_ram_empty_i_i_7,
      O => O1
    );
ram_empty_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(5),
      I1 => I2(5),
      I2 => I2(4),
      I3 => \^q\(4),
      I4 => I2(6),
      I5 => \^q\(6),
      O => n_0_ram_empty_i_i_6
    );
ram_empty_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(2),
      I1 => I2(2),
      I2 => I2(1),
      I3 => \^q\(1),
      I4 => I2(0),
      I5 => \^q\(0),
      O => n_0_ram_empty_i_i_7
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_bin_cntr__parameterized0\ is
  port (
    ram_empty_i_reg0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_3_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \axi_dma_0rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0rd_bin_cntr__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal n_0_ram_empty_i_i_3 : STD_LOGIC;
  signal plusOp_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gc1.count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair132";
begin
  O1 <= \^o1\;
  O14(2 downto 0) <= \^o14\(2 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count(0),
      O => plusOp_0(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => count(0),
      I1 => count(1),
      O => plusOp_0(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count(2),
      O => plusOp_0(2)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => count(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => count(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => count(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^o14\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^o14\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^o14\(2),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(0),
      Q => count(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(1),
      Q => count(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(2),
      Q => count(2),
      R => SR(0)
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC8888CFCCCFCC"
    )
    port map (
      I0 => \^o1\,
      I1 => p_3_out,
      I2 => n_0_ram_empty_i_i_3,
      I3 => E(0),
      I4 => I9,
      I5 => I6,
      O => ram_empty_i_reg0
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o14\(1),
      I1 => O15(1),
      I2 => O15(0),
      I3 => \^o14\(0),
      I4 => O15(2),
      I5 => \^o14\(2),
      O => \^o1\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => O15(2),
      I2 => O15(1),
      I3 => rd_pntr_plus1(1),
      I4 => O15(0),
      I5 => rd_pntr_plus1(0),
      O => n_0_ram_empty_i_i_3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_fwft is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
end axi_dma_0rd_fwft;

architecture STRUCTURE of axi_dma_0rd_fwft is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair231";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc1.count_d2[6]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[32]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gpr1.dout_i[32]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair229";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
\GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => \^o1\,
      O => O3(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF08"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \^o1\,
      O => empty_fwft_i_reg0
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => empty_fwft_i_reg0,
      Q => \^o1\,
      S => SR(0)
    );
\gc1.count_d2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15115555"
    )
    port map (
      I0 => I1,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      I3 => follower_empty_mm2s,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => O2(0)
    );
\goreg_dm.dout_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpr1.dout_i[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15115555"
    )
    port map (
      I0 => I1,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      I3 => follower_empty_mm2s,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => O4(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \^o1\,
      I2 => follower_empty_mm2s,
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => I1,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_fwft_11 is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_fwft_11 : entity is "rd_fwft";
end axi_dma_0rd_fwft_11;

architecture STRUCTURE of axi_dma_0rd_fwft_11 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \n_0_gpregsm1.user_valid_reg\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair123";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \sig_s_ready_dup_i_2__0\ : label is "soft_lutpair123";
begin
  O1 <= \^o1\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O2
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD550000FFFFFFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.user_valid_reg\,
      I2 => hold_ff_q,
      I3 => p_4_out,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gc1.count_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551515151515"
    )
    port map (
      I0 => p_17_out,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => hold_ff_q,
      I4 => \n_0_gpregsm1.user_valid_reg\,
      I5 => p_4_out,
      O => \^o1\
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => p_4_out,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      I4 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088888FFFFFFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      I4 => p_4_out,
      I5 => p_17_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => \n_0_gpregsm1.user_valid_reg\,
      R => SR(0)
    );
\hold_ff_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => p_4_out,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      O => O3
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_gpregsm1.user_valid_reg\,
      I1 => hold_ff_q,
      O => O5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_fwft_27 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O10 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_fwft_27 : entity is "rd_fwft";
end axi_dma_0rd_fwft_27;

architecture STRUCTURE of axi_dma_0rd_fwft_27 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0\ : label is "soft_lutpair95";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of hold_ff_q_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_2 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_2 : label is "soft_lutpair94";
begin
  O1 <= \^o1\;
  O5 <= \^o5\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      I2 => sig_skid2dre_wready,
      I3 => I1,
      O => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0\,
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O3
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE000FFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      I2 => sig_skid2dre_wready,
      I3 => DOBDO(1),
      I4 => I1,
      I5 => sig_rd_empty,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => \^o1\,
      I2 => hold_ff_q,
      I3 => sig_skid2dre_wready,
      I4 => I1,
      I5 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\,
      I1 => p_17_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1__1\
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF000000000000"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I1,
      I3 => sig_skid2dre_wready,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => curr_fwft_state(0),
      O => \^o5\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1__1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => \^o1\,
      R => SR(0)
    );
hold_ff_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A2A00"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_skid2dre_wready,
      I2 => I1,
      I3 => hold_ff_q,
      I4 => \^o1\,
      O => O2
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I1,
      O => O10
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => sig_stop_request,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => I1,
      I4 => DOBDO(0),
      O => sig_slast_with_stop
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700000057575757"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => hold_ff_q,
      I3 => m_axis_mm2s_tready,
      I4 => p_0_in5_in,
      I5 => p_0_in2_in,
      O => O9
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
    port map (
      I0 => p_0_in5_in,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => I1,
      I4 => p_0_in2_in,
      O => O8
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_handshaking_flags__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O12 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_handshaking_flags__parameterized0\ : entity is "rd_handshaking_flags";
end \axi_dma_0rd_handshaking_flags__parameterized0\;

architecture STRUCTURE of \axi_dma_0rd_handshaking_flags__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_gv.ram_valid_d1_reg\ : STD_LOGIC;
  signal \^p_13_out\ : STD_LOGIC;
  signal ram_valid_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count_d2[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gpr1.dout_i[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gv.ram_valid_d1_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \hold_ff_q_i_1__1\ : label is "soft_lutpair131";
begin
  p_13_out <= \^p_13_out\;
\FSM_onehot_sig_csm_state[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_gv.ram_valid_d1_reg\,
      I1 => hold_ff_q,
      O => O12
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gc1.count_d2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
    port map (
      I0 => p_32_out,
      I1 => hold_ff_q,
      I2 => \n_0_gv.ram_valid_d1_reg\,
      I3 => p_3_out,
      O => \^p_13_out\
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
    port map (
      I0 => p_32_out,
      I1 => hold_ff_q,
      I2 => \n_0_gv.ram_valid_d1_reg\,
      I3 => p_3_out,
      O => E(0)
    );
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
    port map (
      I0 => p_32_out,
      I1 => hold_ff_q,
      I2 => \n_0_gv.ram_valid_d1_reg\,
      I3 => p_3_out,
      O => ram_valid_i
    );
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_valid_i,
      Q => \n_0_gv.ram_valid_d1_reg\,
      R => SR(0)
    );
\hold_ff_q_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => p_32_out,
      I2 => hold_ff_q,
      I3 => \n_0_gv.ram_valid_d1_reg\,
      O => O3
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF045504"
    )
    port map (
      I0 => \^p_13_out\,
      I1 => I6,
      I2 => I8,
      I3 => I9,
      I4 => I1,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_status_flags_ss is
  port (
    p_17_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
end axi_dma_0rd_status_flags_ss;

architecture STRUCTURE of axi_dma_0rd_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => p_17_out,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_status_flags_ss_12 is
  port (
    p_17_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_status_flags_ss_12 : entity is "rd_status_flags_ss";
end axi_dma_0rd_status_flags_ss_12;

architecture STRUCTURE of axi_dma_0rd_status_flags_ss_12 is
  signal \<const1>\ : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC;
  signal ram_empty_i_reg0 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  p_17_out <= \^p_17_out\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F8C"
    )
    port map (
      I0 => I1,
      I1 => \^p_17_out\,
      I2 => S0,
      I3 => I2,
      O => ram_empty_i_reg0
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => \^p_17_out\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_status_flags_ss_25 is
  port (
    p_17_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_comb : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0rd_status_flags_ss_25 : entity is "rd_status_flags_ss";
end axi_dma_0rd_status_flags_ss_25;

architecture STRUCTURE of axi_dma_0rd_status_flags_ss_25 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_ram_empty_i_i_5 : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC;
  signal ram_empty_i_reg0 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  O1 <= \^o1\;
  p_17_out <= \^p_17_out\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O7
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => DI(1)
    );
\count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_17_out\,
      I1 => I3,
      O => DI(0)
    );
\count[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => I1(1),
      O => S(1)
    );
\count[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => I1(0),
      O => S(0)
    );
\gc1.count_d1[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_17_out\,
      I1 => I3,
      O => \^o1\
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FCCCCCCC"
    )
    port map (
      I0 => I4,
      I1 => \^p_17_out\,
      I2 => I6,
      I3 => I7,
      I4 => n_0_ram_empty_i_i_5,
      I5 => I8(0),
      O => ram_empty_i_reg0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I2(0),
      O => n_0_ram_empty_i_i_5
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => \^p_17_out\,
      S => SR(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
    port map (
      I0 => \^o1\,
      I1 => I4,
      I2 => sig_data_fifo_wr_cnt(0),
      I3 => I5,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_status_flags_ss__parameterized0\ is
  port (
    p_3_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \axi_dma_0rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0rd_status_flags_ss__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => p_3_out,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0updn_cntr is
  port (
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_dma_0updn_cntr;

architecture STRUCTURE of axi_dma_0updn_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_count[3]_i_4\ : STD_LOGIC;
  signal \n_0_count[3]_i_7\ : STD_LOGIC;
  signal \n_0_count[6]_i_3\ : STD_LOGIC;
  signal \n_0_count[6]_i_4\ : STD_LOGIC;
  signal \n_0_count[6]_i_5\ : STD_LOGIC;
  signal \n_0_count_reg[0]\ : STD_LOGIC;
  signal \n_0_count_reg[3]\ : STD_LOGIC;
  signal \n_0_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_count_reg[6]_i_2\ : STD_LOGIC;
  signal sig_wrcnt_mblen_slice : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute counter : integer;
  attribute counter of \count_reg[0]\ : label is 15;
  attribute counter of \count_reg[1]\ : label is 15;
  attribute counter of \count_reg[2]\ : label is 15;
  attribute counter of \count_reg[3]\ : label is 15;
  attribute counter of \count_reg[4]\ : label is 15;
  attribute counter of \count_reg[5]\ : label is 15;
  attribute counter of \count_reg[6]\ : label is 15;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\count[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_count_reg[3]\,
      O => \n_0_count[3]_i_4\
    );
\count[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_count_reg[0]\,
      O => \n_0_count[3]_i_7\
    );
\count[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(1),
      I1 => sig_wrcnt_mblen_slice(2),
      O => \n_0_count[6]_i_3\
    );
\count[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => sig_wrcnt_mblen_slice(1),
      O => \n_0_count[6]_i_4\
    );
\count[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[3]\,
      I1 => sig_wrcnt_mblen_slice(0),
      O => \n_0_count[6]_i_5\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_7_count_reg[3]_i_1\,
      Q => \n_0_count_reg[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_6_count_reg[3]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_5_count_reg[3]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_4_count_reg[3]_i_1\,
      Q => \n_0_count_reg[3]\,
      R => SR(0)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_count_reg[3]_i_1\,
      CO(2) => \n_1_count_reg[3]_i_1\,
      CO(1) => \n_2_count_reg[3]_i_1\,
      CO(0) => \n_3_count_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^q\(1),
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \n_0_count_reg[0]\,
      O(3) => \n_4_count_reg[3]_i_1\,
      O(2) => \n_5_count_reg[3]_i_1\,
      O(1) => \n_6_count_reg[3]_i_1\,
      O(0) => \n_7_count_reg[3]_i_1\,
      S(3) => \n_0_count[3]_i_4\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \n_0_count[3]_i_7\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_7_count_reg[6]_i_2\,
      Q => sig_wrcnt_mblen_slice(0),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_6_count_reg[6]_i_2\,
      Q => sig_wrcnt_mblen_slice(1),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I8(0),
      D => \n_5_count_reg[6]_i_2\,
      Q => sig_wrcnt_mblen_slice(2),
      R => SR(0)
    );
\count_reg[6]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[3]_i_1\,
      CO(3 downto 2) => \NLW_count_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_count_reg[6]_i_2\,
      CO(0) => \n_3_count_reg[6]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => sig_wrcnt_mblen_slice(0),
      DI(0) => \n_0_count_reg[3]\,
      O(3) => \NLW_count_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_count_reg[6]_i_2\,
      O(1) => \n_6_count_reg[6]_i_2\,
      O(0) => \n_7_count_reg[6]_i_2\,
      S(3) => \<const0>\,
      S(2) => \n_0_count[6]_i_3\,
      S(1) => \n_0_count[6]_i_4\,
      S(0) => \n_0_count[6]_i_5\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => I3(0),
      I1 => I3(1),
      I2 => I3(2),
      I3 => sig_wrcnt_mblen_slice(2),
      O => O5
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDEDDD00DD00D00"
    )
    port map (
      I0 => I3(2),
      I1 => sig_wrcnt_mblen_slice(2),
      I2 => I3(1),
      I3 => I3(0),
      I4 => sig_wrcnt_mblen_slice(0),
      I5 => sig_wrcnt_mblen_slice(1),
      O => O11
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0updn_cntr__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0updn_cntr__parameterized0\ : entity is "updn_cntr";
end \axi_dma_0updn_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0updn_cntr__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_count_reg[0]\ : STD_LOGIC;
  signal \n_0_count_reg[1]\ : STD_LOGIC;
  signal \n_0_count_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_4\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_5\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_byte_cntr[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_byte_cntr[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_byte_cntr[2]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_byte_cntr[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_5\ : label is "soft_lutpair128";
begin
  O1 <= \^o1\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \n_0_count_reg[0]\,
      I1 => \n_0_count_reg[1]\,
      I2 => \n_0_count_reg[2]\,
      I3 => I7,
      O => O11
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
    port map (
      I0 => I9,
      I1 => I6,
      I2 => p_13_out,
      I3 => \n_0_count_reg[0]\,
      O => \n_0_count[0]_i_1\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BADF4520"
    )
    port map (
      I0 => \n_0_count_reg[0]\,
      I1 => I9,
      I2 => I6,
      I3 => p_13_out,
      I4 => \n_0_count_reg[1]\,
      O => \n_0_count[1]_i_1\
    );
\count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEF7FF10110800"
    )
    port map (
      I0 => \n_0_count_reg[1]\,
      I1 => \n_0_count_reg[0]\,
      I2 => I9,
      I3 => I6,
      I4 => p_13_out,
      I5 => \n_0_count_reg[2]\,
      O => \n_0_count[2]_i_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_count[0]_i_1\,
      Q => \n_0_count_reg[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_count[1]_i_1\,
      Q => \n_0_count_reg[1]\,
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_count[2]_i_1\,
      Q => \n_0_count_reg[2]\,
      R => SR(0)
    );
\sig_byte_cntr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q(0),
      I1 => \^o1\,
      O => O10
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EE11E"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[2]_i_2\,
      I1 => \n_0_sig_byte_cntr[2]_i_3\,
      I2 => I1,
      I3 => Q(2),
      I4 => \^o1\,
      O => D(0)
    );
\sig_byte_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I4,
      I4 => I5,
      O => \n_0_sig_byte_cntr[2]_i_2\
    );
\sig_byte_cntr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032002200000000"
    )
    port map (
      I0 => Q(1),
      I1 => \^o1\,
      I2 => Q(0),
      I3 => I5,
      I4 => DIBDI(1),
      I5 => DIBDI(0),
      O => \n_0_sig_byte_cntr[2]_i_3\
    );
\sig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB4B4B4B"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(3),
      I2 => \n_0_sig_byte_cntr[6]_i_6\,
      I3 => \n_0_sig_byte_cntr[3]_i_2\,
      I4 => I1,
      O => D(1)
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB4"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(2),
      I2 => \n_0_sig_byte_cntr[2]_i_3\,
      I3 => \n_0_sig_byte_cntr[2]_i_2\,
      O => \n_0_sig_byte_cntr[3]_i_2\
    );
\sig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F00D0"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_6\,
      I1 => \n_0_sig_byte_cntr[6]_i_5\,
      I2 => Q(3),
      I3 => \^o1\,
      I4 => Q(4),
      O => D(2)
    );
\sig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F7700008088"
    )
    port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \n_0_sig_byte_cntr[6]_i_5\,
      I3 => \n_0_sig_byte_cntr[6]_i_6\,
      I4 => \^o1\,
      I5 => Q(5),
      O => D(3)
    );
\sig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFBB00004044"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_4\,
      I1 => Q(5),
      I2 => \n_0_sig_byte_cntr[6]_i_5\,
      I3 => \n_0_sig_byte_cntr[6]_i_6\,
      I4 => \^o1\,
      I5 => Q(6),
      O => D(4)
    );
\sig_byte_cntr[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(3),
      I2 => Q(4),
      O => \n_0_sig_byte_cntr[6]_i_4\
    );
\sig_byte_cntr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A802A8"
    )
    port map (
      I0 => I1,
      I1 => \n_0_sig_byte_cntr[2]_i_2\,
      I2 => \n_0_sig_byte_cntr[2]_i_3\,
      I3 => Q(2),
      I4 => \^o1\,
      O => \n_0_sig_byte_cntr[6]_i_5\
    );
\sig_byte_cntr[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0057FFFFFFFF"
    )
    port map (
      I0 => I2,
      I1 => Q(1),
      I2 => I3,
      I3 => \n_0_sig_byte_cntr[2]_i_2\,
      I4 => \^o1\,
      I5 => Q(2),
      O => \n_0_sig_byte_cntr[6]_i_6\
    );
\sig_byte_cntr[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008888888"
    )
    port map (
      I0 => sig_strm_tvalid,
      I1 => I6,
      I2 => \n_0_count_reg[2]\,
      I3 => \n_0_count_reg[1]\,
      I4 => \n_0_count_reg[0]\,
      I5 => I7,
      O => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
end axi_dma_0wr_bin_cntr;

architecture STRUCTURE of axi_dma_0wr_bin_cntr is
  signal \^o3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_gcc0.gc0.count[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_6__1\ : STD_LOGIC;
  signal \n_0_ram_empty_i_i_7__1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2__1\ : label is "soft_lutpair232";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 26;
begin
  O3(6 downto 0) <= \^o3\(6 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus1(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus1(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => wr_pntr_plus1(1),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => wr_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus1(5),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1(1),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => plusOp(5)
    );
\gcc0.gc0.count[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(4),
      I1 => \n_0_gcc0.gc0.count[6]_i_2__1\,
      I2 => wr_pntr_plus1(5),
      O => plusOp(6)
    );
\gcc0.gc0.count[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => wr_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \n_0_gcc0.gc0.count[6]_i_2__1\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^o3\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => \^o3\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^o3\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^o3\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^o3\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => wr_pntr_plus1(5),
      Q => \^o3\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^o3\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => wr_pntr_plus1(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => wr_pntr_plus1(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(4),
      R => SR(0)
    );
\ram_empty_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
    port map (
      I0 => \n_0_ram_empty_i_i_6__1\,
      I1 => \n_0_ram_empty_i_i_7__1\,
      I2 => O8(3),
      I3 => \^o3\(3),
      O => O5
    );
\ram_empty_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(3),
      I1 => O9(2),
      I2 => \^o3\(0),
      I3 => O9(0),
      I4 => O9(1),
      I5 => \^o3\(1),
      O => O6
    );
\ram_empty_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900900000000"
    )
    port map (
      I0 => \^o3\(4),
      I1 => O9(3),
      I2 => \^o3\(6),
      I3 => O9(4),
      I4 => E(0),
      I5 => O2(0),
      O => O1
    );
\ram_empty_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(4),
      I1 => O8(4),
      I2 => \^o3\(6),
      I3 => O8(6),
      I4 => O8(5),
      I5 => \^o3\(5),
      O => \n_0_ram_empty_i_i_6__1\
    );
\ram_empty_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(0),
      I1 => O8(0),
      I2 => \^o3\(1),
      I3 => O8(1),
      I4 => O8(2),
      I5 => \^o3\(2),
      O => \n_0_ram_empty_i_i_7__1\
    );
\ram_full_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => wr_pntr_plus1(1),
      I1 => O8(1),
      I2 => wr_pntr_plus1(5),
      I3 => O8(5),
      I4 => I1,
      I5 => I4,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_bin_cntr_23 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0wr_bin_cntr_23 : entity is "wr_bin_cntr";
end axi_dma_0wr_bin_cntr_23;

architecture STRUCTURE of axi_dma_0wr_bin_cntr_23 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gcc0.gc0.count[6]_i_2\ : STD_LOGIC;
  signal n_0_ram_full_i_i_3 : STD_LOGIC;
  signal n_0_ram_full_i_i_4 : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair96";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 16;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 16;
begin
  O3(6 downto 0) <= \^o3\(6 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(0),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => wr_pntr_plus1(3),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(2),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => wr_pntr_plus1(2),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(0),
      I4 => wr_pntr_plus1(3),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus1(5),
      I1 => wr_pntr_plus1(3),
      I2 => wr_pntr_plus1(0),
      I3 => wr_pntr_plus1(1),
      I4 => wr_pntr_plus1(2),
      I5 => wr_pntr_plus1(4),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => \n_0_gcc0.gc0.count[6]_i_2\,
      I2 => wr_pntr_plus1(5),
      O => \plusOp__1\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => wr_pntr_plus1(2),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(0),
      I4 => wr_pntr_plus1(3),
      O => \n_0_gcc0.gc0.count[6]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(0),
      Q => \^o3\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => \^o3\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(2),
      Q => \^o3\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(3),
      Q => \^o3\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(4),
      Q => \^o3\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(5),
      Q => \^o3\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(6),
      Q => \^o3\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus1(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => wr_pntr_plus1(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus1(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus1(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus1(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus1(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => wr_pntr_plus1(6),
      R => SR(0)
    );
\ram_empty_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(4),
      I1 => O6(3),
      I2 => \^o3\(3),
      I3 => O6(2),
      I4 => O6(0),
      I5 => \^o3\(0),
      O => O5
    );
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(5),
      I1 => O6(4),
      I2 => \^o3\(2),
      I3 => O6(1),
      I4 => O6(5),
      I5 => \^o3\(6),
      O => O2
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100000000000000"
    )
    port map (
      I0 => I1,
      I1 => Q(1),
      I2 => wr_pntr_plus1(1),
      I3 => E(0),
      I4 => n_0_ram_full_i_i_3,
      I5 => n_0_ram_full_i_i_4,
      O => O1
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus1(5),
      I1 => Q(5),
      I2 => wr_pntr_plus1(2),
      I3 => Q(2),
      I4 => Q(6),
      I5 => wr_pntr_plus1(6),
      O => n_0_ram_full_i_i_3
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => Q(4),
      I2 => wr_pntr_plus1(3),
      I3 => Q(3),
      I4 => Q(0),
      I5 => wr_pntr_plus1(0),
      O => n_0_ram_full_i_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_bin_cntr_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0wr_bin_cntr_8 : entity is "wr_bin_cntr";
end axi_dma_0wr_bin_cntr_8;

architecture STRUCTURE of axi_dma_0wr_bin_cntr_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gcc0.gc0.count[6]_i_2__0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2__0\ : label is "soft_lutpair124";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 22;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 22;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gcc0.gc0.count[6]_i_2__0\,
      I2 => \^q\(5),
      O => plusOp(6)
    );
\gcc0.gc0.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \n_0_gcc0.gc0.count[6]_i_2__0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => O1(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => O1(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => O1(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => O1(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => O1(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => O1(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => O1(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0wr_bin_cntr__parameterized0\ is
  port (
    O2 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O14 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axi_dma_0wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0wr_bin_cntr__parameterized0\ is
  signal \n_0_gcc0.gc0.count[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_gcc0.gc0.count[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_gcc0.gc0.count[2]_i_1__1\ : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair136";
begin
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      O => \n_0_gcc0.gc0.count[0]_i_1__1\
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      O => \n_0_gcc0.gc0.count[1]_i_1__1\
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      O => \n_0_gcc0.gc0.count[2]_i_1__1\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => wr_pntr_plus1(0),
      Q => O15(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => O15(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => wr_pntr_plus1(2),
      Q => O15(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_gcc0.gc0.count[0]_i_1__1\,
      Q => wr_pntr_plus1(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_gcc0.gc0.count[1]_i_1__1\,
      Q => wr_pntr_plus1(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \n_0_gcc0.gc0.count[2]_i_1__1\,
      Q => wr_pntr_plus1(2),
      R => SR(0)
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => O14(0),
      I2 => O14(2),
      I3 => wr_pntr_plus1(2),
      I4 => O14(1),
      I5 => wr_pntr_plus1(1),
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_status_flags_ss is
  port (
    O1 : out STD_LOGIC;
    ram_empty_i_reg0 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I8 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I114 : in STD_LOGIC
  );
end axi_dma_0wr_status_flags_ss;

architecture STRUCTURE of axi_dma_0wr_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_TLAST_GEN.sof_ftch_desc_i_2\ : STD_LOGIC;
  signal \n_0_TLAST_GEN.sof_ftch_desc_i_3\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
  O2(0) <= \^o2\(0);
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => \out\(3),
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rdata(1),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_TLAST_GEN.sof_ftch_desc_i_2\,
      I5 => I104,
      O => O7
    );
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O41
    );
RAM_reg_0_63_12_14_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O48
    );
RAM_reg_0_63_15_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O47
    );
RAM_reg_0_63_18_20_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O46
    );
RAM_reg_0_63_21_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O45
    );
RAM_reg_0_63_24_26_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O44
    );
RAM_reg_0_63_27_29_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O43
    );
RAM_reg_0_63_30_32_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O42
    );
RAM_reg_0_63_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O51
    );
RAM_reg_0_63_6_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O50
    );
RAM_reg_0_63_9_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => I9(0),
      O => O49
    );
\TLAST_GEN.sof_ftch_desc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
    port map (
      I0 => sof_ftch_desc,
      I1 => \n_0_TLAST_GEN.sof_ftch_desc_i_2\,
      I2 => \out\(2),
      I3 => m_axi_sg_rdata(0),
      I4 => I114,
      O => O4
    );
\TLAST_GEN.sof_ftch_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAAFE"
    )
    port map (
      I0 => E(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => m_axi_sg_rvalid,
      I4 => \n_0_TLAST_GEN.sof_ftch_desc_i_3\,
      I5 => I73,
      O => \n_0_TLAST_GEN.sof_ftch_desc_i_2\
    );
\TLAST_GEN.sof_ftch_desc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101110100001101"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => ch2_ftch_active,
      I3 => I8,
      I4 => D(0),
      I5 => \^o1\,
      O => \n_0_TLAST_GEN.sof_ftch_desc_i_3\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gcc0.gc0.count_d1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o1\,
      I1 => D(0),
      I2 => sof_ftch_desc,
      I3 => m_axi_sg_rvalid,
      O => \^o2\(0)
    );
\ram_empty_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => \^o2\(0),
      I1 => I1,
      I2 => p_17_out,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      O => ram_empty_i_reg0
    );
\ram_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73707070"
    )
    port map (
      I0 => I1,
      I1 => I5(0),
      I2 => \^o1\,
      I3 => I6,
      I4 => I7,
      O => ram_full_comb
    );
\ram_full_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(0),
      I3 => \^o1\,
      I4 => O8(0),
      I5 => Q(0),
      O => O3
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => \^o1\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_status_flags_ss_24 is
  port (
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0wr_status_flags_ss_24 : entity is "wr_status_flags_ss";
end axi_dma_0wr_status_flags_ss_24;

architecture STRUCTURE of axi_dma_0wr_status_flags_ss_24 is
  signal \<const1>\ : STD_LOGIC;
  signal \^sig_data_fifo_wr_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  sig_data_fifo_wr_cnt(0) <= \^sig_data_fifo_wr_cnt\(0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => \^sig_data_fifo_wr_cnt\(0),
      R => SR(0)
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => I2,
      I1 => \^sig_data_fifo_wr_cnt\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_status_flags_ss_9 is
  port (
    p_1_in : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0wr_status_flags_ss_9 : entity is "wr_status_flags_ss";
end axi_dma_0wr_status_flags_ss_9;

architecture STRUCTURE of axi_dma_0wr_status_flags_ss_9 is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => p_1_in,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0wr_status_flags_ss__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \axi_dma_0wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0wr_status_flags_ss__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
RAM_reg_0_7_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I6,
      I1 => \^o1\,
      O => E(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => \^o1\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_cmd_status is
  port (
    sig_init_reg2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    mm2s_cmd_wdata : in STD_LOGIC_VECTOR ( 48 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_datamover_cmd_status;

architecture STRUCTURE of axi_dma_0axi_datamover_cmd_status is
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0axi_datamover_fifo__parameterized0\
    port map (
      D(3 downto 0) => D(3 downto 0),
      O1 => sig_stat2rsc_status_ready,
      O2 => O1,
      O3 => O2,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      p_7_out => p_7_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_dma_0axi_datamover_fifo_28
    port map (
      I1 => I1,
      Q(48 downto 0) => Q(48 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_cmd_wdata(48 downto 0) => mm2s_cmd_wdata(48 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_reset_reg => sig_reset_reg,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_cmd_status__parameterized0\ is
  port (
    sig_init_reg2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    O3 : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \axi_dma_0axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_datamover_cmd_status__parameterized0\ is
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0axi_datamover_fifo__parameterized2\
    port map (
      I10(13 downto 0) => I10(13 downto 0),
      I2(17 downto 0) => I2(17 downto 0),
      O1 => sig_stat2wsc_status_ready,
      O2 => O2,
      O3 => O3,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_13_out => p_13_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => s2mm_slverr_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_reset_reg => sig_reset_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_dma_0axi_datamover_fifo
    port map (
      D(46 downto 0) => D(46 downto 0),
      I1 => I1,
      O1 => O1,
      Q(46 downto 0) => Q(46 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_reset_reg => sig_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_reg_module is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    mm2s_irqdelay_wren : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_run_stop_del : out STD_LOGIC;
    s2mm_irqthresh_wren : out STD_LOGIC;
    s2mm_irqdelay_wren : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_70_out : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    queue_sinit : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    soft_reset_re0_0 : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O54 : out STD_LOGIC;
    p_23_out_1 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    sg_ftch_error0_2 : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_lite_reset_n : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_36_out : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_delay_cnt_en : in STD_LOGIC;
    I22 : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    I23 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_ftch_cmd_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_nxtdesc_wren : in STD_LOGIC;
    I25 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_sg_idle : in STD_LOGIC;
    ch1_nxtdesc_wren : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dma_s2mm_error : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    I32 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end axi_dma_0axi_dma_reg_module;

architecture STRUCTURE of axi_dma_0axi_dma_reg_module is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o34\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o36\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o43\ : STD_LOGIC;
  signal \^o44\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  signal \^o46\ : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  signal \^o48\ : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o52\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o59\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^s2mm_run_stop_del\ : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 29 downto 6 );
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O2 <= \^o2\;
  O22 <= \^o22\;
  O25 <= \^o25\;
  O3 <= \^o3\;
  O31(1 downto 0) <= \^o31\(1 downto 0);
  O34 <= \^o34\;
  O35 <= \^o35\;
  O36 <= \^o36\;
  O37 <= \^o37\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O4 <= \^o4\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O42(5 downto 0) <= \^o42\(5 downto 0);
  O43 <= \^o43\;
  O44 <= \^o44\;
  O45 <= \^o45\;
  O46 <= \^o46\;
  O47 <= \^o47\;
  O48 <= \^o48\;
  O49 <= \^o49\;
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51(6 downto 0) <= \^o51\(6 downto 0);
  O52(25 downto 0) <= \^o52\(25 downto 0);
  O59(25 downto 0) <= \^o59\(25 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_10_out <= \^p_10_out\;
  s2mm_run_stop_del <= \^s2mm_run_stop_del\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.axi_dma_0axi_dma_lite_if
    port map (
      I1 => \^o2\,
      I10 => \n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I11 => \^o41\,
      I12 => \^o40\,
      I13 => \^o37\,
      I14 => \^o38\,
      I15 => \^o39\,
      I16 => \^o34\,
      I17 => \^o35\,
      I18 => \^o36\,
      I19 => \^o6\,
      I2 => \n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I20 => \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I21 => \^o22\,
      I22(7) => \n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I22(6 downto 5) => \^o42\(5 downto 4),
      I22(4) => \n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I22(3 downto 0) => \^o42\(3 downto 0),
      I23(25 downto 24) => \^o31\(1 downto 0),
      I23(23 downto 0) => s2mm_taildesc(29 downto 6),
      I24 => \n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I25 => \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I26(7 downto 0) => I26(7 downto 0),
      I27(7 downto 0) => I27(7 downto 0),
      I28 => \n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I29 => \^o8\,
      I3 => \^o1\,
      I30 => \^o7\,
      I31 => \n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I32 => \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I33 => \n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I34 => \n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I35 => \^o13\,
      I36 => \^o15\,
      I37 => \^o16\,
      I38 => \^o17\,
      I39 => \^o18\,
      I4 => \^o3\,
      I40 => \n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I41 => \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I42 => \^o25\,
      I43 => \n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I44 => \n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I45(7 downto 0) => I34(7 downto 0),
      I46(7 downto 0) => I31(7 downto 0),
      I47 => I32,
      I5 => \^o4\,
      I6 => \n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I7 => \^o5\,
      I8 => \n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I9 => \n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O1 => O19,
      O10 => \^o10\,
      O11 => \^o11\,
      O12 => \^o12\,
      O13 => \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O14 => \^o14\,
      O15 => \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O16 => \n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O17 => \n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O18 => \n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O19 => \n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O2 => O20,
      O20 => \n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O21 => \n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O22 => \n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O23 => \n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O24 => \n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O25 => \n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O26 => \n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O3 => \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O36(7 downto 4) => \^o51\(6 downto 3),
      O36(3) => \n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O36(2 downto 0) => \^o51\(2 downto 0),
      O4 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O43 => \^o43\,
      O44 => \^o44\,
      O45 => \^o45\,
      O46 => \^o46\,
      O47 => \^o47\,
      O48 => \^o48\,
      O49 => \^o49\,
      O5 => \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O50 => \^o50\,
      O52(25 downto 0) => \^o52\(25 downto 0),
      O59(25 downto 0) => \^o59\(25 downto 0),
      O6 => \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O7 => \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O8 => \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O9 => \^o9\,
      Q(25 downto 24) => \^q\(1 downto 0),
      Q(23 downto 0) => mm2s_taildesc(29 downto 6),
      SR(0) => SR(0),
      axi_lite_reset_n => axi_lite_reset_n,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      p_2_out(7) => p_2_out(16),
      p_2_out(6 downto 4) => p_2_out(14 downto 12),
      p_2_out(3) => p_2_out(4),
      p_2_out(2 downto 0) => p_2_out(2 downto 0),
      s2mm_run_stop_del => \^s2mm_run_stop_del\,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(8 downto 1) => s_axi_lite_wdata(21 downto 14),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(1),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.axi_dma_0axi_dma_register
    port map (
      D(25 downto 0) => D(25 downto 0),
      I1 => \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I10 => I8,
      I11 => I9,
      I12 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I13 => \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I14 => \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I15 => \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I16 => \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I17 => \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I18 => \n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I19 => \n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I2 => \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I20 => \n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I21(0) => I19(0),
      I22 => I22,
      I23 => \n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I27(4 downto 3) => I27(7 downto 6),
      I27(2) => I27(4),
      I27(1 downto 0) => I27(2 downto 1),
      I28 => I28,
      I29 => I29,
      I3(0) => I1(0),
      I30 => I30,
      I4 => I2,
      I5 => I3,
      I6 => I4,
      I7 => I5,
      I8 => I6,
      I9 => I7,
      O1 => \^o1\,
      O10 => \^o10\,
      O11 => \n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O12 => \n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O13 => \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O14 => \^p_10_out\,
      O15 => \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O16 => \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O17 => \^o22\,
      O18 => \n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19 => \n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O2 => \^o2\,
      O20 => \n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O21 => O21,
      O22(7) => \n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O22(6 downto 5) => \^o42\(5 downto 4),
      O22(4) => \n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O22(3 downto 0) => \^o42\(3 downto 0),
      O23 => \n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O26(0) => O26(0),
      O27 => O27,
      O3 => \^o3\,
      O34 => \^o34\,
      O35 => \^o35\,
      O36 => \^o36\,
      O37 => \^o37\,
      O38 => \^o38\,
      O39 => \^o39\,
      O4 => \^o4\,
      O40 => \^o40\,
      O41 => \^o41\,
      O5 => \^o5\,
      O54 => O54,
      O57(0) => O57(0),
      O59(25 downto 0) => \^o59\(25 downto 0),
      O6 => \^o6\,
      O7 => \^o7\,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(25 downto 24) => \^q\(1 downto 0),
      Q(23 downto 0) => mm2s_taildesc(29 downto 6),
      S(1 downto 0) => S(1 downto 0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      in0(0) => in0(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_introut => mm2s_introut,
      mm2s_irqdelay_wren => mm2s_irqdelay_wren,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_stop_i => mm2s_stop_i,
      \out\(23 downto 0) => \out\(23 downto 0),
      p_13_out => p_13_out,
      p_23_out_1 => p_23_out_1,
      p_2_out(3) => p_2_out(4),
      p_2_out(2 downto 0) => p_2_out(2 downto 0),
      p_36_out => p_36_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      queue_sinit => queue_sinit,
      s_axi_lite_wdata(28 downto 1) => s_axi_lite_wdata(29 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      sg_ftch_error0 => sg_ftch_error0,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0,
      soft_reset_re0_0 => soft_reset_re0_0
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.axi_dma_0axi_dma_register_s2mm
    port map (
      I1 => \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => \n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I2(0) => I1(0),
      I20 => \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I21 => \^p_10_out\,
      I22(1 downto 0) => I20(1 downto 0),
      I23(0) => I21(0),
      I24 => I23,
      I25(23 downto 0) => I24(23 downto 0),
      I26 => \n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I27 => I25,
      I28 => \^o2\,
      I3 => \n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I31(3 downto 2) => I31(7 downto 6),
      I31(1 downto 0) => I31(4 downto 3),
      I33(25 downto 0) => I33(25 downto 0),
      I4 => \n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I5 => \n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I6 => \n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I7 => \n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I8 => \n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I9 => \n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O1 => \^s2mm_run_stop_del\,
      O10 => \^o49\,
      O11 => \^o11\,
      O12 => \^o12\,
      O13 => \^o50\,
      O14 => \^o47\,
      O15 => \^o48\,
      O16 => \^o16\,
      O17 => \^o17\,
      O18 => \^o18\,
      O19 => \^o46\,
      O2 => \n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O20 => \^o43\,
      O21 => \^o44\,
      O22 => \^o45\,
      O23 => \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O24 => O23,
      O25 => O24,
      O26 => \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O27 => \^o25\,
      O28 => \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O29(0) => O28(0),
      O3 => \^o13\,
      O30 => O29,
      O31 => O30,
      O32 => O32,
      O33 => \n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O34 => O33,
      O35 => \n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O36(7 downto 4) => \^o51\(6 downto 3),
      O36(3) => \n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O36(2 downto 0) => \^o51\(2 downto 0),
      O37 => \n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O4 => \^o14\,
      O5 => \^o15\,
      O52(25 downto 0) => \^o52\(25 downto 0),
      O53(0) => O53(0),
      O55 => O55,
      O56 => O56,
      O58(0) => O58(0),
      O6 => \n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O7 => \n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O8 => \n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O9 => p_70_out,
      Q(25 downto 24) => \^o31\(1 downto 0),
      Q(23 downto 0) => s2mm_taildesc(29 downto 6),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      dma_s2mm_error => dma_s2mm_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_stop => mm2s_stop,
      p_15_out => p_15_out,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_27_out => p_27_out,
      p_2_out(3) => p_2_out(16),
      p_2_out(2 downto 0) => p_2_out(14 downto 12),
      p_8_out => p_8_out,
      queue_sinit2 => queue_sinit2,
      s2mm_introut => s2mm_introut,
      s2mm_irqdelay_wren => s2mm_irqdelay_wren,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s_axi_lite_wdata(28 downto 1) => s_axi_lite_wdata(29 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axis_ftch_cmd_tdata(0) => s_axis_ftch_cmd_tdata(0),
      sg_ftch_error0_2 => sg_ftch_error0_2,
      soft_reset => soft_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_rst_module is
  port (
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    axi_lite_reset_n : out STD_LOGIC;
    mm2s_scndry_resetn : out STD_LOGIC;
    mm2s_prmry_resetn : out STD_LOGIC;
    s2mm_scndry_resetn : out STD_LOGIC;
    s2mm_prmry_resetn : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : out STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_soft_reset_done : out STD_LOGIC;
    mm2s_soft_reset_done : out STD_LOGIC;
    mm2s_aresetn : out STD_LOGIC;
    s2mm_aresetn : out STD_LOGIC;
    dm_resetn : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    soft_reset_re0_0 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    updtptr_tlast : in STD_LOGIC;
    m_axis_ch1_ftch_tvalid_new : in STD_LOGIC;
    updtptr_tlast_1 : in STD_LOGIC;
    m_axis_ch2_ftch_tvalid_new : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
end axi_dma_0axi_dma_rst_module;

architecture STRUCTURE of axi_dma_0axi_dma_rst_module is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal assert_sftrst_d1_1 : STD_LOGIC;
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal min_assert_sftrst_0 : STD_LOGIC;
  signal \^mm2s_scndry_resetn\ : STD_LOGIC;
  signal \^mm2s_soft_reset_done\ : STD_LOGIC;
  signal \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\ : STD_LOGIC;
  signal \n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\ : STD_LOGIC;
  signal n_1_REG_HRD_RST : STD_LOGIC;
  signal \^s2mm_scndry_resetn\ : STD_LOGIC;
  signal \^s2mm_soft_reset_done\ : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
begin
  mm2s_scndry_resetn <= \^mm2s_scndry_resetn\;
  mm2s_soft_reset_done <= \^mm2s_soft_reset_done\;
  s2mm_scndry_resetn <= \^s2mm_scndry_resetn\;
  s2mm_soft_reset_done <= \^s2mm_soft_reset_done\;
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.axi_dma_0axi_dma_reset_31
    port map (
      I1 => n_1_REG_HRD_RST,
      I2 => \^s2mm_soft_reset_done\,
      I3 => \^mm2s_soft_reset_done\,
      O1 => \^mm2s_scndry_resetn\,
      O11 => O11,
      O2(0) => O2(0),
      O3(0) => O3(0),
      assert_sftrst_d1 => assert_sftrst_d1_1,
      dm_resetn => dm_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_hrdresetn => m_axi_sg_hrdresetn,
      m_axis_ch1_ftch_tvalid_new => m_axis_ch1_ftch_tvalid_new,
      min_assert_sftrst => min_assert_sftrst_0,
      min_assert_sftrst_0 => min_assert_sftrst,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_aresetn => mm2s_aresetn,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_stop => mm2s_stop,
      s2mm_scndry_resetn => \^s2mm_scndry_resetn\,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset => soft_reset,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0,
      updtptr_tlast => updtptr_tlast
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F04040"
    )
    port map (
      I0 => min_assert_sftrst_0,
      I1 => assert_sftrst_d1_1,
      I2 => m_axi_sg_hrdresetn,
      I3 => \^s2mm_soft_reset_done\,
      I4 => \^mm2s_soft_reset_done\,
      O => \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\,
      Q => \^mm2s_soft_reset_done\,
      R => \<const0>\
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.axi_dma_0axi_dma_reset
    port map (
      I1 => n_1_REG_HRD_RST,
      I10 => \^s2mm_soft_reset_done\,
      I11 => \^mm2s_soft_reset_done\,
      I2 => \^mm2s_scndry_resetn\,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      I6 => I4,
      I7 => I5,
      I8 => I6,
      I9 => I7,
      O1 => \^s2mm_scndry_resetn\,
      O10 => O10,
      O12 => O12,
      O13(0) => O13(0),
      O2 => m_axi_sg_aresetn,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      assert_sftrst_d1 => assert_sftrst_d1,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_hrdresetn => m_axi_sg_hrdresetn,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ch2_ftch_tvalid_new => m_axis_ch2_ftch_tvalid_new,
      min_assert_sftrst => min_assert_sftrst,
      p_13_out => p_13_out,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_aresetn => s2mm_aresetn,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset => soft_reset,
      soft_reset_re0_0 => soft_reset_re0_0,
      sts_received_d1 => sts_received_d1,
      updtptr_tlast_1 => updtptr_tlast_1
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040F040"
    )
    port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => m_axi_sg_hrdresetn,
      I3 => \^s2mm_soft_reset_done\,
      I4 => \^mm2s_soft_reset_done\,
      O => \n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\,
      Q => \^s2mm_soft_reset_done\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
REG_HRD_RST: entity work.axi_dma_0cdc_sync_32
    port map (
      O1 => n_1_REG_HRD_RST,
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_hrdresetn => m_axi_sg_hrdresetn
    );
REG_HRD_RST_OUT: entity work.axi_dma_0cdc_sync
    port map (
      O1 => O1,
      SR(0) => SR(0),
      axi_lite_reset_n => axi_lite_reset_n,
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(1 downto 0) => s_axi_lite_awaddr(1 downto 0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_cmd_status is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_sg_cmd_status;

architecture STRUCTURE of axi_dma_0axi_sg_cmd_status is
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0axi_sg_fifo__parameterized0\
    port map (
      I1 => \^sig_init_reg\,
      I2 => I2,
      I5(3 downto 0) => I5(3 downto 0),
      O1 => sig_stat2wsc_status_ready,
      O4 => O4,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.axi_dma_0axi_sg_fifo
    port map (
      D(30 downto 0) => D(30 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => \^sig_init_reg\,
      O2 => sig_cmd2mstr_cmd_valid,
      O3 => O1,
      O4 => O2,
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_1 => p_18_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_reg2 => \^sig_init_reg2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_cmd_status_3 is
  port (
    O1 : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_ftch_sts_tready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_rd_sts_okay_reg : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0axi_sg_cmd_status_3 : entity is "axi_sg_cmd_status";
end axi_dma_0axi_sg_cmd_status_3;

architecture STRUCTURE of axi_dma_0axi_sg_cmd_status_3 is
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0axi_sg_fifo__parameterized0_4\
    port map (
      O1 => sig_stat2rsc_status_ready,
      O2 => O2,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(1 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_FIFO: entity work.axi_dma_0axi_sg_fifo_5
    port map (
      D(26 downto 0) => D(26 downto 0),
      I1 => I1,
      O1 => O1,
      O2 => sig_cmd2mstr_cmd_valid,
      O3 => O3,
      O4 => O4,
      Q(27 downto 0) => Q(27 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_mngr is
  port (
    O1 : out STD_LOGIC;
    ch2_ftch_active : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_5_out : out STD_LOGIC;
    m_axis_ftch_sts_tready : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    O20 : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in00 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O59 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I7 : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    I97 : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    I98 : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    I99 : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    I100 : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    I101 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    I102 : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    I103 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    I105 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_ftch_pause : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC
  );
end axi_dma_0axi_sg_ftch_mngr;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_mngr is
  signal \^d\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^o20\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal \^ch2_ftch_active\ : STD_LOGIC;
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal ftch_slverr : STD_LOGIC;
  signal n_15_I_FTCH_SG : STD_LOGIC;
  signal n_82_I_FTCH_PNTR_MNGR : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  D(26 downto 0) <= \^d\(26 downto 0);
  O20 <= \^o20\;
  O4 <= \^o4\;
  ch1_sg_idle <= \^ch1_sg_idle\;
  ch2_ftch_active <= \^ch2_ftch_active\;
  p_5_out <= \^p_5_out\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
I_FTCH_CMDSTS_IF: entity work.axi_dma_0axi_sg_ftch_cmdsts_if
    port map (
      I1(0) => I1(0),
      I2 => n_15_I_FTCH_SG,
      I3 => I3,
      I4 => \^ch2_ftch_active\,
      I5 => I2,
      I6 => \^d\(26),
      I97 => I97,
      O1 => \^p_5_out\,
      O2 => \^o4\,
      O28 => O28,
      O29 => O29,
      O30 => O30,
      O37 => O37,
      O38 => O38,
      O9 => O9,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      dma_mm2s_error => dma_mm2s_error,
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_13_out => p_13_out,
      p_3_out => p_3_out,
      p_54_out => p_54_out,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid
    );
I_FTCH_PNTR_MNGR: entity work.axi_dma_0axi_sg_ftch_pntr
    port map (
      D(25 downto 0) => \^d\(25 downto 0),
      I1(0) => I1(0),
      I105(1 downto 0) => I105(1 downto 0),
      I106(1 downto 0) => I106(1 downto 0),
      I2 => I2,
      I3 => \^d\(26),
      I5 => I5,
      I6(31 downto 0) => I6(31 downto 0),
      I7 => I7,
      I75 => I75,
      I76 => I76,
      O1 => n_82_I_FTCH_PNTR_MNGR,
      O2(23 downto 0) => O2(23 downto 0),
      O20 => \^o20\,
      O22(1 downto 0) => O22(1 downto 0),
      O39(0) => O39(0),
      O4 => \^o4\,
      O40(0) => O40(0),
      O52(25 downto 0) => O52(25 downto 0),
      O59(25 downto 0) => O59(25 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_sg_idle => \^ch1_sg_idle\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      \out\(23 downto 0) => \out\(23 downto 0),
      p_3_out => p_3_out,
      p_54_out => p_54_out,
      s2mm_run_stop_del => s2mm_run_stop_del
    );
I_FTCH_SG: entity work.axi_dma_0axi_sg_ftch_sm
    port map (
      D(25 downto 0) => \^d\(25 downto 0),
      E(0) => E(0),
      I1 => \^p_5_out\,
      I100 => I100,
      I101 => I101,
      I102 => I102,
      I103 => I103,
      I2 => n_82_I_FTCH_PNTR_MNGR,
      I3 => \^o4\,
      I4 => I2,
      I5(0) => I4(0),
      I6(0) => I1(0),
      I98 => I98,
      I99 => I99,
      O1 => O1,
      O2 => \^ch2_ftch_active\,
      O20 => \^o20\,
      O3 => \^d\(26),
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36 => O36,
      O4 => O3,
      O5(0) => O5(0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => n_15_I_FTCH_SG,
      Q(25 downto 0) => Q(25 downto 0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      in00 => in00,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_0_in2_in => p_0_in2_in,
      p_13_out => p_13_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_54_out => p_54_out,
      p_59_out => p_59_out,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_updt_mngr is
  port (
    O1 : out STD_LOGIC;
    p_36_out_0 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_18_out_1 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    in004_out : out STD_LOGIC;
    in0011_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    in009_out : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_s2mm : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    s2mm_irqthresh_wren : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_2 : in STD_LOGIC;
    p_5_out_3 : in STD_LOGIC;
    p_4_out_4 : in STD_LOGIC;
    p_3_out_5 : in STD_LOGIC;
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I9 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_sg_updt_mngr;

architecture STRUCTURE of axi_dma_0axi_sg_updt_mngr is
  signal n_55_I_UPDT_SG : STD_LOGIC;
  signal n_7_I_UPDT_CMDSTS_IF : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal \^p_18_out_1\ : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  p_18_out_1 <= \^p_18_out_1\;
  p_3_out <= \^p_3_out\;
I_UPDT_CMDSTS_IF: entity work.axi_dma_0axi_sg_updt_cmdsts_if
    port map (
      I1(0) => I1(0),
      I2 => n_55_I_UPDT_SG,
      I3 => I2,
      O1 => \^p_3_out\,
      O2 => n_7_I_UPDT_CMDSTS_IF,
      Q(0) => updt_cs(2),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_11_out => p_11_out,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_18_out_1 => \^p_18_out_1\,
      p_27_out => p_27_out,
      p_6_out => p_6_out,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.axi_dma_0axi_sg_updt_sm
    port map (
      E(0) => E(0),
      I1(0) => I1(0),
      I10(25 downto 0) => Q(25 downto 0),
      I11 => I9,
      I12(3 downto 0) => I10(3 downto 0),
      I13(3 downto 0) => I11(3 downto 0),
      I14(3 downto 0) => I12(3 downto 0),
      I15(3 downto 0) => I13(3 downto 0),
      I16(3 downto 0) => I14(3 downto 0),
      I17(3 downto 0) => I15(3 downto 0),
      I2 => n_7_I_UPDT_CMDSTS_IF,
      I3 => I3,
      I4 => \^p_3_out\,
      I5 => I4,
      I6 => I5,
      I7(0) => I6(0),
      I8 => I7,
      I87 => I87,
      I9 => I8,
      I96 => I96,
      O1 => O1,
      O10 => O9,
      O11 => O10,
      O12 => O11,
      O13 => O12,
      O14 => O13,
      O15 => O14,
      O16 => O15,
      O17(29 downto 0) => O16(29 downto 0),
      O18(0) => O17(0),
      O19(0) => O18(0),
      O2 => p_36_out_0,
      O20 => n_55_I_UPDT_SG,
      O21 => O19,
      O22 => O20,
      O23 => O21,
      O24 => O22,
      O25 => O23,
      O26 => O24,
      O27 => O25,
      O28 => O26,
      O29 => O27,
      O3 => O2,
      O30 => O28,
      O31 => O29,
      O32 => O30,
      O33 => O31,
      O34 => O32,
      O35 => O33,
      O36 => O34,
      O37 => O35,
      O38 => O36,
      O39 => O37,
      O4 => O3,
      O40 => O38,
      O41 => O39,
      O42 => O40,
      O43 => O41,
      O44 => O42,
      O45 => O43,
      O46 => O44,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      Q(0) => updt_cs(2),
      S(1 downto 0) => S(1 downto 0),
      follower_full_mm2s => follower_full_mm2s,
      follower_full_s2mm => follower_full_s2mm,
      in00 => in00,
      in0011_out => in0011_out,
      in004_out => in004_out,
      in009_out => in009_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_18_out => p_18_out,
      p_18_out_1 => \^p_18_out_1\,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_3_out_5 => p_3_out_5,
      p_4_out(25 downto 0) => p_4_out(25 downto 0),
      p_4_out_4 => p_4_out_4,
      p_53_out => p_53_out,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_prim_width;

architecture STRUCTURE of axi_dma_0blk_mem_gen_prim_width is
begin
\v6_noinit.ram\: entity work.axi_dma_0blk_mem_gen_prim_wrapper_v6
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \axi_dma_0blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_prim_width__parameterized0\ is
begin
\v6_noinit.ram\: entity work.\axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0dc_ss is
  port (
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_dma_0dc_ss;

architecture STRUCTURE of axi_dma_0dc_ss is
begin
dc: entity work.axi_dma_0updn_cntr
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      I3(2 downto 0) => I3(2 downto 0),
      I8(0) => I8(0),
      O11 => O11,
      O5 => O5,
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0dc_ss__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0dc_ss__parameterized0\ : entity is "dc_ss";
end \axi_dma_0dc_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0dc_ss__parameterized0\ is
begin
dc: entity work.\axi_dma_0updn_cntr__parameterized0\
    port map (
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_13_out => p_13_out,
      sig_strm_tvalid => sig_strm_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0memory is
  port (
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0memory;

architecture STRUCTURE of axi_dma_0memory is
  signal p_0_out : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gdm.dm\: entity work.axi_dma_0dmem
    port map (
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I3(32 downto 0) => I3(32 downto 0),
      Q(32 downto 0) => p_0_out(32 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(0),
      Q => O4(0),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(10),
      Q => O4(10),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(11),
      Q => O4(11),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(12),
      Q => O4(12),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(13),
      Q => O4(13),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(14),
      Q => O4(14),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(15),
      Q => O4(15),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(16),
      Q => O4(16),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(17),
      Q => O4(17),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(18),
      Q => O4(18),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(19),
      Q => O4(19),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(1),
      Q => O4(1),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(20),
      Q => O4(20),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(21),
      Q => O4(21),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(22),
      Q => O4(22),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(23),
      Q => O4(23),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(24),
      Q => O4(24),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(25),
      Q => O4(25),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(26),
      Q => O4(26),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(27),
      Q => O4(27),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(28),
      Q => O4(28),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(29),
      Q => O4(29),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(2),
      Q => O4(2),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(30),
      Q => O4(30),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(31),
      Q => O4(31),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(32),
      Q => O4(32),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(3),
      Q => O4(3),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(4),
      Q => O4(4),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(5),
      Q => O4(5),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(6),
      Q => O4(6),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(7),
      Q => O4(7),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(8),
      Q => O4(8),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => p_0_out(9),
      Q => O4(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0memory__parameterized1\ is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0memory__parameterized1\ : entity is "memory";
end \axi_dma_0memory__parameterized1\;

architecture STRUCTURE of \axi_dma_0memory__parameterized1\ is
begin
\gdm.dm\: entity work.\axi_dma_0dmem__parameterized0\
    port map (
      CO(0) => CO(0),
      E(0) => E(0),
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0rd_logic is
  port (
    p_17_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0rd_logic;

architecture STRUCTURE of axi_dma_0rd_logic is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_17_out\ : STD_LOGIC;
begin
  O2(0) <= \^o2\(0);
  p_17_out <= \^p_17_out\;
\gr1.rfwft\: entity work.axi_dma_0rd_fwft
    port map (
      E(0) => E(0),
      I1 => \^p_17_out\,
      O1 => O1,
      O2(0) => \^o2\(0),
      O3(0) => O3(0),
      O4(0) => O4(0),
      SR(0) => SR(0),
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk
    );
\grss.rsts\: entity work.axi_dma_0rd_status_flags_ss
    port map (
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_17_out => \^p_17_out\,
      ram_empty_i_reg0 => ram_empty_i_reg0
    );
rpntr: entity work.axi_dma_0rd_bin_cntr
    port map (
      E(0) => \^o2\(0),
      I1(1 downto 0) => I1(1 downto 0),
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9(4 downto 0) => O9(4 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_logic__parameterized0\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    S0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_logic__parameterized0\ : entity is "rd_logic";
end \axi_dma_0rd_logic__parameterized0\;

architecture STRUCTURE of \axi_dma_0rd_logic__parameterized0\ is
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal n_7_rpntr : STD_LOGIC;
  signal n_8_rpntr : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
\gr1.rfwft\: entity work.axi_dma_0rd_fwft_11
    port map (
      O1 => \n_1_gr1.rfwft\,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\grss.rsts\: entity work.axi_dma_0rd_status_flags_ss_12
    port map (
      I1 => n_8_rpntr,
      I2 => n_7_rpntr,
      S0 => S0,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out
    );
rpntr: entity work.axi_dma_0rd_bin_cntr_10
    port map (
      I1 => \n_1_gr1.rfwft\,
      I2(6 downto 0) => I1(6 downto 0),
      O1(6 downto 0) => O1(6 downto 0),
      O2 => n_7_rpntr,
      O3 => n_8_rpntr,
      Q(6 downto 0) => Q(6 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => p_1_in,
      ram_full_comb => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0srl_fifo_rbu_f is
  port (
    O1 : out STD_LOGIC;
    FIFO_Full : out STD_LOGIC;
    S0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 0 to 33 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I70 : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 33 )
  );
end axi_dma_0srl_fifo_rbu_f;

architecture STRUCTURE of axi_dma_0srl_fifo_rbu_f is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0cntr_incr_decr_addn_f
    port map (
      I70 => I70,
      O1 => O1,
      O2(0) => O2(0),
      O3 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O6 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O7 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      S0 => S0,
      follower_empty_s2mm => follower_empty_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn
    );
DYNSHREG_F_I: entity work.axi_dma_0dynshreg_f
    port map (
      Din(0 to 33) => Din(0 to 33),
      Dout(0 to 33) => Dout(0 to 33),
      I1 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I70 => I70,
      m_axi_sg_aclk => m_axi_sg_aclk
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => FIFO_Full,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized0\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Clken => sig_wr_fifo,
      I1 => I1,
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized0\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Clken => sig_wr_fifo,
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized0_15\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Clken : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized0_15\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized0_15\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized0_15\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^clken\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  Clken <= \^clken\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0_16\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Clken => \^clken\,
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized0_17\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Clken => \^clken\,
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O2 => O2,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => I1,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  Dout(1 downto 0) <= \^dout\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0_1\
    port map (
      Dout(1) => \^dout\(1),
      Dout(0) => sig_dcntl_sfifo_out(1),
      I2 => I2,
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      S_0 => S_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(2) => \^dout\(1),
      Dout(1) => sig_dcntl_sfifo_out(1),
      Dout(0) => \^dout\(0),
      I1 => I1,
      I2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I3(0) => I3(0),
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O2 => \^o2\,
      O4 => O4,
      O5 => O5,
      S => S_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_push_to_wsc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => sig_push_to_wsc,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    queue_rden_new : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal \^queue_rden_new\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_mm2s_cs[2]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_mm2s_cs[2]_i_5\ : label is "soft_lutpair32";
begin
  O1 <= \^o1\;
  queue_rden_new <= \^queue_rden_new\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0cntr_incr_decr_addn_f_30
    port map (
      I7 => I7,
      I8 => I8,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_36_out => p_36_out
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized2\
    port map (
      I1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I4 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      I9(22 downto 0) => I9(22 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(22 downto 0) => \out\(22 downto 0),
      p_36_out => p_36_out
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => \<const0>\
    );
\FSM_onehot_mm2s_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F1FF"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => mm2s_stop_i,
      I3 => \^o1\,
      I4 => I1,
      O => O2
    );
\FSM_onehot_mm2s_cs[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      O => O7
    );
\GEN_MM2S.queue_dout_new[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I6,
      I1 => I1,
      I2 => \^o1\,
      I3 => I2,
      I4 => I3,
      I5 => ch1_ftch_queue_empty,
      O => \^queue_rden_new\
    );
\GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^queue_rden_new\,
      I1 => queue_sinit,
      I2 => p_36_out,
      O => O9
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
all_is_idle_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => mm2s_stop_i,
      I3 => ch1_ftch_queue_empty,
      I4 => I1,
      I5 => \^o1\,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 32 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal fifo_wren2_out : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0cntr_incr_decr_addn_f_29
    port map (
      E(0) => E(0),
      I1 => I1,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O6 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      fifo_sinit => fifo_sinit,
      fifo_wren2_out => fifo_wren2_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized3\
    port map (
      I1 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => \^o2\,
      fifo_wren2_out => fifo_wren2_out,
      \in\(0 to 32) => \in\(0 to 32),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => \out\(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sig_first_xfer_im0_i_3 : label is "soft_lutpair98";
begin
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0_20\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^o2\,
      I5 => I4,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O5 => O5,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0B0BF"
    )
    port map (
      I0 => \^o2\,
      I1 => I4,
      I2 => sig_mstr2sf_cmd_valid,
      I3 => I5,
      I4 => sig_data2mstr_cmd_ready,
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_first_xfer_im0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I4,
      I1 => \^o2\,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    Clken : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^clken\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  Clken <= \^clken\;
  Dout(16 downto 0) <= \^dout\(16 downto 0);
  O1 <= \^o1\;
  O3 <= \^o3\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0_13\
    port map (
      Dout(0) => \^dout\(0),
      I1 => \^clken\,
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized5\
    port map (
      D(0) => D(0),
      Din(16 downto 0) => Din(16 downto 0),
      Dout(16 downto 0) => \^dout\(16 downto 0),
      I1 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O2 => \^clken\,
      O3 => \^o3\,
      O4 => O4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_rd_empty_0 => sig_rd_empty_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o3\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_8_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_curr_calc_error_reg : STD_LOGIC;
  signal sig_curr_cmd_cmplt_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0cntr_incr_decr_addn_f__parameterized0_6\
    port map (
      Dout(1) => sig_curr_calc_error_reg,
      Dout(0) => sig_curr_cmd_cmplt_reg,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      O1 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O4(2 downto 0) => O4(3 downto 1),
      O5 => n_8_CNTR_INCR_DECR_ADDN_F_I,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_7_out => p_7_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_rd_empty => sig_rd_empty,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized6\
    port map (
      D(12 downto 0) => D(12 downto 0),
      DIBDI(0) => DIBDI(0),
      Din(15 downto 0) => Din(15 downto 0),
      Dout(6) => sig_curr_calc_error_reg,
      Dout(5) => sig_curr_cmd_cmplt_reg,
      Dout(4 downto 0) => Dout(4 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => n_8_CNTR_INCR_DECR_ADDN_F_I,
      I5 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I6 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O2 => O2,
      O3 => O3,
      O4(0) => O4(0),
      O5 => O5,
      Q(5 downto 0) => Q(5 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_btt_cntr_prv0(12 downto 0) => sig_btt_cntr_prv0(12 downto 0),
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_rd_empty => sig_rd_empty,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_rbu_f__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_max_first_increment : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    \sig_next_strt_offset_reg__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0srl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0srl_fifo_rbu_f__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_7 : STD_LOGIC;
  signal n_0_sig_eop_halt_xfer_i_2 : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_8_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O3 <= \^o3\;
  O5 <= \^o5\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0cntr_incr_decr_addn_f_7
    port map (
      I14 => I14,
      I9 => I9,
      O1 => \^o1\,
      O14 => O14,
      O15 => O15,
      O2 => O2,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O6 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O7 => n_8_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      sel => \^o3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent_reg => sig_eop_sent_reg
    );
DYNSHREG_F_I: entity work.\axi_dma_0dynshreg_f__parameterized7\
    port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      DIBDI(0) => DIBDI(0),
      E(0) => \^e\(0),
      I1 => \^o1\,
      I10 => I8,
      I11 => I9,
      I12(0) => I12(0),
      I13 => I10,
      I14(3 downto 0) => I11(3 downto 0),
      I15 => I13,
      I16 => n_0_FIFO_Full_reg,
      I17 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      I18 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      I19 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I2 => I2,
      I20 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_0_sig_eop_halt_xfer_i_2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I1,
      I9 => I7,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O16 => O16,
      O17 => O17,
      O4 => O4,
      O5 => \^o5\,
      O9 => O9,
      Q(13 downto 0) => Q(13 downto 0),
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_1_out => p_1_out,
      p_7_out => p_7_out,
      sel => \^o3\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_sent => sig_eop_sent,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_strm_tlast => sig_strm_tlast
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_8_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => p_1_out,
      I2 => ld_btt_cntr_reg1,
      I3 => CO(0),
      I4 => \^o3\,
      I5 => \^o5\,
      O => O6
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      O => p_1_out
    );
\sig_btt_cntr[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000E00"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => ld_btt_cntr_reg3,
      I2 => n_0_FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_btt_eq_0,
      I5 => I1,
      O => \^e\(0)
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
    port map (
      I0 => Dout(1),
      I1 => I1,
      I2 => sig_btt_cntr_prv0(1),
      I3 => Dout(2),
      I4 => sig_btt_cntr_prv0(2),
      I5 => n_0_sig_btt_eq_0_i_7,
      O => O8
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004700"
    )
    port map (
      I0 => Dout(0),
      I1 => I1,
      I2 => sig_btt_cntr_prv0(0),
      I3 => \^e\(0),
      I4 => D(0),
      I5 => D(1),
      O => n_0_sig_btt_eq_0_i_7
    );
sig_eop_halt_xfer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AAAAAA02AAAA"
    )
    port map (
      I0 => sig_eop_halt_xfer,
      I1 => ld_btt_cntr_reg2,
      I2 => ld_btt_cntr_reg3,
      I3 => n_0_FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => sig_btt_eq_0,
      O => n_0_sig_eop_halt_xfer_i_2
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A8AAA8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_max_first_increment(0),
      I2 => \^o3\,
      I3 => I1,
      I4 => \sig_next_strt_offset_reg__0\(0),
      I5 => \sig_next_strt_offset_reg__0\(1),
      O => O7
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0wr_logic is
  port (
    O1 : out STD_LOGIC;
    ram_empty_i_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I114 : in STD_LOGIC
  );
end axi_dma_0wr_logic;

architecture STRUCTURE of axi_dma_0wr_logic is
  signal \^o3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal \n_4_gwss.wsts\ : STD_LOGIC;
  signal n_5_wpntr : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  O3(6 downto 0) <= \^o3\(6 downto 0);
\gwss.wsts\: entity work.axi_dma_0wr_status_flags_ss
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I1 => n_14_wpntr,
      I104 => I104,
      I114 => I114,
      I2 => n_15_wpntr,
      I3 => I1,
      I4 => n_5_wpntr,
      I5(0) => O2(0),
      I6 => I2,
      I7 => n_13_wpntr,
      I73 => I73,
      I8 => I3,
      I9(0) => \^o3\(6),
      O1 => O1,
      O2(0) => p_3_out,
      O3 => \n_4_gwss.wsts\,
      O4 => O4,
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(0) => O8(2),
      Q(0) => wr_pntr_plus1(2),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(1 downto 0) => m_axi_sg_rdata(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      p_17_out => p_17_out,
      ram_empty_i_reg0 => ram_empty_i_reg0,
      sof_ftch_desc => sof_ftch_desc
    );
wpntr: entity work.axi_dma_0wr_bin_cntr
    port map (
      E(0) => p_3_out,
      I1 => \n_4_gwss.wsts\,
      I4 => I4,
      O1 => n_5_wpntr,
      O2(0) => O2(0),
      O3(6 downto 0) => \^o3\(6 downto 0),
      O4 => n_13_wpntr,
      O5 => n_14_wpntr,
      O6 => n_15_wpntr,
      O8(6 downto 0) => O8(6 downto 0),
      O9(4 downto 0) => O9(4 downto 0),
      Q(4 downto 2) => Q(3 downto 1),
      Q(1) => wr_pntr_plus1(2),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0wr_logic__parameterized0\ is
  port (
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0wr_logic__parameterized0\ : entity is "wr_logic";
end \axi_dma_0wr_logic__parameterized0\;

architecture STRUCTURE of \axi_dma_0wr_logic__parameterized0\ is
begin
\gwss.wsts\: entity work.axi_dma_0wr_status_flags_ss_9
    port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => p_1_in,
      ram_full_comb => ram_full_comb
    );
wpntr: entity work.axi_dma_0wr_bin_cntr_8
    port map (
      E(0) => E(0),
      O1(6 downto 0) => O1(6 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0wr_logic__parameterized0_22\ is
  port (
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0wr_logic__parameterized0_22\ : entity is "wr_logic";
end \axi_dma_0wr_logic__parameterized0_22\;

architecture STRUCTURE of \axi_dma_0wr_logic__parameterized0_22\ is
begin
\gwss.wsts\: entity work.axi_dma_0wr_status_flags_ss_24
    port map (
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O4 => O4,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_full_comb => ram_full_comb,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
wpntr: entity work.axi_dma_0wr_bin_cntr_23
    port map (
      E(0) => E(0),
      I1 => I1,
      O1 => O1,
      O2 => O2,
      O3(6 downto 0) => O3(6 downto 0),
      O5 => O5,
      O6(5 downto 0) => O6(5 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0wr_logic__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O14 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0wr_logic__parameterized1\ : entity is "wr_logic";
end \axi_dma_0wr_logic__parameterized1\;

architecture STRUCTURE of \axi_dma_0wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\axi_dma_0wr_status_flags_ss__parameterized0\
    port map (
      E(0) => \^e\(0),
      I6 => I6,
      O1 => O1,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_comb => ram_full_comb
    );
wpntr: entity work.\axi_dma_0wr_bin_cntr__parameterized0\
    port map (
      E(0) => \^e\(0),
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O2 => O2,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_mm2s_basic_wrap is
  port (
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axis_ftch_sts_tready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end axi_dma_0axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of axi_dma_0axi_sg_mm2s_basic_wrap is
  signal n_2_I_MSTR_SCC : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal n_4_I_ADDR_CNTL : STD_LOGIC;
  signal n_5_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_7_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_CMD_STATUS : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
I_ADDR_CNTL: entity work.axi_dma_0axi_sg_addr_cntl
    port map (
      D(1) => sig_mstr2data_len(3),
      D(0) => sig_mstr2data_len(0),
      E(0) => sig_push_addr_reg1_out,
      I1 => n_2_I_MSTR_SCC,
      I2 => n_8_I_MSTR_SCC,
      O1 => n_4_I_ADDR_CNTL,
      Q(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(3 downto 0) => m_axi_sg_arlen(3 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(0) => m_axi_sg_arsize(0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_CMD_STATUS: entity work.axi_dma_0axi_sg_cmd_status_3
    port map (
      D(26 downto 0) => D(26 downto 0),
      I1 => n_4_I_ADDR_CNTL,
      O1 => O1,
      O2 => O2,
      O3 => n_7_I_CMD_STATUS,
      O4 => n_8_I_CMD_STATUS,
      Q(27) => n_9_I_CMD_STATUS,
      Q(26 downto 1) => p_1_in(31 downto 6),
      Q(0) => sig_next_burst,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
I_MSTR_SCC: entity work.axi_dma_0axi_sg_scc
    port map (
      D(1) => sig_mstr2data_len(3),
      D(0) => sig_mstr2data_len(0),
      E(0) => sig_push_addr_reg1_out,
      I1 => n_8_I_CMD_STATUS,
      I2 => n_7_I_CMD_STATUS,
      O1 => n_2_I_MSTR_SCC,
      O2 => n_8_I_MSTR_SCC,
      O3(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      Q(27) => n_9_I_CMD_STATUS,
      Q(26 downto 1) => p_1_in(31 downto 6),
      Q(0) => sig_next_burst,
      SR(0) => n_2_I_RESET,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_RD_DATA_CNTL: entity work.axi_dma_0axi_sg_rddata_cntl
    port map (
      O1 => n_5_I_RD_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_stream_rst => sig_stream_rst
    );
I_RD_STATUS_CNTLR: entity work.axi_dma_0axi_sg_rd_status_cntl
    port map (
      I1 => n_5_I_RD_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_dma_0axi_sg_reset_2
    port map (
      SR(0) => n_2_I_RESET,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_generic_cstr;

architecture STRUCTURE of axi_dma_0blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.axi_dma_0blk_mem_gen_prim_width
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \axi_dma_0blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\axi_dma_0blk_mem_gen_prim_width__parameterized0\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0fifo_generator_ramfifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end axi_dma_0fifo_generator_ramfifo;

architecture STRUCTURE of axi_dma_0fifo_generator_ramfifo is
  signal \^o8\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \grss.rsts/ram_empty_i_reg0\ : STD_LOGIC;
  signal \n_14_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_15_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_4_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_5_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_6_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  O8(6 downto 0) <= \^o8\(6 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_dma_0rd_logic
    port map (
      E(0) => p_14_out,
      I1(1) => \^q\(5),
      I1(0) => \^q\(2),
      O1 => O1,
      O2(0) => \n_4_gntv_or_sync_fifo.gl0.rd\,
      O3(0) => O3(0),
      O4(0) => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O5 => \n_6_gntv_or_sync_fifo.gl0.rd\,
      O6 => \n_14_gntv_or_sync_fifo.gl0.rd\,
      O7 => \n_15_gntv_or_sync_fifo.gl0.rd\,
      O8(6 downto 0) => \^o8\(6 downto 0),
      O9(4) => rd_pntr_plus1(6),
      O9(3 downto 2) => rd_pntr_plus1(4 downto 3),
      O9(1 downto 0) => rd_pntr_plus1(1 downto 0),
      Q(3) => wr_pntr_plus1(6),
      Q(2 downto 1) => wr_pntr_plus1(4 downto 3),
      Q(0) => wr_pntr_plus1(0),
      SR(0) => SR(0),
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_17_out => p_17_out,
      ram_empty_i_reg0 => \grss.rsts/ram_empty_i_reg0\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_dma_0wr_logic
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I1 => \n_15_gntv_or_sync_fifo.gl0.rd\,
      I104 => I104,
      I114 => I114,
      I2 => \n_14_gntv_or_sync_fifo.gl0.rd\,
      I3 => I2,
      I4 => \n_6_gntv_or_sync_fifo.gl0.rd\,
      I73 => I73,
      O1 => O2,
      O2(0) => \n_4_gntv_or_sync_fifo.gl0.rd\,
      O3(6 downto 0) => \^q\(6 downto 0),
      O4 => O9,
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => \^o8\(6 downto 0),
      O9(4) => rd_pntr_plus1(6),
      O9(3 downto 2) => rd_pntr_plus1(4 downto 3),
      O9(1 downto 0) => rd_pntr_plus1(1 downto 0),
      Q(3) => wr_pntr_plus1(6),
      Q(2 downto 1) => wr_pntr_plus1(4 downto 3),
      Q(0) => wr_pntr_plus1(0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(1) => m_axi_sg_rdata(31),
      m_axi_sg_rdata(0) => m_axi_sg_rdata(27),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      p_17_out => p_17_out,
      ram_empty_i_reg0 => \grss.rsts/ram_empty_i_reg0\,
      sof_ftch_desc => sof_ftch_desc
    );
\gntv_or_sync_fifo.mem\: entity work.axi_dma_0memory
    port map (
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => \n_5_gntv_or_sync_fifo.gl0.rd\,
      I1(0) => p_14_out,
      I3(32 downto 0) => I3(32 downto 0),
      O4(32 downto 0) => O4(32 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_logic__parameterized0_21\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O7 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_logic__parameterized0_21\ : entity is "rd_logic";
end \axi_dma_0rd_logic__parameterized0_21\;

architecture STRUCTURE of \axi_dma_0rd_logic__parameterized0_21\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_rpntr : STD_LOGIC;
  signal \n_1_grss.gdc.dc\ : STD_LOGIC;
  signal \n_2_grss.gdc.dc\ : STD_LOGIC;
  signal \n_3_grss.rsts\ : STD_LOGIC;
  signal \n_4_gr1.rfwft\ : STD_LOGIC;
  signal \n_4_grss.rsts\ : STD_LOGIC;
  signal \n_5_grss.rsts\ : STD_LOGIC;
  signal \n_6_grss.rsts\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  E(0) <= \^e\(0);
\gr1.rfwft\: entity work.axi_dma_0rd_fwft_27
    port map (
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      I1 => I1,
      O1 => O1,
      O10 => O10,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => \n_4_gr1.rfwft\,
      O8 => O8,
      O9 => O9,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_17_out => p_17_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
\grss.gdc.dc\: entity work.axi_dma_0dc_ss
    port map (
      DI(1) => \n_5_grss.rsts\,
      DI(0) => \n_6_grss.rsts\,
      I3(2 downto 0) => I3(2 downto 0),
      I8(0) => I8(0),
      O11 => O11,
      O5 => O5,
      Q(1) => \n_1_grss.gdc.dc\,
      Q(0) => \n_2_grss.gdc.dc\,
      S(1) => \n_3_grss.rsts\,
      S(0) => \n_4_grss.rsts\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
\grss.rsts\: entity work.axi_dma_0rd_status_flags_ss_25
    port map (
      DI(1) => \n_5_grss.rsts\,
      DI(0) => \n_6_grss.rsts\,
      I1(1) => \n_1_grss.gdc.dc\,
      I1(0) => \n_2_grss.gdc.dc\,
      I2(0) => I2(1),
      I3 => \n_4_gr1.rfwft\,
      I4 => n_0_rpntr,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8(0) => I7(0),
      O1 => \^e\(0),
      O7 => O7,
      Q(0) => rd_pntr_plus1(1),
      S(1) => \n_3_grss.rsts\,
      S(0) => \n_4_grss.rsts\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_17_out => p_17_out,
      ram_full_comb => ram_full_comb,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
rpntr: entity work.axi_dma_0rd_bin_cntr_26
    port map (
      E(0) => \^e\(0),
      I2(6 downto 0) => I2(6 downto 0),
      O1 => n_0_rpntr,
      O2(6 downto 2) => O6(5 downto 1),
      O2(1) => rd_pntr_plus1(1),
      O2(0) => O6(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0rd_logic__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    O15 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0rd_logic__parameterized1\ : entity is "rd_logic";
end \axi_dma_0rd_logic__parameterized1\;

architecture STRUCTURE of \axi_dma_0rd_logic__parameterized1\ is
  signal n_1_rpntr : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal ram_empty_i_reg0 : STD_LOGIC;
begin
\grhf.rhf\: entity work.\axi_dma_0rd_handshaking_flags__parameterized0\
    port map (
      E(0) => E(0),
      I1 => n_1_rpntr,
      I6 => I6,
      I8 => I8,
      I9 => I9,
      O12 => O12,
      O3 => O3,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_13_out => p_13_out,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      ram_full_comb => ram_full_comb,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\grss.gdc.dc\: entity work.\axi_dma_0dc_ss__parameterized0\
    port map (
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_13_out => p_13_out,
      sig_strm_tvalid => sig_strm_tvalid
    );
\grss.rsts\: entity work.\axi_dma_0rd_status_flags_ss__parameterized0\
    port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      ram_empty_i_reg0 => ram_empty_i_reg0
    );
rpntr: entity work.\axi_dma_0rd_bin_cntr__parameterized0\
    port map (
      E(0) => p_13_out,
      I6 => I6,
      I9 => I9,
      O1 => n_1_rpntr,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      ram_empty_i_reg0 => ram_empty_i_reg0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0srl_fifo_f is
  port (
    p_1_out : out STD_LOGIC;
    FIFO_Full : out STD_LOGIC;
    S0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 0 to 33 );
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I70 : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 33 )
  );
end axi_dma_0srl_fifo_f;

architecture STRUCTURE of axi_dma_0srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.axi_dma_0srl_fifo_rbu_f
    port map (
      Din(0 to 33) => Din(0 to 33),
      Dout(0 to 33) => Dout(0 to 33),
      FIFO_Full => FIFO_Full,
      I70 => I70,
      O1 => p_1_out,
      O2(0) => O2(0),
      S0 => S0,
      follower_empty_s2mm => follower_empty_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized0\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized0\
    port map (
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => I1,
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      S => S,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized0_14\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Clken : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized0_14\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized0_14\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized0_14\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized0_15\
    port map (
      Clken => Clken,
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => I1,
      O1 => O1,
      O2 => O2,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1 downto 0) => Dout(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      S => S,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    queue_rden_new : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized2\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(22 downto 0) => I9(22 downto 0),
      O1 => O1,
      O2 => O2,
      O4 => O4,
      O7 => O7,
      O9 => O9,
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(22 downto 0) => \out\(22 downto 0),
      p_36_out => p_36_out,
      queue_rden_new => queue_rden_new,
      queue_sinit => queue_sinit
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized3\ is
  port (
    fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 32 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized3\
    port map (
      E(0) => E(0),
      I1 => I1,
      O1 => fifo_empty,
      O2 => O1,
      fifo_sinit => fifo_sinit,
      \in\(0 to 32) => \in\(0 to 32),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => \out\(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized4\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized4\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized5\
    port map (
      Clken => O2,
      D(0) => D(0),
      Din(16 downto 0) => Din(16 downto 0),
      Dout(16 downto 0) => Dout(16 downto 0),
      O1 => O1,
      O3 => O3,
      O4 => O4,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_rd_empty_0 => sig_rd_empty_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized6\
    port map (
      D(12 downto 0) => D(12 downto 0),
      DIBDI(0) => DIBDI(0),
      Din(15 downto 0) => Din(15 downto 0),
      Dout(4 downto 0) => Dout(4 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O5 => O5,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_btt_cntr_prv0(12 downto 0) => sig_btt_cntr_prv0(12 downto 0),
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0srl_fifo_f__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sel : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_max_first_increment : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    \sig_next_strt_offset_reg__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0srl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \axi_dma_0srl_fifo_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0srl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0srl_fifo_rbu_f__parameterized7\
    port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      DIBDI(0) => DIBDI(0),
      Dout(2 downto 0) => Dout(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11(3 downto 0) => I11(3 downto 0),
      I12(0) => I12(0),
      I13 => I13,
      I14 => I14,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O9,
      O11 => O10,
      O12 => O11,
      O13 => O12,
      O14 => O13,
      O15 => O14,
      O16 => O15,
      O17 => O16,
      O2 => O2,
      O3 => sel,
      O4 => O3,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      Q(13 downto 0) => Q(13 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_7_out => p_7_out,
      sig_btt_cntr_prv0(2 downto 0) => sig_btt_cntr_prv0(2 downto 0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_max_first_increment(0) => sig_max_first_increment(0),
      \sig_next_strt_offset_reg__0\(1 downto 0) => \sig_next_strt_offset_reg__0\(1 downto 0),
      sig_strm_tlast => sig_strm_tlast
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized1\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_inhibit_rdy_n_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair99";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized4\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^o2\,
      I5 => I4,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized3\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair104";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized0_14\
    port map (
      Clken => sig_wr_fifo,
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => I1,
      O1 => O1,
      O2 => O2,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__0\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized4\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Clken : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair106";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized5\
    port map (
      D(0) => D(0),
      Din(16 downto 0) => Din(16 downto 0),
      Dout(16 downto 0) => Dout(16 downto 0),
      O1 => sig_rd_empty,
      O2 => Clken,
      O3 => O1,
      O4 => O2,
      S => S,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_rd_empty_0 => sig_rd_empty_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__1\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__1\,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__2\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair145";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized6\
    port map (
      D(12 downto 0) => D(12 downto 0),
      DIBDI(0) => DIBDI(0),
      Din(15 downto 0) => Din(15 downto 0),
      Dout(4 downto 0) => Dout(4 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O5 => O5,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_btt_cntr_prv0(12 downto 0) => sig_btt_cntr_prv0(12 downto 0),
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__2\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__2\,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_fifo__parameterized6\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_max_first_increment : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    \sig_next_strt_offset_reg__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_btt_cntr_prv0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \axi_dma_0axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \axi_dma_0axi_datamover_fifo__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized7\
    port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      DIBDI(0) => DIBDI(0),
      Dout(2 downto 0) => Dout(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11(3 downto 0) => I11(3 downto 0),
      I12(0) => I12(0),
      I13 => I13,
      I14 => I14,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => sig_rd_empty,
      O10 => O8,
      O11 => O9,
      O12 => O10,
      O13 => O12,
      O14 => O11,
      O15 => O13,
      O16 => O15,
      O2 => \^sig_eop_sent_reg0\,
      O3 => O1,
      O4 => O2,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      O9 => O7,
      Q(13 downto 0) => Q(13 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_7_out => p_7_out,
      sel => sig_wr_fifo,
      sig_btt_cntr_prv0(2 downto 0) => sig_btt_cntr_prv0(2 downto 0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_max_first_increment(0) => sig_max_first_increment(0),
      \sig_next_strt_offset_reg__0\(1 downto 0) => \sig_next_strt_offset_reg__0\(1 downto 0),
      sig_strm_tlast => sig_strm_tlast
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_init_done,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_eop_sent_reg,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_eop_sent_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_mm2s_sg_if is
  port (
    xb_fifo_full : out STD_LOGIC;
    sts_received_d1 : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    queue_rden_new : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    O6 : out STD_LOGIC;
    updt_desc_reg2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    updtptr_tlast : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 50 downto 0 );
    I9 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_dma_mm2s_sg_if;

architecture STRUCTURE of axi_dma_0axi_dma_mm2s_sg_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal n_0_desc_update_done_i_1 : STD_LOGIC;
  signal n_0_packet_in_progress_i_1 : STD_LOGIC;
  signal n_0_updt_data_i_1 : STD_LOGIC;
  signal \n_0_updt_desc_reg2[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[33]_i_1\ : STD_LOGIC;
  signal n_0_updt_sts_i_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 22 );
  signal \^sts_received_d1\ : STD_LOGIC;
  signal \^updt_desc_reg2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^updtptr_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of desc_update_done_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of updt_data_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of updt_sts_i_1 : label is "soft_lutpair33";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  O5(28 downto 0) <= \^o5\(28 downto 0);
  O6 <= \^o6\;
  sts_received_d1 <= \^sts_received_d1\;
  updt_desc_reg2(0) <= \^updt_desc_reg2\(0);
  updtptr_tlast <= \^updtptr_tlast\;
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => ptr_queue_full,
      O => O8(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o6\,
      I1 => sts_queue_full,
      O => E(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o6\,
      I1 => \^updt_desc_reg2\(0),
      O => \^o5\(28)
    );
\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized2\
    port map (
      I1 => \^o1\,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => \^o3\,
      I6 => I6,
      I7 => \^sts_received_d1\,
      I8 => I1,
      I9(22 downto 0) => \out\(22 downto 0),
      O1 => xb_fifo_full,
      O2 => O2,
      O4 => O4,
      O7 => O7,
      O9 => O9,
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(22) => p_0_out(0),
      \out\(21) => p_0_out(1),
      \out\(20) => p_0_out(2),
      \out\(19) => p_0_out(3),
      \out\(18) => p_0_out(4),
      \out\(17) => p_0_out(5),
      \out\(16) => p_0_out(6),
      \out\(15) => p_0_out(7),
      \out\(14) => p_0_out(8),
      \out\(13) => p_0_out(9),
      \out\(12) => p_0_out(10),
      \out\(11) => p_0_out(11),
      \out\(10) => p_0_out(12),
      \out\(9) => p_0_out(13),
      \out\(8) => p_0_out(14),
      \out\(7) => p_0_out(15),
      \out\(6) => p_0_out(16),
      \out\(5) => p_0_out(17),
      \out\(4) => p_0_out(18),
      \out\(3) => p_0_out(19),
      \out\(2) => p_0_out(20),
      \out\(1) => p_0_out(21),
      \out\(0) => p_0_out(22),
      p_36_out => p_36_out,
      queue_rden_new => queue_rden_new,
      queue_sinit => queue_sinit
    );
\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sts_received_d1\,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
desc_update_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^updt_desc_reg2\(0),
      I1 => \^o6\,
      I2 => sts_queue_full,
      O => n_0_desc_update_done_i_1
    );
desc_update_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_desc_update_done_i_1,
      Q => p_12_out,
      R => SR(0)
    );
packet_in_progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0A0"
    )
    port map (
      I0 => \^o3\,
      I1 => \out\(24),
      I2 => mm2s_scndry_resetn,
      I3 => p_36_out,
      I4 => \out\(23),
      O => n_0_packet_in_progress_i_1
    );
packet_in_progress_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_packet_in_progress_i_1,
      Q => \^o3\,
      R => \<const0>\
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => p_36_out,
      I1 => mm2s_scndry_resetn,
      I2 => \^o1\,
      I3 => \^updtptr_tlast\,
      I4 => ptr_queue_full,
      O => n_0_updt_data_i_1
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt_data_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(29),
      Q => Q(4),
      R => SR(0)
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(30),
      Q => Q(5),
      R => SR(0)
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(31),
      Q => Q(6),
      R => SR(0)
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(32),
      Q => Q(7),
      R => SR(0)
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(33),
      Q => Q(8),
      R => SR(0)
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(34),
      Q => Q(9),
      R => SR(0)
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(35),
      Q => Q(10),
      R => SR(0)
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(36),
      Q => Q(11),
      R => SR(0)
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(37),
      Q => Q(12),
      R => SR(0)
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(38),
      Q => Q(13),
      R => SR(0)
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(39),
      Q => Q(14),
      R => SR(0)
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(40),
      Q => Q(15),
      R => SR(0)
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(41),
      Q => Q(16),
      R => SR(0)
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(42),
      Q => Q(17),
      R => SR(0)
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(43),
      Q => Q(18),
      R => SR(0)
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(44),
      Q => Q(19),
      R => SR(0)
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(45),
      Q => Q(20),
      R => SR(0)
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(46),
      Q => Q(21),
      R => SR(0)
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(47),
      Q => Q(22),
      R => SR(0)
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(48),
      Q => Q(23),
      R => SR(0)
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(49),
      Q => Q(24),
      R => SR(0)
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(50),
      Q => Q(25),
      R => SR(0)
    );
\updt_desc_reg0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^updtptr_tlast\,
      R => \<const0>\
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(25),
      Q => Q(0),
      R => SR(0)
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(26),
      Q => Q(1),
      R => SR(0)
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(27),
      Q => Q(2),
      R => SR(0)
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_36_out,
      D => \out\(28),
      Q => Q(3),
      R => SR(0)
    );
\updt_desc_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888A88"
    )
    port map (
      I0 => mm2s_scndry_resetn,
      I1 => \^o5\(26),
      I2 => \^sts_received_d1\,
      I3 => I1,
      I4 => mm2s_halt,
      O => \n_0_updt_desc_reg2[31]_i_1\
    );
\updt_desc_reg2[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888A88"
    )
    port map (
      I0 => mm2s_scndry_resetn,
      I1 => \^updt_desc_reg2\(0),
      I2 => \^sts_received_d1\,
      I3 => I1,
      I4 => mm2s_halt,
      O => \n_0_updt_desc_reg2[33]_i_1\
    );
\updt_desc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(22),
      Q => \^o5\(0),
      R => SR(0)
    );
\updt_desc_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(12),
      Q => \^o5\(10),
      R => SR(0)
    );
\updt_desc_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(11),
      Q => \^o5\(11),
      R => SR(0)
    );
\updt_desc_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(10),
      Q => \^o5\(12),
      R => SR(0)
    );
\updt_desc_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(9),
      Q => \^o5\(13),
      R => SR(0)
    );
\updt_desc_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(8),
      Q => \^o5\(14),
      R => SR(0)
    );
\updt_desc_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(7),
      Q => \^o5\(15),
      R => SR(0)
    );
\updt_desc_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(6),
      Q => \^o5\(16),
      R => SR(0)
    );
\updt_desc_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(5),
      Q => \^o5\(17),
      R => SR(0)
    );
\updt_desc_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(4),
      Q => \^o5\(18),
      R => SR(0)
    );
\updt_desc_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(3),
      Q => \^o5\(19),
      R => SR(0)
    );
\updt_desc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(21),
      Q => \^o5\(1),
      R => SR(0)
    );
\updt_desc_reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(2),
      Q => \^o5\(20),
      R => SR(0)
    );
\updt_desc_reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(1),
      Q => \^o5\(21),
      R => SR(0)
    );
\updt_desc_reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(0),
      Q => \^o5\(22),
      R => SR(0)
    );
\updt_desc_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => D(0),
      Q => \^o5\(23),
      R => SR(0)
    );
\updt_desc_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => D(1),
      Q => \^o5\(24),
      R => SR(0)
    );
\updt_desc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(20),
      Q => \^o5\(2),
      R => SR(0)
    );
\updt_desc_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => D(2),
      Q => \^o5\(25),
      R => SR(0)
    );
\updt_desc_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_updt_desc_reg2[31]_i_1\,
      Q => \^o5\(26),
      R => \<const0>\
    );
\updt_desc_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => D(3),
      Q => \^o5\(27),
      R => SR(0)
    );
\updt_desc_reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_updt_desc_reg2[33]_i_1\,
      Q => \^updt_desc_reg2\(0),
      R => \<const0>\
    );
\updt_desc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(19),
      Q => \^o5\(3),
      R => SR(0)
    );
\updt_desc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(18),
      Q => \^o5\(4),
      R => SR(0)
    );
\updt_desc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(17),
      Q => \^o5\(5),
      R => SR(0)
    );
\updt_desc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(16),
      Q => \^o5\(6),
      R => SR(0)
    );
\updt_desc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(15),
      Q => \^o5\(7),
      R => SR(0)
    );
\updt_desc_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(14),
      Q => \^o5\(8),
      R => SR(0)
    );
\updt_desc_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I5(0),
      D => p_0_out(13),
      Q => \^o5\(9),
      R => SR(0)
    );
updt_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880C88"
    )
    port map (
      I0 => I5(0),
      I1 => mm2s_scndry_resetn,
      I2 => \^updt_desc_reg2\(0),
      I3 => \^o6\,
      I4 => sts_queue_full,
      O => n_0_updt_sts_i_1
    );
updt_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt_sts_i_1,
      Q => \^o6\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_sts_strm is
  port (
    O1 : out STD_LOGIC;
    stsstrm_fifo_empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 32 );
    FIFO_Full : in STD_LOGIC;
    updt_sts : in STD_LOGIC;
    writing_app_fields : in STD_LOGIC
  );
end axi_dma_0axi_dma_s2mm_sts_strm;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_sts_strm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \n_0_GEN_SYNC_FIFO.follower_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\ : STD_LOGIC;
  signal \^stsstrm_fifo_empty\ : STD_LOGIC;
  signal tag_stripped : STD_LOGIC;
begin
  O1 <= \^o1\;
  stsstrm_fifo_empty <= \^stsstrm_fifo_empty\;
\GEN_SYNC_FIFO.I_UPDT_STS_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized3\
    port map (
      E(0) => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I1 => \^stsstrm_fifo_empty\,
      O1 => \^o1\,
      fifo_empty => fifo_empty,
      fifo_sinit => fifo_sinit,
      \in\(0 to 32) => \in\(0 to 32),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => fifo_out(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
\GEN_SYNC_FIFO.follower_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A0A0A0FFFFFFFF"
    )
    port map (
      I0 => fifo_empty,
      I1 => FIFO_Full,
      I2 => \^stsstrm_fifo_empty\,
      I3 => updt_sts,
      I4 => writing_app_fields,
      I5 => s2mm_scndry_resetn,
      O => \n_0_GEN_SYNC_FIFO.follower_empty_i_1\
    );
\GEN_SYNC_FIFO.follower_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_FIFO.follower_empty_i_1\,
      Q => \^stsstrm_fifo_empty\,
      R => \<const0>\
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(0),
      Q => Q(0),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(10),
      Q => Q(10),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(11),
      Q => Q(11),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(12),
      Q => Q(12),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(13),
      Q => Q(13),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(14),
      Q => Q(14),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(15),
      Q => Q(15),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(16),
      Q => Q(16),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(17),
      Q => Q(17),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(18),
      Q => Q(18),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(19),
      Q => Q(19),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(1),
      Q => Q(1),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(20),
      Q => Q(20),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(21),
      Q => Q(21),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(22),
      Q => Q(22),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(23),
      Q => Q(23),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(24),
      Q => Q(24),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(25),
      Q => Q(25),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(26),
      Q => Q(26),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(27),
      Q => Q(27),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(28),
      Q => Q(28),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(29),
      Q => Q(29),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(2),
      Q => Q(2),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(30),
      Q => Q(30),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(31),
      Q => Q(31),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(32),
      Q => Q(32),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(3),
      Q => Q(3),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(4),
      Q => Q(4),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(5),
      Q => Q(5),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(6),
      Q => Q(6),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(7),
      Q => Q(7),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(8),
      Q => Q(8),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => fifo_out(9),
      Q => Q(9),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.tag_stripped_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A02AA0A0"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => \in\(0),
      I2 => tag_stripped,
      I3 => \^o1\,
      I4 => s_axis_s2mm_sts_tvalid,
      O => \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\
    );
\GEN_SYNC_FIFO.tag_stripped_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\,
      Q => tag_stripped,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_sg_fifo__parameterized1\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \axi_dma_0axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0axi_sg_fifo__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__3\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair190";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized0\
    port map (
      D(1 downto 0) => D(1 downto 0),
      Dout(0) => Dout(0),
      I1 => I1,
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      S => S,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I1,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__3\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__3\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I1,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_sg_fifo__parameterized2\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \axi_dma_0axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0axi_sg_fifo__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__4\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair188";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0srl_fifo_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1 downto 0) => Dout(1 downto 0),
      I1 => \^o2\,
      I2 => I1,
      I3(0) => I2(0),
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      S => S,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__4\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__4\,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I1,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_updt_queue is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_2 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_3 : out STD_LOGIC;
    p_4_out_4 : out STD_LOGIC;
    p_3_out_5 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    follower_full_s2mm : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I70 : in STD_LOGIC;
    in004_out : in STD_LOGIC;
    in0011_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    in009_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 33 );
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    mm2s_pending_ptr_updt : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I115 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I116 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    I117 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I118 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I119 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end axi_dma_0axi_sg_updt_queue;

architecture STRUCTURE of axi_dma_0axi_sg_updt_queue is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal follower_empty_mm2s : STD_LOGIC;
  signal follower_empty_s2mm : STD_LOGIC;
  signal \^follower_full_mm2s\ : STD_LOGIC;
  signal \^follower_full_s2mm\ : STD_LOGIC;
  signal follower_reg_mm2s : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal follower_reg_s2mm : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\ : STD_LOGIC;
  signal n_0_dma2_decerr_i_1 : STD_LOGIC;
  signal n_0_dma2_interr_i_1 : STD_LOGIC;
  signal n_0_dma2_slverr_i_1 : STD_LOGIC;
  signal n_0_dma_decerr_i_1 : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_slverr_i_1 : STD_LOGIC;
  signal \n_0_pntr_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_pntr_cs[1]_i_2\ : STD_LOGIC;
  signal n_0_updt2_ioc_i_1 : STD_LOGIC;
  signal n_0_updt_ioc_i_1 : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_13_out_6 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 33 );
  signal \^p_3_out_5\ : STD_LOGIC;
  signal \^p_4_out_4\ : STD_LOGIC;
  signal \^p_5_out_3\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal \^p_8_out_2\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ptr2_queue_empty : STD_LOGIC;
  signal \^ptr2_queue_full\ : STD_LOGIC;
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ptr_queue_dout_int : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ptr_queue_empty : STD_LOGIC;
  signal \^ptr_queue_full\ : STD_LOGIC;
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal sts_queue_empty : STD_LOGIC;
  signal \^sts_queue_full\ : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_active_d2 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  signal writing_status_re_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_idle_i_3\ : label is "soft_lutpair226";
  attribute keep : string;
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : label is "soft_lutpair209";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\ : label is "yes";
  attribute keep of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \pntr_cs[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \pntr_cs[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of updt2_ioc_i_2 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \updt_curdesc[10]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \updt_curdesc[11]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \updt_curdesc[12]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \updt_curdesc[13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \updt_curdesc[14]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \updt_curdesc[15]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \updt_curdesc[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \updt_curdesc[17]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \updt_curdesc[18]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \updt_curdesc[19]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \updt_curdesc[20]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \updt_curdesc[21]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \updt_curdesc[22]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \updt_curdesc[23]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \updt_curdesc[24]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \updt_curdesc[25]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \updt_curdesc[26]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \updt_curdesc[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \updt_curdesc[28]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \updt_curdesc[29]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \updt_curdesc[30]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \updt_curdesc[31]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \updt_curdesc[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \updt_curdesc[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \updt_curdesc[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \updt_curdesc[9]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of updt_ioc_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair211";
begin
  O5 <= \^o5\;
  follower_full_mm2s <= \^follower_full_mm2s\;
  follower_full_s2mm <= \^follower_full_s2mm\;
  p_10_out <= \^p_10_out\;
  p_11_out <= \^p_11_out\;
  p_3_out_5 <= \^p_3_out_5\;
  p_4_out_4 <= \^p_4_out_4\;
  p_5_out_3 <= \^p_5_out_3\;
  p_6_out <= \^p_6_out\;
  p_8_out_2 <= \^p_8_out_2\;
  p_9_out <= \^p_9_out\;
  ptr2_queue_full <= \^ptr2_queue_full\;
  ptr_queue_full <= \^ptr_queue_full\;
  sts_queue_full <= \^sts_queue_full\;
\GEN_CH1_UPDATE.ch1_updt_idle_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => ptr_queue_empty,
      I2 => p_5_out,
      O => \^o5\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => follower_empty_s2mm,
      I1 => ptr2_queue_empty,
      I2 => p_5_out,
      O => O6
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000C00"
    )
    port map (
      I0 => ptr_queue_empty,
      I1 => pntr_cs(0),
      I2 => pntr_cs(1),
      I3 => I1,
      I4 => ptr2_queue_empty,
      I5 => p_36_out_0,
      O => updt_curdesc0
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => updt_curdesc0,
      Q => E(0),
      R => O2(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => in0011_out,
      I1 => p_36_out_0,
      I2 => in004_out,
      O => O3
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFF8F8F8F"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => sts_queue_empty,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_mm2s\,
      I4 => p_36_out_0,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\,
      Q => follower_empty_mm2s,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F040F0400040F040"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => follower_empty_mm2s,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_mm2s\,
      I4 => p_36_out_0,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\,
      Q => \^follower_full_mm2s\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(0),
      Q => follower_reg_mm2s(0),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(10),
      Q => follower_reg_mm2s(10),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(11),
      Q => follower_reg_mm2s(11),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(12),
      Q => follower_reg_mm2s(12),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(13),
      Q => follower_reg_mm2s(13),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(14),
      Q => follower_reg_mm2s(14),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(15),
      Q => follower_reg_mm2s(15),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(16),
      Q => follower_reg_mm2s(16),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(17),
      Q => follower_reg_mm2s(17),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(18),
      Q => follower_reg_mm2s(18),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(19),
      Q => follower_reg_mm2s(19),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(1),
      Q => follower_reg_mm2s(1),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(20),
      Q => follower_reg_mm2s(20),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(21),
      Q => follower_reg_mm2s(21),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(22),
      Q => follower_reg_mm2s(22),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => \<const0>\,
      Q => follower_reg_mm2s(23),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => \<const0>\,
      Q => follower_reg_mm2s(24),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => \<const0>\,
      Q => follower_reg_mm2s(25),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => \<const0>\,
      Q => follower_reg_mm2s(26),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => \<const0>\,
      Q => follower_reg_mm2s(27),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => follower_reg_mm2s(28),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => follower_reg_mm2s(29),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(2),
      Q => follower_reg_mm2s(2),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => follower_reg_mm2s(30),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => follower_reg_mm2s(31),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(32),
      Q => follower_reg_mm2s(32),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => follower_reg_mm2s(33),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(3),
      Q => follower_reg_mm2s(3),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(4),
      Q => follower_reg_mm2s(4),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(5),
      Q => follower_reg_mm2s(5),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(6),
      Q => follower_reg_mm2s(6),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(7),
      Q => follower_reg_mm2s(7),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(8),
      Q => follower_reg_mm2s(8),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(9),
      Q => follower_reg_mm2s(9),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(4),
      Q => ptr_queue_dout(10),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(5),
      Q => ptr_queue_dout(11),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(6),
      Q => ptr_queue_dout(12),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(7),
      Q => ptr_queue_dout(13),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(8),
      Q => ptr_queue_dout(14),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(9),
      Q => ptr_queue_dout(15),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(10),
      Q => ptr_queue_dout(16),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(11),
      Q => ptr_queue_dout(17),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(12),
      Q => ptr_queue_dout(18),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(13),
      Q => ptr_queue_dout(19),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(14),
      Q => ptr_queue_dout(20),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(15),
      Q => ptr_queue_dout(21),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(16),
      Q => ptr_queue_dout(22),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(17),
      Q => ptr_queue_dout(23),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(18),
      Q => ptr_queue_dout(24),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(19),
      Q => ptr_queue_dout(25),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(20),
      Q => ptr_queue_dout(26),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(21),
      Q => ptr_queue_dout(27),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(22),
      Q => ptr_queue_dout(28),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(23),
      Q => ptr_queue_dout(29),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(24),
      Q => ptr_queue_dout(30),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(25),
      Q => ptr_queue_dout(31),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(0),
      Q => ptr_queue_dout(6),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(1),
      Q => ptr_queue_dout(7),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(2),
      Q => ptr_queue_dout(8),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => I117(3),
      Q => ptr_queue_dout(9),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73737F7373737373"
    )
    port map (
      I0 => I11(0),
      I1 => m_axi_sg_aresetn,
      I2 => ptr_queue_empty,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      I5 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\,
      Q => ptr_queue_empty,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
    port map (
      I0 => \^ptr_queue_full\,
      I1 => mm2s_pending_ptr_updt,
      I2 => m_axi_sg_aresetn,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I4 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\,
      Q => \^ptr_queue_full\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(0),
      Q => sts_queue_dout(0),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(10),
      Q => sts_queue_dout(10),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(11),
      Q => sts_queue_dout(11),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(12),
      Q => sts_queue_dout(12),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(13),
      Q => sts_queue_dout(13),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(14),
      Q => sts_queue_dout(14),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(15),
      Q => sts_queue_dout(15),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(16),
      Q => sts_queue_dout(16),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(17),
      Q => sts_queue_dout(17),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(18),
      Q => sts_queue_dout(18),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(19),
      Q => sts_queue_dout(19),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(1),
      Q => sts_queue_dout(1),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(20),
      Q => sts_queue_dout(20),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(21),
      Q => sts_queue_dout(21),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(22),
      Q => sts_queue_dout(22),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(23),
      Q => sts_queue_dout(28),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(24),
      Q => sts_queue_dout(29),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(2),
      Q => sts_queue_dout(2),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(25),
      Q => sts_queue_dout(30),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(26),
      Q => sts_queue_dout(31),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(27),
      Q => sts_queue_dout(32),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(28),
      Q => sts_queue_dout(33),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(3),
      Q => sts_queue_dout(3),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(4),
      Q => sts_queue_dout(4),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(5),
      Q => sts_queue_dout(5),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(6),
      Q => sts_queue_dout(6),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(7),
      Q => sts_queue_dout(7),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(8),
      Q => sts_queue_dout(8),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I115(0),
      D => I116(9),
      Q => sts_queue_dout(9),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
    port map (
      I0 => s_axis_mm2s_updtsts_tvalid,
      I1 => \^sts_queue_full\,
      I2 => m_axi_sg_aresetn,
      I3 => follower_empty_mm2s,
      I4 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\,
      Q => sts_queue_empty,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
    port map (
      I0 => \^sts_queue_full\,
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => follower_empty_mm2s,
      I4 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\,
      Q => \^sts_queue_full\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => p_36_out_0,
      Q => updt_active_d1,
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO\: entity work.axi_dma_0srl_fifo_f
    port map (
      Din(0 to 33) => Din(0 to 33),
      Dout(0 to 33) => p_2_out(0 to 33),
      FIFO_Full => FIFO_Full,
      I70 => I70,
      O2(0) => O2(0),
      S0 => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      follower_empty_s2mm => follower_empty_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_1_out => p_1_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFF8F8F8F"
    )
    port map (
      I0 => follower_empty_s2mm,
      I1 => p_1_out,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_s2mm\,
      I4 => I1,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\,
      Q => follower_empty_s2mm,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F040F0400040F040"
    )
    port map (
      I0 => p_1_out,
      I1 => follower_empty_s2mm,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_s2mm\,
      I4 => I1,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\,
      Q => \^follower_full_s2mm\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(33),
      Q => follower_reg_s2mm(0),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(23),
      Q => follower_reg_s2mm(10),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(22),
      Q => follower_reg_s2mm(11),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(21),
      Q => follower_reg_s2mm(12),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(20),
      Q => follower_reg_s2mm(13),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(19),
      Q => follower_reg_s2mm(14),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(18),
      Q => follower_reg_s2mm(15),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(17),
      Q => follower_reg_s2mm(16),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(16),
      Q => follower_reg_s2mm(17),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(15),
      Q => follower_reg_s2mm(18),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(14),
      Q => follower_reg_s2mm(19),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(32),
      Q => follower_reg_s2mm(1),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(13),
      Q => follower_reg_s2mm(20),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(12),
      Q => follower_reg_s2mm(21),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(11),
      Q => follower_reg_s2mm(22),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(10),
      Q => follower_reg_s2mm(23),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(9),
      Q => follower_reg_s2mm(24),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(8),
      Q => follower_reg_s2mm(25),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(7),
      Q => follower_reg_s2mm(26),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(6),
      Q => follower_reg_s2mm(27),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(5),
      Q => follower_reg_s2mm(28),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(4),
      Q => follower_reg_s2mm(29),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(31),
      Q => follower_reg_s2mm(2),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(3),
      Q => follower_reg_s2mm(30),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(2),
      Q => follower_reg_s2mm(31),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(1),
      Q => follower_reg_s2mm(32),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(0),
      Q => follower_reg_s2mm(33),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(30),
      Q => follower_reg_s2mm(3),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(29),
      Q => follower_reg_s2mm(4),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(28),
      Q => follower_reg_s2mm(5),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(27),
      Q => follower_reg_s2mm(6),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(26),
      Q => follower_reg_s2mm(7),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(25),
      Q => follower_reg_s2mm(8),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      D => p_2_out(24),
      Q => follower_reg_s2mm(9),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(4),
      Q => ptr2_queue_dout(10),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(5),
      Q => ptr2_queue_dout(11),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(6),
      Q => ptr2_queue_dout(12),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(7),
      Q => ptr2_queue_dout(13),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(8),
      Q => ptr2_queue_dout(14),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(9),
      Q => ptr2_queue_dout(15),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(10),
      Q => ptr2_queue_dout(16),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(11),
      Q => ptr2_queue_dout(17),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(12),
      Q => ptr2_queue_dout(18),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(13),
      Q => ptr2_queue_dout(19),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(14),
      Q => ptr2_queue_dout(20),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(15),
      Q => ptr2_queue_dout(21),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(16),
      Q => ptr2_queue_dout(22),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(17),
      Q => ptr2_queue_dout(23),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(18),
      Q => ptr2_queue_dout(24),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(19),
      Q => ptr2_queue_dout(25),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(20),
      Q => ptr2_queue_dout(26),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(21),
      Q => ptr2_queue_dout(27),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(22),
      Q => ptr2_queue_dout(28),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(23),
      Q => ptr2_queue_dout(29),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(24),
      Q => ptr2_queue_dout(30),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(25),
      Q => ptr2_queue_dout(31),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(0),
      Q => ptr2_queue_dout(6),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(1),
      Q => ptr2_queue_dout(7),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(2),
      Q => ptr2_queue_dout(8),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I118(0),
      D => I119(3),
      Q => ptr2_queue_dout(9),
      R => O2(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF0FDFDF0F0F"
    )
    port map (
      I0 => s_axis_s2mm_updtptr_tvalid,
      I1 => \^ptr2_queue_full\,
      I2 => m_axi_sg_aresetn,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I4 => ptr2_queue_empty,
      I5 => I1,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\,
      Q => ptr2_queue_empty,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
    port map (
      I0 => \^ptr2_queue_full\,
      I1 => s_axis_s2mm_updtptr_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I4 => ptr2_queue_empty,
      I5 => I1,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      I2 => ptr_queue_empty,
      I3 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\,
      Q => \^ptr2_queue_full\,
      R => \<const0>\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => updt_active_d2,
      R => O2(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dma2_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_3_out_5\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(30),
      I3 => m_axi_sg_aresetn,
      I4 => I10,
      O => n_0_dma2_decerr_i_1
    );
dma2_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma2_decerr_i_1,
      Q => \^p_3_out_5\,
      R => \<const0>\
    );
dma2_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_5_out_3\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(28),
      I3 => m_axi_sg_aresetn,
      I4 => I8,
      O => n_0_dma2_interr_i_1
    );
dma2_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma2_interr_i_1,
      Q => \^p_5_out_3\,
      R => \<const0>\
    );
dma2_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_4_out_4\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(29),
      I3 => m_axi_sg_aresetn,
      I4 => I9,
      O => n_0_dma2_slverr_i_1
    );
dma2_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma2_slverr_i_1,
      Q => \^p_4_out_4\,
      R => \<const0>\
    );
dma_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_8_out_2\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(30),
      I3 => m_axi_sg_aresetn,
      I4 => I6,
      O => n_0_dma_decerr_i_1
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma_decerr_i_1,
      Q => \^p_8_out_2\,
      R => \<const0>\
    );
dma_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_10_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(28),
      I3 => m_axi_sg_aresetn,
      I4 => I4,
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma_interr_i_1,
      Q => \^p_10_out\,
      R => \<const0>\
    );
dma_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_9_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(29),
      I3 => m_axi_sg_aresetn,
      I4 => I5,
      O => n_0_dma_slverr_i_1
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_dma_slverr_i_1,
      Q => \^p_9_out\,
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_reg_s2mm(33),
      O => \out\(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_reg_mm2s(33),
      O => O1(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => in00,
      O => p_2_in
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => in009_out,
      O => p_3_in
    );
\m_axi_sg_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(0),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(10),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(10),
      O => m_axi_sg_wdata(10)
    );
\m_axi_sg_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(11),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(11),
      O => m_axi_sg_wdata(11)
    );
\m_axi_sg_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(12),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(12),
      O => m_axi_sg_wdata(12)
    );
\m_axi_sg_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(13),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(13),
      O => m_axi_sg_wdata(13)
    );
\m_axi_sg_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(14),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(14),
      O => m_axi_sg_wdata(14)
    );
\m_axi_sg_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(15),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(15),
      O => m_axi_sg_wdata(15)
    );
\m_axi_sg_wdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(16),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(16),
      O => m_axi_sg_wdata(16)
    );
\m_axi_sg_wdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(17),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(17),
      O => m_axi_sg_wdata(17)
    );
\m_axi_sg_wdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(18),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(18),
      O => m_axi_sg_wdata(18)
    );
\m_axi_sg_wdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(19),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(19),
      O => m_axi_sg_wdata(19)
    );
\m_axi_sg_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(1),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(20),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(20),
      O => m_axi_sg_wdata(20)
    );
\m_axi_sg_wdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(21),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(21),
      O => m_axi_sg_wdata(21)
    );
\m_axi_sg_wdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(22),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(22),
      O => m_axi_sg_wdata(22)
    );
\m_axi_sg_wdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(23),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(23),
      O => m_axi_sg_wdata(23)
    );
\m_axi_sg_wdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(24),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(24),
      O => m_axi_sg_wdata(24)
    );
\m_axi_sg_wdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(25),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(25),
      O => m_axi_sg_wdata(25)
    );
\m_axi_sg_wdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(26),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(26),
      O => m_axi_sg_wdata(26)
    );
\m_axi_sg_wdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(27),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(27),
      O => m_axi_sg_wdata(27)
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(28),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(28),
      O => m_axi_sg_wdata(28)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(29),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(29),
      O => m_axi_sg_wdata(29)
    );
\m_axi_sg_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(2),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(30),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(30),
      O => m_axi_sg_wdata(30)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(31),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(31),
      O => m_axi_sg_wdata(31)
    );
\m_axi_sg_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(3),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(3),
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(4),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(4),
      O => m_axi_sg_wdata(4)
    );
\m_axi_sg_wdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(5),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(5),
      O => m_axi_sg_wdata(5)
    );
\m_axi_sg_wdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(6),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(6),
      O => m_axi_sg_wdata(6)
    );
\m_axi_sg_wdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(7),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(7),
      O => m_axi_sg_wdata(7)
    );
\m_axi_sg_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(8),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(8),
      O => m_axi_sg_wdata(8)
    );
\m_axi_sg_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(9),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(9),
      O => m_axi_sg_wdata(9)
    );
\pntr_cs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \n_0_pntr_cs[1]_i_2\,
      I1 => pntr_cs(0),
      I2 => \n_0_pntr_cs[0]_i_2\,
      O => pntr_ns(0)
    );
\pntr_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322232233332322"
    )
    port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => updt_active_d1,
      I3 => p_36_out_0,
      I4 => I1,
      I5 => updt_active_d2,
      O => \n_0_pntr_cs[0]_i_2\
    );
\pntr_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => updt_curdesc0,
      I1 => \n_0_pntr_cs[1]_i_2\,
      I2 => pntr_cs(1),
      I3 => pntr_cs(0),
      O => pntr_ns(1)
    );
\pntr_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => I2,
      I1 => in004_out,
      I2 => in0011_out,
      I3 => in00,
      I4 => in009_out,
      O => \n_0_pntr_cs[1]_i_2\
    );
\pntr_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => O2(0)
    );
\pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => O2(0)
    );
\update_address[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(11),
      O => O7(3)
    );
\update_address[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(10),
      O => O7(2)
    );
\update_address[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(9),
      O => O7(1)
    );
\update_address[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(8),
      O => O7(0)
    );
\update_address[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(15),
      O => O8(3)
    );
\update_address[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(14),
      O => O8(2)
    );
\update_address[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(13),
      O => O8(1)
    );
\update_address[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(12),
      O => O8(0)
    );
\update_address[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(19),
      O => O9(3)
    );
\update_address[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(18),
      O => O9(2)
    );
\update_address[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(17),
      O => O9(1)
    );
\update_address[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(16),
      O => O9(0)
    );
\update_address[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(23),
      O => O10(3)
    );
\update_address[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(22),
      O => O10(2)
    );
\update_address[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(21),
      O => O10(1)
    );
\update_address[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(20),
      O => O10(0)
    );
\update_address[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(27),
      O => O11(3)
    );
\update_address[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(26),
      O => O11(2)
    );
\update_address[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(25),
      O => O11(1)
    );
\update_address[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(24),
      O => O11(0)
    );
\update_address[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(31),
      O => O12(3)
    );
\update_address[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(30),
      O => O12(2)
    );
\update_address[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(29),
      O => O12(1)
    );
\update_address[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(28),
      O => O12(0)
    );
\update_address[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(7),
      O => S(1)
    );
\update_address[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_13_out_6(6),
      O => S(0)
    );
updt2_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_6_out\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(32),
      I3 => m_axi_sg_aresetn,
      I4 => I7,
      O => n_0_updt2_ioc_i_1
    );
updt2_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I1,
      I1 => pntr_cs(1),
      I2 => pntr_cs(0),
      I3 => writing_status_d1,
      O => writing_status_re_ch2
    );
updt2_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt2_ioc_i_1,
      Q => \^p_6_out\,
      R => \<const0>\
    );
\updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBBBBBBB"
    )
    port map (
      I0 => \^o5\,
      I1 => I1,
      I2 => p_5_out,
      I3 => ptr2_queue_empty,
      I4 => follower_empty_s2mm,
      I5 => p_36_out_0,
      O => O4
    );
\updt_curdesc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(10),
      I1 => I1,
      I2 => ptr_queue_dout(10),
      O => ptr_queue_dout_int(10)
    );
\updt_curdesc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(11),
      I1 => I1,
      I2 => ptr_queue_dout(11),
      O => ptr_queue_dout_int(11)
    );
\updt_curdesc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(12),
      I1 => I1,
      I2 => ptr_queue_dout(12),
      O => ptr_queue_dout_int(12)
    );
\updt_curdesc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(13),
      I1 => I1,
      I2 => ptr_queue_dout(13),
      O => ptr_queue_dout_int(13)
    );
\updt_curdesc[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(14),
      I1 => I1,
      I2 => ptr_queue_dout(14),
      O => ptr_queue_dout_int(14)
    );
\updt_curdesc[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(15),
      I1 => I1,
      I2 => ptr_queue_dout(15),
      O => ptr_queue_dout_int(15)
    );
\updt_curdesc[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(16),
      I1 => I1,
      I2 => ptr_queue_dout(16),
      O => ptr_queue_dout_int(16)
    );
\updt_curdesc[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(17),
      I1 => I1,
      I2 => ptr_queue_dout(17),
      O => ptr_queue_dout_int(17)
    );
\updt_curdesc[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(18),
      I1 => I1,
      I2 => ptr_queue_dout(18),
      O => ptr_queue_dout_int(18)
    );
\updt_curdesc[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(19),
      I1 => I1,
      I2 => ptr_queue_dout(19),
      O => ptr_queue_dout_int(19)
    );
\updt_curdesc[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(20),
      I1 => I1,
      I2 => ptr_queue_dout(20),
      O => ptr_queue_dout_int(20)
    );
\updt_curdesc[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(21),
      I1 => I1,
      I2 => ptr_queue_dout(21),
      O => ptr_queue_dout_int(21)
    );
\updt_curdesc[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(22),
      I1 => I1,
      I2 => ptr_queue_dout(22),
      O => ptr_queue_dout_int(22)
    );
\updt_curdesc[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(23),
      I1 => I1,
      I2 => ptr_queue_dout(23),
      O => ptr_queue_dout_int(23)
    );
\updt_curdesc[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(24),
      I1 => I1,
      I2 => ptr_queue_dout(24),
      O => ptr_queue_dout_int(24)
    );
\updt_curdesc[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(25),
      I1 => I1,
      I2 => ptr_queue_dout(25),
      O => ptr_queue_dout_int(25)
    );
\updt_curdesc[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(26),
      I1 => I1,
      I2 => ptr_queue_dout(26),
      O => ptr_queue_dout_int(26)
    );
\updt_curdesc[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(27),
      I1 => I1,
      I2 => ptr_queue_dout(27),
      O => ptr_queue_dout_int(27)
    );
\updt_curdesc[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(28),
      I1 => I1,
      I2 => ptr_queue_dout(28),
      O => ptr_queue_dout_int(28)
    );
\updt_curdesc[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(29),
      I1 => I1,
      I2 => ptr_queue_dout(29),
      O => ptr_queue_dout_int(29)
    );
\updt_curdesc[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(30),
      I1 => I1,
      I2 => ptr_queue_dout(30),
      O => ptr_queue_dout_int(30)
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(31),
      I1 => I1,
      I2 => ptr_queue_dout(31),
      O => ptr_queue_dout_int(31)
    );
\updt_curdesc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(6),
      I1 => I1,
      I2 => ptr_queue_dout(6),
      O => ptr_queue_dout_int(6)
    );
\updt_curdesc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(7),
      I1 => I1,
      I2 => ptr_queue_dout(7),
      O => ptr_queue_dout_int(7)
    );
\updt_curdesc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(8),
      I1 => I1,
      I2 => ptr_queue_dout(8),
      O => ptr_queue_dout_int(8)
    );
\updt_curdesc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(9),
      I1 => I1,
      I2 => ptr_queue_dout(9),
      O => ptr_queue_dout_int(9)
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(10),
      Q => p_13_out_6(10),
      R => O2(0)
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(11),
      Q => p_13_out_6(11),
      R => O2(0)
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(12),
      Q => p_13_out_6(12),
      R => O2(0)
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(13),
      Q => p_13_out_6(13),
      R => O2(0)
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(14),
      Q => p_13_out_6(14),
      R => O2(0)
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(15),
      Q => p_13_out_6(15),
      R => O2(0)
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(16),
      Q => p_13_out_6(16),
      R => O2(0)
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(17),
      Q => p_13_out_6(17),
      R => O2(0)
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(18),
      Q => p_13_out_6(18),
      R => O2(0)
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(19),
      Q => p_13_out_6(19),
      R => O2(0)
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(20),
      Q => p_13_out_6(20),
      R => O2(0)
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(21),
      Q => p_13_out_6(21),
      R => O2(0)
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(22),
      Q => p_13_out_6(22),
      R => O2(0)
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(23),
      Q => p_13_out_6(23),
      R => O2(0)
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(24),
      Q => p_13_out_6(24),
      R => O2(0)
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(25),
      Q => p_13_out_6(25),
      R => O2(0)
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(26),
      Q => p_13_out_6(26),
      R => O2(0)
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(27),
      Q => p_13_out_6(27),
      R => O2(0)
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(28),
      Q => p_13_out_6(28),
      R => O2(0)
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(29),
      Q => p_13_out_6(29),
      R => O2(0)
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(30),
      Q => p_13_out_6(30),
      R => O2(0)
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(31),
      Q => p_13_out_6(31),
      R => O2(0)
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(6),
      Q => p_13_out_6(6),
      R => O2(0)
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(7),
      Q => p_13_out_6(7),
      R => O2(0)
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(8),
      Q => p_13_out_6(8),
      R => O2(0)
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(9),
      Q => p_13_out_6(9),
      R => O2(0)
    );
updt_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(32),
      I3 => m_axi_sg_aresetn,
      I4 => I3,
      O => n_0_updt_ioc_i_1
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => p_36_out_0,
      I1 => pntr_cs(1),
      I2 => pntr_cs(0),
      I3 => writing_status_d1,
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_updt_ioc_i_1,
      Q => \^p_11_out\,
      R => \<const0>\
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => writing_status,
      Q => writing_status_d1,
      R => O2(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_top;

architecture STRUCTURE of axi_dma_0blk_mem_gen_top is
begin
\valid.cstr\: entity work.axi_dma_0blk_mem_gen_generic_cstr
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \axi_dma_0blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\axi_dma_0blk_mem_gen_generic_cstr__parameterized0\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_ramfifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0fifo_generator_ramfifo__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
begin
  O1 <= \^o1\;
  O14(2 downto 0) <= \^o14\(2 downto 0);
  O15(2 downto 0) <= \^o15\(2 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0rd_logic__parameterized1\
    port map (
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => ram_rd_en_i,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I9 => \^o1\,
      O1 => O2,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => \^o14\(2 downto 0),
      O15(2 downto 0) => \^o15\(2 downto 0),
      O3 => O3,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_strm_tvalid => sig_strm_tvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0wr_logic__parameterized1\
    port map (
      E(0) => E(0),
      I6 => I6,
      O1 => \^o1\,
      O14(2 downto 0) => \^o14\(2 downto 0),
      O15(2 downto 0) => \^o15\(2 downto 0),
      O2 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_comb => \gwss.wsts/ram_full_comb\
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0memory__parameterized1\
    port map (
      CO(0) => CO(0),
      E(0) => ram_rd_en_i,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0fifo_generator_top is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end axi_dma_0fifo_generator_top;

architecture STRUCTURE of axi_dma_0fifo_generator_top is
begin
\grf.rf\: entity work.axi_dma_0fifo_generator_ramfifo
    port map (
      D(0) => D(0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I104 => I104,
      I114 => I114,
      I2 => I2,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(32 downto 0) => O4(32 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_s2mm_scatter is
  port (
    dre2skid_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    sig_cmd_full : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    sig_ld_cmd : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_btt_cntr_prv0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_slast_with_stop : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    skid2dre_wvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    I6 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_dma_0axi_datamover_s2mm_scatter;

architecture STRUCTURE of axi_dma_0axi_datamover_s2mm_scatter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\ : STD_LOGIC;
  signal n_0_ld_btt_cntr_reg1_i_1 : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[9]\ : STD_LOGIC;
  signal n_0_sig_curr_eof_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[1]_i_1\ : STD_LOGIC;
  signal \n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal n_12_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal n_13_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal \n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1\ : STD_LOGIC;
  signal \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1\ : STD_LOGIC;
  signal \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[13]_i_4\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_4_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal n_6_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal \n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal n_7_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal \n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_7_out\ : STD_LOGIC;
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_btt_cntr04_out : STD_LOGIC;
  signal sig_btt_cntr_prv : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_btt_cntr_prv0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sig_btt_eq_0 : STD_LOGIC;
  signal \^sig_cmd_full\ : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_eop_halt_xfer : STD_LOGIC;
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_freeze_out : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_fifo_tlast_out : STD_LOGIC;
  signal \^sig_ld_cmd\ : STD_LOGIC;
  signal sig_max_first_increment : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_next_strt_offset_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_tstrb_fifo_mssai_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_cntr_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_curr_eof_reg_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_curr_strt_offset[1]_i_2\ : label is "soft_lutpair143";
  attribute counter : integer;
  attribute counter of \sig_next_strt_offset_reg[0]\ : label is 24;
  attribute counter of \sig_next_strt_offset_reg[1]\ : label is 24;
begin
  DIBDI(4 downto 0) <= \^dibdi\(4 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  p_7_out <= \^p_7_out\;
  sig_btt_cntr_prv0(12 downto 0) <= \^sig_btt_cntr_prv0\(12 downto 0);
  sig_cmd_full <= \^sig_cmd_full\;
  sig_ld_cmd <= \^sig_ld_cmd\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
    port map (
      I0 => lsig_set_absorb2tlast,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => lsig_absorb2tlast,
      I3 => sig_strm_tlast,
      I4 => \^o1\,
      O => \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\,
      Q => lsig_absorb2tlast,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(3) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_CO_UNCONNECTED\(3),
      CO(2) => sig_tstrb_fifo_data_in(8),
      CO(1) => \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1\,
      CO(0) => \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\,
      S(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\,
      S(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[3]\,
      I1 => \n_0_sig_btt_cntr_reg[2]\,
      I2 => sig_max_first_increment(2),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr(1),
      I1 => sig_max_first_increment(1),
      I2 => sig_btt_cntr(0),
      I3 => sig_max_first_increment(0),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(2) => \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(1) => \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(0) => \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\,
      DI(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      O(3 downto 0) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\,
      S(2) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\,
      S(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\,
      S(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[13]\,
      I1 => \n_0_sig_btt_cntr_reg[12]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[11]\,
      I1 => \n_0_sig_btt_cntr_reg[10]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[9]\,
      I1 => \n_0_sig_btt_cntr_reg[8]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[2]\,
      I1 => sig_max_first_increment(2),
      I2 => \n_0_sig_btt_cntr_reg[3]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_max_first_increment(1),
      I1 => sig_btt_cntr(1),
      I2 => sig_max_first_increment(0),
      I3 => sig_btt_cntr(0),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[7]\,
      I1 => \n_0_sig_btt_cntr_reg[6]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_reg[5]\,
      I1 => \n_0_sig_btt_cntr_reg[4]\,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\
    );
I_MSSAI_SKID_BUF: entity work.axi_dma_0axi_datamover_mssai_skid_buf
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIBDI(4 downto 0) => \^dibdi\(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(0) => I10(0),
      I11(0) => I11(0),
      I12(0) => I12(1),
      I13(0) => I13(0),
      I14(0) => I14(0),
      I15(31 downto 0) => I9(31 downto 0),
      I2 => \^sig_cmd_full\,
      I3 => I3,
      I4 => I4,
      I5 => \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      I6 => I5,
      I7 => \^o8\,
      I8 => I7,
      I9(3 downto 0) => I8(3 downto 0),
      O1 => \^o1\,
      O10 => n_13_I_MSSAI_SKID_BUF,
      O11 => O7,
      O12(0) => O11(0),
      O13(31 downto 0) => Q(31 downto 0),
      O14 => O14,
      O2 => n_4_I_MSSAI_SKID_BUF,
      O3 => \^o2\,
      O4 => n_6_I_MSSAI_SKID_BUF,
      O5 => n_7_I_MSSAI_SKID_BUF,
      O6 => \^o5\,
      O7 => \^o6\,
      O8 => n_12_I_MSSAI_SKID_BUF,
      O9(0) => O9(0),
      Q(3 downto 0) => p_0_in(3 downto 0),
      SR(0) => SR(0),
      dre2skid_wready => dre2skid_wready,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7) => sig_fifo_tlast_out,
      \out\(6) => sig_fifo_freeze_out,
      \out\(5 downto 4) => sig_tstrb_fifo_mssai_out(1 downto 0),
      \out\(3) => \n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(2) => \n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(1) => \n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(0) => \n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      p_0_in2_in => p_0_in2_in,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_strm_tlast => sig_strm_tlast,
      skid2dre_wvalid => skid2dre_wvalid
    );
\LOWER_DATAWIDTH.I_TSTRB_FIFO\: entity work.\axi_dma_0axi_datamover_fifo__parameterized6\
    port map (
      CO(0) => sig_tstrb_fifo_data_in(8),
      D(1) => D(1),
      D(0) => sig_btt_cntr_prv(0),
      DI(0) => DI(0),
      DIBDI(0) => \^dibdi\(1),
      Dout(2 downto 0) => Dout(3 downto 1),
      E(0) => sig_btt_cntr04_out,
      I1 => \^sig_ld_cmd\,
      I10 => I6,
      I11(3 downto 0) => p_0_in(3 downto 0),
      I12(0) => I12(0),
      I13 => I7,
      I14 => \^o6\,
      I2 => n_13_I_MSSAI_SKID_BUF,
      I3 => n_7_I_MSSAI_SKID_BUF,
      I4 => \^o5\,
      I5 => \^o2\,
      I6 => I3,
      I7 => n_6_I_MSSAI_SKID_BUF,
      I8 => n_12_I_MSSAI_SKID_BUF,
      I9 => \^o1\,
      O1 => \n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O10 => O10,
      O11 => \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O12 => O12,
      O13 => O13,
      O15 => O15,
      O2 => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O3 => \n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O4 => \n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O5 => O3,
      O6 => \n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O7 => O4,
      O8 => \n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O9 => \^o8\,
      Q(13) => \n_0_sig_btt_cntr_reg[13]\,
      Q(12) => \n_0_sig_btt_cntr_reg[12]\,
      Q(11) => \n_0_sig_btt_cntr_reg[11]\,
      Q(10) => \n_0_sig_btt_cntr_reg[10]\,
      Q(9) => \n_0_sig_btt_cntr_reg[9]\,
      Q(8) => \n_0_sig_btt_cntr_reg[8]\,
      Q(7) => \n_0_sig_btt_cntr_reg[7]\,
      Q(6) => \n_0_sig_btt_cntr_reg[6]\,
      Q(5) => \n_0_sig_btt_cntr_reg[5]\,
      Q(4) => \n_0_sig_btt_cntr_reg[4]\,
      Q(3) => \n_0_sig_btt_cntr_reg[3]\,
      Q(2) => \n_0_sig_btt_cntr_reg[2]\,
      Q(1 downto 0) => sig_btt_cntr(1 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7) => sig_fifo_tlast_out,
      \out\(6) => sig_fifo_freeze_out,
      \out\(5 downto 4) => sig_tstrb_fifo_mssai_out(1 downto 0),
      \out\(3) => \n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(2) => \n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(1) => \n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      \out\(0) => \n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_7_out => \^p_7_out\,
      sig_btt_cntr_prv0(2) => \^sig_btt_cntr_prv0\(5),
      sig_btt_cntr_prv0(1) => \^sig_btt_cntr_prv0\(2),
      sig_btt_cntr_prv0(0) => \^sig_btt_cntr_prv0\(0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_max_first_increment(0) => sig_max_first_increment(2),
      \sig_next_strt_offset_reg__0\(1 downto 0) => \sig_next_strt_offset_reg__0\(1 downto 0),
      sig_rd_empty => sig_rd_empty,
      sig_strm_tlast => sig_strm_tlast,
      sig_wr_fifo => sig_wr_fifo
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000BABABA"
    )
    port map (
      I0 => ld_btt_cntr_reg1,
      I1 => \^sig_cmd_full\,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_tstrb_fifo_data_in(8),
      I4 => sig_wr_fifo,
      I5 => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O => n_0_ld_btt_cntr_reg1_i_1
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_ld_btt_cntr_reg1_i_1,
      Q => ld_btt_cntr_reg1,
      R => \<const0>\
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => ld_btt_cntr_reg2,
      R => \<const0>\
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => ld_btt_cntr_reg3,
      R => \<const0>\
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FB0808FB08"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => \^sig_cmd_full\,
      I3 => sig_max_first_increment(0),
      I4 => sig_tstrb_fifo_data_in(8),
      I5 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv(0)
    );
\sig_btt_cntr[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[11]\,
      O => \n_0_sig_btt_cntr[11]_i_3__0\
    );
\sig_btt_cntr[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[10]\,
      O => \n_0_sig_btt_cntr[11]_i_4__0\
    );
\sig_btt_cntr[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[9]\,
      O => \n_0_sig_btt_cntr[11]_i_5__0\
    );
\sig_btt_cntr[11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[8]\,
      O => \n_0_sig_btt_cntr[11]_i_6__0\
    );
\sig_btt_cntr[13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[13]\,
      O => \n_0_sig_btt_cntr[13]_i_5__0\
    );
\sig_btt_cntr[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[12]\,
      O => \n_0_sig_btt_cntr[13]_i_6\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[3]\,
      O => \n_0_sig_btt_cntr[3]_i_3\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => sig_max_first_increment(2),
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => \n_0_sig_btt_cntr_reg[2]\,
      O => \n_0_sig_btt_cntr[3]_i_4\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => sig_max_first_increment(1),
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => sig_btt_cntr(1),
      O => \n_0_sig_btt_cntr[3]_i_5\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => sig_max_first_increment(0),
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => sig_btt_cntr(0),
      O => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[7]\,
      O => \n_0_sig_btt_cntr[7]_i_3__0\
    );
\sig_btt_cntr[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[6]\,
      O => \n_0_sig_btt_cntr[7]_i_4__0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[5]\,
      O => \n_0_sig_btt_cntr[7]_i_5\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[4]\,
      O => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sig_btt_cntr_prv(0),
      Q => sig_btt_cntr(0),
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(9),
      Q => \n_0_sig_btt_cntr_reg[10]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(10),
      Q => \n_0_sig_btt_cntr_reg[11]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_reg[8]\,
      O(3 downto 0) => \^sig_btt_cntr_prv0\(10 downto 7),
      S(3) => \n_0_sig_btt_cntr[11]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr[11]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr[11]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr[11]_i_6__0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(11),
      Q => \n_0_sig_btt_cntr_reg[12]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(12),
      Q => \n_0_sig_btt_cntr_reg[13]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[13]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_reg[13]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_reg[13]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_btt_cntr_reg[12]\,
      O(3 downto 2) => \NLW_sig_btt_cntr_reg[13]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sig_btt_cntr_prv0\(12 downto 11),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_sig_btt_cntr[13]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr[13]_i_6\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(0),
      Q => sig_btt_cntr(1),
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(1),
      Q => \n_0_sig_btt_cntr_reg[2]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(2),
      Q => \n_0_sig_btt_cntr_reg[3]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_reg[2]\,
      DI(1 downto 0) => sig_btt_cntr(1 downto 0),
      O(3 downto 1) => \^sig_btt_cntr_prv0\(2 downto 0),
      O(0) => \NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(3),
      Q => \n_0_sig_btt_cntr_reg[4]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(4),
      Q => \n_0_sig_btt_cntr_reg[5]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(5),
      Q => \n_0_sig_btt_cntr_reg[6]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(6),
      Q => \n_0_sig_btt_cntr_reg[7]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_reg[4]\,
      O(3 downto 0) => \^sig_btt_cntr_prv0\(6 downto 3),
      S(3) => \n_0_sig_btt_cntr[7]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr[7]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(7),
      Q => \n_0_sig_btt_cntr_reg[8]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => D(8),
      Q => \n_0_sig_btt_cntr_reg[9]\,
      R => \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO\
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I2,
      Q => sig_btt_eq_0,
      R => \<const0>\
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => \^p_7_out\,
      R => \<const0>\
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_4_I_MSSAI_SKID_BUF,
      Q => \^sig_cmd_full\,
      R => \<const0>\
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => \^sig_cmd_full\,
      I3 => sig_curr_eof_reg,
      O => n_0_sig_curr_eof_reg_i_1
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_curr_eof_reg_i_1,
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => \^sig_ld_cmd\,
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_curr_strt_offset[0]_i_1\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(1),
      I1 => \^sig_ld_cmd\,
      I2 => \sig_next_strt_offset_reg__0\(1),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_curr_strt_offset[1]_i_1\
    );
\sig_curr_strt_offset[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => \^sig_cmd_full\,
      O => \^sig_ld_cmd\
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_curr_strt_offset[0]_i_1\,
      Q => sig_curr_strt_offset(0),
      R => \<const0>\
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_curr_strt_offset[1]_i_1\,
      Q => sig_curr_strt_offset(1),
      R => \<const0>\
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => sig_eop_halt_xfer,
      R => \<const0>\
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => ld_btt_cntr_reg1,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_fifo_mssai(0),
      O => \n_0_sig_fifo_mssai[0]_i_1\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => ld_btt_cntr_reg1,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_fifo_mssai(1),
      O => \n_0_sig_fifo_mssai[1]_i_1\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_fifo_mssai[0]_i_1\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_fifo_mssai[1]_i_1\,
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
    port map (
      I0 => sig_max_first_increment(0),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => \^sig_cmd_full\,
      I5 => sig_sm_ld_dre_cmd,
      O => \n_0_sig_max_first_increment[0]_i_1\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
    port map (
      I0 => sig_max_first_increment(1),
      I1 => \sig_next_strt_offset_reg__0\(1),
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_wr_fifo,
      I5 => \^sig_ld_cmd\,
      O => \n_0_sig_max_first_increment[1]_i_1\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_max_first_increment[0]_i_1\,
      Q => sig_max_first_increment(0),
      R => \<const0>\
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_max_first_increment[1]_i_1\,
      Q => sig_max_first_increment(1),
      R => \<const0>\
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => sig_max_first_increment(2),
      R => \<const0>\
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => \^sig_cmd_full\,
      I3 => \sig_next_strt_offset_reg__0\(0),
      O => \n_0_sig_next_strt_offset[0]_i_1\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF87FF00007800"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => Dout(0),
      I2 => Dout(1),
      I3 => sig_sm_ld_dre_cmd,
      I4 => \^sig_cmd_full\,
      I5 => \sig_next_strt_offset_reg__0\(1),
      O => \n_0_sig_next_strt_offset[1]_i_1\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_next_strt_offset[0]_i_1\,
      Q => \sig_next_strt_offset_reg__0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_next_strt_offset[1]_i_1\,
      Q => \sig_next_strt_offset_reg__0\(1),
      R => sig_eop_sent_reg0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_wr_status_cntl is
  port (
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_halt_reg_dly1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Din : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC
  );
end axi_dma_0axi_datamover_wr_status_cntl;

architecture STRUCTURE of axi_dma_0axi_datamover_wr_status_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_1\ : STD_LOGIC;
  signal \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_1 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal sig_wr_fifo_0 : STD_LOGIC;
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of sig_wdc_status_going_full_i_1 : label is "soft_lutpair109";
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_wr_fifo <= \^sig_wr_fifo\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\axi_dma_0axi_datamover_fifo__parameterized4\
    port map (
      Clken => \^sig_wr_fifo\,
      D(0) => \^d\(0),
      Din(16 downto 0) => Din(16 downto 0),
      Dout(16 downto 0) => sig_dcntl_sfifo_out(20 downto 4),
      O1 => O1,
      O2 => \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_rd_empty => sig_rd_empty_1,
      sig_rd_empty_0 => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(3),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^d\(13),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^d\(14),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^d\(15),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^d\(16),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^d\(4),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^d\(5),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^d\(6),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^d\(7),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^d\(8),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^d\(9),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^d\(10),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^d\(11),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^d\(12),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^d\(17),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_3_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_dma_0axi_datamover_fifo__parameterized3\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      Dout(0) => sig_dcntl_sfifo_out(4),
      I1 => \^sig_data2addr_stop_req\,
      O1 => n_2_I_WRESP_STATUS_FIFO,
      O2 => n_3_I_WRESP_STATUS_FIFO,
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_1,
      sig_reset_reg => sig_reset_reg,
      sig_wr_fifo => sig_wr_fifo_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B6969692"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo_0,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB24DB20"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo_0,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB2000"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo_0,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000002"
    )
    port map (
      I0 => sig_addr2wsc_cmd_fifo_empty,
      I1 => I2,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => O3
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_data2addr_stop_req\,
      R => \<const0>\
    );
\sig_next_addr_reg[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => p_22_out,
      O => O2
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => I3,
      I1 => sig_wdc_status_going_full,
      I2 => p_11_out,
      I3 => sig_next_calc_error_reg,
      I4 => \^sig_wsc2stat_status_valid\,
      I5 => sig_stat2wsc_status_ready,
      O => O4
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9B996662"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => sig_push_coelsc_reg,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF22BB40"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => sig_push_coelsc_reg,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => \n_0_sig_wdc_statcnt[1]_i_1\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0F0B0"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => sig_push_coelsc_reg,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => \n_0_sig_wdc_statcnt[2]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[1]_i_1\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[2]_i_1\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(0),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_mm2s_mngr is
  port (
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    dma_mm2s_error : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    mm2s_stop : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    soft_reset_d2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    queue_rden_new : out STD_LOGIC;
    mm2s_pending_ptr_updt : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : out STD_LOGIC;
    mm2s_cntrl_strm_stop : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    updtptr_tlast : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 83 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_decerr_i : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I7 : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
end axi_dma_0axi_dma_mm2s_mngr;

architecture STRUCTURE of axi_dma_0axi_dma_mm2s_mngr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \^mm2s_all_idle\ : STD_LOGIC;
  signal mm2s_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 14 );
  signal mm2s_decerr : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_decerr : signal is true;
  signal mm2s_halted_set0 : STD_LOGIC;
  signal mm2s_interr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_interr : signal is true;
  signal \^mm2s_pending_ptr_updt\ : STD_LOGIC;
  signal mm2s_slverr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_slverr : signal is true;
  signal \n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : STD_LOGIC;
  signal \n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : STD_LOGIC;
  signal \n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : STD_LOGIC;
  signal \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : STD_LOGIC;
  signal \n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid_split\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal \^soft_reset_d1\ : STD_LOGIC;
  signal \^soft_reset_d2\ : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
  signal updt_desc_reg2 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal xb_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpr1.dout_i[32]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of m_axis_mm2s_cntrl_tlast_INST_0_i_1 : label is "soft_lutpair36";
begin
  mm2s_all_idle <= \^mm2s_all_idle\;
  mm2s_pending_ptr_updt <= \^mm2s_pending_ptr_updt\;
  p_7_out <= \^p_7_out\;
  s_axis_mm2s_cmd_tvalid_split <= \^s_axis_mm2s_cmd_tvalid_split\;
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
  soft_reset_d1 <= \^soft_reset_d1\;
  soft_reset_d2 <= \^soft_reset_d2\;
\GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => soft_reset,
      Q => \^soft_reset_d1\,
      R => SR(0)
    );
\GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \^soft_reset_d1\,
      Q => \^soft_reset_d2\,
      R => SR(0)
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\: entity work.axi_dma_0axi_dma_mm2s_sg_if
    port map (
      D(3) => \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      D(2) => mm2s_decerr,
      D(1) => mm2s_slverr,
      D(0) => mm2s_interr,
      E(0) => E(0),
      I1 => \^p_7_out\,
      I2 => \n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\,
      I3 => \n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\,
      I4 => I1,
      I5(0) => \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I6 => I6,
      I9 => I9,
      O1 => \^mm2s_pending_ptr_updt\,
      O2 => \n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      O3 => p_13_out,
      O4 => \n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      O5(28 downto 0) => O4(28 downto 0),
      O6 => \^s_axis_mm2s_updtsts_tvalid\,
      O7 => \n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      O8(0) => O5(0),
      O9 => O6,
      Q(25 downto 0) => Q(25 downto 0),
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(50 downto 25) => \out\(83 downto 58),
      \out\(24 downto 0) => \out\(56 downto 32),
      p_12_out => p_12_out,
      p_36_out => p_36_out,
      ptr_queue_full => ptr_queue_full,
      queue_rden_new => queue_rden_new,
      queue_sinit => queue_sinit,
      sts_queue_full => sts_queue_full,
      sts_received_d1 => sts_received_d1,
      updt_desc_reg2(0) => updt_desc_reg2(33),
      updtptr_tlast => updtptr_tlast,
      xb_fifo_full => xb_fifo_full
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\: entity work.axi_dma_0axi_dma_mm2s_sm
    port map (
      I1 => \^s_axis_mm2s_cmd_tvalid_split\,
      I2 => \^mm2s_pending_ptr_updt\,
      I3 => \n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      I4 => I1,
      I5 => \n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      I6 => I6,
      I7 => \n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\,
      I8 => I8,
      O1 => \n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\,
      O2 => \n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\,
      O3 => \^mm2s_all_idle\,
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      p_12_out => p_12_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      xb_fifo_full => xb_fifo_full
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.axi_dma_0axi_dma_mm2s_cmdsts_if
    port map (
      D(0) => \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      I2 => I2,
      I3 => I3,
      I5(0) => \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      O1 => \^p_7_out\,
      SR(0) => SR(0),
      dma_mm2s_error => dma_mm2s_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_halt => mm2s_halt,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_slverr_i => mm2s_slverr_i,
      \out\(0) => \out\(57),
      p_36_out => p_36_out,
      p_3_out => mm2s_decerr,
      p_4_out => mm2s_slverr,
      p_5_out => mm2s_interr,
      s_axis_mm2s_cmd_tvalid_split => \^s_axis_mm2s_cmd_tvalid_split\,
      s_axis_mm2s_updtsts_tvalid => \^s_axis_mm2s_updtsts_tvalid\,
      sts_queue_full => sts_queue_full,
      sts_received_d1 => sts_received_d1,
      updt_desc_reg2(0) => updt_desc_reg2(33)
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.axi_dma_0axi_dma_mm2s_sts_mngr
    port map (
      I1 => I1,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => \^mm2s_all_idle\,
      mm2s_halted_set0 => mm2s_halted_set0
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_stop_i,
      Q => mm2s_stop,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpr1.dout_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
    port map (
      I0 => \^soft_reset_d1\,
      I1 => \^soft_reset_d2\,
      I2 => I7,
      I3 => m_axi_sg_aresetn,
      O => O3(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(149)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(148)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(139)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(31),
      O => D(47)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(30),
      O => D(46)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(29),
      O => D(45)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(28),
      O => D(44)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(27),
      O => D(43)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(26),
      O => D(42)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(25),
      O => D(41)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(24),
      O => D(40)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(23),
      O => D(39)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(22),
      O => D(38)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(138)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(21),
      O => D(37)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(20),
      O => D(36)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(19),
      O => D(35)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(18),
      O => D(34)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(17),
      O => D(33)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(16),
      O => D(32)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(15),
      O => D(31)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(14),
      O => D(30)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(13),
      O => D(29)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(12),
      O => D(28)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(137)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(11),
      O => D(27)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(10),
      O => D(26)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(9),
      O => D(25)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(8),
      O => D(24)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(7),
      O => D(23)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(6),
      O => D(22)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(5),
      O => D(21)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(4),
      O => D(20)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(3),
      O => D(19)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(2),
      O => D(18)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(136)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      O => D(17)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(0),
      O => D(16)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(55),
      O => D(15)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => in0(0),
      O => D(14)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(45),
      O => D(13)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(44),
      O => D(12)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(43),
      O => D(11)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(42),
      O => D(10)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(41),
      O => D(9)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(40),
      O => D(8)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(135)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(39),
      O => D(7)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(38),
      O => D(6)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(37),
      O => D(5)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(36),
      O => D(4)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(35),
      O => D(3)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(34),
      O => D(2)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(33),
      O => D(1)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(32),
      O => D(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(134)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(133)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(132)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(131)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(130)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(147)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(129)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(128)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(127)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(126)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(125)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(124)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(123)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(122)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(121)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(120)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(146)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(119)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(118)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(117)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(116)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(115)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(114)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(113)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(112)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(111)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(110)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(145)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(109)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(108)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(107)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(106)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(105)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(104)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(103)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(102)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(101)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(100)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(144)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(99)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(98)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(97)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(96)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(95)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(94)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(93)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(92)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(91)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(90)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(143)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(89)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(88)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(87)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(86)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(85)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(84)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(83)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(82)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(81)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(80)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(142)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(79)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(78)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(77)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(76)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(75)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(74)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(73)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(72)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(71)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(70)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(141)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(69)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(68)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(67)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(66)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(29)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(28)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(27)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(26)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(25)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(24)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(140)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(22)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(21)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(20)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(19)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(18)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(17)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(16)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(15)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => mm2s_cmnd_data(14)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(55),
      O => D(48)
    );
m_axis_mm2s_cntrl_tlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => I7,
      I1 => \^soft_reset_d2\,
      I2 => \^soft_reset_d1\,
      O => mm2s_cntrl_strm_stop
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma_s2mm_mngr is
  port (
    D : out STD_LOGIC_VECTOR ( 46 downto 0 );
    dma_s2mm_error : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    sts_received_d1 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s2mm_desc_flush_del : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    queue_rden2_new : out STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : out STD_LOGIC;
    queue_sinit2 : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 0 to 33 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    updtptr_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 72 downto 0 );
    O53 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_decerr_i : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_70_out : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    FIFO_Full : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 32 );
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end axi_dma_0axi_dma_s2mm_mngr;

architecture STRUCTURE of axi_dma_0axi_dma_s2mm_mngr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal desc_update_done : STD_LOGIC;
  signal \n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : STD_LOGIC;
  signal \n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal \n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^p_13_out\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^queue_sinit2\ : STD_LOGIC;
  signal \^s2mm_all_idle\ : STD_LOGIC;
  signal s2mm_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 14 );
  signal s2mm_decerr : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of s2mm_decerr : signal is true;
  signal \^s2mm_desc_flush_del\ : STD_LOGIC;
  signal s2mm_halted_set0 : STD_LOGIC;
  signal s2mm_interr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_interr : signal is true;
  signal s2mm_slverr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_slverr : signal is true;
  signal \^s2mm_stop\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtptr_tvalid\ : STD_LOGIC;
  signal \^sts_received_d1\ : STD_LOGIC;
  signal stsstrm_fifo_empty : STD_LOGIC;
  signal updt_desc_sts : STD_LOGIC_VECTOR ( 33 to 33 );
  signal updt_sts : STD_LOGIC;
  signal writing_app_fields : STD_LOGIC;
begin
  p_13_out <= \^p_13_out\;
  queue_sinit2 <= \^queue_sinit2\;
  s2mm_all_idle <= \^s2mm_all_idle\;
  s2mm_desc_flush_del <= \^s2mm_desc_flush_del\;
  s2mm_stop <= \^s2mm_stop\;
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
  s_axis_s2mm_updtptr_tvalid <= \^s_axis_s2mm_updtptr_tvalid\;
  sts_received_d1 <= \^sts_received_d1\;
\GEN_S2MM.queue_dout2_new[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^s2mm_desc_flush_del\,
      I1 => m_axi_sg_aresetn,
      O => \^queue_sinit2\
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\: entity work.axi_dma_0axi_dma_s2mm_sg_if
    port map (
      Din(0 to 33) => Din(0 to 33),
      E(0) => E(0),
      FIFO_Full => FIFO_Full,
      I1 => \^p_13_out\,
      I2(14) => p_3_in(26),
      I2(13 downto 0) => p_3_in(13 downto 0),
      I3 => \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      I9 => I9,
      O1 => \^sts_received_d1\,
      O2 => \n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\,
      O3 => \^s_axis_s2mm_updtptr_tvalid\,
      O4(25 downto 0) => Q(25 downto 0),
      O5 => O5,
      Q(17) => p_0_out(32),
      Q(16) => \n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(15) => \n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(14) => \n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(13) => \n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(12) => \n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(11) => \n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(10) => \n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(9) => \n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(8) => \n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(7) => \n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(6) => \n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(5) => \n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(4) => \n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(3) => \n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(2) => \n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(1) => \n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(0) => \n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      SR(0) => SR(0),
      desc_update_done => desc_update_done,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(25 downto 0) => \out\(72 downto 47),
      p_11_in => s2mm_decerr,
      p_12_in => s2mm_slverr,
      p_13_in => s2mm_interr,
      p_8_out => p_8_out,
      p_9_in => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      s2mm_halt => s2mm_halt,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      stsstrm_fifo_empty => stsstrm_fifo_empty,
      updt_desc_sts(0) => updt_desc_sts(33),
      updt_sts => updt_sts,
      updtptr_tlast => updtptr_tlast,
      writing_app_fields => writing_app_fields
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\: entity work.axi_dma_0axi_dma_s2mm_sm
    port map (
      I1 => \^s_axis_s2mm_updtptr_tvalid\,
      I2 => \^s2mm_desc_flush_del\,
      I3 => \^s_axis_s2mm_cmd_tvalid_split\,
      I7 => I7,
      I8 => I8,
      O6 => O6,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      desc_update_done => desc_update_done,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_stop_i => mm2s_stop_i,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_8_out => p_8_out,
      queue_rden2_new => queue_rden2_new,
      queue_sinit2 => \^queue_sinit2\,
      s2mm_all_idle => \^s2mm_all_idle\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\: entity work.axi_dma_0axi_dma_s2mm_sts_strm
    port map (
      FIFO_Full => FIFO_Full,
      O1 => O1,
      Q(32) => p_0_out(32),
      Q(31) => \n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(30) => \n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(29) => \n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(28) => \n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(27) => \n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(26) => \n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(25) => \n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(24) => \n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(23) => \n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(22) => \n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(21) => \n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(20) => \n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(19) => \n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(18) => \n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(17) => \n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(16) => \n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(15) => \n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(14) => \n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(13) => \n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(12) => \n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(11) => \n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(10) => \n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(9) => \n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(8) => \n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(7) => \n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(6) => \n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(5) => \n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(4) => \n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(3) => \n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(2) => \n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(1) => \n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(0) => \n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      fifo_sinit => fifo_sinit,
      \in\(0 to 32) => \in\(0 to 32),
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      stsstrm_fifo_empty => stsstrm_fifo_empty,
      updt_sts => updt_sts,
      writing_app_fields => writing_app_fields
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.axi_dma_0axi_dma_s2mm_cmdsts_if
    port map (
      I1 => \^sts_received_d1\,
      I10(13 downto 0) => I10(13 downto 0),
      I2 => I2,
      I3 => \n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\,
      O1 => \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      O2(14) => p_3_in(26),
      O2(13 downto 0) => p_3_in(13 downto 0),
      O3 => \^p_13_out\,
      Q(14) => \n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(13) => \n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(12) => \n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(11) => \n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(10) => \n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(9) => \n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(8) => \n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(7) => \n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(6) => \n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(5) => \n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(4) => \n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(3) => \n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(2) => \n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(1) => \n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      Q(0) => \n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\,
      dma_s2mm_error => dma_s2mm_error,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\(0) => \out\(46),
      p_10_out_1 => s2mm_interr,
      p_8_out_0 => s2mm_decerr,
      p_9_in => p_8_out,
      p_9_out => s2mm_slverr,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt => s2mm_halt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => \^s_axis_s2mm_cmd_tvalid_split\,
      updt_desc_sts(0) => updt_desc_sts(33),
      writing_app_fields => writing_app_fields
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.axi_dma_0axi_dma_s2mm_sts_mngr
    port map (
      I1 => \^s2mm_all_idle\,
      I3 => I3,
      I4 => I4,
      O2 => O2,
      O3 => O3,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_run_stop_del => s2mm_run_stop_del
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^s2mm_desc_flush_del\,
      R => fifo_sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => s2mm_stop_i2_out,
      Q => \^s2mm_stop\,
      R => fifo_sinit
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I5,
      I1 => p_10_out,
      I2 => \^s2mm_stop\,
      I3 => I6,
      I4 => p_70_out,
      O => O4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(149)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(148)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(139)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(16)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(15)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(14)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(31),
      O => D(46)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(30),
      O => D(45)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(29),
      O => D(44)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(28),
      O => D(43)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(27),
      O => D(42)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(26),
      O => D(41)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(25),
      O => D(40)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(138)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(24),
      O => D(39)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(23),
      O => D(38)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(22),
      O => D(37)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(21),
      O => D(36)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(20),
      O => D(35)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(19),
      O => D(34)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(18),
      O => D(33)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(17),
      O => D(32)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(16),
      O => D(31)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(15),
      O => D(30)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(137)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(14),
      O => D(29)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(13),
      O => D(28)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(12),
      O => D(27)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(11),
      O => D(26)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(10),
      O => D(25)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(9),
      O => D(24)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(8),
      O => D(23)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(7),
      O => D(22)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(6),
      O => D(21)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(5),
      O => D(20)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(136)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(4),
      O => D(19)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(3),
      O => D(18)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(2),
      O => D(17)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(1),
      O => D(16)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(0),
      O => D(15)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => O53(0),
      O => D(14)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(45),
      O => D(13)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(44),
      O => D(12)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(43),
      O => D(11)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(42),
      O => D(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(135)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(41),
      O => D(9)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(40),
      O => D(8)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(39),
      O => D(7)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(38),
      O => D(6)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(37),
      O => D(5)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(36),
      O => D(4)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(35),
      O => D(3)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(34),
      O => D(2)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(33),
      O => D(1)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \out\(32),
      O => D(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(134)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(133)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(132)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(131)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(130)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(147)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(129)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(128)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(127)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(126)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(125)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(124)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(123)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(122)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(121)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(120)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(146)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(119)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(118)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(117)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(116)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(115)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(114)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(113)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(112)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(111)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(110)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(145)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(109)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(108)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(107)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(106)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(105)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(104)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(103)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(102)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(101)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(100)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(144)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(99)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(98)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(97)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(96)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(95)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(94)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(93)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(92)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(91)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(90)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(143)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(89)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(88)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(87)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(86)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(85)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(84)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(83)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(82)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(81)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(80)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(142)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(79)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(78)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(77)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(76)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(75)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(74)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(73)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(72)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(71)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(70)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(141)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(69)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(68)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(67)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(66)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(65)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(64)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const1>\,
      O => s2mm_cmnd_data(31)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(30)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(29)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(28)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(140)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(27)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(26)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(25)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(24)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(22)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(21)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(20)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(19)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(18)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => s2mm_cmnd_data(17)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_updt_q_mngr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_2 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_3 : out STD_LOGIC;
    p_4_out_4 : out STD_LOGIC;
    p_3_out_5 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    follower_full_s2mm : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I70 : in STD_LOGIC;
    in004_out : in STD_LOGIC;
    in0011_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    in009_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 33 );
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    mm2s_pending_ptr_updt : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I115 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I116 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    I117 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I118 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I119 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end axi_dma_0axi_sg_updt_q_mngr;

architecture STRUCTURE of axi_dma_0axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.axi_dma_0axi_sg_updt_queue
    port map (
      Din(0 to 33) => Din(0 to 33),
      E(0) => E(0),
      FIFO_Full => FIFO_Full,
      I1 => I1,
      I10 => I10,
      I11(0) => I11(0),
      I115(0) => I115(0),
      I116(28 downto 0) => I116(28 downto 0),
      I117(25 downto 0) => I117(25 downto 0),
      I118(0) => I118(0),
      I119(25 downto 0) => I119(25 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I70 => I70,
      I8 => I8,
      I9 => I9,
      O1(0) => O1(0),
      O10(3 downto 0) => O10(3 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      O12(3 downto 0) => O12(3 downto 0),
      O2(0) => O2(0),
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7(3 downto 0) => O7(3 downto 0),
      O8(3 downto 0) => O8(3 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      follower_full_mm2s => follower_full_mm2s,
      follower_full_s2mm => follower_full_s2mm,
      in00 => in00,
      in0011_out => in0011_out,
      in004_out => in004_out,
      in009_out => in009_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      mm2s_pending_ptr_updt => mm2s_pending_ptr_updt,
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_2_in => p_2_in,
      p_36_out_0 => p_36_out_0,
      p_3_in => p_3_in,
      p_3_out_5 => p_3_out_5,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr2_queue_full => ptr2_queue_full,
      ptr_queue_full => ptr_queue_full,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      sts_queue_full => sts_queue_full
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
end axi_dma_0axi_sg_wr_status_cntl;

architecture STRUCTURE of axi_dma_0axi_sg_wr_status_cntl is
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_1\ : STD_LOGIC;
  signal \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_wdc_status_going_full_i_1__0\ : label is "soft_lutpair192";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_dma_0axi_sg_fifo__parameterized2\
    port map (
      D(2 downto 0) => \^d\(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1) => sig_dcntl_sfifo_out(2),
      Dout(0) => sig_dcntl_sfifo_out(0),
      I1 => I1,
      I2(0) => sig_wresp_sfifo_out(1),
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => O2,
      O4 => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O5 => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => I1,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \^d\(3),
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_dma_0axi_sg_fifo__parameterized1\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      Dout(0) => sig_dcntl_sfifo_out(2),
      I1 => I1,
      O1 => n_2_I_WRESP_STATUS_FIFO,
      O2(0) => sig_wresp_sfifo_out(1),
      O3 => n_4_I_WRESP_STATUS_FIFO,
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_empty => sig_rd_empty_0,
      sig_rd_empty_0 => sig_rd_empty
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54AAAA5D"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => I2,
      I4 => sig_push_coelsc_reg,
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"98CCCC6E"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => I2,
      I4 => sig_push_coelsc_reg,
      O => \n_0_sig_wdc_statcnt[1]_i_1\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F0F070"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => I2,
      I4 => sig_push_coelsc_reg,
      O => \n_0_sig_wdc_statcnt[2]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[1]_i_1\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_sig_wdc_statcnt[2]_i_1\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_v8_0_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_v8_0_synth;

architecture STRUCTURE of axi_dma_0blk_mem_gen_v8_0_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_dma_0blk_mem_gen_top
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_v8_0_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_v8_0_synth__parameterized0\ : entity is "blk_mem_gen_v8_0_synth";
end \axi_dma_0blk_mem_gen_v8_0_synth__parameterized0\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_v8_0_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_dma_0blk_mem_gen_top__parameterized0\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_top__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \axi_dma_0fifo_generator_top__parameterized1\;

architecture STRUCTURE of \axi_dma_0fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\axi_dma_0fifo_generator_ramfifo__parameterized1\
    port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0fifo_generator_v11_0_synth is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end axi_dma_0fifo_generator_v11_0_synth;

architecture STRUCTURE of axi_dma_0fifo_generator_v11_0_synth is
begin
\gconvfifo.rf\: entity work.axi_dma_0fifo_generator_top
    port map (
      D(0) => D(0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I104 => I104,
      I114 => I114,
      I2 => I2,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(32 downto 0) => O4(32 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_s2mm_realign is
  port (
    dre2skid_wready : out STD_LOGIC;
    sig_strm_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_dma_0axi_datamover_s2mm_realign;

architecture STRUCTURE of axi_dma_0axi_datamover_s2mm_realign is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\ : STD_LOGIC;
  signal n_0_sig_sm_ld_dre_cmd_i_2 : STD_LOGIC;
  signal \n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal n_24_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_25_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_26_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_27_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_28_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_2_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal n_3_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal sig_btt_cntr_prv : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal sig_cmd_full : STD_LOGIC;
  signal sig_curr_btt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[2]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[3]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[3]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[4]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_cmdcntl_sm_state[5]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of sig_sm_ld_dre_cmd_i_2 : label is "soft_lutpair148";
begin
  DIBDI(5 downto 0) <= \^dibdi\(5 downto 0);
\FSM_onehot_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      I4 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1\
    );
\FSM_onehot_sig_cmdcntl_sm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3\
    );
\FSM_onehot_sig_cmdcntl_sm_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3\
    );
\FSM_onehot_sig_cmdcntl_sm_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4\
    );
\FSM_onehot_sig_cmdcntl_sm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000022C"
    )
    port map (
      I0 => n_28_I_DRE_CNTL_FIFO,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      I3 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\,
      I4 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3\,
      I5 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1\
    );
\FSM_onehot_sig_cmdcntl_sm_state[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3\
    );
\FSM_onehot_sig_cmdcntl_sm_state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      I3 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      O => \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2\
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      S => SR(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_27_I_DRE_CNTL_FIFO,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\,
      R => SR(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_26_I_DRE_CNTL_FIFO,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      R => SR(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_25_I_DRE_CNTL_FIFO,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      R => SR(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      R => SR(0)
    );
\FSM_onehot_sig_cmdcntl_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_24_I_DRE_CNTL_FIFO,
      Q => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_2_I_DRE_CNTL_FIFO,
      Q => lsig_cmd_fetch_pause,
      R => \<const0>\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => \n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I1 => lsig_cmd_fetch_pause,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => sig_need_cmd_flush,
      O => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\,
      Q => sig_need_cmd_flush,
      R => \<const0>\
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.axi_dma_0axi_datamover_s2mm_scatter
    port map (
      D(12 downto 0) => sig_btt_cntr_prv(13 downto 1),
      DI(1 downto 0) => DI(1 downto 0),
      DIBDI(4) => \^dibdi\(5),
      DIBDI(3 downto 0) => \^dibdi\(3 downto 0),
      Dout(4) => sig_curr_eof_reg,
      Dout(3) => sig_curr_btt_reg(6),
      Dout(2) => sig_curr_btt_reg(3),
      Dout(1 downto 0) => sig_curr_btt_reg(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(0) => I10(0),
      I11(0) => I11(0),
      I12(1 downto 0) => I12(1 downto 0),
      I13(0) => I13(0),
      I14(0) => I14(0),
      I2 => n_3_I_DRE_CNTL_FIFO,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8(3 downto 0) => I7(3 downto 0),
      I9(31 downto 0) => I8(31 downto 0),
      O1 => sig_strm_tvalid,
      O10 => O4,
      O11(0) => O5(0),
      O12 => O6,
      O13 => O7,
      O14 => O8,
      O15 => O10,
      O2 => \^dibdi\(4),
      O3 => \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O4 => \n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O5 => \n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O6 => S0,
      O7 => O2,
      O8 => O3,
      O9(0) => O9(0),
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => SR(0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_7_out => p_7_out,
      sig_btt_cntr_prv0(12 downto 0) => sig_btt_cntr_prv0(13 downto 1),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ld_cmd => sig_ld_cmd,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_reset_reg => sig_reset_reg,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      skid2dre_wvalid => skid2dre_wvalid
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_DRE_CNTL_FIFO: entity work.\axi_dma_0axi_datamover_fifo__parameterized5\
    port map (
      D(12 downto 0) => sig_btt_cntr_prv(13 downto 1),
      DIBDI(0) => \^dibdi\(4),
      Din(15 downto 0) => Din(15 downto 0),
      Dout(4) => sig_curr_eof_reg,
      Dout(3) => sig_curr_btt_reg(6),
      Dout(2) => sig_curr_btt_reg(3),
      Dout(1 downto 0) => sig_curr_btt_reg(1 downto 0),
      I1 => \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I2 => I2,
      I3 => \n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I4 => n_0_sig_sm_ld_dre_cmd_i_2,
      I5 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3\,
      I6 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2\,
      I7 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3\,
      I8 => \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4\,
      O1 => O1,
      O2 => n_2_I_DRE_CNTL_FIFO,
      O3 => n_3_I_DRE_CNTL_FIFO,
      O4(3) => n_24_I_DRE_CNTL_FIFO,
      O4(2) => n_25_I_DRE_CNTL_FIFO,
      O4(1) => n_26_I_DRE_CNTL_FIFO,
      O4(0) => n_27_I_DRE_CNTL_FIFO,
      O5 => n_28_I_DRE_CNTL_FIFO,
      Q(5) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      Q(4) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      Q(3) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3]\,
      Q(2) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2]\,
      Q(1) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1]\,
      Q(0) => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0]\,
      SR(0) => SR(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_btt_cntr_prv0(12 downto 0) => sig_btt_cntr_prv0(13 downto 1),
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => sig_reset_reg,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_sm_ld_dre_cmd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4]\,
      I1 => \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5]\,
      O => n_0_sig_sm_ld_dre_cmd_i_2
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => SR(0)
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_s2mm_basic_wrap is
  port (
    O1 : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    p_3_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of axi_dma_0axi_sg_s2mm_basic_wrap is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_10_I_MSTR_SCC : STD_LOGIC;
  signal n_10_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_MSTR_SCC : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_MSTR_SCC : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_MSTR_SCC : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_MSTR_SCC : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_MSTR_SCC : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_MSTR_SCC : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_17_I_MSTR_SCC : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_MSTR_SCC : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_MSTR_SCC : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_MSTR_SCC : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_21_I_MSTR_SCC : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_MSTR_SCC : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_MSTR_SCC : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_MSTR_SCC : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_MSTR_SCC : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_MSTR_SCC : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_MSTR_SCC : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_MSTR_SCC : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_MSTR_SCC : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_MSTR_SCC : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_MSTR_SCC : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_MSTR_SCC : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_MSTR_SCC : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_MSTR_SCC : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_MSTR_SCC : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_MSTR_SCC : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_MSTR_SCC : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_MSTR_SCC : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_3_I_MSTR_SCC : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_5_I_MSTR_SCC : STD_LOGIC;
  signal n_5_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_6_I_ADDR_CNTL : STD_LOGIC;
  signal n_8_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_CMD_STATUS : STD_LOGIC;
  signal n_9_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  O1 <= \^o1\;
I_ADDR_CNTL: entity work.\axi_dma_0axi_sg_addr_cntl__parameterized0\
    port map (
      D(0) => sig_mstr2data_len(0),
      I1 => n_3_I_MSTR_SCC,
      I2 => n_8_I_MSTR_SCC,
      I3 => n_10_I_WR_DATA_CNTL,
      I4 => \^o1\,
      O1 => n_4_I_ADDR_CNTL,
      O2 => n_6_I_ADDR_CNTL,
      Q(29) => n_9_I_MSTR_SCC,
      Q(28) => n_10_I_MSTR_SCC,
      Q(27) => n_11_I_MSTR_SCC,
      Q(26) => n_12_I_MSTR_SCC,
      Q(25) => n_13_I_MSTR_SCC,
      Q(24) => n_14_I_MSTR_SCC,
      Q(23) => n_15_I_MSTR_SCC,
      Q(22) => n_16_I_MSTR_SCC,
      Q(21) => n_17_I_MSTR_SCC,
      Q(20) => n_18_I_MSTR_SCC,
      Q(19) => n_19_I_MSTR_SCC,
      Q(18) => n_20_I_MSTR_SCC,
      Q(17) => n_21_I_MSTR_SCC,
      Q(16) => n_22_I_MSTR_SCC,
      Q(15) => n_23_I_MSTR_SCC,
      Q(14) => n_24_I_MSTR_SCC,
      Q(13) => n_25_I_MSTR_SCC,
      Q(12) => n_26_I_MSTR_SCC,
      Q(11) => n_27_I_MSTR_SCC,
      Q(10) => n_28_I_MSTR_SCC,
      Q(9) => n_29_I_MSTR_SCC,
      Q(8) => n_30_I_MSTR_SCC,
      Q(7) => n_31_I_MSTR_SCC,
      Q(6) => n_32_I_MSTR_SCC,
      Q(5) => n_33_I_MSTR_SCC,
      Q(4) => n_34_I_MSTR_SCC,
      Q(3) => n_35_I_MSTR_SCC,
      Q(2) => n_36_I_MSTR_SCC,
      Q(1) => n_37_I_MSTR_SCC,
      Q(0) => n_38_I_MSTR_SCC,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(29 downto 0) => m_axi_sg_awaddr(29 downto 0),
      m_axi_sg_awburst(0) => m_axi_sg_awburst(0),
      m_axi_sg_awlen(1 downto 0) => m_axi_sg_awlen(1 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.axi_dma_0axi_sg_cmd_status
    port map (
      D(30 downto 0) => D(30 downto 0),
      E(0) => sig_load_input_cmd,
      I1 => n_4_I_ADDR_CNTL,
      I2 => \^o1\,
      I3 => n_6_I_ADDR_CNTL,
      I4 => n_5_I_MSTR_SCC,
      I5(3) => n_0_I_WR_STATUS_CNTLR,
      I5(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      O1 => n_9_I_CMD_STATUS,
      O2 => n_11_I_CMD_STATUS,
      O4 => O4,
      Q(31) => n_12_I_CMD_STATUS,
      Q(30) => n_13_I_CMD_STATUS,
      Q(29) => n_14_I_CMD_STATUS,
      Q(28) => n_15_I_CMD_STATUS,
      Q(27) => n_16_I_CMD_STATUS,
      Q(26) => n_17_I_CMD_STATUS,
      Q(25) => n_18_I_CMD_STATUS,
      Q(24) => n_19_I_CMD_STATUS,
      Q(23) => n_20_I_CMD_STATUS,
      Q(22) => n_21_I_CMD_STATUS,
      Q(21) => n_22_I_CMD_STATUS,
      Q(20) => n_23_I_CMD_STATUS,
      Q(19) => n_24_I_CMD_STATUS,
      Q(18) => n_25_I_CMD_STATUS,
      Q(17) => n_26_I_CMD_STATUS,
      Q(16) => n_27_I_CMD_STATUS,
      Q(15) => n_28_I_CMD_STATUS,
      Q(14) => n_29_I_CMD_STATUS,
      Q(13) => n_30_I_CMD_STATUS,
      Q(12) => n_31_I_CMD_STATUS,
      Q(11) => n_32_I_CMD_STATUS,
      Q(10) => n_33_I_CMD_STATUS,
      Q(9) => n_34_I_CMD_STATUS,
      Q(8) => n_35_I_CMD_STATUS,
      Q(7) => n_36_I_CMD_STATUS,
      Q(6) => n_37_I_CMD_STATUS,
      Q(5) => n_38_I_CMD_STATUS,
      Q(4) => n_39_I_CMD_STATUS,
      Q(3) => n_40_I_CMD_STATUS,
      Q(2) => n_41_I_CMD_STATUS,
      Q(1) => n_42_I_CMD_STATUS,
      Q(0) => n_43_I_CMD_STATUS,
      SR(0) => sig_stream_rst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.axi_dma_0axi_sg_scc_wr
    port map (
      D(0) => sig_mstr2data_len(0),
      E(0) => sig_load_input_cmd,
      I1 => n_11_I_CMD_STATUS,
      I2 => n_9_I_CMD_STATUS,
      I3 => \^o1\,
      O1 => n_3_I_MSTR_SCC,
      O2 => n_5_I_MSTR_SCC,
      O3 => n_8_I_MSTR_SCC,
      O4(29) => n_9_I_MSTR_SCC,
      O4(28) => n_10_I_MSTR_SCC,
      O4(27) => n_11_I_MSTR_SCC,
      O4(26) => n_12_I_MSTR_SCC,
      O4(25) => n_13_I_MSTR_SCC,
      O4(24) => n_14_I_MSTR_SCC,
      O4(23) => n_15_I_MSTR_SCC,
      O4(22) => n_16_I_MSTR_SCC,
      O4(21) => n_17_I_MSTR_SCC,
      O4(20) => n_18_I_MSTR_SCC,
      O4(19) => n_19_I_MSTR_SCC,
      O4(18) => n_20_I_MSTR_SCC,
      O4(17) => n_21_I_MSTR_SCC,
      O4(16) => n_22_I_MSTR_SCC,
      O4(15) => n_23_I_MSTR_SCC,
      O4(14) => n_24_I_MSTR_SCC,
      O4(13) => n_25_I_MSTR_SCC,
      O4(12) => n_26_I_MSTR_SCC,
      O4(11) => n_27_I_MSTR_SCC,
      O4(10) => n_28_I_MSTR_SCC,
      O4(9) => n_29_I_MSTR_SCC,
      O4(8) => n_30_I_MSTR_SCC,
      O4(7) => n_31_I_MSTR_SCC,
      O4(6) => n_32_I_MSTR_SCC,
      O4(5) => n_33_I_MSTR_SCC,
      O4(4) => n_34_I_MSTR_SCC,
      O4(3) => n_35_I_MSTR_SCC,
      O4(2) => n_36_I_MSTR_SCC,
      O4(1) => n_37_I_MSTR_SCC,
      O4(0) => n_38_I_MSTR_SCC,
      Q(31) => n_12_I_CMD_STATUS,
      Q(30) => n_13_I_CMD_STATUS,
      Q(29) => n_14_I_CMD_STATUS,
      Q(28) => n_15_I_CMD_STATUS,
      Q(27) => n_16_I_CMD_STATUS,
      Q(26) => n_17_I_CMD_STATUS,
      Q(25) => n_18_I_CMD_STATUS,
      Q(24) => n_19_I_CMD_STATUS,
      Q(23) => n_20_I_CMD_STATUS,
      Q(22) => n_21_I_CMD_STATUS,
      Q(21) => n_22_I_CMD_STATUS,
      Q(20) => n_23_I_CMD_STATUS,
      Q(19) => n_24_I_CMD_STATUS,
      Q(18) => n_25_I_CMD_STATUS,
      Q(17) => n_26_I_CMD_STATUS,
      Q(16) => n_27_I_CMD_STATUS,
      Q(15) => n_28_I_CMD_STATUS,
      Q(14) => n_29_I_CMD_STATUS,
      Q(13) => n_30_I_CMD_STATUS,
      Q(12) => n_31_I_CMD_STATUS,
      Q(11) => n_32_I_CMD_STATUS,
      Q(10) => n_33_I_CMD_STATUS,
      Q(9) => n_34_I_CMD_STATUS,
      Q(8) => n_35_I_CMD_STATUS,
      Q(7) => n_36_I_CMD_STATUS,
      Q(6) => n_37_I_CMD_STATUS,
      Q(5) => n_38_I_CMD_STATUS,
      Q(4) => n_39_I_CMD_STATUS,
      Q(3) => n_40_I_CMD_STATUS,
      Q(2) => n_41_I_CMD_STATUS,
      Q(1) => n_42_I_CMD_STATUS,
      Q(0) => n_43_I_CMD_STATUS,
      SR(0) => n_2_I_RESET,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_tag(0) => sig_mstr2data_tag(0),
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_RESET: entity work.axi_dma_0axi_sg_reset
    port map (
      O1 => \^o1\,
      O2(0) => n_2_I_RESET,
      SR(0) => sig_stream_rst,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error
    );
I_WR_DATA_CNTL: entity work.axi_dma_0axi_sg_wrdata_cntl
    port map (
      D(0) => D(0),
      Din(2) => sig_data2wsc_calc_err,
      Din(1) => sig_data2wsc_last_err,
      Din(0) => sig_data2wsc_cmd_cmplt,
      I1 => n_4_I_WR_STATUS_CNTLR,
      I2 => I1,
      I3 => \^o1\,
      I4 => n_9_I_WR_STATUS_CNTLR,
      O1 => n_5_I_WR_DATA_CNTL,
      O2 => n_10_I_WR_DATA_CNTL,
      O3 => O3,
      SR(0) => sig_stream_rst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_tag(0) => sig_mstr2data_tag(0),
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.axi_dma_0axi_sg_wr_status_cntl
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Din(2) => sig_data2wsc_calc_err,
      Din(1) => sig_data2wsc_last_err,
      Din(0) => sig_data2wsc_cmd_cmplt,
      I1 => \^o1\,
      I2 => n_5_I_WR_DATA_CNTL,
      O1 => n_4_I_WR_STATUS_CNTLR,
      O2 => n_9_I_WR_STATUS_CNTLR,
      SR(0) => sig_stream_rst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0blk_mem_gen_v8_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_dma_0blk_mem_gen_v8_0;

architecture STRUCTURE of axi_dma_0blk_mem_gen_v8_0 is
begin
inst_blk_mem_gen: entity work.axi_dma_0blk_mem_gen_v8_0_synth
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0blk_mem_gen_v8_0__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0blk_mem_gen_v8_0__parameterized1\ : entity is "blk_mem_gen_v8_0";
end \axi_dma_0blk_mem_gen_v8_0__parameterized1\;

architecture STRUCTURE of \axi_dma_0blk_mem_gen_v8_0__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\axi_dma_0blk_mem_gen_v8_0_synth__parameterized0\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0fifo_generator_v11_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end axi_dma_0fifo_generator_v11_0;

architecture STRUCTURE of axi_dma_0fifo_generator_v11_0 is
begin
inst_fifo_gen: entity work.axi_dma_0fifo_generator_v11_0_synth
    port map (
      D(0) => D(0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I104 => I104,
      I114 => I114,
      I2 => I2,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(32 downto 0) => O4(32 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0_synth__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0_synth__parameterized1\ : entity is "fifo_generator_v11_0_synth";
end \axi_dma_0fifo_generator_v11_0_synth__parameterized1\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0fifo_generator_top__parameterized1\
    port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_datamover is
  port (
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_ftch_sts_tready : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end axi_dma_0axi_sg_datamover;

architecture STRUCTURE of axi_dma_0axi_sg_datamover is
begin
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.axi_dma_0axi_sg_mm2s_basic_wrap
    port map (
      D(26 downto 0) => D(26 downto 0),
      O1 => s_axis_ftch_cmd_tready,
      O2 => O2,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(3 downto 0) => m_axi_sg_arlen(3 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(0) => m_axi_sg_arsize(0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.axi_dma_0axi_sg_s2mm_basic_wrap
    port map (
      D(30 downto 1) => I2(29 downto 0),
      D(0) => p_36_out_0,
      I1 => I1,
      O1 => O1,
      O3 => O3,
      O4 => O4,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_awaddr(29 downto 0) => m_axi_sg_awaddr(29 downto 0),
      m_axi_sg_awburst(0) => m_axi_sg_awburst(0),
      m_axi_sg_awlen(1 downto 0) => m_axi_sg_awlen(1 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0__parameterized3\ : entity is "fifo_generator_v11_0";
end \axi_dma_0fifo_generator_v11_0__parameterized3\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0__parameterized3\ is
begin
inst_fifo_gen: entity work.\axi_dma_0fifo_generator_v11_0_synth__parameterized1\
    port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0memory__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0memory__parameterized0\ : entity is "memory";
end \axi_dma_0memory__parameterized0\;

architecture STRUCTURE of \axi_dma_0memory__parameterized0\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.axi_dma_0blk_mem_gen_v8_0
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4 => I4,
      I5 => I5,
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0memory__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0memory__parameterized2\ : entity is "memory";
end \axi_dma_0memory__parameterized2\;

architecture STRUCTURE of \axi_dma_0memory__parameterized2\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\axi_dma_0blk_mem_gen_v8_0__parameterized1\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(6 downto 0) => I3(6 downto 0),
      I4(31 downto 0) => I4(31 downto 0),
      I5(2 downto 0) => I5(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0sync_fifo_fg is
  port (
    cntrl_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end axi_dma_0sync_fifo_fg;

architecture STRUCTURE of axi_dma_0sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.axi_dma_0fifo_generator_v11_0
    port map (
      D(0) => D(0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I104 => I104,
      I114 => I114,
      I2 => I2,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      O1 => cntrl_fifo_empty,
      O2 => O1,
      O3(0) => O2(0),
      O4(32 downto 0) => O3(32 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_cntrl_strm is
  port (
    O1 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    soft_reset_d2 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I104 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_mm2s_cntrl_tready : in STD_LOGIC
  );
end axi_dma_0axi_sg_cntrl_strm;

architecture STRUCTURE of axi_dma_0axi_sg_cntrl_strm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cntrl_fifo_empty : STD_LOGIC;
  signal cntrl_fifo_rden : STD_LOGIC;
  signal dout_i : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal follower_empty_mm2s : STD_LOGIC;
  signal follower_full_mm2s : STD_LOGIC;
  signal mm2s_stop_d1 : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\ : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal xfer_in_progress : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_empty_mm2s_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_full_mm2s_i_1\ : label is "soft_lutpair234";
begin
\GEN_SYNC_FIFO.I_CNTRL_FIFO\: entity work.axi_dma_0sync_fifo_fg
    port map (
      D(0) => D(0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I104 => I104,
      I114 => I114,
      I2 => I2,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      O1 => O1,
      O2(0) => cntrl_fifo_rden,
      O3(32 downto 0) => dout_i(32 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      cntrl_fifo_empty => cntrl_fifo_empty,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
\GEN_SYNC_FIFO.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8F8F"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => cntrl_fifo_empty,
      I2 => m_axi_sg_aresetn,
      I3 => follower_full_mm2s,
      I4 => m_axis_mm2s_cntrl_tready,
      O => \n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1\
    );
\GEN_SYNC_FIFO.follower_empty_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1\,
      Q => follower_empty_mm2s,
      R => \<const0>\
    );
\GEN_SYNC_FIFO.follower_full_mm2s_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040F040"
    )
    port map (
      I0 => cntrl_fifo_empty,
      I1 => follower_empty_mm2s,
      I2 => m_axi_sg_aresetn,
      I3 => follower_full_mm2s,
      I4 => m_axis_mm2s_cntrl_tready,
      O => \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\
    );
\GEN_SYNC_FIFO.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\,
      Q => follower_full_mm2s,
      R => \<const0>\
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(0),
      Q => m_axis_mm2s_cntrl_tdata(0),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(10),
      Q => m_axis_mm2s_cntrl_tdata(10),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(11),
      Q => m_axis_mm2s_cntrl_tdata(11),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(12),
      Q => m_axis_mm2s_cntrl_tdata(12),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(13),
      Q => m_axis_mm2s_cntrl_tdata(13),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(14),
      Q => m_axis_mm2s_cntrl_tdata(14),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(15),
      Q => m_axis_mm2s_cntrl_tdata(15),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(16),
      Q => m_axis_mm2s_cntrl_tdata(16),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(17),
      Q => m_axis_mm2s_cntrl_tdata(17),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(18),
      Q => m_axis_mm2s_cntrl_tdata(18),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(19),
      Q => m_axis_mm2s_cntrl_tdata(19),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(1),
      Q => m_axis_mm2s_cntrl_tdata(1),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(20),
      Q => m_axis_mm2s_cntrl_tdata(20),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(21),
      Q => m_axis_mm2s_cntrl_tdata(21),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(22),
      Q => m_axis_mm2s_cntrl_tdata(22),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(23),
      Q => m_axis_mm2s_cntrl_tdata(23),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(24),
      Q => m_axis_mm2s_cntrl_tdata(24),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(25),
      Q => m_axis_mm2s_cntrl_tdata(25),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(26),
      Q => m_axis_mm2s_cntrl_tdata(26),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(27),
      Q => m_axis_mm2s_cntrl_tdata(27),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(28),
      Q => m_axis_mm2s_cntrl_tdata(28),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(29),
      Q => m_axis_mm2s_cntrl_tdata(29),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(2),
      Q => m_axis_mm2s_cntrl_tdata(2),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(30),
      Q => m_axis_mm2s_cntrl_tdata(30),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(31),
      Q => m_axis_mm2s_cntrl_tdata(31),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(32),
      Q => p_0_in4_in,
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(3),
      Q => m_axis_mm2s_cntrl_tdata(3),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(4),
      Q => m_axis_mm2s_cntrl_tdata(4),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(5),
      Q => m_axis_mm2s_cntrl_tdata(5),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(6),
      Q => m_axis_mm2s_cntrl_tdata(6),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(7),
      Q => m_axis_mm2s_cntrl_tdata(7),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(8),
      Q => m_axis_mm2s_cntrl_tdata(8),
      R => I1(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(9),
      Q => m_axis_mm2s_cntrl_tdata(9),
      R => I1(0)
    );
\GEN_SYNC_FIFO.mm2s_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => mm2s_cntrl_strm_stop,
      Q => mm2s_stop_d1,
      R => I1(0)
    );
\GEN_SYNC_FIFO.xfer_in_progress_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404EE2EEEEEEEEE"
    )
    port map (
      I0 => follower_full_mm2s,
      I1 => xfer_in_progress,
      I2 => mm2s_cntrl_strm_stop,
      I3 => mm2s_stop_d1,
      I4 => p_0_in4_in,
      I5 => m_axis_mm2s_cntrl_tready,
      O => \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\
    );
\GEN_SYNC_FIFO.xfer_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\,
      Q => xfer_in_progress,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axis_mm2s_cntrl_tlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA00C0"
    )
    port map (
      I0 => follower_full_mm2s,
      I1 => xfer_in_progress,
      I2 => mm2s_cntrl_strm_stop,
      I3 => mm2s_stop_d1,
      I4 => p_0_in4_in,
      O => m_axis_mm2s_cntrl_tlast
    );
m_axis_mm2s_cntrl_tvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008A88"
    )
    port map (
      I0 => xfer_in_progress,
      I1 => I74,
      I2 => soft_reset_d2,
      I3 => soft_reset_d1,
      I4 => mm2s_stop_d1,
      I5 => follower_full_mm2s,
      O => m_axis_mm2s_cntrl_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_ramfifo__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0fifo_generator_ramfifo__parameterized0\ is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_11_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_11_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_19_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_1_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_25_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_3_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_data_fifo_wr_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_dfifo_cmd_cmplt_out : STD_LOGIC;
begin
  DOBDO(4 downto 0) <= \^dobdo\(4 downto 0);
  O1 <= \^o1\;
  sig_data_fifo_wr_cnt(0) <= \^sig_data_fifo_wr_cnt\(0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0rd_logic__parameterized0_21\
    port map (
      DOBDO(1) => sig_dfifo_cmd_cmplt_out,
      DOBDO(0) => \^dobdo\(4),
      E(0) => \^o1\,
      I1 => I1,
      I2(6 downto 0) => p_8_out(6 downto 0),
      I3(2 downto 0) => Q(2 downto 0),
      I4 => \n_1_gntv_or_sync_fifo.gl0.wr\,
      I5 => \n_11_gntv_or_sync_fifo.gl0.wr\,
      I6 => \n_3_gntv_or_sync_fifo.gl0.wr\,
      I7(0) => E(0),
      I8(0) => I4(0),
      O1 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      O10 => O7,
      O11 => \n_25_gntv_or_sync_fifo.gl0.rd\,
      O2 => O2,
      O3 => \n_2_gntv_or_sync_fifo.gl0.rd\,
      O4 => O3,
      O5 => \n_11_gntv_or_sync_fifo.gl0.rd\,
      O6(5 downto 1) => rd_pntr_plus1(6 downto 2),
      O6(0) => rd_pntr_plus1(0),
      O7 => \n_19_gntv_or_sync_fifo.gl0.rd\,
      O8 => O5,
      O9 => O6,
      Q(6 downto 0) => p_19_out(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => \^sig_data_fifo_wr_cnt\(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0wr_logic__parameterized0_22\
    port map (
      E(0) => E(0),
      I1 => \^o1\,
      I2 => \n_11_gntv_or_sync_fifo.gl0.rd\,
      I3 => I2,
      I4 => \n_25_gntv_or_sync_fifo.gl0.rd\,
      I5 => I3,
      O1 => \n_1_gntv_or_sync_fifo.gl0.wr\,
      O2 => \n_3_gntv_or_sync_fifo.gl0.wr\,
      O3(6 downto 0) => p_8_out(6 downto 0),
      O4 => O4,
      O5 => \n_11_gntv_or_sync_fifo.gl0.wr\,
      O6(5 downto 1) => rd_pntr_plus1(6 downto 2),
      O6(0) => rd_pntr_plus1(0),
      Q(6 downto 0) => p_19_out(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => \^sig_data_fifo_wr_cnt\(0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0memory__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5) => sig_dfifo_cmd_cmplt_out,
      DOBDO(4 downto 0) => \^dobdo\(4 downto 0),
      E(0) => E(0),
      I1 => \n_19_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_2_gntv_or_sync_fifo.gl0.rd\,
      I3(6 downto 0) => p_8_out(6 downto 0),
      I4 => I1,
      I5 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      O8 => O8,
      Q(6 downto 0) => p_19_out(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_ramfifo__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0fifo_generator_ramfifo__parameterized2\ is
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_7_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_1_in\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  p_1_in <= \^p_1_in\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0rd_logic__parameterized0\
    port map (
      I1(6 downto 0) => p_8_out(6 downto 0),
      O1(6 downto 0) => p_19_out(6 downto 0),
      O2 => \n_7_gntv_or_sync_fifo.gl0.rd\,
      O3 => O1,
      O4 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      O5 => O2,
      Q(6 downto 0) => wr_pntr_plus1(6 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => \^p_1_in\,
      p_4_out => p_4_out,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0wr_logic__parameterized0\
    port map (
      E(0) => E(0),
      O1(6 downto 0) => p_8_out(6 downto 0),
      Q(6 downto 0) => wr_pntr_plus1(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => \^p_1_in\,
      ram_full_comb => \gwss.wsts/ram_full_comb\
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0memory__parameterized2\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1 => \n_7_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      I3(6 downto 0) => p_8_out(6 downto 0),
      I4(31 downto 0) => Q(31 downto 0),
      I5(2 downto 0) => I1(2 downto 0),
      O3(2 downto 0) => O3(2 downto 0),
      Q(6 downto 0) => p_19_out(6 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0sync_fifo_fg__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0sync_fifo_fg__parameterized1\ : entity is "sync_fifo_fg";
end \axi_dma_0sync_fifo_fg__parameterized1\;

architecture STRUCTURE of \axi_dma_0sync_fifo_fg__parameterized1\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0fifo_generator_v11_0__parameterized3\
    port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O2,
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_sfifo_autord__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \axi_dma_0axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \axi_dma_0axi_datamover_sfifo_autord__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
  signal \n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0sync_fifo_fg__parameterized1\
    port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O2,
      O3 => \n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => Q(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_queue is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 72 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 83 downto 0 );
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O6 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_ftch_queue_empty : out STD_LOGIC;
    O22 : out STD_LOGIC;
    in00 : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 64 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I77 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I72 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I78 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I73 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sof_ftch_desc : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I74 : in STD_LOGIC;
    soft_reset_d2 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I104 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    queue_rden_new : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    queue_rden2_new : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    I75 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_sg_ftch_queue;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_queue is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^ch1_ftch_pause\ : STD_LOGIC;
  signal \^ch1_ftch_queue_empty\ : STD_LOGIC;
  signal ftch_tdata_new : STD_LOGIC_VECTOR ( 90 downto 65 );
  signal \n_0_GEN_MM2S.queue_empty_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_full_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_S2MM.queue_empty2_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_S2MM.queue_full2_new_i_1\ : STD_LOGIC;
  signal n_0_sof_ftch_desc_del1_i_1 : STD_LOGIC;
  signal queue_dout2_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout2_valid : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of queue_dout2_valid : signal is true;
  signal queue_dout_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout_valid : signal is true;
  signal queue_wren2_new : STD_LOGIC;
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal reg2 : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal sof_ftch_desc_del1 : STD_LOGIC;
  attribute keep : string;
  attribute keep of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "yes";
  attribute keep of \GEN_MM2S.queue_dout_valid_reg\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[0]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[10]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[11]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[12]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[13]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[14]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[15]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[16]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[17]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[18]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[19]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[1]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[20]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[21]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[22]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[23]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[24]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[25]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[26]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[27]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[28]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[29]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[2]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[30]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[31]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[32]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[33]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[34]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[35]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[36]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[37]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[38]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[39]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[3]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[40]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[41]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[42]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[43]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[44]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[45]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[46]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[47]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[48]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[49]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[4]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[50]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[51]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[52]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[53]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[54]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[55]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[56]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[57]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[58]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[59]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[5]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[60]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[61]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[62]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[63]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[64]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[65]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[66]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[67]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[68]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[69]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[6]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[70]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[71]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[72]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[73]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[74]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[75]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[76]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[77]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[78]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[79]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[7]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[80]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[81]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[82]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[83]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[84]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[85]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[86]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[87]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[88]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[89]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[8]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[90]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_new_reg[9]\ : label is "yes";
  attribute keep of \GEN_S2MM.queue_dout2_valid_reg\ : label is "yes";
begin
  O22 <= \^o22\;
  O6 <= \^o6\;
  ch1_ftch_pause <= \^ch1_ftch_pause\;
  ch1_ftch_queue_empty <= \^ch1_ftch_queue_empty\;
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(4),
      I1 => I77,
      I2 => s_axi_lite_wdata(4),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(69),
      O => O19(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(4),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(69),
      I4 => I78,
      I5 => p_4_out(4),
      O => O21(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(5),
      I1 => I77,
      I2 => s_axi_lite_wdata(5),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(70),
      O => O19(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(5),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(70),
      I4 => I78,
      I5 => p_4_out(5),
      O => O21(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(6),
      I1 => I77,
      I2 => s_axi_lite_wdata(6),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(71),
      O => O19(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(6),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(71),
      I4 => I78,
      I5 => p_4_out(6),
      O => O21(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(7),
      I1 => I77,
      I2 => s_axi_lite_wdata(7),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(72),
      O => O19(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(7),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(72),
      I4 => I78,
      I5 => p_4_out(7),
      O => O21(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(8),
      I1 => I77,
      I2 => s_axi_lite_wdata(8),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(73),
      O => O19(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(8),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(73),
      I4 => I78,
      I5 => p_4_out(8),
      O => O21(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(9),
      I1 => I77,
      I2 => s_axi_lite_wdata(9),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(74),
      O => O19(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(9),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(74),
      I4 => I78,
      I5 => p_4_out(9),
      O => O21(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(10),
      I1 => I77,
      I2 => s_axi_lite_wdata(10),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(75),
      O => O19(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(10),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(75),
      I4 => I78,
      I5 => p_4_out(10),
      O => O21(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(11),
      I1 => I77,
      I2 => s_axi_lite_wdata(11),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(76),
      O => O19(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(11),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(76),
      I4 => I78,
      I5 => p_4_out(11),
      O => O21(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(12),
      I1 => I77,
      I2 => s_axi_lite_wdata(12),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(77),
      O => O19(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(12),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(77),
      I4 => I78,
      I5 => p_4_out(12),
      O => O21(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(13),
      I1 => I77,
      I2 => s_axi_lite_wdata(13),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(78),
      O => O19(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(13),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(78),
      I4 => I78,
      I5 => p_4_out(13),
      O => O21(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(14),
      I1 => I77,
      I2 => s_axi_lite_wdata(14),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(79),
      O => O19(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(14),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(79),
      I4 => I78,
      I5 => p_4_out(14),
      O => O21(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(15),
      I1 => I77,
      I2 => s_axi_lite_wdata(15),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(80),
      O => O19(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(80),
      I4 => I78,
      I5 => p_4_out(15),
      O => O21(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(16),
      I1 => I77,
      I2 => s_axi_lite_wdata(16),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(81),
      O => O19(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(16),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(81),
      I4 => I78,
      I5 => p_4_out(16),
      O => O21(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(17),
      I1 => I77,
      I2 => s_axi_lite_wdata(17),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(82),
      O => O19(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(17),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(82),
      I4 => I78,
      I5 => p_4_out(17),
      O => O21(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(18),
      I1 => I77,
      I2 => s_axi_lite_wdata(18),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(83),
      O => O19(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(83),
      I4 => I78,
      I5 => p_4_out(18),
      O => O21(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(19),
      I1 => I77,
      I2 => s_axi_lite_wdata(19),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(84),
      O => O19(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(19),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(84),
      I4 => I78,
      I5 => p_4_out(19),
      O => O21(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(20),
      I1 => I77,
      I2 => s_axi_lite_wdata(20),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(85),
      O => O19(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(20),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(85),
      I4 => I78,
      I5 => p_4_out(20),
      O => O21(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(21),
      I1 => I77,
      I2 => s_axi_lite_wdata(21),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(86),
      O => O19(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(21),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(86),
      I4 => I78,
      I5 => p_4_out(21),
      O => O21(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(22),
      I1 => I77,
      I2 => s_axi_lite_wdata(22),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(87),
      O => O19(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(22),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(87),
      I4 => I78,
      I5 => p_4_out(22),
      O => O21(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(23),
      I1 => I77,
      I2 => s_axi_lite_wdata(23),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(88),
      O => O19(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(23),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(88),
      I4 => I78,
      I5 => p_4_out(23),
      O => O21(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(24),
      I1 => I77,
      I2 => s_axi_lite_wdata(24),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(89),
      O => O19(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(24),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(89),
      I4 => I78,
      I5 => p_4_out(24),
      O => O21(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(25),
      I1 => I77,
      I2 => s_axi_lite_wdata(25),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(90),
      O => O19(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(25),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(90),
      I4 => I78,
      I5 => p_4_out(25),
      O => O21(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(0),
      I1 => I77,
      I2 => s_axi_lite_wdata(0),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(65),
      O => O19(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(0),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(65),
      I4 => I78,
      I5 => p_4_out(0),
      O => O21(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(1),
      I1 => I77,
      I2 => s_axi_lite_wdata(1),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(66),
      O => O19(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(1),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(66),
      I4 => I78,
      I5 => p_4_out(1),
      O => O21(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(2),
      I1 => I77,
      I2 => s_axi_lite_wdata(2),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(67),
      O => O19(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(2),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(67),
      I4 => I78,
      I5 => p_4_out(2),
      O => O21(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(3),
      I1 => I77,
      I2 => s_axi_lite_wdata(3),
      I3 => I72,
      I4 => queue_dout_valid,
      I5 => queue_dout_new(68),
      O => O19(3)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(3),
      I1 => s2mm_run_stop_del,
      I2 => queue_dout2_valid,
      I3 => queue_dout2_new(68),
      I4 => I78,
      I5 => p_4_out(3),
      O => O21(3)
    );
\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM\: entity work.axi_dma_0axi_sg_cntrl_strm
    port map (
      D(0) => D(26),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I1(0) => I1(0),
      I104 => I104,
      I114 => I114,
      I2 => \^o6\,
      I3(32 downto 0) => I3(32 downto 0),
      I73 => I73,
      I74 => I74,
      O1 => p_0_out,
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O7 => O7,
      O8(6 downto 0) => O8(6 downto 0),
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      ch2_ftch_active => ch2_ftch_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      \out\(3 downto 0) => \out\(3 downto 0),
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d2 => soft_reset_d2
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(0),
      Q => queue_dout_new(0),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(10),
      Q => queue_dout_new(10),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(11),
      Q => queue_dout_new(11),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(12),
      Q => queue_dout_new(12),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(13),
      Q => queue_dout_new(13),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(14),
      Q => queue_dout_new(14),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(15),
      Q => queue_dout_new(15),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(16),
      Q => queue_dout_new(16),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(17),
      Q => queue_dout_new(17),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(18),
      Q => queue_dout_new(18),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(19),
      Q => queue_dout_new(19),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(1),
      Q => queue_dout_new(1),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(20),
      Q => queue_dout_new(20),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(21),
      Q => queue_dout_new(21),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(22),
      Q => queue_dout_new(22),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(23),
      Q => queue_dout_new(23),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(24),
      Q => queue_dout_new(24),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(25),
      Q => queue_dout_new(25),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(26),
      Q => queue_dout_new(26),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(27),
      Q => queue_dout_new(27),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(28),
      Q => queue_dout_new(28),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(29),
      Q => queue_dout_new(29),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(2),
      Q => queue_dout_new(2),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(30),
      Q => queue_dout_new(30),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(31),
      Q => queue_dout_new(31),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(32),
      Q => queue_dout_new(32),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(33),
      Q => queue_dout_new(33),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(34),
      Q => queue_dout_new(34),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(35),
      Q => queue_dout_new(35),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(36),
      Q => queue_dout_new(36),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(37),
      Q => queue_dout_new(37),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(38),
      Q => queue_dout_new(38),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(39),
      Q => queue_dout_new(39),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(3),
      Q => queue_dout_new(3),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(40),
      Q => queue_dout_new(40),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(41),
      Q => queue_dout_new(41),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(42),
      Q => queue_dout_new(42),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(43),
      Q => queue_dout_new(43),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(44),
      Q => queue_dout_new(44),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(45),
      Q => queue_dout_new(45),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(46),
      Q => queue_dout_new(46),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(47),
      Q => queue_dout_new(47),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(48),
      Q => queue_dout_new(48),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(49),
      Q => queue_dout_new(49),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(4),
      Q => queue_dout_new(4),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(50),
      Q => queue_dout_new(50),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(51),
      Q => queue_dout_new(51),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(52),
      Q => queue_dout_new(52),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(53),
      Q => queue_dout_new(53),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(54),
      Q => queue_dout_new(54),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(55),
      Q => queue_dout_new(55),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(56),
      Q => queue_dout_new(56),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(57),
      Q => queue_dout_new(57),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(58),
      Q => queue_dout_new(58),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(59),
      Q => queue_dout_new(59),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(5),
      Q => queue_dout_new(5),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(60),
      Q => queue_dout_new(60),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(61),
      Q => queue_dout_new(61),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(62),
      Q => queue_dout_new(62),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(63),
      Q => queue_dout_new(63),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(64),
      Q => queue_dout_new(64),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(65),
      Q => queue_dout_new(65),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(66),
      Q => queue_dout_new(66),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(67),
      Q => queue_dout_new(67),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(68),
      Q => queue_dout_new(68),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(69),
      Q => queue_dout_new(69),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(6),
      Q => queue_dout_new(6),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(70),
      Q => queue_dout_new(70),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(71),
      Q => queue_dout_new(71),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(72),
      Q => queue_dout_new(72),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(73),
      Q => queue_dout_new(73),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(74),
      Q => queue_dout_new(74),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(75),
      Q => queue_dout_new(75),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(76),
      Q => queue_dout_new(76),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(77),
      Q => queue_dout_new(77),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(78),
      Q => queue_dout_new(78),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(79),
      Q => queue_dout_new(79),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(7),
      Q => queue_dout_new(7),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(80),
      Q => queue_dout_new(80),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(81),
      Q => queue_dout_new(81),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(82),
      Q => queue_dout_new(82),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(83),
      Q => queue_dout_new(83),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(84),
      Q => queue_dout_new(84),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(85),
      Q => queue_dout_new(85),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(86),
      Q => queue_dout_new(86),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(87),
      Q => queue_dout_new(87),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(88),
      Q => queue_dout_new(88),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(89),
      Q => queue_dout_new(89),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(8),
      Q => queue_dout_new(8),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(90),
      Q => queue_dout_new(90),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(9),
      Q => queue_dout_new(9),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I68,
      Q => queue_dout_valid,
      R => \<const0>\
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => queue_wren_new,
      I1 => \^ch1_ftch_queue_empty\,
      I2 => queue_rden_new,
      I3 => queue_sinit,
      O => \n_0_GEN_MM2S.queue_empty_new_i_1\
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MM2S.queue_empty_new_i_1\,
      Q => \^ch1_ftch_queue_empty\,
      R => \<const0>\
    );
\GEN_MM2S.queue_full_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
    port map (
      I0 => \^ch1_ftch_pause\,
      I1 => D(26),
      I2 => I2,
      I3 => in00,
      I4 => queue_rden_new,
      I5 => queue_sinit,
      O => \n_0_GEN_MM2S.queue_full_new_i_1\
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MM2S.queue_full_new_i_1\,
      Q => \^ch1_ftch_pause\,
      R => \<const0>\
    );
\GEN_MM2S.reg1[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => in00,
      I1 => I2,
      I2 => D(26),
      I3 => \^ch1_ftch_pause\,
      O => queue_wren_new
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(0),
      Q => reg1(0),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(10),
      Q => reg1(10),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(11),
      Q => reg1(11),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(12),
      Q => reg1(12),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(13),
      Q => reg1(13),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(14),
      Q => reg1(14),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(15),
      Q => reg1(15),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(16),
      Q => reg1(16),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(17),
      Q => reg1(17),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(18),
      Q => reg1(18),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(19),
      Q => reg1(19),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(1),
      Q => reg1(1),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(20),
      Q => reg1(20),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(21),
      Q => reg1(21),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(22),
      Q => reg1(22),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(23),
      Q => reg1(23),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(24),
      Q => reg1(24),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(25),
      Q => reg1(25),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(26),
      Q => reg1(26),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(27),
      Q => reg1(27),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(28),
      Q => reg1(28),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(29),
      Q => reg1(29),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(2),
      Q => reg1(2),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(30),
      Q => reg1(30),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(31),
      Q => reg1(31),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(32),
      Q => reg1(32),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(33),
      Q => reg1(33),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(34),
      Q => reg1(34),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(35),
      Q => reg1(35),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(36),
      Q => reg1(36),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(37),
      Q => reg1(37),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(38),
      Q => reg1(38),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(39),
      Q => reg1(39),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(3),
      Q => reg1(3),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(40),
      Q => reg1(40),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(41),
      Q => reg1(41),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(42),
      Q => reg1(42),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(43),
      Q => reg1(43),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(44),
      Q => reg1(44),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(45),
      Q => reg1(45),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(46),
      Q => reg1(46),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(47),
      Q => reg1(47),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(48),
      Q => reg1(48),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(49),
      Q => reg1(49),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(4),
      Q => reg1(4),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(50),
      Q => reg1(50),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(51),
      Q => reg1(51),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(52),
      Q => reg1(52),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(53),
      Q => reg1(53),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(54),
      Q => reg1(54),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(55),
      Q => reg1(55),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(56),
      Q => reg1(56),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(57),
      Q => reg1(57),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(58),
      Q => reg1(58),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(59),
      Q => reg1(59),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(5),
      Q => reg1(5),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(60),
      Q => reg1(60),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(61),
      Q => reg1(61),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(62),
      Q => reg1(62),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(63),
      Q => reg1(63),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(64),
      Q => reg1(64),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(65),
      Q => reg1(65),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(66),
      Q => reg1(66),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(67),
      Q => reg1(67),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(68),
      Q => reg1(68),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(69),
      Q => reg1(69),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(6),
      Q => reg1(6),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(70),
      Q => reg1(70),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(71),
      Q => reg1(71),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(72),
      Q => reg1(72),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(73),
      Q => reg1(73),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(74),
      Q => reg1(74),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(75),
      Q => reg1(75),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(76),
      Q => reg1(76),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(77),
      Q => reg1(77),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(78),
      Q => reg1(78),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(79),
      Q => reg1(79),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(7),
      Q => reg1(7),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(80),
      Q => reg1(80),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(81),
      Q => reg1(81),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(82),
      Q => reg1(82),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(83),
      Q => reg1(83),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(84),
      Q => reg1(84),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(85),
      Q => reg1(85),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(86),
      Q => reg1(86),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(87),
      Q => reg1(87),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(88),
      Q => reg1(88),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(89),
      Q => reg1(89),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(8),
      Q => reg1(8),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(90),
      Q => reg1(90),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => in0(9),
      Q => reg1(9),
      R => queue_sinit
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04040"
    )
    port map (
      I0 => queue_dout_new(64),
      I1 => queue_dout_valid,
      I2 => mm2s_scndry_resetn,
      I3 => s_axis_mm2s_cmd_tready,
      I4 => s_axis_mm2s_cmd_tvalid_split,
      O => O56
    );
\GEN_S2MM.queue_dout2_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(0),
      Q => queue_dout2_new(0),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(10),
      Q => queue_dout2_new(10),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(11),
      Q => queue_dout2_new(11),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(12),
      Q => queue_dout2_new(12),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(13),
      Q => queue_dout2_new(13),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(14),
      Q => queue_dout2_new(14),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(15),
      Q => queue_dout2_new(15),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(16),
      Q => queue_dout2_new(16),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(17),
      Q => queue_dout2_new(17),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(18),
      Q => queue_dout2_new(18),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(19),
      Q => queue_dout2_new(19),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(1),
      Q => queue_dout2_new(1),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(20),
      Q => queue_dout2_new(20),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(21),
      Q => queue_dout2_new(21),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(22),
      Q => queue_dout2_new(22),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(23),
      Q => queue_dout2_new(23),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(24),
      Q => queue_dout2_new(24),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(25),
      Q => queue_dout2_new(25),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(26),
      Q => queue_dout2_new(26),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(27),
      Q => queue_dout2_new(27),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(28),
      Q => queue_dout2_new(28),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(29),
      Q => queue_dout2_new(29),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(2),
      Q => queue_dout2_new(2),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(30),
      Q => queue_dout2_new(30),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(31),
      Q => queue_dout2_new(31),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(32),
      Q => queue_dout2_new(32),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(33),
      Q => queue_dout2_new(33),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(34),
      Q => queue_dout2_new(34),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(35),
      Q => queue_dout2_new(35),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(36),
      Q => queue_dout2_new(36),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(37),
      Q => queue_dout2_new(37),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(38),
      Q => queue_dout2_new(38),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(39),
      Q => queue_dout2_new(39),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(3),
      Q => queue_dout2_new(3),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(40),
      Q => queue_dout2_new(40),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(41),
      Q => queue_dout2_new(41),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(42),
      Q => queue_dout2_new(42),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(43),
      Q => queue_dout2_new(43),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(44),
      Q => queue_dout2_new(44),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(45),
      Q => queue_dout2_new(45),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(46),
      Q => queue_dout2_new(46),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(47),
      Q => queue_dout2_new(47),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(48),
      Q => queue_dout2_new(48),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(49),
      Q => queue_dout2_new(49),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(4),
      Q => queue_dout2_new(4),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(50),
      Q => queue_dout2_new(50),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(51),
      Q => queue_dout2_new(51),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(52),
      Q => queue_dout2_new(52),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(53),
      Q => queue_dout2_new(53),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(54),
      Q => queue_dout2_new(54),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(55),
      Q => queue_dout2_new(55),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(56),
      Q => queue_dout2_new(56),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(57),
      Q => queue_dout2_new(57),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(58),
      Q => queue_dout2_new(58),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(59),
      Q => queue_dout2_new(59),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(5),
      Q => queue_dout2_new(5),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(60),
      Q => queue_dout2_new(60),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(61),
      Q => queue_dout2_new(61),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(62),
      Q => queue_dout2_new(62),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(63),
      Q => queue_dout2_new(63),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(64),
      Q => queue_dout2_new(64),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(65),
      Q => queue_dout2_new(65),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(66),
      Q => queue_dout2_new(66),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(67),
      Q => queue_dout2_new(67),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(68),
      Q => queue_dout2_new(68),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(69),
      Q => queue_dout2_new(69),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(6),
      Q => queue_dout2_new(6),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(70),
      Q => queue_dout2_new(70),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(71),
      Q => queue_dout2_new(71),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(72),
      Q => queue_dout2_new(72),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(73),
      Q => queue_dout2_new(73),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(74),
      Q => queue_dout2_new(74),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(75),
      Q => queue_dout2_new(75),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(76),
      Q => queue_dout2_new(76),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(77),
      Q => queue_dout2_new(77),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(78),
      Q => queue_dout2_new(78),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(79),
      Q => queue_dout2_new(79),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(7),
      Q => queue_dout2_new(7),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(80),
      Q => queue_dout2_new(80),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(81),
      Q => queue_dout2_new(81),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(82),
      Q => queue_dout2_new(82),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(83),
      Q => queue_dout2_new(83),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(84),
      Q => queue_dout2_new(84),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(85),
      Q => queue_dout2_new(85),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(86),
      Q => queue_dout2_new(86),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(87),
      Q => queue_dout2_new(87),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(88),
      Q => queue_dout2_new(88),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(89),
      Q => queue_dout2_new(89),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(8),
      Q => queue_dout2_new(8),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(90),
      Q => queue_dout2_new(90),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(9),
      Q => queue_dout2_new(9),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I69,
      Q => queue_dout2_valid,
      R => \<const0>\
    );
\GEN_S2MM.queue_empty2_new_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => queue_wren2_new,
      I1 => \^o22\,
      I2 => queue_rden2_new,
      I3 => queue_sinit2,
      O => \n_0_GEN_S2MM.queue_empty2_new_i_1\
    );
\GEN_S2MM.queue_empty2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_S2MM.queue_empty2_new_i_1\,
      Q => \^o22\,
      R => \<const0>\
    );
\GEN_S2MM.queue_full2_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ECCC"
    )
    port map (
      I0 => ch2_ftch_active,
      I1 => \^o6\,
      I2 => I2,
      I3 => in00,
      I4 => queue_rden2_new,
      I5 => queue_sinit2,
      O => \n_0_GEN_S2MM.queue_full2_new_i_1\
    );
\GEN_S2MM.queue_full2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_S2MM.queue_full2_new_i_1\,
      Q => \^o6\,
      R => \<const0>\
    );
\GEN_S2MM.reg2[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => in00,
      I1 => I2,
      I2 => \^o6\,
      I3 => ch2_ftch_active,
      O => queue_wren2_new
    );
\GEN_S2MM.reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(0),
      Q => reg2(0),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(10),
      Q => reg2(10),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(11),
      Q => reg2(11),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(12),
      Q => reg2(12),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(13),
      Q => reg2(13),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(14),
      Q => reg2(14),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(15),
      Q => reg2(15),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(16),
      Q => reg2(16),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(17),
      Q => reg2(17),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(18),
      Q => reg2(18),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(19),
      Q => reg2(19),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(1),
      Q => reg2(1),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(20),
      Q => reg2(20),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(21),
      Q => reg2(21),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(22),
      Q => reg2(22),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(23),
      Q => reg2(23),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(24),
      Q => reg2(24),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(25),
      Q => reg2(25),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(26),
      Q => reg2(26),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(27),
      Q => reg2(27),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(28),
      Q => reg2(28),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(29),
      Q => reg2(29),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(2),
      Q => reg2(2),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(30),
      Q => reg2(30),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(31),
      Q => reg2(31),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(32),
      Q => reg2(32),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(33),
      Q => reg2(33),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(34),
      Q => reg2(34),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(35),
      Q => reg2(35),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(36),
      Q => reg2(36),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(37),
      Q => reg2(37),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(38),
      Q => reg2(38),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(39),
      Q => reg2(39),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(3),
      Q => reg2(3),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(40),
      Q => reg2(40),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(41),
      Q => reg2(41),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(42),
      Q => reg2(42),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(43),
      Q => reg2(43),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(44),
      Q => reg2(44),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(45),
      Q => reg2(45),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(46),
      Q => reg2(46),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(47),
      Q => reg2(47),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(48),
      Q => reg2(48),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(49),
      Q => reg2(49),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(4),
      Q => reg2(4),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(50),
      Q => reg2(50),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(51),
      Q => reg2(51),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(52),
      Q => reg2(52),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(53),
      Q => reg2(53),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(54),
      Q => reg2(54),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(55),
      Q => reg2(55),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(56),
      Q => reg2(56),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(57),
      Q => reg2(57),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(58),
      Q => reg2(58),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(59),
      Q => reg2(59),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(5),
      Q => reg2(5),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(60),
      Q => reg2(60),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(61),
      Q => reg2(61),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(62),
      Q => reg2(62),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(63),
      Q => reg2(63),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(64),
      Q => reg2(64),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(65),
      Q => reg2(65),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(66),
      Q => reg2(66),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(67),
      Q => reg2(67),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(68),
      Q => reg2(68),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(69),
      Q => reg2(69),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(6),
      Q => reg2(6),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(70),
      Q => reg2(70),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(71),
      Q => reg2(71),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(72),
      Q => reg2(72),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(73),
      Q => reg2(73),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(74),
      Q => reg2(74),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(75),
      Q => reg2(75),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(76),
      Q => reg2(76),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(77),
      Q => reg2(77),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(78),
      Q => reg2(78),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(79),
      Q => reg2(79),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(7),
      Q => reg2(7),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(80),
      Q => reg2(80),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(81),
      Q => reg2(81),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(82),
      Q => reg2(82),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(83),
      Q => reg2(83),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(84),
      Q => reg2(84),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(85),
      Q => reg2(85),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(86),
      Q => reg2(86),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(87),
      Q => reg2(87),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(88),
      Q => reg2(88),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(89),
      Q => reg2(89),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(8),
      Q => reg2(8),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(90),
      Q => reg2(90),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => in0(9),
      Q => reg2(9),
      R => queue_sinit2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(4),
      Q => ftch_tdata_new(69),
      R => I1(0)
    );
\current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(5),
      Q => ftch_tdata_new(70),
      R => I1(0)
    );
\current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(6),
      Q => ftch_tdata_new(71),
      R => I1(0)
    );
\current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(7),
      Q => ftch_tdata_new(72),
      R => I1(0)
    );
\current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(8),
      Q => ftch_tdata_new(73),
      R => I1(0)
    );
\current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(9),
      Q => ftch_tdata_new(74),
      R => I1(0)
    );
\current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(10),
      Q => ftch_tdata_new(75),
      R => I1(0)
    );
\current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(11),
      Q => ftch_tdata_new(76),
      R => I1(0)
    );
\current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(12),
      Q => ftch_tdata_new(77),
      R => I1(0)
    );
\current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(13),
      Q => ftch_tdata_new(78),
      R => I1(0)
    );
\current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(14),
      Q => ftch_tdata_new(79),
      R => I1(0)
    );
\current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(15),
      Q => ftch_tdata_new(80),
      R => I1(0)
    );
\current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(16),
      Q => ftch_tdata_new(81),
      R => I1(0)
    );
\current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(17),
      Q => ftch_tdata_new(82),
      R => I1(0)
    );
\current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(18),
      Q => ftch_tdata_new(83),
      R => I1(0)
    );
\current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(19),
      Q => ftch_tdata_new(84),
      R => I1(0)
    );
\current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(20),
      Q => ftch_tdata_new(85),
      R => I1(0)
    );
\current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(21),
      Q => ftch_tdata_new(86),
      R => I1(0)
    );
\current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(22),
      Q => ftch_tdata_new(87),
      R => I1(0)
    );
\current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(23),
      Q => ftch_tdata_new(88),
      R => I1(0)
    );
\current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(24),
      Q => ftch_tdata_new(89),
      R => I1(0)
    );
\current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(25),
      Q => ftch_tdata_new(90),
      R => I1(0)
    );
\current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(0),
      Q => ftch_tdata_new(65),
      R => I1(0)
    );
\current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(1),
      Q => ftch_tdata_new(66),
      R => I1(0)
    );
\current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(2),
      Q => ftch_tdata_new(67),
      R => I1(0)
    );
\current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I75(0),
      D => D(3),
      Q => ftch_tdata_new(68),
      R => I1(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => in00,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(90),
      O => O3(72)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(81),
      O => O3(63)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(64),
      O => O4(57)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(59),
      O => O4(56)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(58),
      O => O4(55)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(54),
      O => O4(54)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(53),
      O => O4(53)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(52),
      O => O4(52)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(51),
      O => O4(51)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(50),
      O => O4(50)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(49),
      O => O4(49)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(48),
      O => O4(48)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(80),
      O => O3(62)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(47),
      O => O4(47)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(46),
      O => O4(46)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(45),
      O => O4(45)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(44),
      O => O4(44)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(43),
      O => O4(43)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(42),
      O => O4(42)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(41),
      O => O4(41)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(40),
      O => O4(40)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(39),
      O => O4(39)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(38),
      O => O4(38)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(79),
      O => O3(61)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(37),
      O => O4(37)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(36),
      O => O4(36)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(35),
      O => O4(35)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(34),
      O => O4(34)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(33),
      O => O4(33)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(32),
      O => O4(32)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(31),
      O => O4(31)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(30),
      O => O4(30)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(29),
      O => O4(29)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(28),
      O => O4(28)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(78),
      O => O3(60)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(27),
      O => O4(27)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(26),
      O => O4(26)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(25),
      O => O4(25)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(24),
      O => O4(24)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(23),
      O => O4(23)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(22),
      O => O4(22)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(21),
      O => O4(21)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(20),
      O => O4(20)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(19),
      O => O4(19)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(18),
      O => O4(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(77),
      O => O3(59)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(17),
      O => O4(17)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(16),
      O => O4(16)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(15),
      O => O4(15)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(14),
      O => O4(14)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(13),
      O => O4(13)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(12),
      O => O4(12)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(11),
      O => O4(11)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(10),
      O => O4(10)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(9),
      O => O4(9)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(8),
      O => O4(8)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(76),
      O => O3(58)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(7),
      O => O4(7)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(6),
      O => O4(6)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(5),
      O => O4(5)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(4),
      O => O4(4)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(3),
      O => O4(3)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(2),
      O => O4(2)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(1),
      O => O4(1)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(0),
      O => O4(0)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_valid,
      O => O2
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_valid,
      O => O5
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(75),
      O => O3(57)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(74),
      O => O3(56)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(73),
      O => O3(55)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(72),
      O => O3(54)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(89),
      O => O3(71)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(71),
      O => O3(53)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(70),
      O => O3(52)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(69),
      O => O3(51)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(68),
      O => O3(50)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(67),
      O => O3(49)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(66),
      O => O3(48)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(65),
      O => O3(47)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(64),
      O => O3(46)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(45),
      O => O3(45)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(44),
      O => O3(44)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(88),
      O => O3(70)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(43),
      O => O3(43)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(42),
      O => O3(42)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(41),
      O => O3(41)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(40),
      O => O3(40)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(39),
      O => O3(39)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(38),
      O => O3(38)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(37),
      O => O3(37)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(36),
      O => O3(36)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(35),
      O => O3(35)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(34),
      O => O3(34)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(87),
      O => O3(69)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(33),
      O => O3(33)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(32),
      O => O3(32)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(31),
      O => O3(31)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(30),
      O => O3(30)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(29),
      O => O3(29)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(28),
      O => O3(28)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(27),
      O => O3(27)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(26),
      O => O3(26)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(25),
      O => O3(25)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(24),
      O => O3(24)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(86),
      O => O3(68)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(23),
      O => O3(23)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(22),
      O => O3(22)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(21),
      O => O3(21)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(20),
      O => O3(20)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(19),
      O => O3(19)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(18),
      O => O3(18)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(17),
      O => O3(17)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(16),
      O => O3(16)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(15),
      O => O3(15)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(14),
      O => O3(14)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(85),
      O => O3(67)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(13),
      O => O3(13)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(12),
      O => O3(12)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(11),
      O => O3(11)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(10),
      O => O3(10)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(9),
      O => O3(9)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(8),
      O => O3(8)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(7),
      O => O3(7)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(6),
      O => O3(6)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(5),
      O => O3(5)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(4),
      O => O3(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(84),
      O => O3(66)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(3),
      O => O3(3)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(2),
      O => O3(2)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(1),
      O => O3(1)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(0),
      O => O3(0)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(90),
      O => O4(83)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(89),
      O => O4(82)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(88),
      O => O4(81)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(87),
      O => O4(80)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(86),
      O => O4(79)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(85),
      O => O4(78)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(83),
      O => O3(65)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(84),
      O => O4(77)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(83),
      O => O4(76)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(82),
      O => O4(75)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(81),
      O => O4(74)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(80),
      O => O4(73)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(79),
      O => O4(72)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(78),
      O => O4(71)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(77),
      O => O4(70)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(76),
      O => O4(69)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(75),
      O => O4(68)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout2_new(82),
      O => O3(64)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(74),
      O => O4(67)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(73),
      O => O4(66)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(72),
      O => O4(65)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(71),
      O => O4(64)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(70),
      O => O4(63)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(69),
      O => O4(62)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(68),
      O => O4(61)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(67),
      O => O4(60)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(66),
      O => O4(59)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => queue_dout_new(65),
      O => O4(58)
    );
sof_ftch_desc_del1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => sof_ftch_desc_del1,
      I1 => m_axi_sg_rvalid,
      I2 => sof_ftch_desc,
      I3 => m_axi_sg_aresetn,
      I4 => m_axi_sg_rlast,
      O => n_0_sof_ftch_desc_del1_i_1
    );
sof_ftch_desc_del1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sof_ftch_desc_del1_i_1,
      Q => sof_ftch_desc_del1,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_dma_0fifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_dma_0fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_dma_0fifo_generator_ramfifo__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      O1 => O1(0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \axi_dma_0fifo_generator_top__parameterized2\;

architecture STRUCTURE of \axi_dma_0fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\axi_dma_0fifo_generator_ramfifo__parameterized2\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1(2 downto 0) => I1(2 downto 0),
      O1 => O1,
      O2 => O2,
      O3(2 downto 0) => O3(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg_ftch_q_mngr is
  port (
    p_0_in2_in : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 72 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 83 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_ftch_pause : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_ftch_queue_empty : out STD_LOGIC;
    O22 : out STD_LOGIC;
    in00 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I77 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I72 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I78 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I73 : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    I74 : in STD_LOGIC;
    soft_reset_d2 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I104 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    queue_rden_new : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    queue_rden2_new : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    I75 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I114 : in STD_LOGIC
  );
end axi_dma_0axi_sg_ftch_q_mngr;

architecture STRUCTURE of axi_dma_0axi_sg_ftch_q_mngr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data_concat : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal data_concat_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of data_concat_tlast : signal is true;
  signal data_concat_valid : STD_LOGIC;
  attribute MARK_DEBUG of data_concat_valid : signal is true;
  signal \n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1\ : STD_LOGIC;
  signal \n_0_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[31]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[5]_i_1\ : STD_LOGIC;
  signal \n_249_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_276_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal nxtdesc_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal sof_ftch_desc : STD_LOGIC;
  signal tlast_new : STD_LOGIC;
  attribute MARK_DEBUG of tlast_new : signal is true;
  signal tvalid_new : STD_LOGIC;
  attribute MARK_DEBUG of tvalid_new : signal is true;
  attribute keep : string;
  attribute keep of \FLOP_FOR_NOQUEUE.data_concat_tlast_reg\ : label is "yes";
  attribute keep of \FLOP_FOR_NOQUEUE.data_concat_valid_reg\ : label is "yes";
  attribute keep of \counter_reg[0]\ : label is "yes";
  attribute keep of \counter_reg[10]\ : label is "yes";
  attribute keep of \counter_reg[11]\ : label is "yes";
  attribute keep of \counter_reg[12]\ : label is "yes";
  attribute keep of \counter_reg[1]\ : label is "yes";
  attribute keep of \counter_reg[2]\ : label is "yes";
  attribute keep of \counter_reg[3]\ : label is "yes";
  attribute keep of \counter_reg[4]\ : label is "yes";
  attribute keep of \counter_reg[5]\ : label is "yes";
  attribute keep of \counter_reg[6]\ : label is "yes";
  attribute keep of \counter_reg[7]\ : label is "yes";
  attribute keep of \counter_reg[8]\ : label is "yes";
  attribute keep of \counter_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpr1.dout_i[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gpr1.dout_i[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gpr1.dout_i[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gpr1.dout_i[12]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gpr1.dout_i[13]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gpr1.dout_i[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gpr1.dout_i[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gpr1.dout_i[16]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gpr1.dout_i[17]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gpr1.dout_i[18]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gpr1.dout_i[19]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gpr1.dout_i[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gpr1.dout_i[20]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gpr1.dout_i[21]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gpr1.dout_i[22]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gpr1.dout_i[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gpr1.dout_i[24]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gpr1.dout_i[25]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gpr1.dout_i[26]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gpr1.dout_i[27]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gpr1.dout_i[28]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gpr1.dout_i[29]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gpr1.dout_i[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gpr1.dout_i[30]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gpr1.dout_i[31]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gpr1.dout_i[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gpr1.dout_i[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gpr1.dout_i[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gpr1.dout_i[6]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gpr1.dout_i[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gpr1.dout_i[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gpr1.dout_i[9]_i_1\ : label is "soft_lutpair239";
  attribute keep of \nxtdesc_int_reg[0]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[10]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[11]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[12]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[13]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[14]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[15]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[16]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[17]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[18]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[19]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[1]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[20]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[21]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[22]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[23]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[24]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[25]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[26]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[27]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[28]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[29]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[2]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[30]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[31]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[3]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[4]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[5]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[6]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[7]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[8]\ : label is "yes";
  attribute keep of \nxtdesc_int_reg[9]\ : label is "yes";
begin
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(0),
      Q => data_concat(32),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(1),
      Q => data_concat(33),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(2),
      Q => data_concat(34),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(3),
      Q => data_concat(35),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(4),
      Q => data_concat(36),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(5),
      Q => data_concat(37),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(6),
      Q => data_concat(38),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(7),
      Q => data_concat(39),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(8),
      Q => data_concat(40),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(9),
      Q => data_concat(41),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(10),
      Q => data_concat(42),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(11),
      Q => data_concat(43),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(12),
      Q => data_concat(44),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(13),
      Q => data_concat(45),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(14),
      Q => data_concat(46),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(15),
      Q => data_concat(47),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(16),
      Q => data_concat(48),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(17),
      Q => data_concat(49),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(18),
      Q => data_concat(50),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(19),
      Q => data_concat(51),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(20),
      Q => data_concat(52),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(21),
      Q => data_concat(53),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(22),
      Q => data_concat(54),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(23),
      Q => data_concat(55),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(24),
      Q => data_concat(56),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(25),
      Q => data_concat(57),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(26),
      Q => data_concat(58),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(27),
      Q => data_concat(59),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(28),
      Q => data_concat(60),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(29),
      Q => data_concat(61),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(30),
      Q => data_concat(62),
      R => I1(0)
    );
\DMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(31),
      Q => data_concat(63),
      R => I1(0)
    );
\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => data_concat(95),
      I2 => counter(7),
      I3 => I104,
      I4 => m_axi_sg_rdata(31),
      O => \n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1\
    );
\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1\,
      Q => data_concat(95),
      R => \<const0>\
    );
\FLOP_FOR_NOQUEUE.data_concat_tlast_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => tlast_new,
      Q => data_concat_tlast,
      R => I1(0)
    );
\FLOP_FOR_NOQUEUE.data_concat_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => tvalid_new,
      Q => data_concat_valid,
      R => I1(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I70,
      Q => O17,
      R => I1(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => I71,
      Q => O18,
      R => I1(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.axi_dma_0axi_sg_ftch_queue
    port map (
      D(26 downto 0) => D(26 downto 0),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => E(0),
      I1(0) => I1(0),
      I104 => I104,
      I114 => I114,
      I2 => data_concat_valid,
      I3(32 downto 0) => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(32 downto 0),
      I68 => I68,
      I69 => I69,
      I72 => I72,
      I73 => I73,
      I74 => I74,
      I75(0) => I75(0),
      I77 => I77,
      I78 => I78,
      O1 => p_0_in2_in,
      O19(25 downto 0) => O19(25 downto 0),
      O2 => O1,
      O21(25 downto 0) => O21(25 downto 0),
      O22 => O22,
      O3(72 downto 0) => O3(72 downto 0),
      O4(83 downto 0) => O4(83 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O5 => O2,
      O50 => O50,
      O51 => O51,
      O56 => O56,
      O6 => ch2_ftch_pause,
      O7 => \n_249_GEN_QUEUE.FTCH_QUEUE_I\,
      O8(6) => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      O8(5 downto 0) => Q(5 downto 0),
      O9 => \n_276_GEN_QUEUE.FTCH_QUEUE_I\,
      Q(6) => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      Q(5 downto 0) => O20(5 downto 0),
      SR(0) => SR(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch2_ftch_active => ch2_ftch_active,
      in0(64) => data_concat(95),
      in0(63 downto 0) => data_concat(63 downto 0),
      in00 => in00,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(3 downto 2) => counter(7 downto 6),
      \out\(1 downto 0) => counter(1 downto 0),
      p_0_out => p_0_out,
      p_4_out(25 downto 0) => p_4_out(25 downto 0),
      queue_rden2_new => queue_rden2_new,
      queue_rden_new => queue_rden_new,
      queue_sinit => queue_sinit,
      queue_sinit2 => queue_sinit2,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sof_ftch_desc => sof_ftch_desc,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d2 => soft_reset_d2
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_249_GEN_QUEUE.FTCH_QUEUE_I\,
      Q => ftch_stale_desc,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O6
    );
RAM_reg_64_127_12_14_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O10
    );
RAM_reg_64_127_15_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O11
    );
RAM_reg_64_127_18_20_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O12
    );
RAM_reg_64_127_21_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O13
    );
RAM_reg_64_127_24_26_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O14
    );
RAM_reg_64_127_27_29_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O15
    );
RAM_reg_64_127_30_32_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O16
    );
RAM_reg_64_127_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O7
    );
RAM_reg_64_127_6_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O8
    );
RAM_reg_64_127_9_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sof_ftch_desc,
      I2 => D(26),
      I3 => p_0_out,
      I4 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(6),
      O => O9
    );
\TLAST_GEN.sof_ftch_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_276_GEN_QUEUE.FTCH_QUEUE_I\,
      Q => sof_ftch_desc,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
    port map (
      I0 => counter(0),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => m_axi_sg_rlast,
      O => \n_0_counter[0]_i_1\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_counter[0]_i_1\,
      Q => counter(0),
      R => \<const0>\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(9),
      Q => counter(10),
      R => I114
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(10),
      Q => counter(11),
      R => I114
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(11),
      Q => counter(12),
      R => I114
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(0),
      Q => counter(1),
      R => I114
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(1),
      Q => counter(2),
      R => I114
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(2),
      Q => counter(3),
      R => I114
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(3),
      Q => counter(4),
      R => I114
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(4),
      Q => counter(5),
      R => I114
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(5),
      Q => counter(6),
      R => I114
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(6),
      Q => counter(7),
      R => I114
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(7),
      Q => counter(8),
      R => I114
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter(8),
      Q => counter(9),
      R => I114
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(0),
      Q => data_concat(0),
      R => I1(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(10),
      Q => data_concat(10),
      R => I1(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(11),
      Q => data_concat(11),
      R => I1(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(12),
      Q => data_concat(12),
      R => I1(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(13),
      Q => data_concat(13),
      R => I1(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(14),
      Q => data_concat(14),
      R => I1(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(15),
      Q => data_concat(15),
      R => I1(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(16),
      Q => data_concat(16),
      R => I1(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(17),
      Q => data_concat(17),
      R => I1(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(18),
      Q => data_concat(18),
      R => I1(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(19),
      Q => data_concat(19),
      R => I1(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(1),
      Q => data_concat(1),
      R => I1(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(20),
      Q => data_concat(20),
      R => I1(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(21),
      Q => data_concat(21),
      R => I1(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(22),
      Q => data_concat(22),
      R => I1(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(23),
      Q => data_concat(23),
      R => I1(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(24),
      Q => data_concat(24),
      R => I1(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(25),
      Q => data_concat(25),
      R => I1(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(26),
      Q => data_concat(26),
      R => I1(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(27),
      Q => data_concat(27),
      R => I1(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(28),
      Q => data_concat(28),
      R => I1(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(29),
      Q => data_concat(29),
      R => I1(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(2),
      Q => data_concat(2),
      R => I1(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(30),
      Q => data_concat(30),
      R => I1(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(31),
      Q => data_concat(31),
      R => I1(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(3),
      Q => data_concat(3),
      R => I1(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(4),
      Q => data_concat(4),
      R => I1(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(5),
      Q => data_concat(5),
      R => I1(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(6),
      Q => data_concat(6),
      R => I1(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(7),
      Q => data_concat(7),
      R => I1(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(8),
      Q => data_concat(8),
      R => I1(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(9),
      Q => data_concat(9),
      R => I1(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I3,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(0)
    );
\gpr1.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I22,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I23,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(10)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I24,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I25,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(11)
    );
\gpr1.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I26,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I27,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(12)
    );
\gpr1.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I28,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I29,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(13)
    );
\gpr1.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I31,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(14)
    );
\gpr1.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I32,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I33,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(15)
    );
\gpr1.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I34,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I35,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(16)
    );
\gpr1.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I36,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I37,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(17)
    );
\gpr1.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I38,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I39,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(18)
    );
\gpr1.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I40,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I41,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(19)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I5,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(1)
    );
\gpr1.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I42,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I43,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(20)
    );
\gpr1.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I44,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I45,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(21)
    );
\gpr1.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I46,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I47,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(22)
    );
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I48,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I49,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(23)
    );
\gpr1.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I50,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I51,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(24)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I52,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I53,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(25)
    );
\gpr1.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I54,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I55,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(26)
    );
\gpr1.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I56,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I57,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(27)
    );
\gpr1.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I58,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I59,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(28)
    );
\gpr1.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I60,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I61,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(29)
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I7,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(2)
    );
\gpr1.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I62,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I63,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(30)
    );
\gpr1.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I64,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I65,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(31)
    );
\gpr1.dout_i[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I66,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I67,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(32)
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I9,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(3)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I11,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(4)
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I12,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I13,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(5)
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I14,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I15,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(6)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I16,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I17,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(7)
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I18,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I19,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(8)
    );
\gpr1.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I20,
      I1 => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(6),
      I2 => I21,
      O => \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => counter(1),
      O => \out\(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(31),
      O => O5(31)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(22),
      O => O5(22)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(21),
      O => O5(21)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(20),
      O => O5(20)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(19),
      O => O5(19)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(18),
      O => O5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(17),
      O => O5(17)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(16),
      O => O5(16)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(15),
      O => O5(15)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(14),
      O => O5(14)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(13),
      O => O5(13)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(30),
      O => O5(30)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(12),
      O => O5(12)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(11),
      O => O5(11)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(10),
      O => O5(10)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(9),
      O => O5(9)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(8),
      O => O5(8)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(7),
      O => O5(7)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(6),
      O => O5(6)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(5),
      O => O5(5)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(4),
      O => O5(4)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(3),
      O => O5(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(29),
      O => O5(29)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(2),
      O => O5(2)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(1),
      O => O5(1)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(0),
      O => O5(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(28),
      O => O5(28)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(27),
      O => O5(27)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(26),
      O => O5(26)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(25),
      O => O5(25)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(24),
      O => O5(24)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => nxtdesc_int(23),
      O => O5(23)
    );
\nxtdesc_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(0),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[0]_i_1\
    );
\nxtdesc_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(1),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[1]_i_1\
    );
\nxtdesc_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(2),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[2]_i_1\
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(0),
      O => \n_0_nxtdesc_int[31]_i_1\
    );
\nxtdesc_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(3),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[3]_i_1\
    );
\nxtdesc_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(4),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[4]_i_1\
    );
\nxtdesc_int[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(5),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[5]_i_1\
    );
\nxtdesc_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[0]_i_1\,
      Q => nxtdesc_int(0),
      R => \<const0>\
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(10),
      Q => nxtdesc_int(10),
      R => I1(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(11),
      Q => nxtdesc_int(11),
      R => I1(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(12),
      Q => nxtdesc_int(12),
      R => I1(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(13),
      Q => nxtdesc_int(13),
      R => I1(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(14),
      Q => nxtdesc_int(14),
      R => I1(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(15),
      Q => nxtdesc_int(15),
      R => I1(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(16),
      Q => nxtdesc_int(16),
      R => I1(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(17),
      Q => nxtdesc_int(17),
      R => I1(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(18),
      Q => nxtdesc_int(18),
      R => I1(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(19),
      Q => nxtdesc_int(19),
      R => I1(0)
    );
\nxtdesc_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[1]_i_1\,
      Q => nxtdesc_int(1),
      R => \<const0>\
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(20),
      Q => nxtdesc_int(20),
      R => I1(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(21),
      Q => nxtdesc_int(21),
      R => I1(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(22),
      Q => nxtdesc_int(22),
      R => I1(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(23),
      Q => nxtdesc_int(23),
      R => I1(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(24),
      Q => nxtdesc_int(24),
      R => I1(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(25),
      Q => nxtdesc_int(25),
      R => I1(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(26),
      Q => nxtdesc_int(26),
      R => I1(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(27),
      Q => nxtdesc_int(27),
      R => I1(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(28),
      Q => nxtdesc_int(28),
      R => I1(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(29),
      Q => nxtdesc_int(29),
      R => I1(0)
    );
\nxtdesc_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[2]_i_1\,
      Q => nxtdesc_int(2),
      R => \<const0>\
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(30),
      Q => nxtdesc_int(30),
      R => I1(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(31),
      Q => nxtdesc_int(31),
      R => I1(0)
    );
\nxtdesc_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[3]_i_1\,
      Q => nxtdesc_int(3),
      R => \<const0>\
    );
\nxtdesc_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[4]_i_1\,
      Q => nxtdesc_int(4),
      R => \<const0>\
    );
\nxtdesc_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_nxtdesc_int[5]_i_1\,
      Q => nxtdesc_int(5),
      R => \<const0>\
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(6),
      Q => nxtdesc_int(6),
      R => I1(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(7),
      Q => nxtdesc_int(7),
      R => I1(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(8),
      Q => nxtdesc_int(8),
      R => I1(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_nxtdesc_int[31]_i_1\,
      D => m_axi_sg_rdata(9),
      Q => nxtdesc_int(9),
      R => I1(0)
    );
tlast_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tlast_new
    );
tvalid_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tvalid_new
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0_synth__parameterized0\ : entity is "fifo_generator_v11_0_synth";
end \axi_dma_0fifo_generator_v11_0_synth__parameterized0\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0fifo_generator_top__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      O1(0) => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0_synth__parameterized2\ : entity is "fifo_generator_v11_0_synth";
end \axi_dma_0fifo_generator_v11_0_synth__parameterized2\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0fifo_generator_top__parameterized2\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1(2 downto 0) => I1(2 downto 0),
      O1 => O1,
      O2 => O2,
      O3(2 downto 0) => O3(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_sg is
  port (
    p_27_out : out STD_LOGIC;
    s_axis_ftch_cmd_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 72 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 83 downto 0 );
    p_36_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    ch1_nxtdesc_wren : out STD_LOGIC;
    ch2_nxtdesc_wren : out STD_LOGIC;
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    O17 : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    p_46_out : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    O19 : out STD_LOGIC;
    FIFO_Full : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    p_44_out : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    O20 : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error0_0 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    O23 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_stop_i2_out : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    ch2_ftch_queue_empty : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    ch1_ftch_queue_empty : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sts_queue_full : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out_1 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I78 : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    soft_reset_d2 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    I94 : in STD_LOGIC;
    I95 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    s2mm_irqthresh_wren : in STD_LOGIC;
    O59 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I97 : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC;
    I100 : in STD_LOGIC;
    I101 : in STD_LOGIC;
    I102 : in STD_LOGIC;
    I103 : in STD_LOGIC;
    I104 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    I105 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I107 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I111 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    I112 : in STD_LOGIC;
    mm2s_irqdelay_wren : in STD_LOGIC;
    I113 : in STD_LOGIC;
    s2mm_irqdelay_wren : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    queue_rden_new : in STD_LOGIC;
    queue_sinit : in STD_LOGIC;
    queue_rden2_new : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Din : in STD_LOGIC_VECTOR ( 0 to 33 );
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    mm2s_pending_ptr_updt : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I115 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I116 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    I117 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I118 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I119 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I121 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_sg;

architecture STRUCTURE of axi_dma_0axi_sg is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_QUEUE.FTCH_QUEUE_I/current_bd0\ : STD_LOGIC;
  signal \GEN_QUEUE.FTCH_QUEUE_I/in00\ : STD_LOGIC;
  signal \GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal ch1_ftch_pause : STD_LOGIC;
  signal \^ch1_ftch_queue_empty\ : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal ch2_ftch_active : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal \^ch2_ftch_queue_empty\ : STD_LOGIC;
  signal \^ch2_nxtdesc_wren\ : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 38 );
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_stale_desc : STD_LOGIC;
  signal m_axis_ftch_sts_tready : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_10_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_14_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_20_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_86_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_95_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_96_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_97_I_SG_FETCH_MNGR : STD_LOGIC;
  signal nxtdesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC;
  signal p_18_out_1 : STD_LOGIC;
  signal \^p_19_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^p_20_out\ : STD_LOGIC;
  signal \^p_21_out\ : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_23_out\ : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal p_36_out_0 : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_3_out_5 : STD_LOGIC;
  signal \^p_44_out\ : STD_LOGIC;
  signal \^p_46_out\ : STD_LOGIC;
  signal \^p_47_out\ : STD_LOGIC;
  signal \^p_48_out\ : STD_LOGIC;
  signal \^p_49_out\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_4_out_4 : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_5_out_3 : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out_2 : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tdata : STD_LOGIC_VECTOR ( 64 downto 3 );
  signal s_axis_updt_cmd_tready : STD_LOGIC;
begin
  O18 <= \^o18\;
  O19 <= \^o19\;
  O23 <= \^o23\;
  ch1_ftch_queue_empty <= \^ch1_ftch_queue_empty\;
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  ch2_ftch_queue_empty <= \^ch2_ftch_queue_empty\;
  ch2_nxtdesc_wren <= \^ch2_nxtdesc_wren\;
  p_17_out <= \^p_17_out\;
  p_19_out <= \^p_19_out\;
  p_20_out <= \^p_20_out\;
  p_21_out <= \^p_21_out\;
  p_22_out <= \^p_22_out\;
  p_23_out <= \^p_23_out\;
  p_24_out <= \^p_24_out\;
  p_44_out <= \^p_44_out\;
  p_46_out <= \^p_46_out\;
  p_47_out <= \^p_47_out\;
  p_48_out <= \^p_48_out\;
  p_49_out <= \^p_49_out\;
  p_50_out <= \^p_50_out\;
  p_51_out <= \^p_51_out\;
  s_axis_ftch_cmd_tdata(0) <= \^s_axis_ftch_cmd_tdata\(0);
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.axi_dma_0axi_sg_updt_mngr
    port map (
      E(0) => p_14_out,
      I1(0) => O2(0),
      I10(3) => \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(2) => \n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(1) => \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(0) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(3) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(2) => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(1) => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(0) => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(3) => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(2) => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(1) => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(0) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(3) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(2) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(1) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(0) => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(3) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(2) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(1) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(0) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(3) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(2) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(1) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(0) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2 => n_20_I_SG_AXI_DATAMOVER,
      I3 => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I4 => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5 => \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I6(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\,
      I7 => \^p_44_out\,
      I8 => \^p_17_out\,
      I87 => I87,
      I9 => n_97_I_SG_FETCH_MNGR,
      I96 => I96,
      O1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O10 => \^p_23_out\,
      O11 => \^p_22_out\,
      O12 => \^p_21_out\,
      O13 => \^p_20_out\,
      O14 => \^p_19_out\,
      O15 => \^o19\,
      O16(29 downto 1) => s_axis_updt_cmd_tdata(64 downto 36),
      O16(0) => s_axis_updt_cmd_tdata(3),
      O17(0) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O18(0) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O19 => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O2 => \^p_51_out\,
      O20 => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O21 => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O22 => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O23 => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O24 => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O25 => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O26 => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O27 => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O28 => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O29 => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O3 => \^p_50_out\,
      O30 => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O31 => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O32 => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O33 => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O34 => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O35 => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O36 => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O37 => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O38 => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O39 => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O4 => \^p_49_out\,
      O40 => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O41 => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O42 => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O43 => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O44 => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O5 => \^p_48_out\,
      O6 => \^p_47_out\,
      O7 => \^p_46_out\,
      O8 => \^o18\,
      O9 => \^p_24_out\,
      Q(25 downto 0) => p_1_in(25 downto 0),
      S(1) => \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in0011_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\,
      in004_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\,
      in009_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      p_26_out => p_26_out,
      p_36_out_0 => p_36_out_0,
      p_3_out => p_3_out,
      p_3_out_5 => p_3_out_5,
      p_4_out(25 downto 0) => p_4_out(31 downto 6),
      p_4_out_4 => p_4_out_4,
      p_53_out => p_53_out,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.axi_dma_0axi_sg_updt_q_mngr
    port map (
      Din(0 to 33) => Din(0 to 33),
      E(0) => p_14_out,
      FIFO_Full => FIFO_Full,
      I1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I10 => \^p_19_out\,
      I11(0) => E(0),
      I115(0) => I115(0),
      I116(28 downto 0) => I116(28 downto 0),
      I117(25 downto 0) => I117(25 downto 0),
      I118(0) => I118(0),
      I119(25 downto 0) => I119(25 downto 0),
      I2 => n_14_I_SG_AXI_DATAMOVER,
      I3 => \^o18\,
      I4 => \^p_48_out\,
      I5 => \^p_47_out\,
      I6 => \^p_46_out\,
      I7 => \^o19\,
      I70 => I70,
      I8 => \^p_21_out\,
      I9 => \^p_20_out\,
      O1(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\,
      O10(3) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O10(2) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O10(1) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O10(0) => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O11(3) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O11(2) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O11(1) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O11(0) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O12(3) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O12(2) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O12(1) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O12(0) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O2(0) => O2(0),
      O3 => \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O4 => \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O5 => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O6 => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O7(3) => \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O7(2) => \n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O7(1) => \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O7(0) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O8(3) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O8(2) => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O8(1) => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O8(0) => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O9(3) => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O9(2) => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O9(1) => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O9(0) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in0011_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\,
      in004_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\,
      in009_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      mm2s_pending_ptr_updt => mm2s_pending_ptr_updt,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_36_out_0 => p_36_out_0,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      p_3_out_5 => p_3_out_5,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr2_queue_full => ptr2_queue_full,
      ptr_queue_full => ptr_queue_full,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      sts_queue_full => sts_queue_full
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.axi_dma_0axi_sg_intrpt
    port map (
      E(0) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I1(0) => O2(0),
      I107(5 downto 0) => I107(5 downto 0),
      I108 => I108,
      I109 => I109,
      I110 => I110,
      I111(6 downto 0) => I111(6 downto 0),
      I112 => I112,
      I113 => I113,
      I120(0) => I120(0),
      I121(0) => I121(0),
      I2(0) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I71 => I71,
      I72(0) => I72(0),
      I73 => I73,
      I74(0) => I74(0),
      I79 => I79,
      I80 => I80,
      I81 => I81,
      I82 => I82,
      I83 => I83,
      I84 => I84,
      I85 => I85,
      I86 => I86,
      I87 => I87,
      I88 => I88,
      I89 => I89,
      I90 => I90,
      I91 => I91,
      I92 => I92,
      I93 => I93,
      I94 => I94,
      I95 => I95,
      I96 => I96,
      O1 => \^p_44_out\,
      O18 => \^o18\,
      O19 => \^o19\,
      O2 => \^p_17_out\,
      O24(7 downto 0) => O24(7 downto 0),
      O3(7 downto 0) => O26(7 downto 0),
      O4(7 downto 0) => O27(7 downto 0),
      O53 => O53,
      O54 => O54,
      O55 => O55,
      Q(7 downto 0) => O25(7 downto 0),
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqdelay_wren => mm2s_irqdelay_wren,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      p_15_out => p_15_out,
      p_18_out => p_18_out,
      p_23_out_1 => p_23_out_1,
      p_45_out => p_45_out,
      s2mm_irqdelay_wren => s2mm_irqdelay_wren,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_SG_AXI_DATAMOVER: entity work.axi_dma_0axi_sg_datamover
    port map (
      D(26) => \^s_axis_ftch_cmd_tdata\(0),
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      I1 => \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2(29 downto 1) => s_axis_updt_cmd_tdata(64 downto 36),
      I2(0) => s_axis_updt_cmd_tdata(3),
      O1 => O17,
      O2 => n_10_I_SG_AXI_DATAMOVER,
      O3 => n_14_I_SG_AXI_DATAMOVER,
      O4 => n_20_I_SG_AXI_DATAMOVER,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(3 downto 0) => m_axi_sg_arlen(3 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(0) => m_axi_sg_arsize(0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(29 downto 0) => m_axi_sg_awaddr(29 downto 0),
      m_axi_sg_awburst(0) => m_axi_sg_awburst(0),
      m_axi_sg_awlen(1 downto 0) => m_axi_sg_awlen(1 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_36_out_0 => p_36_out_0,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.axi_dma_0axi_sg_ftch_mngr
    port map (
      D(26) => \^s_axis_ftch_cmd_tdata\(0),
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      E(0) => ftch_cmnd_wr,
      I1(0) => O2(0),
      I100 => I100,
      I101 => I101,
      I102 => I102,
      I103 => I103,
      I105(1 downto 0) => I105(1 downto 0),
      I106(1 downto 0) => I106(1 downto 0),
      I2 => I1,
      I3 => n_10_I_SG_AXI_DATAMOVER,
      I4(0) => p_0_in9_in,
      I5 => \^ch1_nxtdesc_wren\,
      I6(31 downto 0) => nxtdesc(31 downto 0),
      I7 => \^ch2_nxtdesc_wren\,
      I75 => I75,
      I76 => I76,
      I97 => I97,
      I98 => I98,
      I99 => I99,
      O1 => p_27_out,
      O2(23 downto 0) => O1(23 downto 0),
      O20 => O20,
      O22(1 downto 0) => O22(1 downto 0),
      O28 => O28,
      O29 => O29,
      O3 => n_86_I_SG_FETCH_MNGR,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36 => O36,
      O37 => O37,
      O38 => O38,
      O39(0) => O39(0),
      O4 => mm2s_stop_i,
      O40(0) => O40(0),
      O5(0) => \GEN_QUEUE.FTCH_QUEUE_I/current_bd0\,
      O52(25 downto 0) => O52(25 downto 0),
      O59(25 downto 0) => O59(25 downto 0),
      O6 => n_95_I_SG_FETCH_MNGR,
      O7 => n_96_I_SG_FETCH_MNGR,
      O8 => n_97_I_SG_FETCH_MNGR,
      O9 => \^o23\,
      Q(25 downto 0) => p_1_in(25 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => \^ch2_ftch_queue_empty\,
      dma_mm2s_error => dma_mm2s_error,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      in00 => \GEN_QUEUE.FTCH_QUEUE_I/in00\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch_sts_tready => m_axis_ftch_sts_tready,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(23 downto 0) => \out\(23 downto 0),
      p_0_in2_in => \GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in\,
      p_13_out => p_13_out,
      p_22_out => \^p_22_out\,
      p_23_out => \^p_23_out\,
      p_24_out => \^p_24_out\,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      p_49_out => \^p_49_out\,
      p_50_out => \^p_50_out\,
      p_51_out => \^p_51_out\,
      p_59_out => p_59_out,
      p_5_out => p_5_out,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0
    );
I_SG_FETCH_QUEUE: entity work.axi_dma_0axi_sg_ftch_q_mngr
    port map (
      D(26) => \^s_axis_ftch_cmd_tdata\(0),
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      DI(31 downto 0) => DI(31 downto 0),
      E(0) => ftch_cmnd_wr,
      I1(0) => O2(0),
      I10 => I10,
      I104 => I104,
      I11 => I11,
      I114 => I114,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => I5,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I53 => I53,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I58 => I58,
      I59 => I59,
      I6 => I6,
      I60 => I60,
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      I68 => I68,
      I69 => I69,
      I7 => I7,
      I70 => n_96_I_SG_FETCH_MNGR,
      I71 => n_95_I_SG_FETCH_MNGR,
      I72 => I1,
      I73 => n_86_I_SG_FETCH_MNGR,
      I74 => \^o23\,
      I75(0) => \GEN_QUEUE.FTCH_QUEUE_I/current_bd0\,
      I77 => I77,
      I78 => I78,
      I8 => I8,
      I9 => I9,
      O1 => p_36_out,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => \^ch1_nxtdesc_wren\,
      O18 => \^ch2_nxtdesc_wren\,
      O19(25 downto 0) => D(25 downto 0),
      O2 => p_8_out,
      O20(5 downto 0) => O6(5 downto 0),
      O21(25 downto 0) => O21(25 downto 0),
      O22 => \^ch2_ftch_queue_empty\,
      O3(72 downto 0) => O3(72 downto 0),
      O4(83 downto 0) => O4(83 downto 0),
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O5(31 downto 0) => nxtdesc(31 downto 0),
      O50 => O50,
      O51 => O51,
      O56 => O56,
      O6 => O5,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ftch_stale_desc => ftch_stale_desc,
      in00 => \GEN_QUEUE.FTCH_QUEUE_I/in00\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(0) => p_0_in9_in,
      p_0_in2_in => \GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in\,
      p_4_out(25 downto 0) => p_4_out(31 downto 6),
      queue_rden2_new => queue_rden2_new,
      queue_rden_new => queue_rden_new,
      queue_sinit => queue_sinit,
      queue_sinit2 => queue_sinit2,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d2 => soft_reset_d2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(10),
      R => \<const0>\
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(11),
      R => \<const0>\
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(12),
      R => \<const0>\
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(13),
      R => \<const0>\
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(14),
      R => \<const0>\
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(15),
      R => \<const0>\
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(16),
      R => \<const0>\
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(17),
      R => \<const0>\
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(18),
      R => \<const0>\
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(19),
      R => \<const0>\
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(20),
      R => \<const0>\
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(21),
      R => \<const0>\
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(22),
      R => \<const0>\
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(23),
      R => \<const0>\
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(24),
      R => \<const0>\
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(25),
      R => \<const0>\
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(26),
      R => \<const0>\
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(27),
      R => \<const0>\
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(28),
      R => \<const0>\
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(29),
      R => \<const0>\
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(30),
      R => \<const0>\
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(31),
      R => \<const0>\
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(6),
      R => \<const0>\
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(7),
      R => \<const0>\
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(8),
      R => \<const0>\
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => p_4_out(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0__parameterized1\ : entity is "fifo_generator_v11_0";
end \axi_dma_0fifo_generator_v11_0__parameterized1\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0__parameterized1\ is
begin
inst_fifo_gen: entity work.\axi_dma_0fifo_generator_v11_0_synth__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      O1 => O1(0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0fifo_generator_v11_0__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0fifo_generator_v11_0__parameterized5\ : entity is "fifo_generator_v11_0";
end \axi_dma_0fifo_generator_v11_0__parameterized5\;

architecture STRUCTURE of \axi_dma_0fifo_generator_v11_0__parameterized5\ is
begin
inst_fifo_gen: entity work.\axi_dma_0fifo_generator_v11_0_synth__parameterized2\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1(2 downto 0) => I1(2 downto 0),
      O1 => O1,
      O2 => O2,
      O3(2 downto 0) => O3(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0sync_fifo_fg__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \axi_dma_0sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \axi_dma_0sync_fifo_fg__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0fifo_generator_v11_0__parameterized1\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      O1(0) => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0sync_fifo_fg__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0sync_fifo_fg__parameterized2\ : entity is "sync_fifo_fg";
end \axi_dma_0sync_fifo_fg__parameterized2\;

architecture STRUCTURE of \axi_dma_0sync_fifo_fg__parameterized2\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0fifo_generator_v11_0__parameterized5\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1(2 downto 0) => I1(2 downto 0),
      O1 => O1,
      O2 => O2,
      O3(2 downto 0) => O3(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_sfifo_autord is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_datamover_sfifo_autord;

architecture STRUCTURE of axi_dma_0axi_datamover_sfifo_autord is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
  signal \n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0sync_fifo_fg__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      O1 => O1(0),
      O2 => \n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O3 => O2,
      O4 => O3,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O4,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_dma_0axi_datamover_sfifo_autord__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 34 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    S0 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0axi_datamover_sfifo_autord__parameterized1\ : entity is "axi_datamover_sfifo_autord";
end \axi_dma_0axi_datamover_sfifo_autord__parameterized1\;

architecture STRUCTURE of \axi_dma_0axi_datamover_sfifo_autord__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
  signal \n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0sync_fifo_fg__parameterized2\
    port map (
      D(34 downto 0) => D(34 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5 downto 0) => DOBDO(5 downto 0),
      E(0) => E(0),
      I1(2 downto 0) => I1(2 downto 0),
      O1 => \n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O2 => O1,
      O3(2 downto 0) => O2(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_indet_btt is
  port (
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_2_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    O3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_eop_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_xfer_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_datamover_indet_btt;

architecture STRUCTURE of axi_dma_0axi_datamover_indet_btt is
  signal \<const1>\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_2_I_XD_FIFO : STD_LOGIC;
  signal n_3_I_XD_FIFO : STD_LOGIC;
  signal n_42_I_DATA_FIFO : STD_LOGIC;
  signal n_43_I_DATA_FIFO : STD_LOGIC;
  signal n_44_I_DATA_FIFO : STD_LOGIC;
  signal n_45_I_DATA_FIFO : STD_LOGIC;
  signal \n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\ : STD_LOGIC;
  signal \n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\ : STD_LOGIC;
  signal n_4_I_XD_FIFO : STD_LOGIC;
  signal \n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\ : STD_LOGIC;
  signal n_5_I_XD_FIFO : STD_LOGIC;
  signal n_6_I_XD_FIFO : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal \sig_burst_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_stbs2wdc_asserted : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_4\ : label is "soft_lutpair138";
  attribute counter : integer;
  attribute counter of \sig_burst_dbeat_cntr_reg[0]\ : label is 21;
  attribute counter of \sig_burst_dbeat_cntr_reg[1]\ : label is 21;
  attribute counter of \sig_burst_dbeat_cntr_reg[2]\ : label is 21;
  attribute counter of \sig_burst_dbeat_cntr_reg[3]\ : label is 21;
begin
  DI(8 downto 0) <= \^di\(8 downto 0);
  O9(0) <= \^o9\(0);
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\axi_dma_0axi_datamover_skid_buf__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      DOBDO(5) => sig_sstrb_with_stop(4),
      DOBDO(4) => sig_slast_with_stop,
      DOBDO(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      I1 => n_42_I_DATA_FIFO,
      I2(34 downto 32) => sig_stbs2wdc_asserted(2 downto 0),
      I2(31 downto 0) => sig_data_fifo_data_out(31 downto 0),
      I3(2) => n_43_I_DATA_FIFO,
      I3(1) => n_44_I_DATA_FIFO,
      I3(0) => n_45_I_DATA_FIFO,
      I7 => I7,
      O1 => sig_ibtt2wdc_tvalid,
      O18(3 downto 0) => O18(3 downto 0),
      O2(34 downto 0) => O2(34 downto 0),
      O3 => O3,
      O5(0) => O5(0),
      Q(2) => \n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      Q(1) => \n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      Q(0) => \n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      SR(0) => SR(0),
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(2 downto 0) => p_0_in(2 downto 0),
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_reset_reg => sig_reset_reg
    );
I_DATA_FIFO: entity work.\axi_dma_0axi_datamover_sfifo_autord__parameterized1\
    port map (
      D(34 downto 32) => sig_stbs2wdc_asserted(2 downto 0),
      D(31 downto 0) => sig_data_fifo_data_out(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(5) => sig_sstrb_with_stop(4),
      DOBDO(4) => sig_slast_with_stop,
      DOBDO(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      E(0) => E(0),
      I1(2) => \n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      I1(1) => \n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      I1(0) => \n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\,
      O1 => n_42_I_DATA_FIFO,
      O2(2) => n_43_I_DATA_FIFO,
      O2(1) => n_44_I_DATA_FIFO,
      O2(0) => n_45_I_DATA_FIFO,
      Q(31 downto 0) => Q(31 downto 0),
      S0 => S0,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in5_in => p_0_in5_in,
      p_1_in => p_1_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
I_XD_FIFO: entity work.\axi_dma_0axi_datamover_sfifo_autord__parameterized0\
    port map (
      CO(0) => CO(0),
      D(4) => n_2_I_XD_FIFO,
      D(3) => n_3_I_XD_FIFO,
      D(2) => n_4_I_XD_FIFO,
      D(1) => n_5_I_XD_FIFO,
      D(0) => n_6_I_XD_FIFO,
      DIBDI(1 downto 0) => DIBDI(2 downto 1),
      E(0) => O13(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => \^sig_clr_dbc_reg\,
      I7 => I6,
      I8(3 downto 0) => I8(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      O1 => p_2_in,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O14(2 downto 0) => O14(2 downto 0),
      O15(2 downto 0) => O15(2 downto 0),
      O17(4 downto 0) => O17(4 downto 0),
      O2 => O1,
      O4(3 downto 0) => O4(3 downto 0),
      O6 => O6,
      O7(8 downto 0) => O7(8 downto 0),
      O8 => O8,
      Q(6 downto 0) => \^di\(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\sig_burst_dbeat_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o9\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\sig_burst_dbeat_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => O16
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I14(0),
      D => \p_0_in__0\(0),
      Q => \sig_burst_dbeat_cntr_reg__0\(0),
      R => I13(0)
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I14(0),
      D => \p_0_in__0\(1),
      Q => \sig_burst_dbeat_cntr_reg__0\(1),
      R => I13(0)
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I14(0),
      D => \p_0_in__0\(2),
      Q => \sig_burst_dbeat_cntr_reg__0\(2),
      R => I13(0)
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I14(0),
      D => \p_0_in__0\(3),
      Q => \^o9\(0),
      R => I13(0)
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => I12(0),
      Q => \^di\(0),
      R => I10(0)
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => I12(1),
      Q => \^di\(1),
      R => I10(0)
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => n_6_I_XD_FIFO,
      Q => \^di\(2),
      R => I10(0)
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => n_5_I_XD_FIFO,
      Q => \^di\(3),
      R => I10(0)
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => n_4_I_XD_FIFO,
      Q => \^di\(4),
      R => I10(0)
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => n_3_I_XD_FIFO,
      Q => \^di\(5),
      R => I10(0)
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I11(0),
      D => n_2_I_XD_FIFO,
      Q => \^di\(6),
      R => I10(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => \^o9\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      I4 => S0,
      I5 => I9,
      O => sig_clr_dbeat_cntr0_out
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => SR(0)
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => DIBDI(5),
      Q => \^di\(8),
      R => SR(0)
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => DIBDI(4),
      Q => \^di\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_rd_sf is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_dma_0axi_datamover_rd_sf;

architecture STRUCTURE of axi_dma_0axi_datamover_rd_sf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_4 : STD_LOGIC;
  signal \n_0_sig_token_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[3]_i_2\ : STD_LOGIC;
  signal n_39_I_DATA_FIFO : STD_LOGIC;
  signal n_40_I_DATA_FIFO : STD_LOGIC;
  signal n_45_I_DATA_FIFO : STD_LOGIC;
  signal \n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_4 : label is "soft_lutpair100";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sig_token_cntr[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair100";
  attribute counter : integer;
  attribute counter of \sig_token_cntr_reg[0]\ : label is 14;
  attribute counter of \sig_token_cntr_reg[1]\ : label is 14;
  attribute counter of \sig_token_cntr_reg[2]\ : label is 14;
  attribute counter of \sig_token_cntr_reg[3]\ : label is 14;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_DATA_FIFO: entity work.axi_dma_0axi_datamover_sfifo_autord
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(5 downto 0) => DIBDI(5 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      I1 => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => I1,
      I3 => n_0_sig_ok_to_post_rd_addr_i_4,
      I4(0) => I4(0),
      O1(0) => O2,
      O2 => n_39_I_DATA_FIFO,
      O3 => n_40_I_DATA_FIFO,
      O4 => n_45_I_DATA_FIFO,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(2 downto 0) => \sig_token_cntr_reg__0\(2 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\axi_dma_0axi_datamover_fifo__parameterized1\
    port map (
      I1 => n_39_I_DATA_FIFO,
      I2 => n_45_I_DATA_FIFO,
      I3 => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I4 => I2,
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => O3,
      O4 => O4,
      O5 => \n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
\OMIT_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003FFDC"
    )
    port map (
      I0 => I1,
      I1 => \sig_token_cntr_reg__0\(1),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \sig_token_cntr_reg__0\(2),
      I4 => \sig_token_cntr_reg__0\(3),
      O => n_0_sig_ok_to_post_rd_addr_i_4
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_40_I_DATA_FIFO,
      Q => sig_sf_allow_addr_req,
      R => \<const0>\
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[0]_i_1\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF55005500B8FF"
    )
    port map (
      I0 => I1,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => I3,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[1]_i_1\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99CCCC74CCCCCC33"
    )
    port map (
      I0 => I1,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => I3,
      O => \n_0_sig_token_cntr[2]_i_1\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555BAAAAAAA8"
    )
    port map (
      I0 => I1,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => I3,
      O => \n_0_sig_token_cntr[3]_i_1\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F0C0F0F0F0C3"
    )
    port map (
      I0 => I1,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => I3,
      O => \n_0_sig_token_cntr[3]_i_2\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[0]_i_1\,
      Q => \sig_token_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[1]_i_1\,
      Q => \sig_token_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[2]_i_1\,
      Q => \sig_token_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[3]_i_2\,
      Q => \sig_token_cntr_reg__0\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_mm2s_full_wrap is
  port (
    mm2s_decerr_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    p_7_out : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_aresetn : in STD_LOGIC;
    mm2s_cmd_wdata : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of axi_dma_0axi_datamover_mm2s_full_wrap is
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal n_0_I_ADDR_CNTL : STD_LOGIC;
  signal n_10_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_11_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_12_I_MSTR_PCC : STD_LOGIC;
  signal n_12_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_13_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_14_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_15_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_16_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_17_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_19_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_20_I_MSTR_PCC : STD_LOGIC;
  signal n_25_I_MSTR_PCC : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_2_I_MSTR_PCC : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal \n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_3_I_RESET : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal \n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal \n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_5_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_6_I_MSTR_PCC : STD_LOGIC;
  signal n_9_I_MSTR_PCC : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_dfifo_tlast_out : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_fifo_next_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_fifo_next_sequential : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stop_request : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.axi_dma_0axi_datamover_skid_buf_19
    port map (
      D(31 downto 0) => p_2_out(31 downto 0),
      DOBDO(4) => sig_dfifo_tlast_out,
      DOBDO(3 downto 0) => p_1_out(3 downto 0),
      I1 => n_10_I_RD_DATA_CNTL,
      I2 => n_25_I_MSTR_PCC,
      I3 => \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I4 => \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I5 => n_11_I_RD_DATA_CNTL,
      I6 => n_12_I_RD_DATA_CNTL,
      I7 => n_13_I_RD_DATA_CNTL,
      I8 => n_14_I_RD_DATA_CNTL,
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_reset_reg => sig_reset_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.axi_dma_0axi_datamover_rd_sf
    port map (
      D(31 downto 0) => p_2_out(31 downto 0),
      DIBDI(5) => sig_data2sf_cmd_cmplt,
      DIBDI(4) => sig_rdc2sf_wlast,
      DIBDI(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      DOBDO(4) => sig_dfifo_tlast_out,
      DOBDO(3 downto 0) => p_1_out(3 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      I1 => n_0_I_ADDR_CNTL,
      I2 => n_3_I_ADDR_CNTL,
      I3 => n_5_I_RD_DATA_CNTL,
      I4(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      O1 => \n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O2 => \n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O3 => \n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O4 => \n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O5 => \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O6 => \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O7 => \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(7),
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
I_ADDR_CNTL: entity work.axi_dma_0axi_datamover_addr_cntl
    port map (
      D(31 downto 0) => sig_fifo_next_addr(31 downto 0),
      I1 => n_2_I_MSTR_PCC,
      I2 => n_9_I_MSTR_PCC,
      I3 => n_15_I_RD_DATA_CNTL,
      I4(3 downto 0) => sig_mstr2data_len(3 downto 0),
      O1 => n_0_I_ADDR_CNTL,
      O2 => n_3_I_ADDR_CNTL,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(3 downto 0) => m_axi_mm2s_arlen(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_input_burst_type_reg => sig_input_burst_type_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.axi_dma_0axi_datamover_cmd_status
    port map (
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => sig_rd_sts_tag_reg(0),
      I1 => n_6_I_MSTR_PCC,
      O1 => O1,
      O2 => O2,
      Q(48) => sig_cmd_tag_slice(0),
      Q(47 downto 32) => data(15 downto 0),
      Q(31) => n_26_I_CMD_STATUS,
      Q(30) => n_27_I_CMD_STATUS,
      Q(29) => n_28_I_CMD_STATUS,
      Q(28) => n_29_I_CMD_STATUS,
      Q(27) => n_30_I_CMD_STATUS,
      Q(26) => n_31_I_CMD_STATUS,
      Q(25) => n_32_I_CMD_STATUS,
      Q(24) => n_33_I_CMD_STATUS,
      Q(23) => n_34_I_CMD_STATUS,
      Q(22) => n_35_I_CMD_STATUS,
      Q(21) => n_36_I_CMD_STATUS,
      Q(20) => n_37_I_CMD_STATUS,
      Q(19) => n_38_I_CMD_STATUS,
      Q(18) => n_39_I_CMD_STATUS,
      Q(17) => n_40_I_CMD_STATUS,
      Q(16) => n_41_I_CMD_STATUS,
      Q(15) => sig_cmd_eof_slice,
      Q(14) => sig_cmd_type_slice,
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_cmd_wdata(48 downto 0) => mm2s_cmd_wdata(48 downto 0),
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      p_7_out => p_7_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.axi_dma_0axi_datamover_pcc
    port map (
      D(31 downto 0) => sig_fifo_next_addr(31 downto 0),
      I1 => n_3_I_ADDR_CNTL,
      I10(3 downto 0) => sig_mstr2data_strt_strb(3 downto 0),
      I2 => \n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I3 => \n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I4(0) => \p_0_in__1\(0),
      I5(0) => sig_dbeat_cntr_reg(0),
      I6 => \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I7 => \n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I9(3 downto 0) => sig_mstr2data_last_strb(3 downto 0),
      O1 => n_2_I_MSTR_PCC,
      O2 => n_6_I_MSTR_PCC,
      O3 => n_9_I_MSTR_PCC,
      O4 => n_12_I_MSTR_PCC,
      O5 => n_20_I_MSTR_PCC,
      O6(3 downto 0) => sig_mstr2data_len(3 downto 0),
      O7 => n_25_I_MSTR_PCC,
      Q(48) => sig_cmd_tag_slice(0),
      Q(47 downto 32) => data(15 downto 0),
      Q(31) => n_26_I_CMD_STATUS,
      Q(30) => n_27_I_CMD_STATUS,
      Q(29) => n_28_I_CMD_STATUS,
      Q(28) => n_29_I_CMD_STATUS,
      Q(27) => n_30_I_CMD_STATUS,
      Q(26) => n_31_I_CMD_STATUS,
      Q(25) => n_32_I_CMD_STATUS,
      Q(24) => n_33_I_CMD_STATUS,
      Q(23) => n_34_I_CMD_STATUS,
      Q(22) => n_35_I_CMD_STATUS,
      Q(21) => n_36_I_CMD_STATUS,
      Q(20) => n_37_I_CMD_STATUS,
      Q(19) => n_38_I_CMD_STATUS,
      Q(18) => n_39_I_CMD_STATUS,
      Q(17) => n_40_I_CMD_STATUS,
      Q(16) => n_41_I_CMD_STATUS,
      Q(15) => sig_cmd_eof_slice,
      Q(14) => sig_cmd_type_slice,
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_fifo_next_sequential => sig_fifo_next_sequential,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_burst_type_reg => sig_input_burst_type_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_input_tag_reg(0) => sig_input_tag_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stop_request => sig_stop_request
    );
I_RD_DATA_CNTL: entity work.axi_dma_0axi_datamover_rddata_cntl
    port map (
      D(1 downto 0) => sig_rsc2stat_status(5 downto 4),
      DIBDI(5) => sig_data2sf_cmd_cmplt,
      DIBDI(4) => sig_rdc2sf_wlast,
      DIBDI(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      I1 => n_2_I_RESET,
      I10(3 downto 0) => sig_mstr2data_strt_strb(3 downto 0),
      I2 => n_3_I_RESET,
      I3 => n_2_I_MSTR_PCC,
      I4(0) => \p_0_in__1\(0),
      I5(2 downto 0) => sig_mstr2data_len(3 downto 1),
      I6 => n_12_I_MSTR_PCC,
      I7 => \n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I8 => n_20_I_MSTR_PCC,
      I9(3 downto 0) => sig_mstr2data_last_strb(3 downto 0),
      O1 => n_5_I_RD_DATA_CNTL,
      O10 => n_19_I_RD_DATA_CNTL,
      O2 => n_10_I_RD_DATA_CNTL,
      O3 => n_11_I_RD_DATA_CNTL,
      O4 => n_12_I_RD_DATA_CNTL,
      O5 => n_13_I_RD_DATA_CNTL,
      O6 => n_14_I_RD_DATA_CNTL,
      O7 => n_15_I_RD_DATA_CNTL,
      O8 => n_16_I_RD_DATA_CNTL,
      O9 => n_17_I_RD_DATA_CNTL,
      Q(0) => sig_dbeat_cntr_reg(0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      p_3_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(7),
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_fifo_next_sequential => sig_fifo_next_sequential,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_input_tag_reg(0) => sig_input_tag_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
I_RD_STATUS_CNTLR: entity work.axi_dma_0axi_datamover_rd_status_cntl
    port map (
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => sig_rd_sts_tag_reg(0),
      I1 => n_19_I_RD_DATA_CNTL,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_dma_0axi_datamover_reset_18
    port map (
      I1 => n_17_I_RD_DATA_CNTL,
      I2 => n_16_I_RD_DATA_CNTL,
      O1 => n_2_I_RESET,
      O2 => n_3_I_RESET,
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      mm2s_aresetn => mm2s_aresetn,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_dqual_reg_full => sig_dqual_reg_full
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover_s2mm_full_wrap is
  port (
    m_axi_s2mm_wvalid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    O3 : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_dma_0axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of axi_dma_0axi_datamover_s2mm_full_wrap is
  signal \^di\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal lsig_byte_cntr_incr_value : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal \n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_19_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal \n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_24_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_25_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_27_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal \n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal \n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal \n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal \n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal \n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal \n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal \n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_3_I_RESET : STD_LOGIC;
  signal \n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal \n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal \n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal \n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\ : STD_LOGIC;
  signal \n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_44_I_CMD_STATUS : STD_LOGIC;
  signal n_44_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_45_I_CMD_STATUS : STD_LOGIC;
  signal n_45_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_46_I_CMD_STATUS : STD_LOGIC;
  signal \n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_47_I_CMD_STATUS : STD_LOGIC;
  signal \n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_48_I_CMD_STATUS : STD_LOGIC;
  signal \n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_49_I_CMD_STATUS : STD_LOGIC;
  signal \n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_50_I_CMD_STATUS : STD_LOGIC;
  signal \n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_51_I_CMD_STATUS : STD_LOGIC;
  signal \n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_52_I_CMD_STATUS : STD_LOGIC;
  signal \n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_53_I_CMD_STATUS : STD_LOGIC;
  signal \n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal n_54_I_CMD_STATUS : STD_LOGIC;
  signal \n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_9_out : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_bytes_rcvd : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_coelsc_eop : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_dre2ibtt_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_good_strm_dbeat1_out : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_stop_request : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_address : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_xfer_calc_err_reg : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg : STD_LOGIC;
  signal sig_xfer_is_seq_reg : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_xfer_type_reg : STD_LOGIC;
  signal skid2dre_wvalid : STD_LOGIC;
begin
  DI(8 downto 0) <= \^di\(8 downto 0);
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.axi_dma_0axi_datamover_skid_buf
    port map (
      E(0) => sig_data_reg_out_en,
      I1 => n_24_I_WR_DATA_CNTL,
      I2 => \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I3 => n_25_I_WR_DATA_CNTL,
      I4 => n_26_I_WR_DATA_CNTL,
      I5 => n_27_I_WR_DATA_CNTL,
      I6 => n_28_I_WR_DATA_CNTL,
      O1(31) => \n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(30) => \n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(29) => \n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(28) => \n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(27) => \n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(26) => \n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(25) => \n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(24) => \n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(23) => \n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(22) => \n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(21) => \n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(20) => \n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(19) => \n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(18) => \n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(17) => \n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(16) => \n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(15) => \n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(14) => \n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(13) => \n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(12) => \n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(11) => \n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(10) => \n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(9) => \n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(8) => \n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(7) => \n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(6) => \n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(5) => \n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(4) => \n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(3) => \n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(2) => \n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(1) => \n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1(0) => \n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      Q(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      SR(0) => sig_stream_rst,
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_slast_with_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      skid2dre_wvalid => skid2dre_wvalid
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.axi_dma_0axi_datamover_indet_btt
    port map (
      CO(0) => \n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(2) => \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(1) => \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(0) => \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      DI(8 downto 0) => \^di\(8 downto 0),
      DIBDI(5) => sig_dre2ibtt_eop,
      DIBDI(4) => sig_dre2ibtt_tlast,
      DIBDI(3 downto 0) => sig_dre2ibtt_tstrb(3 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      I1 => \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I10(0) => \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(0) => \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(1) => \n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(0) => \n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(0) => \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(0) => sig_good_strm_dbeat1_out,
      I2 => \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I3 => \n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I4 => \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I5 => \n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I6 => \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I7 => n_30_I_WR_DATA_CNTL,
      I8(3) => \n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(2) => \n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(1) => \n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(0) => \n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I9 => \n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O(3) => \n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(2) => \n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(1) => \n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(0) => \n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O1 => \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O10 => \n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O11 => \n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O12 => \n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O13(0) => E(0),
      O14(2 downto 0) => Q(2 downto 0),
      O15(2 downto 0) => O4(2 downto 0),
      O16 => \n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O17(4 downto 0) => sig_xfer_len(4 downto 0),
      O18(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      O2(34 downto 32) => lsig_byte_cntr_incr_value(2 downto 0),
      O2(31) => \n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(30) => \n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(29) => \n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(28) => \n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(27) => \n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(26) => \n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(25) => \n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(24) => \n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(23) => \n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(22) => \n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(21) => \n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(20) => \n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(19) => \n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(18) => \n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(17) => \n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(16) => \n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(15) => \n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(14) => \n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(13) => \n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(12) => \n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(11) => \n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(10) => \n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(9) => \n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(8) => \n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(7) => \n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(6) => \n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(5) => \n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(4) => \n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(3) => \n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(2) => \n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(1) => \n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O2(0) => \n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O3 => \n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(3) => \n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(2) => \n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(1) => \n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(0) => \n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O5(0) => \n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O6 => \n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O7(8) => sig_sf2pcc_packet_eop,
      O7(7) => sig_sf2pcc_cmd_cmplt,
      O7(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      O8 => \n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O9(0) => sig_burst_dbeat_cntr_reg(3),
      Q(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      S(3) => \n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(2) => \n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(1) => \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(0) => \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      SR(0) => sig_stream_rst,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(2) => n_43_I_WR_DATA_CNTL,
      p_0_in(1) => n_44_I_WR_DATA_CNTL,
      p_0_in(0) => n_45_I_WR_DATA_CNTL,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_strm_tvalid => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      sig_xfer_address(1 downto 0) => sig_xfer_address(1 downto 0)
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.axi_dma_0axi_datamover_ibttcc
    port map (
      CO(0) => \n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(2) => \n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(1) => \n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(0) => p_0_out_0(0),
      Din(15) => p_1_out,
      Din(14) => p_2_out,
      Din(13 downto 0) => p_5_out(13 downto 0),
      I1 => \n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I2 => n_24_I_WR_STATUS_CNTLR,
      I3 => \n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I4 => \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I5 => \n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I6(4 downto 0) => sig_xfer_len(4 downto 0),
      I8(3) => \n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(2) => \n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(1) => \n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8(0) => \n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O(3) => \n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(2) => \n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(1) => \n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O(0) => \n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O1(1 downto 0) => sig_xfer_address(1 downto 0),
      O10 => \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(31) => \n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(30) => \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(29) => \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(28) => \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(27) => \n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(26) => \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(25) => \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(24) => \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(23) => \n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(22) => \n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(21) => \n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(20) => \n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(19) => \n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(18) => \n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(17) => \n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(16) => \n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(15) => \n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(14) => \n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(13) => \n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(12) => \n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(11) => \n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(10) => \n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(9) => \n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(8) => \n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(7) => \n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(6) => \n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(5) => \n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(4) => \n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(3) => \n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(2) => \n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(1 downto 0) => p_20_out(1 downto 0),
      O3 => \n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O4(3) => \n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(2) => \n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(1) => \n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4(0) => \n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O5 => \n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O6 => \n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O7(8) => sig_sf2pcc_packet_eop,
      O7(7) => sig_sf2pcc_cmd_cmplt,
      O7(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      O8 => \n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O9(4 downto 0) => p_19_out(4 downto 0),
      Q(46) => n_23_I_CMD_STATUS,
      Q(45) => n_24_I_CMD_STATUS,
      Q(44) => n_25_I_CMD_STATUS,
      Q(43) => n_26_I_CMD_STATUS,
      Q(42) => n_27_I_CMD_STATUS,
      Q(41) => n_28_I_CMD_STATUS,
      Q(40) => n_29_I_CMD_STATUS,
      Q(39) => n_30_I_CMD_STATUS,
      Q(38) => n_31_I_CMD_STATUS,
      Q(37) => n_32_I_CMD_STATUS,
      Q(36) => n_33_I_CMD_STATUS,
      Q(35) => n_34_I_CMD_STATUS,
      Q(34) => n_35_I_CMD_STATUS,
      Q(33) => n_36_I_CMD_STATUS,
      Q(32) => n_37_I_CMD_STATUS,
      Q(31) => n_38_I_CMD_STATUS,
      Q(30) => n_39_I_CMD_STATUS,
      Q(29) => n_40_I_CMD_STATUS,
      Q(28) => n_41_I_CMD_STATUS,
      Q(27) => n_42_I_CMD_STATUS,
      Q(26) => n_43_I_CMD_STATUS,
      Q(25) => n_44_I_CMD_STATUS,
      Q(24) => n_45_I_CMD_STATUS,
      Q(23) => n_46_I_CMD_STATUS,
      Q(22) => n_47_I_CMD_STATUS,
      Q(21) => n_48_I_CMD_STATUS,
      Q(20) => n_49_I_CMD_STATUS,
      Q(19) => n_50_I_CMD_STATUS,
      Q(18) => n_51_I_CMD_STATUS,
      Q(17) => n_52_I_CMD_STATUS,
      Q(16) => n_53_I_CMD_STATUS,
      Q(15) => n_54_I_CMD_STATUS,
      Q(14) => sig_cmd_type_slice,
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      S(3) => \n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(2) => \n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(1) => \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      S(0) => \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_32_out => p_32_out,
      p_9_out => p_9_out,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_xfer_calc_err_reg => sig_xfer_calc_err_reg,
      sig_xfer_cmd_cmplt_reg => sig_xfer_cmd_cmplt_reg,
      sig_xfer_is_seq_reg => sig_xfer_is_seq_reg,
      sig_xfer_type_reg => sig_xfer_type_reg
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.axi_dma_0axi_datamover_s2mm_realign
    port map (
      DI(1 downto 0) => \^di\(1 downto 0),
      DIBDI(5) => sig_dre2ibtt_eop,
      DIBDI(4) => sig_dre2ibtt_tlast,
      DIBDI(3 downto 0) => sig_dre2ibtt_tstrb(3 downto 0),
      Din(15) => p_1_out,
      Din(14) => p_2_out,
      Din(13 downto 0) => p_5_out(13 downto 0),
      E(0) => sig_data_reg_out_en,
      I1 => n_3_I_RESET,
      I10(0) => \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(0) => \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(1) => \n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(0) => \n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(0) => \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(0) => sig_good_strm_dbeat1_out,
      I2 => \n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I3 => \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I4 => \n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I5 => \n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I6 => \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I7(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      I8(31) => \n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(30) => \n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(29) => \n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(28) => \n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(27) => \n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(26) => \n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(25) => \n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(24) => \n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(23) => \n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(22) => \n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(21) => \n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(20) => \n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(19) => \n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(18) => \n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(17) => \n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(16) => \n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(15) => \n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(14) => \n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(13) => \n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(12) => \n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(11) => \n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(10) => \n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(9) => \n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(8) => \n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(7) => \n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(6) => \n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(5) => \n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(4) => \n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(3) => \n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(2) => \n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(1) => \n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      I8(0) => \n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\,
      O1 => \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O10 => \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O2 => \n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O3 => \n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O4 => \n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O5(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      O6 => \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O7 => \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O8 => \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O9(0) => sig_burst_dbeat_cntr_reg(3),
      Q(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      S0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      SR(0) => sig_stream_rst,
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_9_out => p_9_out,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mvalid_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_slast_with_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\,
      sig_strm_tvalid => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      skid2dre_wvalid => skid2dre_wvalid
    );
I_ADDR_CNTL: entity work.\axi_dma_0axi_datamover_addr_cntl__parameterized0\
    port map (
      I1 => n_24_I_WR_STATUS_CNTLR,
      I2 => \n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I3 => \n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I4(4 downto 0) => p_19_out(4 downto 0),
      Q(31) => \n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(30) => \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(29) => \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(28) => \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(27) => \n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(26) => \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(25) => \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(24) => \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(23) => \n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(22) => \n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(21) => \n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(20) => \n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(19) => \n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(18) => \n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(17) => \n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(16) => \n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(15) => \n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(14) => \n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(13) => \n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(12) => \n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(11) => \n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(10) => \n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(9) => \n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(8) => \n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(7) => \n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(6) => \n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(5) => \n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(4) => \n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(3) => \n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(2) => \n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      Q(1 downto 0) => p_20_out(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_xfer_calc_err_reg => sig_xfer_calc_err_reg,
      sig_xfer_type_reg => sig_xfer_type_reg
    );
I_CMD_STATUS: entity work.\axi_dma_0axi_datamover_cmd_status__parameterized0\
    port map (
      D(46 downto 0) => D(46 downto 0),
      I1 => \n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I10(13 downto 0) => I10(13 downto 0),
      I2(17) => sig_coelsc_eop,
      I2(16 downto 3) => sig_coelsc_bytes_rcvd(13 downto 0),
      I2(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(46) => n_23_I_CMD_STATUS,
      Q(45) => n_24_I_CMD_STATUS,
      Q(44) => n_25_I_CMD_STATUS,
      Q(43) => n_26_I_CMD_STATUS,
      Q(42) => n_27_I_CMD_STATUS,
      Q(41) => n_28_I_CMD_STATUS,
      Q(40) => n_29_I_CMD_STATUS,
      Q(39) => n_30_I_CMD_STATUS,
      Q(38) => n_31_I_CMD_STATUS,
      Q(37) => n_32_I_CMD_STATUS,
      Q(36) => n_33_I_CMD_STATUS,
      Q(35) => n_34_I_CMD_STATUS,
      Q(34) => n_35_I_CMD_STATUS,
      Q(33) => n_36_I_CMD_STATUS,
      Q(32) => n_37_I_CMD_STATUS,
      Q(31) => n_38_I_CMD_STATUS,
      Q(30) => n_39_I_CMD_STATUS,
      Q(29) => n_40_I_CMD_STATUS,
      Q(28) => n_41_I_CMD_STATUS,
      Q(27) => n_42_I_CMD_STATUS,
      Q(26) => n_43_I_CMD_STATUS,
      Q(25) => n_44_I_CMD_STATUS,
      Q(24) => n_45_I_CMD_STATUS,
      Q(23) => n_46_I_CMD_STATUS,
      Q(22) => n_47_I_CMD_STATUS,
      Q(21) => n_48_I_CMD_STATUS,
      Q(20) => n_49_I_CMD_STATUS,
      Q(19) => n_50_I_CMD_STATUS,
      Q(18) => n_51_I_CMD_STATUS,
      Q(17) => n_52_I_CMD_STATUS,
      Q(16) => n_53_I_CMD_STATUS,
      Q(15) => n_54_I_CMD_STATUS,
      Q(14) => sig_cmd_type_slice,
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_13_out => p_13_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.axi_dma_0axi_datamover_reset
    port map (
      I1 => n_25_I_WR_STATUS_CNTLR,
      O1 => n_2_I_RESET,
      O2 => n_3_I_RESET,
      SR(0) => sig_stream_rst,
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mvalid_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\
    );
I_S2MM_MMAP_SKID_BUF: entity work.axi_dma_0axi_datamover_skid2mm_buf
    port map (
      D(31) => \n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(30) => \n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(29) => \n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(28) => \n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(27) => \n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(26) => \n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(25) => \n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(24) => \n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(23) => \n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(22) => \n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(21) => \n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(20) => \n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(19) => \n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(18) => \n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(17) => \n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(16) => \n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(15) => \n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(14) => \n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(13) => \n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(12) => \n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(11) => \n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(10) => \n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(9) => \n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(8) => \n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(7) => \n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(6) => \n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(5) => \n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(4) => \n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(3) => \n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(2) => \n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(1) => \n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      D(0) => \n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I1 => n_29_I_WR_DATA_CNTL,
      I2(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      I3(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      p_0_in3_in => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_skid2data_wready => sig_skid2data_wready
    );
I_WR_DATA_CNTL: entity work.axi_dma_0axi_datamover_wrdata_cntl
    port map (
      D(2) => \n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(1) => \n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(0) => p_0_out_0(0),
      Din(16) => sig_data2wsc_eop,
      Din(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      Din(1) => sig_data2wsc_cmd_cmplt,
      Din(0) => sig_data2wsc_calc_err,
      E(0) => \n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I1 => \n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I2 => \n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I3 => n_19_I_WR_STATUS_CNTLR,
      I4 => n_27_I_WR_STATUS_CNTLR,
      I5(2) => \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I5(1) => \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I5(0) => \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I6(2 downto 0) => lsig_byte_cntr_incr_value(2 downto 0),
      O1 => n_24_I_WR_DATA_CNTL,
      O10 => n_32_I_WR_DATA_CNTL,
      O11(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      O12(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      O13(2) => n_43_I_WR_DATA_CNTL,
      O13(1) => n_44_I_WR_DATA_CNTL,
      O13(0) => n_45_I_WR_DATA_CNTL,
      O18(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      O2 => n_25_I_WR_DATA_CNTL,
      O3 => n_26_I_WR_DATA_CNTL,
      O4 => n_27_I_WR_DATA_CNTL,
      O5 => n_28_I_WR_DATA_CNTL,
      O6 => n_29_I_WR_DATA_CNTL,
      O7 => n_30_I_WR_DATA_CNTL,
      O8 => n_31_I_WR_DATA_CNTL,
      O9(4 downto 0) => p_19_out(4 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in3_in => p_0_in3_in,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg_dly1 => sig_halt_reg_dly1,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_xfer_calc_err_reg => sig_xfer_calc_err_reg,
      sig_xfer_cmd_cmplt_reg => sig_xfer_cmd_cmplt_reg,
      sig_xfer_is_seq_reg => sig_xfer_is_seq_reg
    );
I_WR_STATUS_CNTLR: entity work.axi_dma_0axi_datamover_wr_status_cntl
    port map (
      D(17) => sig_coelsc_eop,
      D(16 downto 3) => sig_coelsc_bytes_rcvd(13 downto 0),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Din(16) => sig_data2wsc_eop,
      Din(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      Din(1) => sig_data2wsc_cmd_cmplt,
      Din(0) => sig_data2wsc_calc_err,
      I1 => n_2_I_RESET,
      I2 => n_31_I_WR_DATA_CNTL,
      I3 => n_32_I_WR_DATA_CNTL,
      O1 => n_19_I_WR_STATUS_CNTLR,
      O2 => n_24_I_WR_STATUS_CNTLR,
      O3 => n_25_I_WR_STATUS_CNTLR,
      O4 => n_27_I_WR_STATUS_CNTLR,
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg_dly1 => sig_halt_reg_dly1,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_reset_reg => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_datamover is
  port (
    m_axi_s2mm_wvalid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    EN : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_aresetn : in STD_LOGIC;
    mm2s_cmd_wdata : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_dma_0axi_datamover;

architecture STRUCTURE of axi_dma_0axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.axi_dma_0axi_datamover_mm2s_full_wrap
    port map (
      O1 => m_axis_mm2s_sts_tvalid_int,
      O2 => O1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(3 downto 0) => m_axi_mm2s_arlen(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_aresetn => mm2s_aresetn,
      mm2s_cmd_wdata(48 downto 0) => mm2s_cmd_wdata(48 downto 0),
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      p_7_out => p_7_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.axi_dma_0axi_datamover_s2mm_full_wrap
    port map (
      D(46 downto 0) => D(46 downto 0),
      DI(8 downto 0) => DI(8 downto 0),
      E(0) => EN,
      I10(13 downto 0) => I10(13 downto 0),
      O1 => s_axis_s2mm_cmd_tready,
      O2 => m_axis_s2mm_sts_tvalid_int,
      O3 => O2,
      O4(2 downto 0) => O3(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_13_out => p_13_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of axi_dma_0axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of axi_dma_0axi_dma : entity is 125;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of axi_dma_0axi_dma : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of axi_dma_0axi_dma : entity is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of axi_dma_0axi_dma : entity is 1;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of axi_dma_0axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of axi_dma_0axi_dma : entity is 14;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of axi_dma_0axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of axi_dma_0axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of axi_dma_0axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of axi_dma_0axi_dma : entity is 16;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of axi_dma_0axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of axi_dma_0axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of axi_dma_0axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of axi_dma_0axi_dma : entity is 16;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of axi_dma_0axi_dma : entity is 32;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0axi_dma : entity is 0;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of axi_dma_0axi_dma : entity is 1;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of axi_dma_0axi_dma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_dma_0axi_dma : entity is "virtex7";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of axi_dma_0axi_dma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of axi_dma_0axi_dma : entity is "axi_dma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0axi_dma : entity is "yes";
end axi_dma_0axi_dma;

architecture STRUCTURE of axi_dma_0axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch1_fetch_address\ : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \I_SG_FETCH_MNGR/ch1_sg_idle\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch2_fetch_address\ : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \I_SG_FETCH_QUEUE/DI\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_nxtdesc_wren : STD_LOGIC;
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dm_mm2s_scndry_resetn : STD_LOGIC;
  signal dm_s2mm_scndry_resetn : STD_LOGIC;
  signal dma_mm2s_error : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal ftch_error_addr0 : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_sg_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_sg_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_awlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_cntrl_strm_stop : STD_LOGIC;
  signal mm2s_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_irqdelay_wren : STD_LOGIC;
  signal mm2s_irqthresh_wren : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_scndry_resetn : STD_LOGIC;
  signal mm2s_soft_reset_done : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\ : STD_LOGIC;
  signal \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\ : STD_LOGIC;
  signal \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\ : STD_LOGIC;
  signal n_107_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_109_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_10_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_110_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_111_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_112_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_11_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_12_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_12_I_RST_MODULE : STD_LOGIC;
  signal n_13_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_13_I_RST_MODULE : STD_LOGIC;
  signal n_19_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_19_I_RST_MODULE : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\ : STD_LOGIC;
  signal \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\ : STD_LOGIC;
  signal n_20_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_20_I_RST_MODULE : STD_LOGIC;
  signal \n_215_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_21_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_21_I_RST_MODULE : STD_LOGIC;
  signal \n_222_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_223_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_224_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_225_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_226_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_227_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_228_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_229_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_22_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_22_I_RST_MODULE : STD_LOGIC;
  signal \n_230_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_231_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_23_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_23_I_RST_MODULE : STD_LOGIC;
  signal n_24_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_24_I_RST_MODULE : STD_LOGIC;
  signal n_25_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_25_I_RST_MODULE : STD_LOGIC;
  signal \n_267_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_26_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_26_I_RST_MODULE : STD_LOGIC;
  signal n_27_I_RST_MODULE : STD_LOGIC;
  signal n_28_I_RST_MODULE : STD_LOGIC;
  signal \n_297_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_298_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_299_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_2_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\ : STD_LOGIC;
  signal \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\ : STD_LOGIC;
  signal \n_300_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_301_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_302_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_303_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_304_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_305_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_306_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_307_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_308_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_309_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_310_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_311_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_312_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_313_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_314_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_315_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_316_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_317_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_318_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_319_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_31_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal \n_320_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_321_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_322_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_325_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_326_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_327_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_328_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_32_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal \n_331_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_33_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_34_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_35_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_37_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_39_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_3_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_40_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal \n_432_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_433_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_435_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_436_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_437_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_438_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_439_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_440_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_441_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_443_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_444_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_445_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_446_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_447_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_448_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_449_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_450_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_451_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_452_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_453_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_454_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_455_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_456_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_457_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_458_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_459_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_460_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_461_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_46_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_47_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_51_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_51_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_52_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_53_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_54_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_54_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_55_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_55_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_56_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_56_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_56_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_57_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_57_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_57_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_58_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_58_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_59_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_59_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_60_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_60_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_61_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_61_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_62_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_62_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_63_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_63_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_64_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_64_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_65_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_65_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_66_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_66_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_67_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_67_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_68_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_68_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_69_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_69_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_6_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_70_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_70_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_71_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_71_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_72_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_73_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_73_I_PRMRY_DATAMOVER : STD_LOGIC;
  signal n_74_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_75_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_76_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_77_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_78_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_79_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_7_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_8_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_93_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_94_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_95_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_95_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_96_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_97_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_9_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 96 downto 64 );
  signal p_13_out : STD_LOGIC;
  signal p_13_out_2 : STD_LOGIC;
  signal p_15_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_17_out_1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_19_out_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC_VECTOR ( 96 downto 46 );
  signal p_42_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_43_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_desc_flush_del : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_irqdelay_wren : STD_LOGIC;
  signal s2mm_irqthresh_wren : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_run_stop_del : STD_LOGIC;
  signal s2mm_scndry_resetn : STD_LOGIC;
  signal s2mm_soft_reset_done : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i2_out : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal s_axis_ftch_cmd_tdata : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s_axis_mm2s_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_mm2s_updtsts_tlast : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tvalid : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal s_axis_s2mm_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s_axis_s2mm_updtptr_tvalid : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_s2mm_updtsts_tlast : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  signal soft_reset_d2 : STD_LOGIC;
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3 downto 0) <= \^m_axi_mm2s_arlen\(3 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4 downto 0) <= \^m_axi_s2mm_awlen\(4 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \^m_axi_s2mm_awsize\(1);
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3 downto 0) <= \^m_axi_sg_arlen\(3 downto 0);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arsize\(1);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 2) <= \^m_axi_sg_awaddr\(31 downto 2);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awburst\(0);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \^m_axi_sg_awlen\(2);
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \^m_axi_sg_awlen\(0);
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(3);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(3);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(3);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(3);
  m_axis_mm2s_cntrl_tkeep(3) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const1>\;
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3) => \<const0>\,
      ADDRA(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3) => \<const0>\,
      ADDRB(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3) => \<const0>\,
      ADDRC(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3) => \<const0>\,
      ADDRD(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(2 downto 0),
      DIA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\(1 downto 0),
      DIB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\(3 downto 2),
      DIC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\(5 downto 4),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(1 downto 0),
      DOB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(3 downto 2),
      DOC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3) => \<const0>\,
      ADDRA(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3) => \<const0>\,
      ADDRB(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3) => \<const0>\,
      ADDRC(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3) => \<const0>\,
      ADDRD(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(2 downto 0),
      DIA(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI\(7),
      DIA(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\(6),
      DIB(1) => \<const0>\,
      DIB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI\(8),
      DIC(1) => \<const0>\,
      DIC(0) => \<const0>\,
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(7 downto 6),
      DOB(1) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(8),
      DOC(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\
    );
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.axi_dma_0axi_sg
    port map (
      D(25 downto 0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in\(25 downto 0),
      DI(31 downto 0) => \I_SG_FETCH_QUEUE/DI\(31 downto 0),
      Din(0) => s_axis_s2mm_updtsts_tlast,
      Din(1) => s_axis_s2mm_updtsts_tdata(32),
      Din(2) => s_axis_s2mm_updtsts_tdata(31),
      Din(3) => s_axis_s2mm_updtsts_tdata(30),
      Din(4) => s_axis_s2mm_updtsts_tdata(29),
      Din(5) => s_axis_s2mm_updtsts_tdata(28),
      Din(6) => s_axis_s2mm_updtsts_tdata(27),
      Din(7) => s_axis_s2mm_updtsts_tdata(26),
      Din(8) => s_axis_s2mm_updtsts_tdata(25),
      Din(9) => s_axis_s2mm_updtsts_tdata(24),
      Din(10) => s_axis_s2mm_updtsts_tdata(23),
      Din(11) => s_axis_s2mm_updtsts_tdata(22),
      Din(12) => s_axis_s2mm_updtsts_tdata(21),
      Din(13) => s_axis_s2mm_updtsts_tdata(20),
      Din(14) => s_axis_s2mm_updtsts_tdata(19),
      Din(15) => s_axis_s2mm_updtsts_tdata(18),
      Din(16) => s_axis_s2mm_updtsts_tdata(17),
      Din(17) => s_axis_s2mm_updtsts_tdata(16),
      Din(18) => s_axis_s2mm_updtsts_tdata(15),
      Din(19) => s_axis_s2mm_updtsts_tdata(14),
      Din(20) => s_axis_s2mm_updtsts_tdata(13),
      Din(21) => s_axis_s2mm_updtsts_tdata(12),
      Din(22) => s_axis_s2mm_updtsts_tdata(11),
      Din(23) => s_axis_s2mm_updtsts_tdata(10),
      Din(24) => s_axis_s2mm_updtsts_tdata(9),
      Din(25) => s_axis_s2mm_updtsts_tdata(8),
      Din(26) => s_axis_s2mm_updtsts_tdata(7),
      Din(27) => s_axis_s2mm_updtsts_tdata(6),
      Din(28) => s_axis_s2mm_updtsts_tdata(5),
      Din(29) => s_axis_s2mm_updtsts_tdata(4),
      Din(30) => s_axis_s2mm_updtsts_tdata(3),
      Din(31) => s_axis_s2mm_updtsts_tdata(2),
      Din(32) => s_axis_s2mm_updtsts_tdata(1),
      Din(33) => s_axis_s2mm_updtsts_tdata(0),
      E(0) => n_94_I_MM2S_DMA_MNGR,
      FIFO_Full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full\,
      I1 => n_2_I_AXI_DMA_REG_MODULE,
      I10 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      I100 => n_13_I_AXI_DMA_REG_MODULE,
      I101 => n_24_I_AXI_DMA_REG_MODULE,
      I102 => n_25_I_AXI_DMA_REG_MODULE,
      I103 => n_26_I_AXI_DMA_REG_MODULE,
      I104 => n_46_I_AXI_DMA_REG_MODULE,
      I105(1 downto 0) => mm2s_taildesc(31 downto 30),
      I106(1 downto 0) => s2mm_taildesc(31 downto 30),
      I107(5) => n_59_I_AXI_DMA_REG_MODULE,
      I107(4) => n_60_I_AXI_DMA_REG_MODULE,
      I107(3) => n_61_I_AXI_DMA_REG_MODULE,
      I107(2) => n_62_I_AXI_DMA_REG_MODULE,
      I107(1) => n_63_I_AXI_DMA_REG_MODULE,
      I107(0) => n_64_I_AXI_DMA_REG_MODULE,
      I108 => \^axi_dma_tstvec\(0),
      I109 => n_109_I_AXI_DMA_REG_MODULE,
      I11 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      I110 => n_40_I_AXI_DMA_REG_MODULE,
      I111(6) => n_73_I_AXI_DMA_REG_MODULE,
      I111(5) => n_74_I_AXI_DMA_REG_MODULE,
      I111(4) => n_75_I_AXI_DMA_REG_MODULE,
      I111(3) => n_76_I_AXI_DMA_REG_MODULE,
      I111(2) => n_77_I_AXI_DMA_REG_MODULE,
      I111(1) => n_78_I_AXI_DMA_REG_MODULE,
      I111(0) => n_79_I_AXI_DMA_REG_MODULE,
      I112 => n_37_I_AXI_DMA_REG_MODULE,
      I113 => n_39_I_AXI_DMA_REG_MODULE,
      I114 => n_25_I_RST_MODULE,
      I115(0) => n_93_I_MM2S_DMA_MNGR,
      I116(28) => s_axis_mm2s_updtsts_tlast,
      I116(27 downto 23) => s_axis_mm2s_updtsts_tdata(32 downto 28),
      I116(22 downto 0) => s_axis_mm2s_updtsts_tdata(22 downto 0),
      I117(25 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 6),
      I118(0) => n_95_I_S2MM_DMA_MNGR,
      I119(25 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 6),
      I12 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      I120(0) => n_111_I_AXI_DMA_REG_MODULE,
      I121(0) => n_112_I_AXI_DMA_REG_MODULE,
      I13 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      I14 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      I15 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      I16 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      I17 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      I18 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      I19 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      I2 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      I20 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      I21 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      I22 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      I23 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      I24 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      I25 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      I26 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      I27 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      I28 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      I29 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      I3 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      I30 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      I31 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      I32 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      I33 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      I34 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      I35 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      I36 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      I37 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      I38 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      I39 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      I4 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      I40 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      I41 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      I42 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      I43 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      I44 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      I45 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      I46 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      I47 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      I48 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      I49 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      I5 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      I50 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      I51 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      I52 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      I53 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      I54 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      I55 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      I56 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      I57 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      I58 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      I59 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      I6 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      I60 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      I61 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      I62 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      I63 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      I64 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      I65 => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      I66 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      I67 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      I68 => n_95_I_MM2S_DMA_MNGR,
      I69 => n_97_I_S2MM_DMA_MNGR,
      I7 => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      I70 => n_96_I_S2MM_DMA_MNGR,
      I71 => \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\,
      I72(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      I73 => \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\,
      I74(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\,
      I75 => n_107_I_AXI_DMA_REG_MODULE,
      I76 => n_47_I_AXI_DMA_REG_MODULE,
      I77 => n_31_I_AXI_DMA_REG_MODULE,
      I78 => n_34_I_AXI_DMA_REG_MODULE,
      I79 => n_58_I_AXI_DMA_REG_MODULE,
      I8 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      I80 => n_57_I_AXI_DMA_REG_MODULE,
      I81 => n_54_I_AXI_DMA_REG_MODULE,
      I82 => n_55_I_AXI_DMA_REG_MODULE,
      I83 => n_53_I_AXI_DMA_REG_MODULE,
      I84 => n_52_I_AXI_DMA_REG_MODULE,
      I85 => n_51_I_AXI_DMA_REG_MODULE,
      I86 => n_56_I_AXI_DMA_REG_MODULE,
      I87 => n_32_I_AXI_DMA_REG_MODULE,
      I88 => n_67_I_AXI_DMA_REG_MODULE,
      I89 => n_66_I_AXI_DMA_REG_MODULE,
      I9 => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      I90 => n_65_I_AXI_DMA_REG_MODULE,
      I91 => n_68_I_AXI_DMA_REG_MODULE,
      I92 => n_70_I_AXI_DMA_REG_MODULE,
      I93 => n_69_I_AXI_DMA_REG_MODULE,
      I94 => n_72_I_AXI_DMA_REG_MODULE,
      I95 => n_71_I_AXI_DMA_REG_MODULE,
      I96 => n_35_I_AXI_DMA_REG_MODULE,
      I97 => n_110_I_AXI_DMA_REG_MODULE,
      I98 => n_11_I_AXI_DMA_REG_MODULE,
      I99 => n_12_I_AXI_DMA_REG_MODULE,
      O1(23 downto 0) => \I_SG_FETCH_MNGR/ch2_fetch_address\(29 downto 6),
      O10 => \n_225_GEN_SG_ENGINE.I_SG_ENGINE\,
      O11 => \n_226_GEN_SG_ENGINE.I_SG_ENGINE\,
      O12 => \n_227_GEN_SG_ENGINE.I_SG_ENGINE\,
      O13 => \n_228_GEN_SG_ENGINE.I_SG_ENGINE\,
      O14 => \n_229_GEN_SG_ENGINE.I_SG_ENGINE\,
      O15 => \n_230_GEN_SG_ENGINE.I_SG_ENGINE\,
      O16 => \n_231_GEN_SG_ENGINE.I_SG_ENGINE\,
      O17 => \^m_axi_sg_wstrb\(3),
      O18 => \^axi_dma_tstvec\(4),
      O19 => \^axi_dma_tstvec\(5),
      O2(0) => ftch_error_addr0,
      O20 => \n_267_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(25) => \n_297_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(24) => \n_298_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(23) => \n_299_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(22) => \n_300_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(21) => \n_301_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(20) => \n_302_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(19) => \n_303_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(18) => \n_304_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(17) => \n_305_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(16) => \n_306_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(15) => \n_307_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(14) => \n_308_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(13) => \n_309_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(12) => \n_310_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(11) => \n_311_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(10) => \n_312_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(9) => \n_313_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(8) => \n_314_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(7) => \n_315_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(6) => \n_316_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(5) => \n_317_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(4) => \n_318_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(3) => \n_319_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(2) => \n_320_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(1) => \n_321_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21(0) => \n_322_GEN_SG_ENGINE.I_SG_ENGINE\,
      O22(1) => \n_327_GEN_SG_ENGINE.I_SG_ENGINE\,
      O22(0) => \n_328_GEN_SG_ENGINE.I_SG_ENGINE\,
      O23 => \n_331_GEN_SG_ENGINE.I_SG_ENGINE\,
      O24(7 downto 0) => p_42_out(7 downto 0),
      O25(7 downto 0) => p_15_out(7 downto 0),
      O26(7 downto 0) => p_43_out(7 downto 0),
      O27(7 downto 0) => p_16_out(7 downto 0),
      O28 => \n_432_GEN_SG_ENGINE.I_SG_ENGINE\,
      O29 => \n_433_GEN_SG_ENGINE.I_SG_ENGINE\,
      O3(72 downto 47) => p_11_out(96 downto 71),
      O3(46) => p_11_out(64),
      O3(45 downto 32) => p_19_out_0(13 downto 0),
      O3(31 downto 0) => p_19_out_0(63 downto 32),
      O30 => \n_435_GEN_SG_ENGINE.I_SG_ENGINE\,
      O31 => \n_436_GEN_SG_ENGINE.I_SG_ENGINE\,
      O32 => \n_437_GEN_SG_ENGINE.I_SG_ENGINE\,
      O33 => \n_438_GEN_SG_ENGINE.I_SG_ENGINE\,
      O34 => \n_439_GEN_SG_ENGINE.I_SG_ENGINE\,
      O35 => \n_440_GEN_SG_ENGINE.I_SG_ENGINE\,
      O36 => \n_441_GEN_SG_ENGINE.I_SG_ENGINE\,
      O37 => \n_443_GEN_SG_ENGINE.I_SG_ENGINE\,
      O38 => \n_444_GEN_SG_ENGINE.I_SG_ENGINE\,
      O39(0) => \n_445_GEN_SG_ENGINE.I_SG_ENGINE\,
      O4(83 downto 58) => p_38_out(96 downto 71),
      O4(57) => p_38_out(64),
      O4(56 downto 55) => p_38_out(59 downto 58),
      O4(54 downto 46) => p_38_out(54 downto 46),
      O4(45 downto 32) => p_17_out_1(13 downto 0),
      O4(31 downto 0) => p_17_out_1(63 downto 32),
      O40(0) => \n_446_GEN_SG_ENGINE.I_SG_ENGINE\,
      O41 => \n_447_GEN_SG_ENGINE.I_SG_ENGINE\,
      O42 => \n_448_GEN_SG_ENGINE.I_SG_ENGINE\,
      O43 => \n_449_GEN_SG_ENGINE.I_SG_ENGINE\,
      O44 => \n_450_GEN_SG_ENGINE.I_SG_ENGINE\,
      O45 => \n_451_GEN_SG_ENGINE.I_SG_ENGINE\,
      O46 => \n_452_GEN_SG_ENGINE.I_SG_ENGINE\,
      O47 => \n_453_GEN_SG_ENGINE.I_SG_ENGINE\,
      O48 => \n_454_GEN_SG_ENGINE.I_SG_ENGINE\,
      O49 => \n_455_GEN_SG_ENGINE.I_SG_ENGINE\,
      O5 => \n_215_GEN_SG_ENGINE.I_SG_ENGINE\,
      O50 => \n_456_GEN_SG_ENGINE.I_SG_ENGINE\,
      O51 => \n_457_GEN_SG_ENGINE.I_SG_ENGINE\,
      O52(25 downto 0) => s2mm_curdesc(31 downto 6),
      O53 => \n_458_GEN_SG_ENGINE.I_SG_ENGINE\,
      O54 => \n_459_GEN_SG_ENGINE.I_SG_ENGINE\,
      O55 => \n_460_GEN_SG_ENGINE.I_SG_ENGINE\,
      O56 => \n_461_GEN_SG_ENGINE.I_SG_ENGINE\,
      O59(25 downto 0) => mm2s_curdesc(31 downto 6),
      O6(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      O7 => \n_222_GEN_SG_ENGINE.I_SG_ENGINE\,
      O8 => \n_223_GEN_SG_ENGINE.I_SG_ENGINE\,
      O9 => \n_224_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      S(1) => \n_325_GEN_SG_ENGINE.I_SG_ENGINE\,
      S(0) => \n_326_GEN_SG_ENGINE.I_SG_ENGINE\,
      SR(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit\,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(2),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      dma_mm2s_error => dma_mm2s_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(3 downto 0) => \^m_axi_sg_arlen\(3 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(0) => \^m_axi_sg_arsize\(1),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(29 downto 0) => \^m_axi_sg_awaddr\(31 downto 2),
      m_axi_sg_awburst(0) => \^m_axi_sg_awburst\(0),
      m_axi_sg_awlen(1) => \^m_axi_sg_awlen\(2),
      m_axi_sg_awlen(0) => \^m_axi_sg_awlen\(0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_irqdelay_wren => mm2s_irqdelay_wren,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_pending_ptr_updt => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(23 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(29 downto 6),
      p_13_out => p_13_out,
      p_15_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_23_out_1 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\,
      p_24_out => p_24_out,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      p_8_out => p_8_out,
      ptr2_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full\,
      ptr_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full\,
      queue_rden2_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      queue_rden_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      queue_sinit => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_irqdelay_wren => s2mm_irqdelay_wren,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(31 downto 6),
      s_axis_ftch_cmd_tdata(0) => s_axis_ftch_cmd_tdata(2),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d2 => soft_reset_d2,
      sts_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.axi_dma_0axi_dma_sofeof_gen
    port map (
      I1 => n_37_I_AXI_DMA_REG_MODULE,
      O1 => \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\,
      O2 => \^axi_dma_tstvec\(0),
      SR(0) => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset\,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(1),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_prmry_resetn => mm2s_prmry_resetn
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.axi_dma_0axi_dma_sofeof_gen_0
    port map (
      I1 => n_39_I_AXI_DMA_REG_MODULE,
      O1 => \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\,
      O2 => \^axi_dma_tstvec\(2),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(3),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_AXI_DMA_REG_MODULE: entity work.axi_dma_0axi_dma_reg_module
    port map (
      D(25 downto 0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in\(25 downto 0),
      I1(0) => ftch_error_addr0,
      I10 => n_57_I_S2MM_DMA_MNGR,
      I11 => n_55_I_S2MM_DMA_MNGR,
      I12 => n_56_I_S2MM_DMA_MNGR,
      I13 => n_22_I_RST_MODULE,
      I14 => n_23_I_RST_MODULE,
      I15 => n_24_I_RST_MODULE,
      I16 => \n_439_GEN_SG_ENGINE.I_SG_ENGINE\,
      I17 => \n_440_GEN_SG_ENGINE.I_SG_ENGINE\,
      I18 => \n_441_GEN_SG_ENGINE.I_SG_ENGINE\,
      I19(0) => \n_445_GEN_SG_ENGINE.I_SG_ENGINE\,
      I2 => n_56_I_MM2S_DMA_MNGR,
      I20(1) => \n_327_GEN_SG_ENGINE.I_SG_ENGINE\,
      I20(0) => \n_328_GEN_SG_ENGINE.I_SG_ENGINE\,
      I21(0) => \n_446_GEN_SG_ENGINE.I_SG_ENGINE\,
      I22 => \^axi_dma_tstvec\(0),
      I23 => \^axi_dma_tstvec\(2),
      I24(23 downto 0) => \I_SG_FETCH_MNGR/ch2_fetch_address\(29 downto 6),
      I25 => \n_267_GEN_SG_ENGINE.I_SG_ENGINE\,
      I26(7 downto 0) => p_42_out(7 downto 0),
      I27(7 downto 0) => p_43_out(7 downto 0),
      I28 => \n_459_GEN_SG_ENGINE.I_SG_ENGINE\,
      I29 => \n_458_GEN_SG_ENGINE.I_SG_ENGINE\,
      I3 => n_57_I_MM2S_DMA_MNGR,
      I30 => \n_460_GEN_SG_ENGINE.I_SG_ENGINE\,
      I31(7 downto 0) => p_16_out(7 downto 0),
      I32 => n_13_I_RST_MODULE,
      I33(25) => \n_297_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(24) => \n_298_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(23) => \n_299_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(22) => \n_300_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(21) => \n_301_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(20) => \n_302_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(19) => \n_303_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(18) => \n_304_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(17) => \n_305_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(16) => \n_306_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(15) => \n_307_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(14) => \n_308_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(13) => \n_309_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(12) => \n_310_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(11) => \n_311_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(10) => \n_312_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(9) => \n_313_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(8) => \n_314_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(7) => \n_315_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(6) => \n_316_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(5) => \n_317_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(4) => \n_318_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(3) => \n_319_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(2) => \n_320_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(1) => \n_321_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33(0) => \n_322_GEN_SG_ENGINE.I_SG_ENGINE\,
      I34(7 downto 0) => p_15_out(7 downto 0),
      I4 => n_19_I_RST_MODULE,
      I5 => n_20_I_RST_MODULE,
      I6 => n_21_I_RST_MODULE,
      I7 => \n_436_GEN_SG_ENGINE.I_SG_ENGINE\,
      I8 => \n_437_GEN_SG_ENGINE.I_SG_ENGINE\,
      I9 => \n_438_GEN_SG_ENGINE.I_SG_ENGINE\,
      O1 => n_2_I_AXI_DMA_REG_MODULE,
      O10 => n_13_I_AXI_DMA_REG_MODULE,
      O11 => n_19_I_AXI_DMA_REG_MODULE,
      O12 => n_20_I_AXI_DMA_REG_MODULE,
      O13 => n_21_I_AXI_DMA_REG_MODULE,
      O14 => n_22_I_AXI_DMA_REG_MODULE,
      O15 => n_23_I_AXI_DMA_REG_MODULE,
      O16 => n_24_I_AXI_DMA_REG_MODULE,
      O17 => n_25_I_AXI_DMA_REG_MODULE,
      O18 => n_26_I_AXI_DMA_REG_MODULE,
      O19 => s_axi_lite_rvalid,
      O2 => n_3_I_AXI_DMA_REG_MODULE,
      O20 => s_axi_lite_bvalid,
      O21 => n_31_I_AXI_DMA_REG_MODULE,
      O22 => n_32_I_AXI_DMA_REG_MODULE,
      O23 => n_33_I_AXI_DMA_REG_MODULE,
      O24 => n_34_I_AXI_DMA_REG_MODULE,
      O25 => n_35_I_AXI_DMA_REG_MODULE,
      O26(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      O27 => n_37_I_AXI_DMA_REG_MODULE,
      O28(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\,
      O29 => n_39_I_AXI_DMA_REG_MODULE,
      O3 => n_6_I_AXI_DMA_REG_MODULE,
      O30 => n_40_I_AXI_DMA_REG_MODULE,
      O31(1 downto 0) => s2mm_taildesc(31 downto 30),
      O32 => n_46_I_AXI_DMA_REG_MODULE,
      O33 => n_47_I_AXI_DMA_REG_MODULE,
      O34 => n_51_I_AXI_DMA_REG_MODULE,
      O35 => n_52_I_AXI_DMA_REG_MODULE,
      O36 => n_53_I_AXI_DMA_REG_MODULE,
      O37 => n_54_I_AXI_DMA_REG_MODULE,
      O38 => n_55_I_AXI_DMA_REG_MODULE,
      O39 => n_56_I_AXI_DMA_REG_MODULE,
      O4 => n_7_I_AXI_DMA_REG_MODULE,
      O40 => n_57_I_AXI_DMA_REG_MODULE,
      O41 => n_58_I_AXI_DMA_REG_MODULE,
      O42(5) => n_59_I_AXI_DMA_REG_MODULE,
      O42(4) => n_60_I_AXI_DMA_REG_MODULE,
      O42(3) => n_61_I_AXI_DMA_REG_MODULE,
      O42(2) => n_62_I_AXI_DMA_REG_MODULE,
      O42(1) => n_63_I_AXI_DMA_REG_MODULE,
      O42(0) => n_64_I_AXI_DMA_REG_MODULE,
      O43 => n_65_I_AXI_DMA_REG_MODULE,
      O44 => n_66_I_AXI_DMA_REG_MODULE,
      O45 => n_67_I_AXI_DMA_REG_MODULE,
      O46 => n_68_I_AXI_DMA_REG_MODULE,
      O47 => n_69_I_AXI_DMA_REG_MODULE,
      O48 => n_70_I_AXI_DMA_REG_MODULE,
      O49 => n_71_I_AXI_DMA_REG_MODULE,
      O5 => n_8_I_AXI_DMA_REG_MODULE,
      O50 => n_72_I_AXI_DMA_REG_MODULE,
      O51(6) => n_73_I_AXI_DMA_REG_MODULE,
      O51(5) => n_74_I_AXI_DMA_REG_MODULE,
      O51(4) => n_75_I_AXI_DMA_REG_MODULE,
      O51(3) => n_76_I_AXI_DMA_REG_MODULE,
      O51(2) => n_77_I_AXI_DMA_REG_MODULE,
      O51(1) => n_78_I_AXI_DMA_REG_MODULE,
      O51(0) => n_79_I_AXI_DMA_REG_MODULE,
      O52(25 downto 0) => s2mm_curdesc(31 downto 6),
      O53(0) => p_19_out_0(23),
      O54 => n_107_I_AXI_DMA_REG_MODULE,
      O55 => n_109_I_AXI_DMA_REG_MODULE,
      O56 => n_110_I_AXI_DMA_REG_MODULE,
      O57(0) => n_111_I_AXI_DMA_REG_MODULE,
      O58(0) => n_112_I_AXI_DMA_REG_MODULE,
      O59(25 downto 0) => mm2s_curdesc(31 downto 6),
      O6 => n_9_I_AXI_DMA_REG_MODULE,
      O7 => n_10_I_AXI_DMA_REG_MODULE,
      O8 => n_11_I_AXI_DMA_REG_MODULE,
      O9 => n_12_I_AXI_DMA_REG_MODULE,
      Q(1 downto 0) => mm2s_taildesc(31 downto 30),
      S(1) => \n_325_GEN_SG_ENGINE.I_SG_ENGINE\,
      S(0) => \n_326_GEN_SG_ENGINE.I_SG_ENGINE\,
      SR(0) => n_12_I_RST_MODULE,
      axi_lite_reset_n => axi_lite_reset_n,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      dma_s2mm_error => dma_s2mm_error,
      in0(0) => p_17_out_1(23),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_introut => mm2s_introut,
      mm2s_irqdelay_wren => mm2s_irqdelay_wren,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      \out\(23 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(29 downto 6),
      p_10_out => p_10_out,
      p_13_out => p_13_out,
      p_15_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_23_out_1 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\,
      p_24_out => p_24_out,
      p_27_out => p_27_out,
      p_36_out => p_36_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_70_out => p_70_out,
      p_8_out => p_8_out,
      queue_sinit => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      s2mm_introut => s2mm_introut,
      s2mm_irqdelay_wren => s2mm_irqdelay_wren,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 1) => s_axi_lite_wdata(4 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_ftch_cmd_tdata(0) => s_axis_ftch_cmd_tdata(2),
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_2 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\,
      soft_reset_re0_0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\
    );
I_MM2S_DMA_MNGR: entity work.axi_dma_0axi_dma_mm2s_mngr
    port map (
      D(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      D(15) => s_axis_mm2s_cmd_tdata(30),
      D(14) => s_axis_mm2s_cmd_tdata(23),
      D(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      E(0) => n_93_I_MM2S_DMA_MNGR,
      I1 => n_2_I_AXI_DMA_REG_MODULE,
      I2 => n_54_I_PRMRY_DATAMOVER,
      I3 => \n_461_GEN_SG_ENGINE.I_SG_ENGINE\,
      I4 => n_6_I_AXI_DMA_REG_MODULE,
      I5 => n_7_I_AXI_DMA_REG_MODULE,
      I6 => \n_432_GEN_SG_ENGINE.I_SG_ENGINE\,
      I7 => \n_331_GEN_SG_ENGINE.I_SG_ENGINE\,
      I8 => \n_444_GEN_SG_ENGINE.I_SG_ENGINE\,
      I9 => n_26_I_RST_MODULE,
      O1 => n_56_I_MM2S_DMA_MNGR,
      O2 => n_57_I_MM2S_DMA_MNGR,
      O3(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit\,
      O4(28) => s_axis_mm2s_updtsts_tlast,
      O4(27 downto 23) => s_axis_mm2s_updtsts_tdata(32 downto 28),
      O4(22 downto 0) => s_axis_mm2s_updtsts_tdata(22 downto 0),
      O5(0) => n_94_I_MM2S_DMA_MNGR,
      O6 => n_95_I_MM2S_DMA_MNGR,
      Q(25 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 6),
      SR(0) => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      dma_mm2s_error => dma_mm2s_error,
      in0(0) => p_17_out_1(23),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_pending_ptr_updt => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      \out\(83 downto 58) => p_38_out(96 downto 71),
      \out\(57) => p_38_out(64),
      \out\(56 downto 55) => p_38_out(59 downto 58),
      \out\(54 downto 46) => p_38_out(54 downto 46),
      \out\(45 downto 32) => p_17_out_1(13 downto 0),
      \out\(31 downto 0) => p_17_out_1(63 downto 32),
      p_13_out => p_13_out,
      p_36_out => p_36_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      p_7_out => p_7_out,
      ptr_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full\,
      queue_rden_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      queue_sinit => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit\,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      soft_reset => soft_reset,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d2 => soft_reset_d2,
      sts_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full\,
      updtptr_tlast => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast\
    );
I_PRMRY_DATAMOVER: entity work.axi_dma_0axi_datamover
    port map (
      D(46 downto 15) => s_axis_s2mm_cmd_tdata(63 downto 32),
      D(14) => s_axis_s2mm_cmd_tdata(23),
      D(13 downto 0) => s_axis_s2mm_cmd_tdata(13 downto 0),
      DI(8 downto 7) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI\(8 downto 7),
      DI(6 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in\(6 downto 0),
      EN => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      I10(13) => n_58_I_PRMRY_DATAMOVER,
      I10(12) => n_59_I_PRMRY_DATAMOVER,
      I10(11) => n_60_I_PRMRY_DATAMOVER,
      I10(10) => n_61_I_PRMRY_DATAMOVER,
      I10(9) => n_62_I_PRMRY_DATAMOVER,
      I10(8) => n_63_I_PRMRY_DATAMOVER,
      I10(7) => n_64_I_PRMRY_DATAMOVER,
      I10(6) => n_65_I_PRMRY_DATAMOVER,
      I10(5) => n_66_I_PRMRY_DATAMOVER,
      I10(4) => n_67_I_PRMRY_DATAMOVER,
      I10(3) => n_68_I_PRMRY_DATAMOVER,
      I10(2) => n_69_I_PRMRY_DATAMOVER,
      I10(1) => n_70_I_PRMRY_DATAMOVER,
      I10(0) => n_71_I_PRMRY_DATAMOVER,
      O1 => n_54_I_PRMRY_DATAMOVER,
      O2 => n_73_I_PRMRY_DATAMOVER,
      O3(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(2 downto 0),
      Q(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(2 downto 0),
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(3 downto 0) => \^m_axi_mm2s_arlen\(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(4 downto 0) => \^m_axi_s2mm_awlen\(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => \^m_axi_s2mm_awsize\(1),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_aresetn => dm_mm2s_scndry_resetn,
      mm2s_cmd_wdata(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      mm2s_cmd_wdata(15) => s_axis_mm2s_cmd_tdata(30),
      mm2s_cmd_wdata(14) => s_axis_mm2s_cmd_tdata(23),
      mm2s_cmd_wdata(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      \out\(31 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1\(31 downto 0),
      p_0_out(8 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(8 downto 0),
      p_13_out => p_13_out_2,
      p_7_out => p_7_out,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_RST_MODULE: entity work.axi_dma_0axi_dma_rst_module
    port map (
      I1 => n_51_I_S2MM_DMA_MNGR,
      I2 => n_8_I_AXI_DMA_REG_MODULE,
      I3 => n_9_I_AXI_DMA_REG_MODULE,
      I4 => n_10_I_AXI_DMA_REG_MODULE,
      I5 => n_21_I_AXI_DMA_REG_MODULE,
      I6 => n_22_I_AXI_DMA_REG_MODULE,
      I7 => n_23_I_AXI_DMA_REG_MODULE,
      O1 => n_13_I_RST_MODULE,
      O10 => n_25_I_RST_MODULE,
      O11 => n_26_I_RST_MODULE,
      O12 => n_27_I_RST_MODULE,
      O13(0) => n_28_I_RST_MODULE,
      O2(0) => ftch_error_addr0,
      O3(0) => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset\,
      O4 => n_19_I_RST_MODULE,
      O5 => n_20_I_RST_MODULE,
      O6 => n_21_I_RST_MODULE,
      O7 => n_22_I_RST_MODULE,
      O8 => n_23_I_RST_MODULE,
      O9 => n_24_I_RST_MODULE,
      SR(0) => n_12_I_RST_MODULE,
      axi_lite_reset_n => axi_lite_reset_n,
      axi_resetn => axi_resetn,
      dm_resetn => dm_m_axi_sg_aresetn,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ch1_ftch_tvalid_new => p_36_out,
      m_axis_ch2_ftch_tvalid_new => p_8_out,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_aresetn => dm_mm2s_scndry_resetn,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      p_13_out => p_13_out_2,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_aresetn => dm_s2mm_scndry_resetn,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(1 downto 0) => s_axi_lite_awaddr(3 downto 2),
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\,
      soft_reset_re0_0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\,
      sts_received_d1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1\,
      updtptr_tlast => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast\,
      updtptr_tlast_1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast\
    );
I_S2MM_DMA_MNGR: entity work.axi_dma_0axi_dma_s2mm_mngr
    port map (
      D(46 downto 15) => s_axis_s2mm_cmd_tdata(63 downto 32),
      D(14) => s_axis_s2mm_cmd_tdata(23),
      D(13 downto 0) => s_axis_s2mm_cmd_tdata(13 downto 0),
      Din(0) => s_axis_s2mm_updtsts_tlast,
      Din(1) => s_axis_s2mm_updtsts_tdata(32),
      Din(2) => s_axis_s2mm_updtsts_tdata(31),
      Din(3) => s_axis_s2mm_updtsts_tdata(30),
      Din(4) => s_axis_s2mm_updtsts_tdata(29),
      Din(5) => s_axis_s2mm_updtsts_tdata(28),
      Din(6) => s_axis_s2mm_updtsts_tdata(27),
      Din(7) => s_axis_s2mm_updtsts_tdata(26),
      Din(8) => s_axis_s2mm_updtsts_tdata(25),
      Din(9) => s_axis_s2mm_updtsts_tdata(24),
      Din(10) => s_axis_s2mm_updtsts_tdata(23),
      Din(11) => s_axis_s2mm_updtsts_tdata(22),
      Din(12) => s_axis_s2mm_updtsts_tdata(21),
      Din(13) => s_axis_s2mm_updtsts_tdata(20),
      Din(14) => s_axis_s2mm_updtsts_tdata(19),
      Din(15) => s_axis_s2mm_updtsts_tdata(18),
      Din(16) => s_axis_s2mm_updtsts_tdata(17),
      Din(17) => s_axis_s2mm_updtsts_tdata(16),
      Din(18) => s_axis_s2mm_updtsts_tdata(15),
      Din(19) => s_axis_s2mm_updtsts_tdata(14),
      Din(20) => s_axis_s2mm_updtsts_tdata(13),
      Din(21) => s_axis_s2mm_updtsts_tdata(12),
      Din(22) => s_axis_s2mm_updtsts_tdata(11),
      Din(23) => s_axis_s2mm_updtsts_tdata(10),
      Din(24) => s_axis_s2mm_updtsts_tdata(9),
      Din(25) => s_axis_s2mm_updtsts_tdata(8),
      Din(26) => s_axis_s2mm_updtsts_tdata(7),
      Din(27) => s_axis_s2mm_updtsts_tdata(6),
      Din(28) => s_axis_s2mm_updtsts_tdata(5),
      Din(29) => s_axis_s2mm_updtsts_tdata(4),
      Din(30) => s_axis_s2mm_updtsts_tdata(3),
      Din(31) => s_axis_s2mm_updtsts_tdata(2),
      Din(32) => s_axis_s2mm_updtsts_tdata(1),
      Din(33) => s_axis_s2mm_updtsts_tdata(0),
      E(0) => n_95_I_S2MM_DMA_MNGR,
      FIFO_Full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full\,
      I1 => \n_435_GEN_SG_ENGINE.I_SG_ENGINE\,
      I10(13) => n_58_I_PRMRY_DATAMOVER,
      I10(12) => n_59_I_PRMRY_DATAMOVER,
      I10(11) => n_60_I_PRMRY_DATAMOVER,
      I10(10) => n_61_I_PRMRY_DATAMOVER,
      I10(9) => n_62_I_PRMRY_DATAMOVER,
      I10(8) => n_63_I_PRMRY_DATAMOVER,
      I10(7) => n_64_I_PRMRY_DATAMOVER,
      I10(6) => n_65_I_PRMRY_DATAMOVER,
      I10(5) => n_66_I_PRMRY_DATAMOVER,
      I10(4) => n_67_I_PRMRY_DATAMOVER,
      I10(3) => n_68_I_PRMRY_DATAMOVER,
      I10(2) => n_69_I_PRMRY_DATAMOVER,
      I10(1) => n_70_I_PRMRY_DATAMOVER,
      I10(0) => n_71_I_PRMRY_DATAMOVER,
      I2 => n_73_I_PRMRY_DATAMOVER,
      I3 => n_19_I_AXI_DMA_REG_MODULE,
      I4 => n_20_I_AXI_DMA_REG_MODULE,
      I5 => n_33_I_AXI_DMA_REG_MODULE,
      I6 => n_3_I_AXI_DMA_REG_MODULE,
      I7 => \n_433_GEN_SG_ENGINE.I_SG_ENGINE\,
      I8 => \n_443_GEN_SG_ENGINE.I_SG_ENGINE\,
      I9 => n_27_I_RST_MODULE,
      O1 => n_51_I_S2MM_DMA_MNGR,
      O2 => n_55_I_S2MM_DMA_MNGR,
      O3 => n_56_I_S2MM_DMA_MNGR,
      O4 => n_57_I_S2MM_DMA_MNGR,
      O5 => n_96_I_S2MM_DMA_MNGR,
      O53(0) => p_19_out_0(23),
      O6 => n_97_I_S2MM_DMA_MNGR,
      Q(25 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 6),
      SR(0) => n_28_I_RST_MODULE,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      dma_s2mm_error => dma_s2mm_error,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      \in\(0) => s_axis_s2mm_sts_tlast,
      \in\(1) => s_axis_s2mm_sts_tdata(31),
      \in\(2) => s_axis_s2mm_sts_tdata(30),
      \in\(3) => s_axis_s2mm_sts_tdata(29),
      \in\(4) => s_axis_s2mm_sts_tdata(28),
      \in\(5) => s_axis_s2mm_sts_tdata(27),
      \in\(6) => s_axis_s2mm_sts_tdata(26),
      \in\(7) => s_axis_s2mm_sts_tdata(25),
      \in\(8) => s_axis_s2mm_sts_tdata(24),
      \in\(9) => s_axis_s2mm_sts_tdata(23),
      \in\(10) => s_axis_s2mm_sts_tdata(22),
      \in\(11) => s_axis_s2mm_sts_tdata(21),
      \in\(12) => s_axis_s2mm_sts_tdata(20),
      \in\(13) => s_axis_s2mm_sts_tdata(19),
      \in\(14) => s_axis_s2mm_sts_tdata(18),
      \in\(15) => s_axis_s2mm_sts_tdata(17),
      \in\(16) => s_axis_s2mm_sts_tdata(16),
      \in\(17) => s_axis_s2mm_sts_tdata(15),
      \in\(18) => s_axis_s2mm_sts_tdata(14),
      \in\(19) => s_axis_s2mm_sts_tdata(13),
      \in\(20) => s_axis_s2mm_sts_tdata(12),
      \in\(21) => s_axis_s2mm_sts_tdata(11),
      \in\(22) => s_axis_s2mm_sts_tdata(10),
      \in\(23) => s_axis_s2mm_sts_tdata(9),
      \in\(24) => s_axis_s2mm_sts_tdata(8),
      \in\(25) => s_axis_s2mm_sts_tdata(7),
      \in\(26) => s_axis_s2mm_sts_tdata(6),
      \in\(27) => s_axis_s2mm_sts_tdata(5),
      \in\(28) => s_axis_s2mm_sts_tdata(4),
      \in\(29) => s_axis_s2mm_sts_tdata(3),
      \in\(30) => s_axis_s2mm_sts_tdata(2),
      \in\(31) => s_axis_s2mm_sts_tdata(1),
      \in\(32) => s_axis_s2mm_sts_tdata(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_stop_i => mm2s_stop_i,
      \out\(72 downto 47) => p_11_out(96 downto 71),
      \out\(46) => p_11_out(64),
      \out\(45 downto 32) => p_19_out_0(13 downto 0),
      \out\(31 downto 0) => p_19_out_0(63 downto 32),
      p_10_out => p_10_out,
      p_13_out => p_13_out_2,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_70_out => p_70_out,
      p_8_out => p_8_out,
      ptr2_queue_full => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full\,
      queue_rden2_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      sts_received_d1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1\,
      updtptr_tlast => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(0),
      DIB => \I_SG_FETCH_QUEUE/DI\(1),
      DIC => \I_SG_FETCH_QUEUE/DI\(2),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_447_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(12),
      DIB => \I_SG_FETCH_QUEUE/DI\(13),
      DIC => \I_SG_FETCH_QUEUE/DI\(14),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_454_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(15),
      DIB => \I_SG_FETCH_QUEUE/DI\(16),
      DIC => \I_SG_FETCH_QUEUE/DI\(17),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_453_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(18),
      DIB => \I_SG_FETCH_QUEUE/DI\(19),
      DIC => \I_SG_FETCH_QUEUE/DI\(20),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_452_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(21),
      DIB => \I_SG_FETCH_QUEUE/DI\(22),
      DIC => \I_SG_FETCH_QUEUE/DI\(23),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_451_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(24),
      DIB => \I_SG_FETCH_QUEUE/DI\(25),
      DIC => \I_SG_FETCH_QUEUE/DI\(26),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_450_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(27),
      DIB => \I_SG_FETCH_QUEUE/DI\(28),
      DIC => \I_SG_FETCH_QUEUE/DI\(29),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_449_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(30),
      DIB => \I_SG_FETCH_QUEUE/DI\(31),
      DIC => m_axi_sg_rlast,
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_448_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(3),
      DIB => \I_SG_FETCH_QUEUE/DI\(4),
      DIC => \I_SG_FETCH_QUEUE/DI\(5),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_457_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(6),
      DIB => \I_SG_FETCH_QUEUE/DI\(7),
      DIC => \I_SG_FETCH_QUEUE/DI\(8),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_456_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(9),
      DIB => \I_SG_FETCH_QUEUE/DI\(10),
      DIC => \I_SG_FETCH_QUEUE/DI\(11),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_455_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(0),
      DIB => \I_SG_FETCH_QUEUE/DI\(1),
      DIC => \I_SG_FETCH_QUEUE/DI\(2),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_215_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(12),
      DIB => \I_SG_FETCH_QUEUE/DI\(13),
      DIC => \I_SG_FETCH_QUEUE/DI\(14),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_225_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(15),
      DIB => \I_SG_FETCH_QUEUE/DI\(16),
      DIC => \I_SG_FETCH_QUEUE/DI\(17),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_226_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(18),
      DIB => \I_SG_FETCH_QUEUE/DI\(19),
      DIC => \I_SG_FETCH_QUEUE/DI\(20),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_227_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(21),
      DIB => \I_SG_FETCH_QUEUE/DI\(22),
      DIC => \I_SG_FETCH_QUEUE/DI\(23),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_228_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(24),
      DIB => \I_SG_FETCH_QUEUE/DI\(25),
      DIC => \I_SG_FETCH_QUEUE/DI\(26),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_229_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(27),
      DIB => \I_SG_FETCH_QUEUE/DI\(28),
      DIC => \I_SG_FETCH_QUEUE/DI\(29),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_230_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(30),
      DIB => \I_SG_FETCH_QUEUE/DI\(31),
      DIC => m_axi_sg_rlast,
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_231_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(3),
      DIB => \I_SG_FETCH_QUEUE/DI\(4),
      DIC => \I_SG_FETCH_QUEUE/DI\(5),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_222_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(6),
      DIB => \I_SG_FETCH_QUEUE/DI\(7),
      DIC => \I_SG_FETCH_QUEUE/DI\(8),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_223_GEN_SG_ENGINE.I_SG_ENGINE\
    );
\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRB(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRC(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\(5 downto 0),
      ADDRD(5 downto 0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out\(5 downto 0),
      DIA => \I_SG_FETCH_QUEUE/DI\(9),
      DIB => \I_SG_FETCH_QUEUE/DI\(10),
      DIC => \I_SG_FETCH_QUEUE/DI\(11),
      DID => \<const0>\,
      DOA => \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      DOB => \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      DOC => \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11\,
      DOD => \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11_DOD_UNCONNECTED\,
      WCLK => m_axi_sg_aclk,
      WE => \n_224_GEN_SG_ENGINE.I_SG_ENGINE\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_dma_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_dma_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_dma_0 : entity is "axi_dma,Vivado 2013.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_dma_0 : entity is "axi_dma_0,axi_dma,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of axi_dma_0 : entity is "axi_dma_0,axi_dma,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=1,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=16,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=32,C_M_AXIS_MM2S_TDATA_WIDTH=32,C_INCLUDE_S2MM=1,C_INCLUDE_S2MM_DRE=0,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=16,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_FAMILY=virtex7}";
end axi_dma_0;

architecture STRUCTURE of axi_dma_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 1;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.axi_dma_0axi_dma
    port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => s_axis_s2mm_sts_tdata(31 downto 0),
      s_axis_s2mm_sts_tkeep(3 downto 0) => s_axis_s2mm_sts_tkeep(3 downto 0),
      s_axis_s2mm_sts_tlast => s_axis_s2mm_sts_tlast,
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tdest(4) => \<const0>\,
      s_axis_s2mm_tdest(3) => \<const0>\,
      s_axis_s2mm_tdest(2) => \<const0>\,
      s_axis_s2mm_tdest(1) => \<const0>\,
      s_axis_s2mm_tdest(0) => \<const0>\,
      s_axis_s2mm_tid(4) => \<const0>\,
      s_axis_s2mm_tid(3) => \<const0>\,
      s_axis_s2mm_tid(2) => \<const0>\,
      s_axis_s2mm_tid(1) => \<const0>\,
      s_axis_s2mm_tid(0) => \<const0>\,
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3) => \<const0>\,
      s_axis_s2mm_tuser(2) => \<const0>\,
      s_axis_s2mm_tuser(1) => \<const0>\,
      s_axis_s2mm_tuser(0) => \<const0>\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
