-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "03/07/2013 16:37:16"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	psystem IS
    PORT (
	CLOCK_24 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END psystem;

-- Design Ports Information
-- KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_24	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF psystem IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_24 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \clock_inst|clock_altclkctrl_6df_component|clkctrl1_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_inst|clock_altclkctrl_6df_component|clkctrl1_CLKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp_inst|reg[30][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~18_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~0_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~1_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~2_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~3_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~4_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~5_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~6_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~7_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~8_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~9_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~10_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~11_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~12_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~13_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~14_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~15_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~16_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~17_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~18_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~19_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[31]~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][30]~regout\ : std_logic;
SIGNAL \dp_inst|Mux33~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux33~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~21_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~22_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~23_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~28_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~33_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~34_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~35_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~36_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~37_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][29]~regout\ : std_logic;
SIGNAL \dp_inst|Mux34~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux34~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~56_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~57_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][28]~regout\ : std_logic;
SIGNAL \dp_inst|Mux35~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux35~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~63_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~65_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~66_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~67_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~68_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~69_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~75_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~80_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~81_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][27]~regout\ : std_logic;
SIGNAL \dp_inst|Mux36~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux36~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~98_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~99_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][26]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~105_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~106_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~107_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~108_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~109_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~110_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~111_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~112_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~113_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~114_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~115_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~116_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~117_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~118_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~119_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~120_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~121_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~122_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~123_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~124_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[26]~125_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][25]~regout\ : std_logic;
SIGNAL \dp_inst|Mux38~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux38~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~133_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~134_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~138_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~139_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~140_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~141_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~142_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~143_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~18_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~147_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~148_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~149_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~150_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~151_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~152_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~153_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~154_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~155_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~156_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~157_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~158_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~159_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~160_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~161_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~162_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~163_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~164_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~165_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~166_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[24]~167_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][23]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~168_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~169_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~170_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~171_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~172_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~173_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~174_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~175_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~176_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~177_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~179_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~180_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~181_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~182_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~183_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~184_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~185_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~186_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~187_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~188_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~189_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][22]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~190_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~191_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~192_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~193_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~194_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~195_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~196_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~197_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~198_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~199_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~200_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~201_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~202_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~203_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~204_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~205_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~206_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~207_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~208_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~209_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[22]~210_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~18_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~211_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~212_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~213_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~214_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~215_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~216_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~217_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~218_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~219_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~220_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~221_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~222_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~223_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~224_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~225_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~226_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~227_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~228_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~229_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~230_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[21]~231_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][20]~regout\ : std_logic;
SIGNAL \dp_inst|Mux43~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux43~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~234_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~235_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~236_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~242_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~249_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~250_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][19]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~253_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~254_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~255_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~256_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~257_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~258_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~259_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~260_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~261_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~262_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~263_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~264_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~265_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~266_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~267_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~268_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~269_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~270_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~271_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~272_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[19]~273_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][18]~regout\ : std_logic;
SIGNAL \dp_inst|Mux45~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux45~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~286_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~291_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][17]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~295_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~296_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~297_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~298_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~299_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~300_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~301_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~302_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~303_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~304_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~305_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~306_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~307_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~308_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~309_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~310_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~311_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~312_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~313_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~314_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[17]~315_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[8][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][16]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~316_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~317_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~318_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~319_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~320_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~321_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~322_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~323_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~324_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~325_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~326_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~327_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~328_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~329_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~330_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~331_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~332_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~333_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~334_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~335_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[16]~336_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][15]~regout\ : std_logic;
SIGNAL \dp_inst|Mux48~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux48~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~337_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~338_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~354_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~355_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][14]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~358_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~359_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~360_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~361_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~362_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~363_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~364_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~365_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~366_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~367_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~368_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~369_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~370_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~371_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~372_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~373_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~374_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~375_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~376_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~377_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[14]~378_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~1_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][13]~regout\ : std_logic;
SIGNAL \dp_inst|Mux50~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux50~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~379_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~380_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[8][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][12]~regout\ : std_logic;
SIGNAL \dp_inst|Mux51~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux51~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~412_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~417_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][11]~regout\ : std_logic;
SIGNAL \dp_inst|Mux52~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux52~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~423_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~424_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~425_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~426_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~427_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~431_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][10]~regout\ : std_logic;
SIGNAL \dp_inst|Mux53~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][10]~regout\ : std_logic;
SIGNAL \dp_inst|Mux53~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][10]~regout\ : std_logic;
SIGNAL \dp_inst|Mux53~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][10]~regout\ : std_logic;
SIGNAL \dp_inst|Mux53~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][10]~regout\ : std_logic;
SIGNAL \dp_inst|Mux53~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux53~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][9]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~463_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~464_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~465_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~466_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~467_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~468_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~469_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~470_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~471_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~472_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~473_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~474_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~475_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~476_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~477_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~478_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~479_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~480_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~481_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~482_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[9]~483_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][8]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~484_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~485_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~486_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~487_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~488_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~489_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~490_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~491_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~492_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~493_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~494_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~495_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~496_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~497_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~498_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~499_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~500_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~501_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~502_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~503_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[8]~504_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~14_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~505_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~506_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~507_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~508_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~509_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~510_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~511_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~512_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~513_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~514_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~515_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~516_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~517_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~518_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~519_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~520_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~521_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~522_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~523_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~524_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[7]~525_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][6]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~526_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~527_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~528_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~529_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~530_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~531_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~532_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~533_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~534_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~535_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~536_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~537_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~538_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~539_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~540_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~541_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~542_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~543_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~544_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~545_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[6]~546_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][5]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~547_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~548_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~549_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~550_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~551_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~552_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~553_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~554_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~555_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~556_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~557_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~558_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~559_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~560_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~561_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~562_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~563_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~564_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~565_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~566_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[5]~567_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][4]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~568_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~569_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~570_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~571_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~572_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~573_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~574_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~575_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~576_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~577_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~578_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~579_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~580_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~581_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~582_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~583_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~584_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~585_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~586_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~587_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[4]~588_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][3]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~589_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~590_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~591_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~592_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~593_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~594_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~595_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~596_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~597_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~598_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~599_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~600_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~601_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~602_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~603_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~604_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~605_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~606_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~607_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~608_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[3]~609_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~18_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~610_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~611_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~612_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~613_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~614_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~615_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~616_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~617_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~618_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~619_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~620_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~621_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~622_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~623_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~624_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~625_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~626_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~627_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~628_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~629_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[2]~630_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][1]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~631_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~632_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~633_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~634_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~635_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~636_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~637_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~638_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~639_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~640_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~641_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~642_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~643_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~644_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~645_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~646_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~647_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~648_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~649_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~650_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[1]~651_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][0]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~652_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~653_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~654_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~655_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~656_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~657_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~658_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~659_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~660_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~661_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~662_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~663_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~664_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~665_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~666_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~667_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~668_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~669_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~670_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~671_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[0]~672_combout\ : std_logic;
SIGNAL \CLOCK_24~combout\ : std_logic;
SIGNAL \dp_inst|reg[13][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][9]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][17]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][20]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][20]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][20]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][12]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][15]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][15]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[16][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][24]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][23]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][23]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][23]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][23]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][22]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][22]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[16][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][4]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][4]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][4]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][4]~feeder_combout\ : std_logic;
SIGNAL \cnt[0]~0_combout\ : std_logic;
SIGNAL \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \KEY[3]~_wirecell_combout\ : std_logic;
SIGNAL \dp_inst|ir[10]~feeder_combout\ : std_logic;
SIGNAL \curr_state.start~feeder_combout\ : std_logic;
SIGNAL \curr_state.start~regout\ : std_logic;
SIGNAL \curr_state.s0~0_combout\ : std_logic;
SIGNAL \curr_state.s0~regout\ : std_logic;
SIGNAL \curr_state.s1~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][3]~regout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \curr_state.s2~feeder_combout\ : std_logic;
SIGNAL \curr_state.s2~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~2_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][0]~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][3]~regout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][1]~1_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~4_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][0]~regout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][1]~3_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~6_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][0]~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][3]~regout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \LEDR~7_combout\ : std_logic;
SIGNAL \LEDR~8_combout\ : std_logic;
SIGNAL \LEDR~9_combout\ : std_logic;
SIGNAL \curr_state.s3~regout\ : std_logic;
SIGNAL \LEDR~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~15_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~24_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~35_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~32_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~34_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~8_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~33_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~28_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~31_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~29_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~30_combout\ : std_logic;
SIGNAL \dp_inst|reg[8][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~19_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~27_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~23_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~25_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~8_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][31]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][31]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~1_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~21_combout\ : std_logic;
SIGNAL \dp_inst|reg[16][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~4_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~18_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~5_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~14_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][31]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][31]~regout\ : std_logic;
SIGNAL \dp_inst|Mux32~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux32~20_combout\ : std_logic;
SIGNAL \dp_inst|ir[12]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~39_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][30]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~36_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][30]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~38_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][30]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~38_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~39_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][30]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~31_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~32_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~40_combout\ : std_logic;
SIGNAL \dp_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dp_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~22_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][30]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~25_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~26_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][30]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][30]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~12_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][30]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~24_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~27_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][30]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][30]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~29_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~30_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[30]~41_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][29]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~37_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~59_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~60_combout\ : std_logic;
SIGNAL \dp_inst|reg[8][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~52_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~53_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~54_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~55_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~58_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~61_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|Decoder0~26_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~49_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~50_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~42_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~43_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][29]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~46_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~47_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][29]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][29]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][29]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~44_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~45_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~48_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~51_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[29]~62_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][28]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~70_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~71_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][28]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~64_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~72_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][28]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~73_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~74_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][28]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~76_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][28]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][28]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~77_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~78_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~79_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~82_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[28]~83_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~101_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~102_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~94_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~95_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~96_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~97_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~100_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~103_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~84_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~85_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~88_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~89_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~86_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][27]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~87_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~90_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][27]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][27]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~91_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~92_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~93_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[27]~104_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][26]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][26]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][26]~regout\ : std_logic;
SIGNAL \dp_inst|Mux37~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux37~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][25]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~136_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~137_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][25]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~144_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~145_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][25]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~126_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~127_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][25]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][25]~regout\ : std_logic;
SIGNAL \dp_inst|Decoder0~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][25]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~130_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~131_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][25]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][25]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~128_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~129_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~132_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~135_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[25]~146_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~10_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][24]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][24]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][24]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][24]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][24]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][24]~regout\ : std_logic;
SIGNAL \dp_inst|Mux39~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux39~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][23]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][23]~regout\ : std_logic;
SIGNAL \dp_inst|Mux40~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux40~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][22]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][22]~regout\ : std_logic;
SIGNAL \dp_inst|Mux41~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux41~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][21]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][21]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][21]~regout\ : std_logic;
SIGNAL \dp_inst|Mux42~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux42~20_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[23]~178_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~237_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~238_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~239_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~240_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~232_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~233_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~241_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~243_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][20]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~246_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~247_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~244_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][20]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~245_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~248_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~251_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[20]~252_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~17_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][19]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][19]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][19]~regout\ : std_logic;
SIGNAL \dp_inst|Mux44~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux44~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~278_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~279_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~276_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~277_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~280_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~281_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~282_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~274_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~275_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~283_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~287_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][18]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~288_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~289_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~290_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~284_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~285_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][18]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][18]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~292_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~293_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[18]~294_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][17]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][17]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][17]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][17]~regout\ : std_logic;
SIGNAL \dp_inst|Mux46~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux46~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][16]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][16]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][16]~regout\ : std_logic;
SIGNAL \dp_inst|Mux47~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux47~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~344_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~345_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~341_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~342_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~339_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~340_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~343_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~346_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][15]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~347_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~348_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~351_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~352_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][15]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][15]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~349_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~350_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~353_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~356_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[15]~357_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[16][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~2_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][14]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][14]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][14]~regout\ : std_logic;
SIGNAL \dp_inst|Mux49~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux49~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[18][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~389_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~390_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~391_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~392_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~393_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~394_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~395_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~396_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~397_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~398_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~383_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~384_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~381_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~382_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~385_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][13]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][13]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][13]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~386_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~387_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~388_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[13]~399_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~410_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~411_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[30][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~413_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~414_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~415_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~416_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~418_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~419_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][12]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[4][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~400_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~401_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~407_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~408_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~404_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~405_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][12]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][12]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~402_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~403_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~406_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~409_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[12]~420_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~428_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~429_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~421_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~422_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~430_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~432_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~438_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~439_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][11]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~435_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~436_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][11]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][11]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~433_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~434_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~437_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~440_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[11]~441_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~456_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~457_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~454_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~455_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~458_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~452_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~453_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~459_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~460_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~461_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][10]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~442_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][10]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~443_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~444_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~445_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~446_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~447_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~448_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][10]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][10]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][10]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][10]~regout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~449_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~450_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~451_combout\ : std_logic;
SIGNAL \dp_inst|mux_b[10]~462_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[1][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][9]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[16][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][9]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][9]~regout\ : std_logic;
SIGNAL \dp_inst|Mux54~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux54~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][8]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][8]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][8]~regout\ : std_logic;
SIGNAL \dp_inst|Mux55~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux55~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[31][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][7]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~13_combout\ : std_logic;
SIGNAL \dp_inst|reg[2][7]~regout\ : std_logic;
SIGNAL \dp_inst|reg[3][7]~regout\ : std_logic;
SIGNAL \dp_inst|Mux56~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux56~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~7_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][6]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~3_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~5_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][6]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][6]~regout\ : std_logic;
SIGNAL \dp_inst|Mux57~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~1_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux57~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~18_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[0][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[1][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][5]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][5]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][5]~regout\ : std_logic;
SIGNAL \dp_inst|Mux58~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux58~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[0][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[2][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~14_combout\ : std_logic;
SIGNAL \dp_inst|reg[3][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[9][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[11][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[13][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][4]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][4]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[19][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[17][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~0_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][4]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][4]~regout\ : std_logic;
SIGNAL \dp_inst|Mux59~1_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux59~20_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[5][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[7][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[4][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[15][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[15][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[27][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~4_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][3]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][3]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][3]~regout\ : std_logic;
SIGNAL \dp_inst|Mux60~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux60~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~11_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~15_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~16_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[21][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[29][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[25][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[28][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[26][2]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][2]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[22][2]~regout\ : std_logic;
SIGNAL \dp_inst|Mux61~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux61~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[8][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[6][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[6][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[13][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[14][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~19_combout\ : std_logic;
SIGNAL \dp_inst|reg[20][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[28][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[24][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[25][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~6_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[22][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[26][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[31][1]~regout\ : std_logic;
SIGNAL \dp_inst|reg[23][1]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][1]~regout\ : std_logic;
SIGNAL \dp_inst|Mux62~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~8_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~9_combout\ : std_logic;
SIGNAL \dp_inst|Mux62~20_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[29][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[21][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[17][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~0_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~1_combout\ : std_logic;
SIGNAL \dp_inst|reg[23][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[19][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[27][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~7_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~8_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[24][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[16][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[20][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~4_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~5_combout\ : std_logic;
SIGNAL \dp_inst|reg[30][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[18][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~2_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~3_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~6_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~9_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[7][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[5][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~10_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~11_combout\ : std_logic;
SIGNAL \dp_inst|reg[11][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[9][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[10][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[10][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~12_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~13_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~14_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~15_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~16_combout\ : std_logic;
SIGNAL \dp_inst|reg[14][0]~regout\ : std_logic;
SIGNAL \dp_inst|reg[12][0]~feeder_combout\ : std_logic;
SIGNAL \dp_inst|reg[12][0]~regout\ : std_logic;
SIGNAL \dp_inst|Mux63~17_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~18_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~19_combout\ : std_logic;
SIGNAL \dp_inst|Mux63~20_combout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~1_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~3_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~5_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~7_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~9_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~11_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~13_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~15_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~17_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~19_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~21_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~23_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~25_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~27_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~29_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~31_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~33_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~35_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~37_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~39_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~41_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~43_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~45_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~47_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~49_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~51_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~53_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~55_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~57_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~59_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~61_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|Add1~63_cout\ : std_logic;
SIGNAL \dp_inst|alu_inst|lt~0_combout\ : std_logic;
SIGNAL \curr_state.s4~0_combout\ : std_logic;
SIGNAL \curr_state.s4~regout\ : std_logic;
SIGNAL \LEDR~11_combout\ : std_logic;
SIGNAL \curr_state.s5~0_combout\ : std_logic;
SIGNAL \curr_state.s5~regout\ : std_logic;
SIGNAL \LEDR~12_combout\ : std_logic;
SIGNAL cnt : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp_inst|ir\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_curr_state.start~regout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_CLOCK_24 <= CLOCK_24;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\(0) <= \KEY[3]~_wirecell_combout\;

\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31) <= \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clock_inst|clock_altclkctrl_6df_component|clkctrl1_INCLK_bus\ <= (gnd & gnd & gnd & cnt(0));

\clock_inst|clock_altclkctrl_6df_component|clkctrl1_CLKSELECT_bus\ <= (gnd & gnd);
\ALT_INV_KEY~combout\(3) <= NOT \KEY~combout\(3);
\ALT_INV_curr_state.start~regout\ <= NOT \curr_state.start~regout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;

-- Location: LCFF_X30_Y12_N21
\dp_inst|reg[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][31]~regout\);

-- Location: LCFF_X29_Y15_N21
\dp_inst|reg[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][31]~regout\);

-- Location: LCFF_X25_Y16_N9
\dp_inst|reg[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][31]~regout\);

-- Location: LCFF_X27_Y15_N11
\dp_inst|reg[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][31]~regout\);

-- Location: LCFF_X30_Y11_N7
\dp_inst|reg[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][31]~regout\);

-- Location: LCFF_X20_Y13_N25
\dp_inst|reg[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][31]~regout\);

-- Location: LCFF_X15_Y13_N5
\dp_inst|reg[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][31]~regout\);

-- Location: LCFF_X16_Y14_N1
\dp_inst|reg[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][31]~regout\);

-- Location: LCFF_X16_Y14_N27
\dp_inst|reg[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][31]~regout\);

-- Location: LCCOMB_X16_Y14_N28
\dp_inst|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16)) # (\dp_inst|reg[14][31]~regout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][31]~regout\ & (!\dp_inst|ir\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][31]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|reg[14][31]~regout\,
	combout => \dp_inst|Mux32~17_combout\);

-- Location: LCFF_X16_Y13_N17
\dp_inst|reg[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][31]~regout\);

-- Location: LCCOMB_X16_Y13_N30
\dp_inst|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux32~17_combout\ & (\dp_inst|reg[15][31]~regout\)) # (!\dp_inst|Mux32~17_combout\ & ((\dp_inst|reg[13][31]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][31]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[13][31]~regout\,
	datad => \dp_inst|Mux32~17_combout\,
	combout => \dp_inst|Mux32~18_combout\);

-- Location: LCCOMB_X26_Y10_N22
\dp_inst|mux_b[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~0_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][31]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][31]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[26][31]~regout\,
	datac => \dp_inst|reg[18][31]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[31]~0_combout\);

-- Location: LCCOMB_X26_Y10_N8
\dp_inst|mux_b[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~1_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[31]~0_combout\ & (\dp_inst|reg[30][31]~regout\)) # (!\dp_inst|mux_b[31]~0_combout\ & ((\dp_inst|reg[22][31]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[30][31]~regout\,
	datac => \dp_inst|reg[22][31]~regout\,
	datad => \dp_inst|mux_b[31]~0_combout\,
	combout => \dp_inst|mux_b[31]~1_combout\);

-- Location: LCCOMB_X25_Y12_N18
\dp_inst|mux_b[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~2_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][31]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[17][31]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][31]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][31]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[31]~2_combout\);

-- Location: LCCOMB_X29_Y15_N12
\dp_inst|mux_b[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~3_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[31]~2_combout\ & ((\dp_inst|reg[29][31]~regout\))) # (!\dp_inst|mux_b[31]~2_combout\ & (\dp_inst|reg[25][31]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][31]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[31]~2_combout\,
	datad => \dp_inst|reg[29][31]~regout\,
	combout => \dp_inst|mux_b[31]~3_combout\);

-- Location: LCCOMB_X26_Y13_N12
\dp_inst|mux_b[31]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~4_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][31]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][31]~regout\,
	datad => \dp_inst|reg[24][31]~regout\,
	combout => \dp_inst|mux_b[31]~4_combout\);

-- Location: LCCOMB_X27_Y15_N0
\dp_inst|mux_b[31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~5_combout\ = (\dp_inst|mux_b[31]~4_combout\ & (((\dp_inst|reg[28][31]~regout\) # (!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[31]~4_combout\ & (\dp_inst|reg[20][31]~regout\ & (\dp_inst|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][31]~regout\,
	datab => \dp_inst|mux_b[31]~4_combout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[28][31]~regout\,
	combout => \dp_inst|mux_b[31]~5_combout\);

-- Location: LCCOMB_X29_Y15_N26
\dp_inst|mux_b[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~6_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|mux_b[31]~3_combout\))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[31]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[31]~5_combout\,
	datad => \dp_inst|mux_b[31]~3_combout\,
	combout => \dp_inst|mux_b[31]~6_combout\);

-- Location: LCCOMB_X30_Y11_N14
\dp_inst|mux_b[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~7_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[23][31]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[19][31]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][31]~regout\,
	datab => \dp_inst|reg[23][31]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[31]~7_combout\);

-- Location: LCCOMB_X29_Y11_N0
\dp_inst|mux_b[31]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~8_combout\ = (\dp_inst|mux_b[31]~7_combout\ & (((\dp_inst|reg[31][31]~regout\) # (!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[31]~7_combout\ & (\dp_inst|reg[27][31]~regout\ & (\dp_inst|ir\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][31]~regout\,
	datab => \dp_inst|mux_b[31]~7_combout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[31][31]~regout\,
	combout => \dp_inst|mux_b[31]~8_combout\);

-- Location: LCCOMB_X29_Y12_N24
\dp_inst|mux_b[31]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~9_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[31]~6_combout\ & (\dp_inst|mux_b[31]~8_combout\)) # (!\dp_inst|mux_b[31]~6_combout\ & ((\dp_inst|mux_b[31]~1_combout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[31]~8_combout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[31]~1_combout\,
	datad => \dp_inst|mux_b[31]~6_combout\,
	combout => \dp_inst|mux_b[31]~9_combout\);

-- Location: LCCOMB_X19_Y11_N28
\dp_inst|mux_b[31]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~10_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][31]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][31]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][31]~regout\,
	datab => \dp_inst|reg[8][31]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[31]~10_combout\);

-- Location: LCCOMB_X18_Y11_N0
\dp_inst|mux_b[31]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~11_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[31]~10_combout\ & ((\dp_inst|reg[11][31]~regout\))) # (!\dp_inst|mux_b[31]~10_combout\ & (\dp_inst|reg[10][31]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[31]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][31]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[11][31]~regout\,
	datad => \dp_inst|mux_b[31]~10_combout\,
	combout => \dp_inst|mux_b[31]~11_combout\);

-- Location: LCCOMB_X19_Y18_N30
\dp_inst|mux_b[31]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~12_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][31]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][31]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][31]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[31]~12_combout\);

-- Location: LCCOMB_X20_Y18_N14
\dp_inst|mux_b[31]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~13_combout\ = (\dp_inst|mux_b[31]~12_combout\ & (((\dp_inst|reg[7][31]~regout\)) # (!\dp_inst|ir\(11)))) # (!\dp_inst|mux_b[31]~12_combout\ & (\dp_inst|ir\(11) & ((\dp_inst|reg[5][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[31]~12_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[7][31]~regout\,
	datad => \dp_inst|reg[5][31]~regout\,
	combout => \dp_inst|mux_b[31]~13_combout\);

-- Location: LCCOMB_X19_Y15_N18
\dp_inst|mux_b[31]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~14_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][31]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][31]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][31]~regout\,
	datac => \dp_inst|reg[0][31]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[31]~14_combout\);

-- Location: LCCOMB_X20_Y13_N16
\dp_inst|mux_b[31]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~15_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[31]~14_combout\ & ((\dp_inst|reg[3][31]~regout\))) # (!\dp_inst|mux_b[31]~14_combout\ & (\dp_inst|reg[2][31]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[31]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[2][31]~regout\,
	datac => \dp_inst|reg[3][31]~regout\,
	datad => \dp_inst|mux_b[31]~14_combout\,
	combout => \dp_inst|mux_b[31]~15_combout\);

-- Location: LCCOMB_X29_Y12_N18
\dp_inst|mux_b[31]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~16_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|mux_b[31]~13_combout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|mux_b[31]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[31]~15_combout\,
	datad => \dp_inst|mux_b[31]~13_combout\,
	combout => \dp_inst|mux_b[31]~16_combout\);

-- Location: LCCOMB_X16_Y14_N2
\dp_inst|mux_b[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~17_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][31]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][31]~regout\,
	datab => \dp_inst|reg[12][31]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[31]~17_combout\);

-- Location: LCCOMB_X16_Y13_N16
\dp_inst|mux_b[31]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~18_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[31]~17_combout\ & ((\dp_inst|reg[15][31]~regout\))) # (!\dp_inst|mux_b[31]~17_combout\ & (\dp_inst|reg[13][31]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[13][31]~regout\,
	datac => \dp_inst|reg[15][31]~regout\,
	datad => \dp_inst|mux_b[31]~17_combout\,
	combout => \dp_inst|mux_b[31]~18_combout\);

-- Location: LCCOMB_X29_Y12_N12
\dp_inst|mux_b[31]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~19_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[31]~16_combout\ & (\dp_inst|mux_b[31]~18_combout\)) # (!\dp_inst|mux_b[31]~16_combout\ & ((\dp_inst|mux_b[31]~11_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[31]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[31]~18_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[31]~11_combout\,
	datad => \dp_inst|mux_b[31]~16_combout\,
	combout => \dp_inst|mux_b[31]~19_combout\);

-- Location: LCCOMB_X29_Y12_N30
\dp_inst|mux_b[31]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[31]~20_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & (\dp_inst|mux_b[31]~9_combout\)) # (!\dp_inst|ir\(15) & ((\dp_inst|mux_b[31]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Equal0~1_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[31]~9_combout\,
	datad => \dp_inst|mux_b[31]~19_combout\,
	combout => \dp_inst|mux_b[31]~20_combout\);

-- Location: LCFF_X24_Y12_N29
\dp_inst|reg[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[21][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][30]~regout\);

-- Location: LCFF_X26_Y12_N13
\dp_inst|reg[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][30]~regout\);

-- Location: LCFF_X23_Y12_N17
\dp_inst|reg[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][30]~regout\);

-- Location: LCCOMB_X26_Y12_N12
\dp_inst|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~0_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[25][30]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][30]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][30]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][30]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux33~0_combout\);

-- Location: LCFF_X26_Y12_N19
\dp_inst|reg[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][30]~regout\);

-- Location: LCCOMB_X26_Y12_N18
\dp_inst|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux33~0_combout\ & ((\dp_inst|reg[29][30]~regout\))) # (!\dp_inst|Mux33~0_combout\ & (\dp_inst|reg[21][30]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][30]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[29][30]~regout\,
	datad => \dp_inst|Mux33~0_combout\,
	combout => \dp_inst|Mux33~1_combout\);

-- Location: LCFF_X27_Y10_N25
\dp_inst|reg[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][30]~regout\);

-- Location: LCFF_X27_Y10_N23
\dp_inst|reg[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][30]~regout\);

-- Location: LCCOMB_X27_Y10_N8
\dp_inst|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[22][30]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][30]~regout\,
	datab => \dp_inst|reg[18][30]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux33~2_combout\);

-- Location: LCCOMB_X30_Y12_N2
\dp_inst|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux33~2_combout\ & (\dp_inst|reg[30][30]~regout\)) # (!\dp_inst|Mux33~2_combout\ & ((\dp_inst|reg[26][30]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[30][30]~regout\,
	datac => \dp_inst|reg[26][30]~regout\,
	datad => \dp_inst|Mux33~2_combout\,
	combout => \dp_inst|Mux33~3_combout\);

-- Location: LCFF_X26_Y18_N17
\dp_inst|reg[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][30]~regout\);

-- Location: LCFF_X27_Y13_N9
\dp_inst|reg[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][30]~regout\);

-- Location: LCCOMB_X27_Y13_N30
\dp_inst|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][30]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][30]~regout\,
	datab => \dp_inst|reg[20][30]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux33~4_combout\);

-- Location: LCCOMB_X26_Y18_N28
\dp_inst|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~5_combout\ = (\dp_inst|Mux33~4_combout\ & (((\dp_inst|reg[28][30]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux33~4_combout\ & (\dp_inst|reg[24][30]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][30]~regout\,
	datab => \dp_inst|reg[28][30]~regout\,
	datac => \dp_inst|Mux33~4_combout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux33~5_combout\);

-- Location: LCCOMB_X30_Y12_N24
\dp_inst|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux33~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & (\dp_inst|Mux33~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux33~5_combout\,
	datad => \dp_inst|Mux33~3_combout\,
	combout => \dp_inst|Mux33~6_combout\);

-- Location: LCFF_X29_Y16_N21
\dp_inst|reg[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][30]~regout\);

-- Location: LCFF_X29_Y16_N27
\dp_inst|reg[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][30]~regout\);

-- Location: LCCOMB_X29_Y16_N24
\dp_inst|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~7_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[27][30]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[27][30]~regout\,
	datad => \dp_inst|reg[19][30]~regout\,
	combout => \dp_inst|Mux33~7_combout\);

-- Location: LCCOMB_X30_Y16_N26
\dp_inst|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux33~7_combout\ & ((\dp_inst|reg[31][30]~regout\))) # (!\dp_inst|Mux33~7_combout\ & (\dp_inst|reg[23][30]~regout\)))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux33~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux33~7_combout\,
	datac => \dp_inst|reg[23][30]~regout\,
	datad => \dp_inst|reg[31][30]~regout\,
	combout => \dp_inst|Mux33~8_combout\);

-- Location: LCCOMB_X30_Y12_N22
\dp_inst|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux33~6_combout\ & (\dp_inst|Mux33~8_combout\)) # (!\dp_inst|Mux33~6_combout\ & ((\dp_inst|Mux33~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux33~8_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux33~6_combout\,
	datad => \dp_inst|Mux33~1_combout\,
	combout => \dp_inst|Mux33~9_combout\);

-- Location: LCFF_X19_Y17_N5
\dp_inst|reg[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][30]~regout\);

-- Location: LCCOMB_X18_Y17_N4
\dp_inst|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[5][30]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][30]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][30]~regout\,
	datac => \dp_inst|reg[5][30]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux33~10_combout\);

-- Location: LCCOMB_X18_Y17_N20
\dp_inst|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux33~10_combout\ & ((\dp_inst|reg[7][30]~regout\))) # (!\dp_inst|Mux33~10_combout\ & (\dp_inst|reg[6][30]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][30]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux33~10_combout\,
	datad => \dp_inst|reg[7][30]~regout\,
	combout => \dp_inst|Mux33~11_combout\);

-- Location: LCFF_X22_Y13_N21
\dp_inst|reg[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][30]~regout\);

-- Location: LCFF_X19_Y13_N25
\dp_inst|reg[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][30]~regout\);

-- Location: LCFF_X19_Y13_N7
\dp_inst|reg[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][30]~regout\);

-- Location: LCCOMB_X19_Y13_N24
\dp_inst|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[10][30]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][30]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[10][30]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux33~12_combout\);

-- Location: LCFF_X22_Y13_N19
\dp_inst|reg[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][30]~regout\);

-- Location: LCCOMB_X22_Y13_N20
\dp_inst|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~13_combout\ = (\dp_inst|Mux33~12_combout\ & (((\dp_inst|reg[11][30]~regout\)) # (!\dp_inst|ir\(16)))) # (!\dp_inst|Mux33~12_combout\ & (\dp_inst|ir\(16) & (\dp_inst|reg[9][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux33~12_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][30]~regout\,
	datad => \dp_inst|reg[11][30]~regout\,
	combout => \dp_inst|Mux33~13_combout\);

-- Location: LCFF_X21_Y18_N21
\dp_inst|reg[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][30]~regout\);

-- Location: LCFF_X25_Y18_N23
\dp_inst|reg[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[2][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][30]~regout\);

-- Location: LCFF_X21_Y18_N3
\dp_inst|reg[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][30]~regout\);

-- Location: LCCOMB_X25_Y18_N4
\dp_inst|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][30]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][30]~regout\,
	datab => \dp_inst|reg[2][30]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux33~14_combout\);

-- Location: LCFF_X22_Y19_N7
\dp_inst|reg[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][30]~regout\);

-- Location: LCCOMB_X21_Y18_N20
\dp_inst|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux33~14_combout\ & (\dp_inst|reg[3][30]~regout\)) # (!\dp_inst|Mux33~14_combout\ & ((\dp_inst|reg[1][30]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][30]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][30]~regout\,
	datad => \dp_inst|Mux33~14_combout\,
	combout => \dp_inst|Mux33~15_combout\);

-- Location: LCCOMB_X30_Y12_N16
\dp_inst|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|Mux33~13_combout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux33~13_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux33~15_combout\,
	combout => \dp_inst|Mux33~16_combout\);

-- Location: LCFF_X16_Y13_N5
\dp_inst|reg[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][30]~regout\);

-- Location: LCCOMB_X15_Y13_N14
\dp_inst|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][30]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][30]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[13][30]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux33~17_combout\);

-- Location: LCCOMB_X15_Y13_N22
\dp_inst|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux33~17_combout\ & ((\dp_inst|reg[15][30]~regout\))) # (!\dp_inst|Mux33~17_combout\ & (\dp_inst|reg[14][30]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][30]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[15][30]~regout\,
	datad => \dp_inst|Mux33~17_combout\,
	combout => \dp_inst|Mux33~18_combout\);

-- Location: LCCOMB_X30_Y12_N14
\dp_inst|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux33~16_combout\ & ((\dp_inst|Mux33~18_combout\))) # (!\dp_inst|Mux33~16_combout\ & (\dp_inst|Mux33~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux33~11_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux33~16_combout\,
	datad => \dp_inst|Mux33~18_combout\,
	combout => \dp_inst|Mux33~19_combout\);

-- Location: LCCOMB_X30_Y12_N0
\dp_inst|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux33~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux33~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux33~19_combout\,
	datad => \dp_inst|Mux33~9_combout\,
	combout => \dp_inst|Mux33~20_combout\);

-- Location: LCCOMB_X23_Y12_N16
\dp_inst|mux_b[30]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~21_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][30]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[25][30]~regout\,
	datac => \dp_inst|reg[17][30]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[30]~21_combout\);

-- Location: LCCOMB_X23_Y12_N26
\dp_inst|mux_b[30]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~22_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[30]~21_combout\ & ((\dp_inst|reg[29][30]~regout\))) # (!\dp_inst|mux_b[30]~21_combout\ & (\dp_inst|reg[21][30]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[30]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[21][30]~regout\,
	datac => \dp_inst|mux_b[30]~21_combout\,
	datad => \dp_inst|reg[29][30]~regout\,
	combout => \dp_inst|mux_b[30]~22_combout\);

-- Location: LCCOMB_X27_Y10_N26
\dp_inst|mux_b[30]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~23_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][30]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][30]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[18][30]~regout\,
	combout => \dp_inst|mux_b[30]~23_combout\);

-- Location: LCCOMB_X29_Y16_N14
\dp_inst|mux_b[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~28_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[27][30]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][30]~regout\,
	datab => \dp_inst|reg[19][30]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[30]~28_combout\);

-- Location: LCCOMB_X19_Y13_N6
\dp_inst|mux_b[30]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~33_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][30]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][30]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][30]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][30]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[30]~33_combout\);

-- Location: LCCOMB_X22_Y13_N18
\dp_inst|mux_b[30]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~34_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[30]~33_combout\ & ((\dp_inst|reg[11][30]~regout\))) # (!\dp_inst|mux_b[30]~33_combout\ & (\dp_inst|reg[9][30]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[30]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][30]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[11][30]~regout\,
	datad => \dp_inst|mux_b[30]~33_combout\,
	combout => \dp_inst|mux_b[30]~34_combout\);

-- Location: LCCOMB_X21_Y18_N2
\dp_inst|mux_b[30]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~35_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][30]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][30]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][30]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[30]~35_combout\);

-- Location: LCCOMB_X21_Y18_N8
\dp_inst|mux_b[30]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~36_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[30]~35_combout\ & (\dp_inst|reg[3][30]~regout\)) # (!\dp_inst|mux_b[30]~35_combout\ & ((\dp_inst|reg[1][30]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[30]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[3][30]~regout\,
	datac => \dp_inst|reg[1][30]~regout\,
	datad => \dp_inst|mux_b[30]~35_combout\,
	combout => \dp_inst|mux_b[30]~36_combout\);

-- Location: LCCOMB_X22_Y12_N24
\dp_inst|mux_b[30]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~37_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|mux_b[30]~34_combout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[30]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[30]~34_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[30]~36_combout\,
	combout => \dp_inst|mux_b[30]~37_combout\);

-- Location: LCFF_X31_Y12_N15
\dp_inst|reg[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][29]~regout\);

-- Location: LCCOMB_X31_Y12_N0
\dp_inst|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[26][29]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[26][29]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|reg[18][29]~regout\,
	combout => \dp_inst|Mux34~0_combout\);

-- Location: LCCOMB_X31_Y12_N12
\dp_inst|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux34~0_combout\ & (\dp_inst|reg[30][29]~regout\)) # (!\dp_inst|Mux34~0_combout\ & ((\dp_inst|reg[22][29]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[30][29]~regout\,
	datac => \dp_inst|reg[22][29]~regout\,
	datad => \dp_inst|Mux34~0_combout\,
	combout => \dp_inst|Mux34~1_combout\);

-- Location: LCFF_X25_Y12_N21
\dp_inst|reg[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][29]~regout\);

-- Location: LCCOMB_X25_Y12_N20
\dp_inst|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][29]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][29]~regout\,
	datac => \dp_inst|reg[21][29]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux34~2_combout\);

-- Location: LCCOMB_X29_Y15_N14
\dp_inst|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux34~2_combout\ & ((\dp_inst|reg[29][29]~regout\))) # (!\dp_inst|Mux34~2_combout\ & (\dp_inst|reg[25][29]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][29]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[29][29]~regout\,
	datad => \dp_inst|Mux34~2_combout\,
	combout => \dp_inst|Mux34~3_combout\);

-- Location: LCFF_X26_Y18_N9
\dp_inst|reg[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][29]~regout\);

-- Location: LCCOMB_X26_Y18_N22
\dp_inst|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[24][29]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[24][29]~regout\,
	datac => \dp_inst|reg[16][29]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux34~4_combout\);

-- Location: LCCOMB_X26_Y18_N18
\dp_inst|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~5_combout\ = (\dp_inst|Mux34~4_combout\ & ((\dp_inst|reg[28][29]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux34~4_combout\ & (((\dp_inst|ir\(18) & \dp_inst|reg[20][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][29]~regout\,
	datab => \dp_inst|Mux34~4_combout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|reg[20][29]~regout\,
	combout => \dp_inst|Mux34~5_combout\);

-- Location: LCCOMB_X30_Y15_N28
\dp_inst|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|Mux34~3_combout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & (\dp_inst|Mux34~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux34~5_combout\,
	datad => \dp_inst|Mux34~3_combout\,
	combout => \dp_inst|Mux34~6_combout\);

-- Location: LCFF_X30_Y15_N11
\dp_inst|reg[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][29]~regout\);

-- Location: LCCOMB_X30_Y16_N16
\dp_inst|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[23][29]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][29]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][29]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[23][29]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux34~7_combout\);

-- Location: LCCOMB_X30_Y15_N6
\dp_inst|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux34~7_combout\ & (\dp_inst|reg[31][29]~regout\)) # (!\dp_inst|Mux34~7_combout\ & ((\dp_inst|reg[27][29]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][29]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux34~7_combout\,
	datad => \dp_inst|reg[27][29]~regout\,
	combout => \dp_inst|Mux34~8_combout\);

-- Location: LCCOMB_X30_Y15_N20
\dp_inst|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux34~6_combout\ & (\dp_inst|Mux34~8_combout\)) # (!\dp_inst|Mux34~6_combout\ & ((\dp_inst|Mux34~1_combout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux34~8_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux34~1_combout\,
	datad => \dp_inst|Mux34~6_combout\,
	combout => \dp_inst|Mux34~9_combout\);

-- Location: LCFF_X20_Y11_N13
\dp_inst|reg[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][29]~regout\);

-- Location: LCFF_X18_Y11_N31
\dp_inst|reg[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][29]~regout\);

-- Location: LCCOMB_X18_Y11_N12
\dp_inst|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[9][29]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][29]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][29]~regout\,
	datab => \dp_inst|reg[9][29]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux34~10_combout\);

-- Location: LCCOMB_X18_Y11_N20
\dp_inst|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux34~10_combout\ & ((\dp_inst|reg[11][29]~regout\))) # (!\dp_inst|Mux34~10_combout\ & (\dp_inst|reg[10][29]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][29]~regout\,
	datab => \dp_inst|reg[11][29]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux34~10_combout\,
	combout => \dp_inst|Mux34~11_combout\);

-- Location: LCCOMB_X19_Y18_N4
\dp_inst|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][29]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][29]~regout\,
	datac => \dp_inst|reg[6][29]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux34~12_combout\);

-- Location: LCCOMB_X20_Y18_N30
\dp_inst|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux34~12_combout\ & ((\dp_inst|reg[7][29]~regout\))) # (!\dp_inst|Mux34~12_combout\ & (\dp_inst|reg[5][29]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][29]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[7][29]~regout\,
	datad => \dp_inst|Mux34~12_combout\,
	combout => \dp_inst|Mux34~13_combout\);

-- Location: LCFF_X21_Y12_N17
\dp_inst|reg[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][29]~regout\);

-- Location: LCFF_X21_Y16_N9
\dp_inst|reg[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][29]~regout\);

-- Location: LCFF_X20_Y16_N25
\dp_inst|reg[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][29]~regout\);

-- Location: LCCOMB_X21_Y16_N8
\dp_inst|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][29]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][29]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][29]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][29]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux34~14_combout\);

-- Location: LCFF_X21_Y12_N23
\dp_inst|reg[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][29]~regout\);

-- Location: LCCOMB_X21_Y12_N22
\dp_inst|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux34~14_combout\ & ((\dp_inst|reg[3][29]~regout\))) # (!\dp_inst|Mux34~14_combout\ & (\dp_inst|reg[2][29]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][29]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[3][29]~regout\,
	datad => \dp_inst|Mux34~14_combout\,
	combout => \dp_inst|Mux34~15_combout\);

-- Location: LCCOMB_X29_Y15_N0
\dp_inst|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux34~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux34~15_combout\,
	datad => \dp_inst|Mux34~13_combout\,
	combout => \dp_inst|Mux34~16_combout\);

-- Location: LCCOMB_X16_Y13_N12
\dp_inst|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~17_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|reg[14][29]~regout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|reg[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][29]~regout\,
	datad => \dp_inst|reg[12][29]~regout\,
	combout => \dp_inst|Mux34~17_combout\);

-- Location: LCFF_X16_Y13_N11
\dp_inst|reg[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][29]~regout\);

-- Location: LCCOMB_X16_Y13_N10
\dp_inst|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux34~17_combout\ & ((\dp_inst|reg[15][29]~regout\))) # (!\dp_inst|Mux34~17_combout\ & (\dp_inst|reg[13][29]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][29]~regout\,
	datac => \dp_inst|reg[15][29]~regout\,
	datad => \dp_inst|Mux34~17_combout\,
	combout => \dp_inst|Mux34~18_combout\);

-- Location: LCCOMB_X29_Y15_N30
\dp_inst|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux34~16_combout\ & ((\dp_inst|Mux34~18_combout\))) # (!\dp_inst|Mux34~16_combout\ & (\dp_inst|Mux34~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux34~11_combout\,
	datac => \dp_inst|Mux34~18_combout\,
	datad => \dp_inst|Mux34~16_combout\,
	combout => \dp_inst|Mux34~19_combout\);

-- Location: LCCOMB_X30_Y15_N2
\dp_inst|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux34~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux34~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux34~9_combout\,
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux34~19_combout\,
	combout => \dp_inst|Mux34~20_combout\);

-- Location: LCCOMB_X20_Y16_N24
\dp_inst|mux_b[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~56_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][29]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][29]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][29]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][29]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[29]~56_combout\);

-- Location: LCCOMB_X21_Y12_N0
\dp_inst|mux_b[29]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~57_combout\ = (\dp_inst|mux_b[29]~56_combout\ & (((\dp_inst|reg[3][29]~regout\) # (!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[29]~56_combout\ & (\dp_inst|reg[2][29]~regout\ & ((\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][29]~regout\,
	datab => \dp_inst|reg[3][29]~regout\,
	datac => \dp_inst|mux_b[29]~56_combout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[29]~57_combout\);

-- Location: LCFF_X27_Y12_N9
\dp_inst|reg[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][28]~regout\);

-- Location: LCFF_X27_Y11_N9
\dp_inst|reg[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[17][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][28]~regout\);

-- Location: LCCOMB_X27_Y12_N30
\dp_inst|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~0_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[25][28]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][28]~regout\,
	datad => \dp_inst|reg[17][28]~regout\,
	combout => \dp_inst|Mux35~0_combout\);

-- Location: LCCOMB_X27_Y14_N18
\dp_inst|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~1_combout\ = (\dp_inst|Mux35~0_combout\ & (((\dp_inst|reg[29][28]~regout\) # (!\dp_inst|ir\(18))))) # (!\dp_inst|Mux35~0_combout\ & (\dp_inst|reg[21][28]~regout\ & ((\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][28]~regout\,
	datab => \dp_inst|reg[29][28]~regout\,
	datac => \dp_inst|Mux35~0_combout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux35~1_combout\);

-- Location: LCFF_X26_Y19_N5
\dp_inst|reg[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][28]~regout\);

-- Location: LCFF_X25_Y19_N17
\dp_inst|reg[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][28]~regout\);

-- Location: LCFF_X26_Y19_N31
\dp_inst|reg[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][28]~regout\);

-- Location: LCCOMB_X25_Y19_N6
\dp_inst|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[22][28]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][28]~regout\,
	datab => \dp_inst|reg[18][28]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux35~2_combout\);

-- Location: LCFF_X25_Y19_N25
\dp_inst|reg[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][28]~regout\);

-- Location: LCCOMB_X25_Y19_N24
\dp_inst|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux35~2_combout\ & ((\dp_inst|reg[30][28]~regout\))) # (!\dp_inst|Mux35~2_combout\ & (\dp_inst|reg[26][28]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][28]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[30][28]~regout\,
	datad => \dp_inst|Mux35~2_combout\,
	combout => \dp_inst|Mux35~3_combout\);

-- Location: LCFF_X26_Y17_N1
\dp_inst|reg[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][28]~regout\);

-- Location: LCFF_X27_Y17_N1
\dp_inst|reg[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][28]~regout\);

-- Location: LCFF_X26_Y13_N27
\dp_inst|reg[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[16][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][28]~regout\);

-- Location: LCCOMB_X27_Y17_N0
\dp_inst|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][28]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][28]~regout\,
	datac => \dp_inst|reg[20][28]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux35~4_combout\);

-- Location: LCFF_X27_Y17_N23
\dp_inst|reg[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][28]~regout\);

-- Location: LCCOMB_X26_Y17_N26
\dp_inst|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux35~4_combout\ & (\dp_inst|reg[28][28]~regout\)) # (!\dp_inst|Mux35~4_combout\ & ((\dp_inst|reg[24][28]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[28][28]~regout\,
	datac => \dp_inst|Mux35~4_combout\,
	datad => \dp_inst|reg[24][28]~regout\,
	combout => \dp_inst|Mux35~5_combout\);

-- Location: LCCOMB_X26_Y17_N12
\dp_inst|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux35~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux35~3_combout\,
	datad => \dp_inst|Mux35~5_combout\,
	combout => \dp_inst|Mux35~6_combout\);

-- Location: LCCOMB_X27_Y16_N12
\dp_inst|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[27][28]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][28]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][28]~regout\,
	datac => \dp_inst|reg[27][28]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux35~7_combout\);

-- Location: LCFF_X26_Y17_N31
\dp_inst|reg[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][28]~regout\);

-- Location: LCCOMB_X26_Y17_N16
\dp_inst|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux35~7_combout\ & (\dp_inst|reg[31][28]~regout\)) # (!\dp_inst|Mux35~7_combout\ & ((\dp_inst|reg[23][28]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[31][28]~regout\,
	datac => \dp_inst|Mux35~7_combout\,
	datad => \dp_inst|reg[23][28]~regout\,
	combout => \dp_inst|Mux35~8_combout\);

-- Location: LCCOMB_X27_Y14_N0
\dp_inst|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux35~6_combout\ & ((\dp_inst|Mux35~8_combout\))) # (!\dp_inst|Mux35~6_combout\ & (\dp_inst|Mux35~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux35~1_combout\,
	datac => \dp_inst|Mux35~6_combout\,
	datad => \dp_inst|Mux35~8_combout\,
	combout => \dp_inst|Mux35~9_combout\);

-- Location: LCFF_X18_Y17_N23
\dp_inst|reg[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][28]~regout\);

-- Location: LCCOMB_X18_Y17_N22
\dp_inst|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[5][28]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][28]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][28]~regout\,
	datac => \dp_inst|reg[5][28]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux35~10_combout\);

-- Location: LCCOMB_X19_Y17_N24
\dp_inst|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux35~10_combout\ & (\dp_inst|reg[7][28]~regout\)) # (!\dp_inst|Mux35~10_combout\ & ((\dp_inst|reg[6][28]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[7][28]~regout\,
	datac => \dp_inst|reg[6][28]~regout\,
	datad => \dp_inst|Mux35~10_combout\,
	combout => \dp_inst|Mux35~11_combout\);

-- Location: LCFF_X19_Y13_N9
\dp_inst|reg[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][28]~regout\);

-- Location: LCFF_X19_Y13_N15
\dp_inst|reg[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][28]~regout\);

-- Location: LCCOMB_X19_Y13_N8
\dp_inst|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][28]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][28]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[8][28]~regout\,
	datac => \dp_inst|reg[10][28]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux35~12_combout\);

-- Location: LCCOMB_X22_Y13_N8
\dp_inst|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux35~12_combout\ & (\dp_inst|reg[11][28]~regout\)) # (!\dp_inst|Mux35~12_combout\ & ((\dp_inst|reg[9][28]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[11][28]~regout\,
	datac => \dp_inst|reg[9][28]~regout\,
	datad => \dp_inst|Mux35~12_combout\,
	combout => \dp_inst|Mux35~13_combout\);

-- Location: LCCOMB_X21_Y16_N0
\dp_inst|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~14_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|reg[2][28]~regout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|reg[0][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][28]~regout\,
	datad => \dp_inst|reg[0][28]~regout\,
	combout => \dp_inst|Mux35~14_combout\);

-- Location: LCCOMB_X21_Y17_N16
\dp_inst|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux35~14_combout\ & (\dp_inst|reg[3][28]~regout\)) # (!\dp_inst|Mux35~14_combout\ & ((\dp_inst|reg[1][28]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][28]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][28]~regout\,
	datad => \dp_inst|Mux35~14_combout\,
	combout => \dp_inst|Mux35~15_combout\);

-- Location: LCCOMB_X27_Y14_N22
\dp_inst|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux35~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux35~15_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux35~13_combout\,
	combout => \dp_inst|Mux35~16_combout\);

-- Location: LCFF_X16_Y13_N1
\dp_inst|reg[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][28]~regout\);

-- Location: LCFF_X15_Y13_N1
\dp_inst|reg[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][28]~regout\);

-- Location: LCFF_X15_Y13_N19
\dp_inst|reg[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][28]~regout\);

-- Location: LCCOMB_X16_Y13_N2
\dp_inst|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[13][28]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][28]~regout\,
	datab => \dp_inst|reg[12][28]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux35~17_combout\);

-- Location: LCFF_X16_Y13_N29
\dp_inst|reg[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][28]~regout\);

-- Location: LCCOMB_X16_Y13_N0
\dp_inst|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux35~17_combout\ & (\dp_inst|reg[15][28]~regout\)) # (!\dp_inst|Mux35~17_combout\ & ((\dp_inst|reg[14][28]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[15][28]~regout\,
	datac => \dp_inst|reg[14][28]~regout\,
	datad => \dp_inst|Mux35~17_combout\,
	combout => \dp_inst|Mux35~18_combout\);

-- Location: LCCOMB_X27_Y14_N8
\dp_inst|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux35~16_combout\ & ((\dp_inst|Mux35~18_combout\))) # (!\dp_inst|Mux35~16_combout\ & (\dp_inst|Mux35~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux35~11_combout\,
	datac => \dp_inst|Mux35~18_combout\,
	datad => \dp_inst|Mux35~16_combout\,
	combout => \dp_inst|Mux35~19_combout\);

-- Location: LCCOMB_X27_Y14_N16
\dp_inst|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux35~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux35~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datab => \dp_inst|Mux35~19_combout\,
	datad => \dp_inst|Mux35~9_combout\,
	combout => \dp_inst|Mux35~20_combout\);

-- Location: LCCOMB_X27_Y12_N8
\dp_inst|mux_b[28]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~63_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|reg[25][28]~regout\) # (\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][28]~regout\ & ((!\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[17][28]~regout\,
	datac => \dp_inst|reg[25][28]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[28]~63_combout\);

-- Location: LCCOMB_X26_Y19_N8
\dp_inst|mux_b[28]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~65_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[22][28]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((!\dp_inst|ir\(14) & \dp_inst|reg[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][28]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[18][28]~regout\,
	combout => \dp_inst|mux_b[28]~65_combout\);

-- Location: LCCOMB_X26_Y19_N26
\dp_inst|mux_b[28]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~66_combout\ = (\dp_inst|mux_b[28]~65_combout\ & ((\dp_inst|reg[30][28]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[28]~65_combout\ & (((\dp_inst|reg[26][28]~regout\ & \dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][28]~regout\,
	datab => \dp_inst|mux_b[28]~65_combout\,
	datac => \dp_inst|reg[26][28]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[28]~66_combout\);

-- Location: LCCOMB_X27_Y17_N12
\dp_inst|mux_b[28]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~67_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[20][28]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[20][28]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[16][28]~regout\,
	combout => \dp_inst|mux_b[28]~67_combout\);

-- Location: LCCOMB_X27_Y17_N22
\dp_inst|mux_b[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~68_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[28]~67_combout\ & ((\dp_inst|reg[28][28]~regout\))) # (!\dp_inst|mux_b[28]~67_combout\ & (\dp_inst|reg[24][28]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[28]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][28]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[28][28]~regout\,
	datad => \dp_inst|mux_b[28]~67_combout\,
	combout => \dp_inst|mux_b[28]~68_combout\);

-- Location: LCCOMB_X26_Y19_N16
\dp_inst|mux_b[28]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~69_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[28]~66_combout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((!\dp_inst|ir\(11) & \dp_inst|mux_b[28]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[28]~66_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[28]~68_combout\,
	combout => \dp_inst|mux_b[28]~69_combout\);

-- Location: LCCOMB_X19_Y13_N14
\dp_inst|mux_b[28]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~75_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[10][28]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[8][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[10][28]~regout\,
	datac => \dp_inst|reg[8][28]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[28]~75_combout\);

-- Location: LCCOMB_X16_Y13_N18
\dp_inst|mux_b[28]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~80_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|reg[13][28]~regout\) # (\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[12][28]~regout\ & ((!\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[12][28]~regout\,
	datac => \dp_inst|reg[13][28]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[28]~80_combout\);

-- Location: LCCOMB_X16_Y13_N28
\dp_inst|mux_b[28]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~81_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[28]~80_combout\ & ((\dp_inst|reg[15][28]~regout\))) # (!\dp_inst|mux_b[28]~80_combout\ & (\dp_inst|reg[14][28]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[28]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][28]~regout\,
	datac => \dp_inst|reg[15][28]~regout\,
	datad => \dp_inst|mux_b[28]~80_combout\,
	combout => \dp_inst|mux_b[28]~81_combout\);

-- Location: LCCOMB_X22_Y11_N12
\dp_inst|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[26][27]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][27]~regout\,
	datab => \dp_inst|reg[18][27]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux36~0_combout\);

-- Location: LCFF_X21_Y11_N15
\dp_inst|reg[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][27]~regout\);

-- Location: LCCOMB_X22_Y11_N4
\dp_inst|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux36~0_combout\ & (\dp_inst|reg[30][27]~regout\)) # (!\dp_inst|Mux36~0_combout\ & ((\dp_inst|reg[22][27]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][27]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][27]~regout\,
	datad => \dp_inst|Mux36~0_combout\,
	combout => \dp_inst|Mux36~1_combout\);

-- Location: LCFF_X24_Y11_N5
\dp_inst|reg[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][27]~regout\);

-- Location: LCFF_X25_Y12_N9
\dp_inst|reg[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][27]~regout\);

-- Location: LCCOMB_X25_Y12_N8
\dp_inst|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][27]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][27]~regout\,
	datac => \dp_inst|reg[21][27]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux36~2_combout\);

-- Location: LCCOMB_X24_Y11_N4
\dp_inst|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux36~2_combout\ & (\dp_inst|reg[29][27]~regout\)) # (!\dp_inst|Mux36~2_combout\ & ((\dp_inst|reg[25][27]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[29][27]~regout\,
	datac => \dp_inst|reg[25][27]~regout\,
	datad => \dp_inst|Mux36~2_combout\,
	combout => \dp_inst|Mux36~3_combout\);

-- Location: LCFF_X25_Y13_N9
\dp_inst|reg[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][27]~regout\);

-- Location: LCCOMB_X25_Y13_N8
\dp_inst|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[24][27]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][27]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[24][27]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux36~4_combout\);

-- Location: LCFF_X27_Y17_N31
\dp_inst|reg[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][27]~regout\);

-- Location: LCCOMB_X27_Y17_N20
\dp_inst|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux36~4_combout\ & (\dp_inst|reg[28][27]~regout\)) # (!\dp_inst|Mux36~4_combout\ & ((\dp_inst|reg[20][27]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][27]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux36~4_combout\,
	datad => \dp_inst|reg[20][27]~regout\,
	combout => \dp_inst|Mux36~5_combout\);

-- Location: LCCOMB_X27_Y17_N2
\dp_inst|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux36~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux36~5_combout\,
	datad => \dp_inst|Mux36~3_combout\,
	combout => \dp_inst|Mux36~6_combout\);

-- Location: LCFF_X29_Y16_N3
\dp_inst|reg[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][27]~regout\);

-- Location: LCCOMB_X30_Y16_N28
\dp_inst|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~7_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|ir\(19)) # ((\dp_inst|reg[23][27]~regout\)))) # (!\dp_inst|ir\(18) & (!\dp_inst|ir\(19) & ((\dp_inst|reg[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[23][27]~regout\,
	datad => \dp_inst|reg[19][27]~regout\,
	combout => \dp_inst|Mux36~7_combout\);

-- Location: LCCOMB_X30_Y13_N4
\dp_inst|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~8_combout\ = (\dp_inst|Mux36~7_combout\ & (((\dp_inst|reg[31][27]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux36~7_combout\ & (\dp_inst|reg[27][27]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][27]~regout\,
	datab => \dp_inst|Mux36~7_combout\,
	datac => \dp_inst|reg[31][27]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux36~8_combout\);

-- Location: LCCOMB_X27_Y17_N4
\dp_inst|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux36~6_combout\ & ((\dp_inst|Mux36~8_combout\))) # (!\dp_inst|Mux36~6_combout\ & (\dp_inst|Mux36~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux36~1_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux36~8_combout\,
	datad => \dp_inst|Mux36~6_combout\,
	combout => \dp_inst|Mux36~9_combout\);

-- Location: LCFF_X20_Y17_N17
\dp_inst|reg[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][27]~regout\);

-- Location: LCCOMB_X21_Y13_N20
\dp_inst|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][27]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][27]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[8][27]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux36~10_combout\);

-- Location: LCFF_X18_Y11_N25
\dp_inst|reg[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][27]~regout\);

-- Location: LCCOMB_X21_Y13_N28
\dp_inst|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~11_combout\ = (\dp_inst|Mux36~10_combout\ & (((\dp_inst|reg[11][27]~regout\)) # (!\dp_inst|ir\(17)))) # (!\dp_inst|Mux36~10_combout\ & (\dp_inst|ir\(17) & (\dp_inst|reg[10][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux36~10_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][27]~regout\,
	datad => \dp_inst|reg[11][27]~regout\,
	combout => \dp_inst|Mux36~11_combout\);

-- Location: LCFF_X20_Y18_N25
\dp_inst|reg[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][27]~regout\);

-- Location: LCFF_X19_Y18_N17
\dp_inst|reg[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][27]~regout\);

-- Location: LCCOMB_X19_Y18_N16
\dp_inst|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][27]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][27]~regout\,
	datac => \dp_inst|reg[6][27]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux36~12_combout\);

-- Location: LCCOMB_X20_Y18_N24
\dp_inst|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux36~12_combout\ & (\dp_inst|reg[7][27]~regout\)) # (!\dp_inst|Mux36~12_combout\ & ((\dp_inst|reg[5][27]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[7][27]~regout\,
	datac => \dp_inst|reg[5][27]~regout\,
	datad => \dp_inst|Mux36~12_combout\,
	combout => \dp_inst|Mux36~13_combout\);

-- Location: LCFF_X21_Y15_N13
\dp_inst|reg[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][27]~regout\);

-- Location: LCFF_X21_Y16_N27
\dp_inst|reg[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][27]~regout\);

-- Location: LCFF_X21_Y18_N15
\dp_inst|reg[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][27]~regout\);

-- Location: LCCOMB_X21_Y16_N26
\dp_inst|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~14_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[1][27]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[0][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][27]~regout\,
	datad => \dp_inst|reg[0][27]~regout\,
	combout => \dp_inst|Mux36~14_combout\);

-- Location: LCFF_X21_Y15_N23
\dp_inst|reg[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][27]~regout\);

-- Location: LCCOMB_X21_Y15_N22
\dp_inst|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux36~14_combout\ & ((\dp_inst|reg[3][27]~regout\))) # (!\dp_inst|Mux36~14_combout\ & (\dp_inst|reg[2][27]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][27]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[3][27]~regout\,
	datad => \dp_inst|Mux36~14_combout\,
	combout => \dp_inst|Mux36~15_combout\);

-- Location: LCCOMB_X21_Y15_N4
\dp_inst|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|Mux36~13_combout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|Mux36~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux36~13_combout\,
	datad => \dp_inst|Mux36~15_combout\,
	combout => \dp_inst|Mux36~16_combout\);

-- Location: LCFF_X16_Y14_N25
\dp_inst|reg[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][27]~regout\);

-- Location: LCCOMB_X16_Y14_N12
\dp_inst|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~17_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|reg[14][27]~regout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|reg[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[14][27]~regout\,
	datad => \dp_inst|reg[12][27]~regout\,
	combout => \dp_inst|Mux36~17_combout\);

-- Location: LCCOMB_X16_Y14_N6
\dp_inst|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux36~17_combout\ & ((\dp_inst|reg[15][27]~regout\))) # (!\dp_inst|Mux36~17_combout\ & (\dp_inst|reg[13][27]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][27]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[15][27]~regout\,
	datad => \dp_inst|Mux36~17_combout\,
	combout => \dp_inst|Mux36~18_combout\);

-- Location: LCCOMB_X27_Y17_N6
\dp_inst|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux36~16_combout\ & ((\dp_inst|Mux36~18_combout\))) # (!\dp_inst|Mux36~16_combout\ & (\dp_inst|Mux36~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux36~11_combout\,
	datac => \dp_inst|Mux36~18_combout\,
	datad => \dp_inst|Mux36~16_combout\,
	combout => \dp_inst|Mux36~19_combout\);

-- Location: LCCOMB_X27_Y17_N28
\dp_inst|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux36~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux36~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux36~9_combout\,
	datad => \dp_inst|Mux36~19_combout\,
	combout => \dp_inst|Mux36~20_combout\);

-- Location: LCCOMB_X21_Y18_N14
\dp_inst|mux_b[27]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~98_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[1][27]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[0][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][27]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[0][27]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[27]~98_combout\);

-- Location: LCCOMB_X21_Y15_N12
\dp_inst|mux_b[27]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~99_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[27]~98_combout\ & (\dp_inst|reg[3][27]~regout\)) # (!\dp_inst|mux_b[27]~98_combout\ & ((\dp_inst|reg[2][27]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[27]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[3][27]~regout\,
	datac => \dp_inst|reg[2][27]~regout\,
	datad => \dp_inst|mux_b[27]~98_combout\,
	combout => \dp_inst|mux_b[27]~99_combout\);

-- Location: LCFF_X23_Y12_N9
\dp_inst|reg[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][26]~regout\);

-- Location: LCFF_X23_Y12_N3
\dp_inst|reg[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][26]~regout\);

-- Location: LCFF_X24_Y20_N17
\dp_inst|reg[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][26]~regout\);

-- Location: LCFF_X24_Y10_N17
\dp_inst|reg[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][26]~regout\);

-- Location: LCFF_X29_Y10_N7
\dp_inst|reg[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][26]~regout\);

-- Location: LCFF_X23_Y20_N9
\dp_inst|reg[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][26]~regout\);

-- Location: LCFF_X23_Y20_N19
\dp_inst|reg[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][26]~regout\);

-- Location: LCFF_X21_Y13_N17
\dp_inst|reg[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][26]~regout\);

-- Location: LCFF_X15_Y13_N11
\dp_inst|reg[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][26]~regout\);

-- Location: LCCOMB_X23_Y12_N2
\dp_inst|mux_b[26]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~105_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][26]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[25][26]~regout\,
	datac => \dp_inst|reg[17][26]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[26]~105_combout\);

-- Location: LCCOMB_X23_Y12_N8
\dp_inst|mux_b[26]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~106_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[26]~105_combout\ & ((\dp_inst|reg[29][26]~regout\))) # (!\dp_inst|mux_b[26]~105_combout\ & (\dp_inst|reg[21][26]~regout\)))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[26]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[26]~105_combout\,
	datac => \dp_inst|reg[21][26]~regout\,
	datad => \dp_inst|reg[29][26]~regout\,
	combout => \dp_inst|mux_b[26]~106_combout\);

-- Location: LCCOMB_X24_Y20_N20
\dp_inst|mux_b[26]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~107_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][26]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][26]~regout\,
	datab => \dp_inst|reg[18][26]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[26]~107_combout\);

-- Location: LCCOMB_X24_Y20_N26
\dp_inst|mux_b[26]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~108_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[26]~107_combout\ & ((\dp_inst|reg[30][26]~regout\))) # (!\dp_inst|mux_b[26]~107_combout\ & (\dp_inst|reg[26][26]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[26]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][26]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[26]~107_combout\,
	datad => \dp_inst|reg[30][26]~regout\,
	combout => \dp_inst|mux_b[26]~108_combout\);

-- Location: LCCOMB_X29_Y10_N10
\dp_inst|mux_b[26]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~109_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[20][26]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[16][26]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][26]~regout\,
	datab => \dp_inst|reg[20][26]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[26]~109_combout\);

-- Location: LCCOMB_X24_Y10_N16
\dp_inst|mux_b[26]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~110_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[26]~109_combout\ & (\dp_inst|reg[28][26]~regout\)) # (!\dp_inst|mux_b[26]~109_combout\ & ((\dp_inst|reg[24][26]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[26]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[28][26]~regout\,
	datac => \dp_inst|reg[24][26]~regout\,
	datad => \dp_inst|mux_b[26]~109_combout\,
	combout => \dp_inst|mux_b[26]~110_combout\);

-- Location: LCCOMB_X23_Y20_N12
\dp_inst|mux_b[26]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~111_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[26]~108_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[26]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[26]~108_combout\,
	datad => \dp_inst|mux_b[26]~110_combout\,
	combout => \dp_inst|mux_b[26]~111_combout\);

-- Location: LCCOMB_X29_Y18_N8
\dp_inst|mux_b[26]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~112_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[27][26]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][26]~regout\,
	datab => \dp_inst|reg[27][26]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[26]~112_combout\);

-- Location: LCCOMB_X29_Y18_N6
\dp_inst|mux_b[26]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~113_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[26]~112_combout\ & (\dp_inst|reg[31][26]~regout\)) # (!\dp_inst|mux_b[26]~112_combout\ & ((\dp_inst|reg[23][26]~regout\))))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[26]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[26]~112_combout\,
	datac => \dp_inst|reg[31][26]~regout\,
	datad => \dp_inst|reg[23][26]~regout\,
	combout => \dp_inst|mux_b[26]~113_combout\);

-- Location: LCCOMB_X23_Y20_N6
\dp_inst|mux_b[26]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~114_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[26]~111_combout\ & ((\dp_inst|mux_b[26]~113_combout\))) # (!\dp_inst|mux_b[26]~111_combout\ & (\dp_inst|mux_b[26]~106_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[26]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[26]~106_combout\,
	datac => \dp_inst|mux_b[26]~113_combout\,
	datad => \dp_inst|mux_b[26]~111_combout\,
	combout => \dp_inst|mux_b[26]~114_combout\);

-- Location: LCCOMB_X23_Y20_N28
\dp_inst|mux_b[26]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~115_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|reg[5][26]~regout\))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[4][26]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|reg[5][26]~regout\,
	combout => \dp_inst|mux_b[26]~115_combout\);

-- Location: LCCOMB_X23_Y20_N22
\dp_inst|mux_b[26]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~116_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[26]~115_combout\ & ((\dp_inst|reg[7][26]~regout\))) # (!\dp_inst|mux_b[26]~115_combout\ & (\dp_inst|reg[6][26]~regout\)))) # (!\dp_inst|ir\(12) & (\dp_inst|mux_b[26]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[26]~115_combout\,
	datac => \dp_inst|reg[6][26]~regout\,
	datad => \dp_inst|reg[7][26]~regout\,
	combout => \dp_inst|mux_b[26]~116_combout\);

-- Location: LCCOMB_X21_Y13_N16
\dp_inst|mux_b[26]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~117_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[10][26]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[8][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][26]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][26]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[26]~117_combout\);

-- Location: LCCOMB_X22_Y13_N26
\dp_inst|mux_b[26]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~118_combout\ = (\dp_inst|mux_b[26]~117_combout\ & (((\dp_inst|reg[11][26]~regout\) # (!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[26]~117_combout\ & (\dp_inst|reg[9][26]~regout\ & ((\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][26]~regout\,
	datab => \dp_inst|mux_b[26]~117_combout\,
	datac => \dp_inst|reg[11][26]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[26]~118_combout\);

-- Location: LCCOMB_X20_Y16_N18
\dp_inst|mux_b[26]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~119_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][26]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][26]~regout\,
	datac => \dp_inst|reg[0][26]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[26]~119_combout\);

-- Location: LCCOMB_X21_Y16_N20
\dp_inst|mux_b[26]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~120_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[26]~119_combout\ & (\dp_inst|reg[3][26]~regout\)) # (!\dp_inst|mux_b[26]~119_combout\ & ((\dp_inst|reg[1][26]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[26]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[3][26]~regout\,
	datac => \dp_inst|reg[1][26]~regout\,
	datad => \dp_inst|mux_b[26]~119_combout\,
	combout => \dp_inst|mux_b[26]~120_combout\);

-- Location: LCCOMB_X23_Y20_N20
\dp_inst|mux_b[26]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~121_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|mux_b[26]~118_combout\))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[26]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[26]~120_combout\,
	datad => \dp_inst|mux_b[26]~118_combout\,
	combout => \dp_inst|mux_b[26]~121_combout\);

-- Location: LCCOMB_X16_Y16_N14
\dp_inst|mux_b[26]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~122_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|reg[13][26]~regout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[13][26]~regout\,
	datad => \dp_inst|reg[12][26]~regout\,
	combout => \dp_inst|mux_b[26]~122_combout\);

-- Location: LCCOMB_X16_Y16_N0
\dp_inst|mux_b[26]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~123_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[26]~122_combout\ & ((\dp_inst|reg[15][26]~regout\))) # (!\dp_inst|mux_b[26]~122_combout\ & (\dp_inst|reg[14][26]~regout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[26]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][26]~regout\,
	datac => \dp_inst|mux_b[26]~122_combout\,
	datad => \dp_inst|reg[15][26]~regout\,
	combout => \dp_inst|mux_b[26]~123_combout\);

-- Location: LCCOMB_X23_Y20_N26
\dp_inst|mux_b[26]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~124_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[26]~121_combout\ & (\dp_inst|mux_b[26]~123_combout\)) # (!\dp_inst|mux_b[26]~121_combout\ & ((\dp_inst|mux_b[26]~116_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[26]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[26]~123_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[26]~121_combout\,
	datad => \dp_inst|mux_b[26]~116_combout\,
	combout => \dp_inst|mux_b[26]~124_combout\);

-- Location: LCCOMB_X23_Y20_N24
\dp_inst|mux_b[26]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[26]~125_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[26]~114_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[26]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[26]~124_combout\,
	datac => \dp_inst|Equal0~1_combout\,
	datad => \dp_inst|mux_b[26]~114_combout\,
	combout => \dp_inst|mux_b[26]~125_combout\);

-- Location: LCFF_X21_Y11_N13
\dp_inst|reg[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][25]~regout\);

-- Location: LCCOMB_X22_Y11_N20
\dp_inst|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~0_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[26][25]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[18][25]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][25]~regout\,
	datab => \dp_inst|reg[18][25]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux38~0_combout\);

-- Location: LCCOMB_X22_Y11_N0
\dp_inst|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~1_combout\ = (\dp_inst|Mux38~0_combout\ & ((\dp_inst|reg[30][25]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux38~0_combout\ & (((\dp_inst|reg[22][25]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~0_combout\,
	datab => \dp_inst|reg[30][25]~regout\,
	datac => \dp_inst|reg[22][25]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux38~1_combout\);

-- Location: LCFF_X25_Y12_N17
\dp_inst|reg[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][25]~regout\);

-- Location: LCCOMB_X25_Y12_N16
\dp_inst|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][25]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][25]~regout\,
	datac => \dp_inst|reg[21][25]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux38~2_combout\);

-- Location: LCCOMB_X24_Y11_N0
\dp_inst|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux38~2_combout\ & (\dp_inst|reg[29][25]~regout\)) # (!\dp_inst|Mux38~2_combout\ & ((\dp_inst|reg[25][25]~regout\))))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux38~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux38~2_combout\,
	datac => \dp_inst|reg[29][25]~regout\,
	datad => \dp_inst|reg[25][25]~regout\,
	combout => \dp_inst|Mux38~3_combout\);

-- Location: LCCOMB_X25_Y16_N6
\dp_inst|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[24][25]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][25]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|reg[16][25]~regout\,
	combout => \dp_inst|Mux38~4_combout\);

-- Location: LCFF_X27_Y17_N17
\dp_inst|reg[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][25]~regout\);

-- Location: LCCOMB_X25_Y16_N20
\dp_inst|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux38~4_combout\ & ((\dp_inst|reg[28][25]~regout\))) # (!\dp_inst|Mux38~4_combout\ & (\dp_inst|reg[20][25]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][25]~regout\,
	datac => \dp_inst|reg[28][25]~regout\,
	datad => \dp_inst|Mux38~4_combout\,
	combout => \dp_inst|Mux38~5_combout\);

-- Location: LCCOMB_X18_Y13_N4
\dp_inst|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|Mux38~3_combout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & ((\dp_inst|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux38~3_combout\,
	datad => \dp_inst|Mux38~5_combout\,
	combout => \dp_inst|Mux38~6_combout\);

-- Location: LCFF_X27_Y13_N27
\dp_inst|reg[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][25]~regout\);

-- Location: LCFF_X27_Y18_N27
\dp_inst|reg[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][25]~regout\);

-- Location: LCFF_X27_Y18_N17
\dp_inst|reg[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][25]~regout\);

-- Location: LCCOMB_X27_Y18_N22
\dp_inst|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][25]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][25]~regout\,
	datab => \dp_inst|reg[23][25]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux38~7_combout\);

-- Location: LCFF_X30_Y16_N25
\dp_inst|reg[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][25]~regout\);

-- Location: LCCOMB_X27_Y13_N24
\dp_inst|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux38~7_combout\ & ((\dp_inst|reg[31][25]~regout\))) # (!\dp_inst|Mux38~7_combout\ & (\dp_inst|reg[27][25]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][25]~regout\,
	datac => \dp_inst|reg[31][25]~regout\,
	datad => \dp_inst|Mux38~7_combout\,
	combout => \dp_inst|Mux38~8_combout\);

-- Location: LCCOMB_X18_Y13_N10
\dp_inst|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux38~6_combout\ & ((\dp_inst|Mux38~8_combout\))) # (!\dp_inst|Mux38~6_combout\ & (\dp_inst|Mux38~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~1_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux38~6_combout\,
	datad => \dp_inst|Mux38~8_combout\,
	combout => \dp_inst|Mux38~9_combout\);

-- Location: LCCOMB_X18_Y13_N18
\dp_inst|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~10_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|reg[9][25]~regout\) # ((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (((!\dp_inst|ir\(17) & \dp_inst|reg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][25]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|reg[8][25]~regout\,
	combout => \dp_inst|Mux38~10_combout\);

-- Location: LCFF_X18_Y13_N21
\dp_inst|reg[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][25]~regout\);

-- Location: LCCOMB_X18_Y13_N22
\dp_inst|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux38~10_combout\ & (\dp_inst|reg[11][25]~regout\)) # (!\dp_inst|Mux38~10_combout\ & ((\dp_inst|reg[10][25]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][25]~regout\,
	datab => \dp_inst|reg[10][25]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux38~10_combout\,
	combout => \dp_inst|Mux38~11_combout\);

-- Location: LCFF_X23_Y17_N9
\dp_inst|reg[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][25]~regout\);

-- Location: LCFF_X19_Y17_N21
\dp_inst|reg[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][25]~regout\);

-- Location: LCFF_X19_Y17_N23
\dp_inst|reg[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][25]~regout\);

-- Location: LCCOMB_X19_Y17_N20
\dp_inst|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][25]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][25]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[6][25]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux38~12_combout\);

-- Location: LCFF_X23_Y17_N23
\dp_inst|reg[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][25]~regout\);

-- Location: LCCOMB_X23_Y17_N8
\dp_inst|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~13_combout\ = (\dp_inst|Mux38~12_combout\ & ((\dp_inst|reg[7][25]~regout\) # ((!\dp_inst|ir\(16))))) # (!\dp_inst|Mux38~12_combout\ & (((\dp_inst|reg[5][25]~regout\ & \dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~12_combout\,
	datab => \dp_inst|reg[7][25]~regout\,
	datac => \dp_inst|reg[5][25]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux38~13_combout\);

-- Location: LCFF_X21_Y16_N23
\dp_inst|reg[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][25]~regout\);

-- Location: LCFF_X21_Y16_N5
\dp_inst|reg[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][25]~regout\);

-- Location: LCFF_X20_Y16_N9
\dp_inst|reg[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[0][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][25]~regout\);

-- Location: LCCOMB_X21_Y16_N4
\dp_inst|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[1][25]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][25]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[1][25]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux38~14_combout\);

-- Location: LCFF_X20_Y13_N27
\dp_inst|reg[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][25]~regout\);

-- Location: LCCOMB_X21_Y16_N2
\dp_inst|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~15_combout\ = (\dp_inst|Mux38~14_combout\ & ((\dp_inst|reg[3][25]~regout\) # ((!\dp_inst|ir\(17))))) # (!\dp_inst|Mux38~14_combout\ & (((\dp_inst|ir\(17) & \dp_inst|reg[2][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~14_combout\,
	datab => \dp_inst|reg[3][25]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|reg[2][25]~regout\,
	combout => \dp_inst|Mux38~15_combout\);

-- Location: LCCOMB_X18_Y13_N24
\dp_inst|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~16_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux38~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~15_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux38~13_combout\,
	combout => \dp_inst|Mux38~16_combout\);

-- Location: LCFF_X16_Y13_N7
\dp_inst|reg[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][25]~regout\);

-- Location: LCFF_X15_Y13_N7
\dp_inst|reg[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][25]~regout\);

-- Location: LCCOMB_X16_Y13_N6
\dp_inst|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][25]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][25]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][25]~regout\,
	datac => \dp_inst|reg[14][25]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux38~17_combout\);

-- Location: LCCOMB_X16_Y13_N8
\dp_inst|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux38~17_combout\ & ((\dp_inst|reg[15][25]~regout\))) # (!\dp_inst|Mux38~17_combout\ & (\dp_inst|reg[13][25]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][25]~regout\,
	datac => \dp_inst|reg[15][25]~regout\,
	datad => \dp_inst|Mux38~17_combout\,
	combout => \dp_inst|Mux38~18_combout\);

-- Location: LCCOMB_X18_Y13_N2
\dp_inst|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~19_combout\ = (\dp_inst|Mux38~16_combout\ & (((\dp_inst|Mux38~18_combout\)) # (!\dp_inst|ir\(19)))) # (!\dp_inst|Mux38~16_combout\ & (\dp_inst|ir\(19) & ((\dp_inst|Mux38~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~16_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux38~18_combout\,
	datad => \dp_inst|Mux38~11_combout\,
	combout => \dp_inst|Mux38~19_combout\);

-- Location: LCCOMB_X18_Y13_N8
\dp_inst|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux38~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux38~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|Mux38~19_combout\,
	datac => \dp_inst|ir\(20),
	datad => \dp_inst|Mux38~9_combout\,
	combout => \dp_inst|Mux38~20_combout\);

-- Location: LCCOMB_X27_Y18_N4
\dp_inst|mux_b[25]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~133_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][25]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][25]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[23][25]~regout\,
	datac => \dp_inst|reg[19][25]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[25]~133_combout\);

-- Location: LCCOMB_X27_Y18_N10
\dp_inst|mux_b[25]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~134_combout\ = (\dp_inst|mux_b[25]~133_combout\ & ((\dp_inst|reg[31][25]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[25]~133_combout\ & (((\dp_inst|reg[27][25]~regout\ & \dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][25]~regout\,
	datab => \dp_inst|reg[27][25]~regout\,
	datac => \dp_inst|mux_b[25]~133_combout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[25]~134_combout\);

-- Location: LCCOMB_X19_Y17_N22
\dp_inst|mux_b[25]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~138_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][25]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][25]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][25]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[25]~138_combout\);

-- Location: LCCOMB_X23_Y17_N22
\dp_inst|mux_b[25]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~139_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[25]~138_combout\ & ((\dp_inst|reg[7][25]~regout\))) # (!\dp_inst|mux_b[25]~138_combout\ & (\dp_inst|reg[5][25]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[25]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][25]~regout\,
	datac => \dp_inst|reg[7][25]~regout\,
	datad => \dp_inst|mux_b[25]~138_combout\,
	combout => \dp_inst|mux_b[25]~139_combout\);

-- Location: LCCOMB_X21_Y16_N28
\dp_inst|mux_b[25]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~140_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[1][25]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[0][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[1][25]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|reg[0][25]~regout\,
	combout => \dp_inst|mux_b[25]~140_combout\);

-- Location: LCCOMB_X21_Y16_N22
\dp_inst|mux_b[25]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~141_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[25]~140_combout\ & (\dp_inst|reg[3][25]~regout\)) # (!\dp_inst|mux_b[25]~140_combout\ & ((\dp_inst|reg[2][25]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[25]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[3][25]~regout\,
	datac => \dp_inst|reg[2][25]~regout\,
	datad => \dp_inst|mux_b[25]~140_combout\,
	combout => \dp_inst|mux_b[25]~141_combout\);

-- Location: LCCOMB_X24_Y20_N12
\dp_inst|mux_b[25]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~142_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|mux_b[25]~139_combout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|mux_b[25]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[25]~139_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[25]~141_combout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[25]~142_combout\);

-- Location: LCCOMB_X15_Y13_N6
\dp_inst|mux_b[25]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~143_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][25]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][25]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][25]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][25]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[25]~143_combout\);

-- Location: LCFF_X23_Y12_N5
\dp_inst|reg[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][24]~regout\);

-- Location: LCFF_X27_Y12_N23
\dp_inst|reg[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][24]~regout\);

-- Location: LCFF_X23_Y12_N23
\dp_inst|reg[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][24]~regout\);

-- Location: LCCOMB_X27_Y12_N22
\dp_inst|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][24]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[17][24]~regout\,
	datac => \dp_inst|reg[25][24]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux39~0_combout\);

-- Location: LCFF_X27_Y12_N25
\dp_inst|reg[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][24]~regout\);

-- Location: LCCOMB_X27_Y12_N24
\dp_inst|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux39~0_combout\ & ((\dp_inst|reg[29][24]~regout\))) # (!\dp_inst|Mux39~0_combout\ & (\dp_inst|reg[21][24]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[21][24]~regout\,
	datac => \dp_inst|reg[29][24]~regout\,
	datad => \dp_inst|Mux39~0_combout\,
	combout => \dp_inst|Mux39~1_combout\);

-- Location: LCFF_X23_Y10_N17
\dp_inst|reg[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][24]~regout\);

-- Location: LCFF_X26_Y13_N9
\dp_inst|reg[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][24]~regout\);

-- Location: LCFF_X24_Y15_N9
\dp_inst|reg[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][24]~regout\);

-- Location: LCFF_X24_Y18_N11
\dp_inst|reg[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[5][24]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][24]~regout\);

-- Location: LCFF_X22_Y13_N13
\dp_inst|reg[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][24]~regout\);

-- Location: LCFF_X21_Y13_N9
\dp_inst|reg[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][24]~regout\);

-- Location: LCFF_X21_Y13_N19
\dp_inst|reg[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][24]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\dp_inst|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~12_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|reg[10][24]~regout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|reg[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][24]~regout\,
	datad => \dp_inst|reg[8][24]~regout\,
	combout => \dp_inst|Mux39~12_combout\);

-- Location: LCFF_X22_Y13_N15
\dp_inst|reg[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][24]~regout\);

-- Location: LCCOMB_X22_Y13_N12
\dp_inst|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux39~12_combout\ & (\dp_inst|reg[11][24]~regout\)) # (!\dp_inst|Mux39~12_combout\ & ((\dp_inst|reg[9][24]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[11][24]~regout\,
	datac => \dp_inst|reg[9][24]~regout\,
	datad => \dp_inst|Mux39~12_combout\,
	combout => \dp_inst|Mux39~13_combout\);

-- Location: LCFF_X21_Y16_N11
\dp_inst|reg[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][24]~regout\);

-- Location: LCFF_X20_Y16_N17
\dp_inst|reg[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][24]~regout\);

-- Location: LCFF_X18_Y15_N29
\dp_inst|reg[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][24]~regout\);

-- Location: LCFF_X19_Y16_N5
\dp_inst|reg[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][24]~regout\);

-- Location: LCFF_X18_Y16_N17
\dp_inst|reg[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][24]~regout\);

-- Location: LCCOMB_X19_Y16_N4
\dp_inst|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][24]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][24]~regout\,
	datac => \dp_inst|reg[13][24]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux39~17_combout\);

-- Location: LCFF_X18_Y15_N19
\dp_inst|reg[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][24]~regout\);

-- Location: LCCOMB_X18_Y15_N18
\dp_inst|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux39~17_combout\ & ((\dp_inst|reg[15][24]~regout\))) # (!\dp_inst|Mux39~17_combout\ & (\dp_inst|reg[14][24]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[14][24]~regout\,
	datac => \dp_inst|reg[15][24]~regout\,
	datad => \dp_inst|Mux39~17_combout\,
	combout => \dp_inst|Mux39~18_combout\);

-- Location: LCCOMB_X23_Y12_N22
\dp_inst|mux_b[24]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~147_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][24]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[25][24]~regout\,
	datac => \dp_inst|reg[17][24]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[24]~147_combout\);

-- Location: LCCOMB_X23_Y12_N24
\dp_inst|mux_b[24]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~148_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[24]~147_combout\ & ((\dp_inst|reg[29][24]~regout\))) # (!\dp_inst|mux_b[24]~147_combout\ & (\dp_inst|reg[21][24]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[24]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[21][24]~regout\,
	datac => \dp_inst|reg[29][24]~regout\,
	datad => \dp_inst|mux_b[24]~147_combout\,
	combout => \dp_inst|mux_b[24]~148_combout\);

-- Location: LCCOMB_X23_Y10_N6
\dp_inst|mux_b[24]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~149_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|reg[22][24]~regout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|reg[18][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][24]~regout\,
	datad => \dp_inst|reg[22][24]~regout\,
	combout => \dp_inst|mux_b[24]~149_combout\);

-- Location: LCCOMB_X23_Y10_N16
\dp_inst|mux_b[24]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~150_combout\ = (\dp_inst|mux_b[24]~149_combout\ & (((\dp_inst|reg[30][24]~regout\)) # (!\dp_inst|ir\(14)))) # (!\dp_inst|mux_b[24]~149_combout\ & (\dp_inst|ir\(14) & ((\dp_inst|reg[26][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~149_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[30][24]~regout\,
	datad => \dp_inst|reg[26][24]~regout\,
	combout => \dp_inst|mux_b[24]~150_combout\);

-- Location: LCCOMB_X26_Y13_N8
\dp_inst|mux_b[24]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~151_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[20][24]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][24]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][24]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[24]~151_combout\);

-- Location: LCCOMB_X25_Y16_N12
\dp_inst|mux_b[24]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~152_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[24]~151_combout\ & ((\dp_inst|reg[28][24]~regout\))) # (!\dp_inst|mux_b[24]~151_combout\ & (\dp_inst|reg[24][24]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[24]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[24][24]~regout\,
	datac => \dp_inst|reg[28][24]~regout\,
	datad => \dp_inst|mux_b[24]~151_combout\,
	combout => \dp_inst|mux_b[24]~152_combout\);

-- Location: LCCOMB_X24_Y12_N6
\dp_inst|mux_b[24]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~153_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[24]~150_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|mux_b[24]~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[24]~152_combout\,
	datad => \dp_inst|mux_b[24]~150_combout\,
	combout => \dp_inst|mux_b[24]~153_combout\);

-- Location: LCCOMB_X27_Y16_N26
\dp_inst|mux_b[24]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~154_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[27][24]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[19][24]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][24]~regout\,
	datac => \dp_inst|reg[19][24]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[24]~154_combout\);

-- Location: LCCOMB_X30_Y16_N8
\dp_inst|mux_b[24]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~155_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[24]~154_combout\ & ((\dp_inst|reg[31][24]~regout\))) # (!\dp_inst|mux_b[24]~154_combout\ & (\dp_inst|reg[23][24]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[24]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][24]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[31][24]~regout\,
	datad => \dp_inst|mux_b[24]~154_combout\,
	combout => \dp_inst|mux_b[24]~155_combout\);

-- Location: LCCOMB_X23_Y12_N18
\dp_inst|mux_b[24]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~156_combout\ = (\dp_inst|mux_b[24]~153_combout\ & (((\dp_inst|mux_b[24]~155_combout\)) # (!\dp_inst|ir\(11)))) # (!\dp_inst|mux_b[24]~153_combout\ & (\dp_inst|ir\(11) & (\dp_inst|mux_b[24]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~153_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[24]~148_combout\,
	datad => \dp_inst|mux_b[24]~155_combout\,
	combout => \dp_inst|mux_b[24]~156_combout\);

-- Location: LCCOMB_X24_Y15_N14
\dp_inst|mux_b[24]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~157_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][24]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][24]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[4][24]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[24]~157_combout\);

-- Location: LCCOMB_X24_Y15_N8
\dp_inst|mux_b[24]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~158_combout\ = (\dp_inst|mux_b[24]~157_combout\ & ((\dp_inst|reg[7][24]~regout\) # ((!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[24]~157_combout\ & (((\dp_inst|reg[6][24]~regout\ & \dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][24]~regout\,
	datab => \dp_inst|mux_b[24]~157_combout\,
	datac => \dp_inst|reg[6][24]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[24]~158_combout\);

-- Location: LCCOMB_X21_Y13_N18
\dp_inst|mux_b[24]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~159_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[10][24]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[8][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][24]~regout\,
	datad => \dp_inst|reg[10][24]~regout\,
	combout => \dp_inst|mux_b[24]~159_combout\);

-- Location: LCCOMB_X22_Y13_N14
\dp_inst|mux_b[24]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~160_combout\ = (\dp_inst|mux_b[24]~159_combout\ & (((\dp_inst|reg[11][24]~regout\)) # (!\dp_inst|ir\(11)))) # (!\dp_inst|mux_b[24]~159_combout\ & (\dp_inst|ir\(11) & ((\dp_inst|reg[9][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~159_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[11][24]~regout\,
	datad => \dp_inst|reg[9][24]~regout\,
	combout => \dp_inst|mux_b[24]~160_combout\);

-- Location: LCCOMB_X20_Y16_N16
\dp_inst|mux_b[24]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~161_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][24]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][24]~regout\,
	datac => \dp_inst|reg[0][24]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[24]~161_combout\);

-- Location: LCCOMB_X21_Y16_N10
\dp_inst|mux_b[24]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~162_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[24]~161_combout\ & ((\dp_inst|reg[3][24]~regout\))) # (!\dp_inst|mux_b[24]~161_combout\ & (\dp_inst|reg[1][24]~regout\)))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[24]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[24]~161_combout\,
	datac => \dp_inst|reg[1][24]~regout\,
	datad => \dp_inst|reg[3][24]~regout\,
	combout => \dp_inst|mux_b[24]~162_combout\);

-- Location: LCCOMB_X23_Y12_N0
\dp_inst|mux_b[24]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~163_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13)) # (\dp_inst|mux_b[24]~160_combout\)))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[24]~162_combout\ & (!\dp_inst|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~162_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[24]~160_combout\,
	combout => \dp_inst|mux_b[24]~163_combout\);

-- Location: LCCOMB_X18_Y16_N16
\dp_inst|mux_b[24]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~164_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|reg[13][24]~regout\))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][24]~regout\,
	datad => \dp_inst|reg[13][24]~regout\,
	combout => \dp_inst|mux_b[24]~164_combout\);

-- Location: LCCOMB_X18_Y15_N28
\dp_inst|mux_b[24]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~165_combout\ = (\dp_inst|mux_b[24]~164_combout\ & (((\dp_inst|reg[15][24]~regout\)) # (!\dp_inst|ir\(12)))) # (!\dp_inst|mux_b[24]~164_combout\ & (\dp_inst|ir\(12) & (\dp_inst|reg[14][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~164_combout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[14][24]~regout\,
	datad => \dp_inst|reg[15][24]~regout\,
	combout => \dp_inst|mux_b[24]~165_combout\);

-- Location: LCCOMB_X23_Y12_N14
\dp_inst|mux_b[24]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~166_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[24]~163_combout\ & (\dp_inst|mux_b[24]~165_combout\)) # (!\dp_inst|mux_b[24]~163_combout\ & ((\dp_inst|mux_b[24]~158_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[24]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~165_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[24]~158_combout\,
	datad => \dp_inst|mux_b[24]~163_combout\,
	combout => \dp_inst|mux_b[24]~166_combout\);

-- Location: LCCOMB_X23_Y12_N12
\dp_inst|mux_b[24]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[24]~167_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[24]~156_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[24]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|Equal0~1_combout\,
	datac => \dp_inst|mux_b[24]~166_combout\,
	datad => \dp_inst|mux_b[24]~156_combout\,
	combout => \dp_inst|mux_b[24]~167_combout\);

-- Location: LCFF_X22_Y10_N7
\dp_inst|reg[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][23]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][23]~regout\);

-- Location: LCFF_X21_Y10_N5
\dp_inst|reg[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][23]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][23]~regout\);

-- Location: LCFF_X21_Y10_N15
\dp_inst|reg[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][23]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][23]~regout\);

-- Location: LCCOMB_X21_Y10_N12
\dp_inst|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~0_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[26][23]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[18][23]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[26][23]~regout\,
	datac => \dp_inst|reg[18][23]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux40~0_combout\);

-- Location: LCFF_X22_Y10_N5
\dp_inst|reg[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][23]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][23]~regout\);

-- Location: LCCOMB_X22_Y10_N26
\dp_inst|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux40~0_combout\ & ((\dp_inst|reg[30][23]~regout\))) # (!\dp_inst|Mux40~0_combout\ & (\dp_inst|reg[22][23]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][23]~regout\,
	datab => \dp_inst|reg[30][23]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux40~0_combout\,
	combout => \dp_inst|Mux40~1_combout\);

-- Location: LCFF_X24_Y11_N21
\dp_inst|reg[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][23]~regout\);

-- Location: LCFF_X23_Y17_N15
\dp_inst|reg[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][23]~regout\);

-- Location: LCFF_X21_Y18_N7
\dp_inst|reg[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][23]~regout\);

-- Location: LCFF_X21_Y15_N21
\dp_inst|reg[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][23]~regout\);

-- Location: LCFF_X19_Y16_N11
\dp_inst|reg[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][23]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\dp_inst|mux_b[23]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~168_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][23]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[9][23]~regout\,
	datac => \dp_inst|reg[8][23]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[23]~168_combout\);

-- Location: LCCOMB_X21_Y13_N0
\dp_inst|mux_b[23]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~169_combout\ = (\dp_inst|mux_b[23]~168_combout\ & ((\dp_inst|reg[11][23]~regout\) # ((!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[23]~168_combout\ & (((\dp_inst|reg[10][23]~regout\ & \dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~168_combout\,
	datab => \dp_inst|reg[11][23]~regout\,
	datac => \dp_inst|reg[10][23]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[23]~169_combout\);

-- Location: LCCOMB_X24_Y15_N6
\dp_inst|mux_b[23]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~170_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][23]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][23]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][23]~regout\,
	datac => \dp_inst|reg[4][23]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[23]~170_combout\);

-- Location: LCCOMB_X23_Y17_N14
\dp_inst|mux_b[23]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~171_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[23]~170_combout\ & ((\dp_inst|reg[7][23]~regout\))) # (!\dp_inst|mux_b[23]~170_combout\ & (\dp_inst|reg[5][23]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[23]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][23]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[7][23]~regout\,
	datad => \dp_inst|mux_b[23]~170_combout\,
	combout => \dp_inst|mux_b[23]~171_combout\);

-- Location: LCCOMB_X21_Y18_N24
\dp_inst|mux_b[23]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~172_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|reg[1][23]~regout\) # (\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[0][23]~regout\ & ((!\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][23]~regout\,
	datab => \dp_inst|reg[1][23]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[23]~172_combout\);

-- Location: LCCOMB_X21_Y15_N20
\dp_inst|mux_b[23]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~173_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[23]~172_combout\ & ((\dp_inst|reg[3][23]~regout\))) # (!\dp_inst|mux_b[23]~172_combout\ & (\dp_inst|reg[2][23]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[23]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[2][23]~regout\,
	datac => \dp_inst|reg[3][23]~regout\,
	datad => \dp_inst|mux_b[23]~172_combout\,
	combout => \dp_inst|mux_b[23]~173_combout\);

-- Location: LCCOMB_X23_Y17_N12
\dp_inst|mux_b[23]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~174_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|mux_b[23]~171_combout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[23]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[23]~171_combout\,
	datad => \dp_inst|mux_b[23]~173_combout\,
	combout => \dp_inst|mux_b[23]~174_combout\);

-- Location: LCCOMB_X18_Y16_N4
\dp_inst|mux_b[23]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~175_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][23]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][23]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][23]~regout\,
	datac => \dp_inst|reg[12][23]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[23]~175_combout\);

-- Location: LCCOMB_X19_Y16_N10
\dp_inst|mux_b[23]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~176_combout\ = (\dp_inst|mux_b[23]~175_combout\ & ((\dp_inst|reg[15][23]~regout\) # ((!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[23]~175_combout\ & (((\dp_inst|reg[13][23]~regout\ & \dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][23]~regout\,
	datab => \dp_inst|mux_b[23]~175_combout\,
	datac => \dp_inst|reg[13][23]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[23]~176_combout\);

-- Location: LCCOMB_X21_Y13_N2
\dp_inst|mux_b[23]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~177_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[23]~174_combout\ & ((\dp_inst|mux_b[23]~176_combout\))) # (!\dp_inst|mux_b[23]~174_combout\ & (\dp_inst|mux_b[23]~169_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[23]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[23]~169_combout\,
	datac => \dp_inst|mux_b[23]~176_combout\,
	datad => \dp_inst|mux_b[23]~174_combout\,
	combout => \dp_inst|mux_b[23]~177_combout\);

-- Location: LCCOMB_X22_Y10_N0
\dp_inst|mux_b[23]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~179_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[26][23]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][23]~regout\,
	datab => \dp_inst|reg[26][23]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[23]~179_combout\);

-- Location: LCCOMB_X22_Y10_N18
\dp_inst|mux_b[23]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~180_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[23]~179_combout\ & ((\dp_inst|reg[30][23]~regout\))) # (!\dp_inst|mux_b[23]~179_combout\ & (\dp_inst|reg[22][23]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[23]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][23]~regout\,
	datab => \dp_inst|reg[30][23]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[23]~179_combout\,
	combout => \dp_inst|mux_b[23]~180_combout\);

-- Location: LCCOMB_X25_Y11_N2
\dp_inst|mux_b[23]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~181_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][23]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][23]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][23]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[23]~181_combout\);

-- Location: LCCOMB_X24_Y11_N14
\dp_inst|mux_b[23]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~182_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[23]~181_combout\ & (\dp_inst|reg[29][23]~regout\)) # (!\dp_inst|mux_b[23]~181_combout\ & ((\dp_inst|reg[25][23]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[23]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][23]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[25][23]~regout\,
	datad => \dp_inst|mux_b[23]~181_combout\,
	combout => \dp_inst|mux_b[23]~182_combout\);

-- Location: LCCOMB_X26_Y13_N14
\dp_inst|mux_b[23]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~183_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[24][23]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][23]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][23]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[23]~183_combout\);

-- Location: LCCOMB_X27_Y13_N18
\dp_inst|mux_b[23]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~184_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[23]~183_combout\ & (\dp_inst|reg[28][23]~regout\)) # (!\dp_inst|mux_b[23]~183_combout\ & ((\dp_inst|reg[20][23]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[23]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[28][23]~regout\,
	datac => \dp_inst|reg[20][23]~regout\,
	datad => \dp_inst|mux_b[23]~183_combout\,
	combout => \dp_inst|mux_b[23]~184_combout\);

-- Location: LCCOMB_X21_Y13_N4
\dp_inst|mux_b[23]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~185_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|mux_b[23]~182_combout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[23]~184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[23]~182_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[23]~184_combout\,
	combout => \dp_inst|mux_b[23]~185_combout\);

-- Location: LCCOMB_X29_Y13_N26
\dp_inst|mux_b[23]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~186_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[23][23]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][23]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[19][23]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[23]~186_combout\);

-- Location: LCCOMB_X29_Y13_N28
\dp_inst|mux_b[23]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~187_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[23]~186_combout\ & ((\dp_inst|reg[31][23]~regout\))) # (!\dp_inst|mux_b[23]~186_combout\ & (\dp_inst|reg[27][23]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[23]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][23]~regout\,
	datac => \dp_inst|reg[31][23]~regout\,
	datad => \dp_inst|mux_b[23]~186_combout\,
	combout => \dp_inst|mux_b[23]~187_combout\);

-- Location: LCCOMB_X21_Y13_N30
\dp_inst|mux_b[23]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~188_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[23]~185_combout\ & ((\dp_inst|mux_b[23]~187_combout\))) # (!\dp_inst|mux_b[23]~185_combout\ & (\dp_inst|mux_b[23]~180_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[23]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[23]~180_combout\,
	datac => \dp_inst|mux_b[23]~185_combout\,
	datad => \dp_inst|mux_b[23]~187_combout\,
	combout => \dp_inst|mux_b[23]~188_combout\);

-- Location: LCCOMB_X21_Y13_N12
\dp_inst|mux_b[23]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~189_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[23]~177_combout\) # ((\dp_inst|mux_b[23]~188_combout\ & \dp_inst|ir\(15))))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|mux_b[23]~188_combout\ & 
-- (\dp_inst|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|mux_b[23]~188_combout\,
	datac => \dp_inst|ir\(15),
	datad => \dp_inst|mux_b[23]~177_combout\,
	combout => \dp_inst|mux_b[23]~189_combout\);

-- Location: LCFF_X27_Y11_N31
\dp_inst|reg[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][22]~regout\);

-- Location: LCFF_X26_Y11_N5
\dp_inst|reg[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][22]~regout\);

-- Location: LCFF_X27_Y11_N17
\dp_inst|reg[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][22]~regout\);

-- Location: LCCOMB_X26_Y11_N4
\dp_inst|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][22]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][22]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[25][22]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux41~0_combout\);

-- Location: LCFF_X26_Y11_N7
\dp_inst|reg[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][22]~regout\);

-- Location: LCCOMB_X27_Y11_N30
\dp_inst|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux41~0_combout\ & (\dp_inst|reg[29][22]~regout\)) # (!\dp_inst|Mux41~0_combout\ & ((\dp_inst|reg[21][22]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[29][22]~regout\,
	datac => \dp_inst|reg[21][22]~regout\,
	datad => \dp_inst|Mux41~0_combout\,
	combout => \dp_inst|Mux41~1_combout\);

-- Location: LCFF_X23_Y10_N5
\dp_inst|reg[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][22]~regout\);

-- Location: LCFF_X22_Y10_N17
\dp_inst|reg[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][22]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][22]~regout\);

-- Location: LCFF_X22_Y11_N27
\dp_inst|reg[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][22]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][22]~regout\);

-- Location: LCCOMB_X23_Y10_N10
\dp_inst|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~2_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[22][22]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((\dp_inst|reg[18][22]~regout\ & !\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[22][22]~regout\,
	datac => \dp_inst|reg[18][22]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux41~2_combout\);

-- Location: LCFF_X23_Y10_N1
\dp_inst|reg[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][22]~regout\);

-- Location: LCCOMB_X23_Y10_N4
\dp_inst|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~3_combout\ = (\dp_inst|Mux41~2_combout\ & ((\dp_inst|reg[30][22]~regout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux41~2_combout\ & (((\dp_inst|reg[26][22]~regout\ & \dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux41~2_combout\,
	datab => \dp_inst|reg[30][22]~regout\,
	datac => \dp_inst|reg[26][22]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux41~3_combout\);

-- Location: LCFF_X25_Y15_N17
\dp_inst|reg[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][22]~regout\);

-- Location: LCFF_X26_Y13_N25
\dp_inst|reg[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][22]~regout\);

-- Location: LCFF_X26_Y13_N19
\dp_inst|reg[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][22]~regout\);

-- Location: LCCOMB_X26_Y13_N24
\dp_inst|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[20][22]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][22]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[16][22]~regout\,
	datac => \dp_inst|reg[20][22]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux41~4_combout\);

-- Location: LCFF_X25_Y15_N7
\dp_inst|reg[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][22]~regout\);

-- Location: LCCOMB_X25_Y15_N6
\dp_inst|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux41~4_combout\ & ((\dp_inst|reg[28][22]~regout\))) # (!\dp_inst|Mux41~4_combout\ & (\dp_inst|reg[24][22]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][22]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[28][22]~regout\,
	datad => \dp_inst|Mux41~4_combout\,
	combout => \dp_inst|Mux41~5_combout\);

-- Location: LCCOMB_X24_Y15_N26
\dp_inst|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~6_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16)) # (\dp_inst|Mux41~3_combout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux41~5_combout\ & (!\dp_inst|ir\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux41~5_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux41~3_combout\,
	combout => \dp_inst|Mux41~6_combout\);

-- Location: LCFF_X29_Y13_N31
\dp_inst|reg[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][22]~regout\);

-- Location: LCFF_X30_Y13_N19
\dp_inst|reg[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][22]~regout\);

-- Location: LCFF_X29_Y13_N13
\dp_inst|reg[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][22]~regout\);

-- Location: LCCOMB_X30_Y13_N0
\dp_inst|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[27][22]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][22]~regout\,
	datab => \dp_inst|reg[27][22]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux41~7_combout\);

-- Location: LCFF_X30_Y13_N31
\dp_inst|reg[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][22]~regout\);

-- Location: LCCOMB_X30_Y13_N30
\dp_inst|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux41~7_combout\ & ((\dp_inst|reg[31][22]~regout\))) # (!\dp_inst|Mux41~7_combout\ & (\dp_inst|reg[23][22]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][22]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[31][22]~regout\,
	datad => \dp_inst|Mux41~7_combout\,
	combout => \dp_inst|Mux41~8_combout\);

-- Location: LCCOMB_X24_Y15_N12
\dp_inst|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux41~6_combout\ & ((\dp_inst|Mux41~8_combout\))) # (!\dp_inst|Mux41~6_combout\ & (\dp_inst|Mux41~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux41~1_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux41~8_combout\,
	datad => \dp_inst|Mux41~6_combout\,
	combout => \dp_inst|Mux41~9_combout\);

-- Location: LCFF_X24_Y18_N23
\dp_inst|reg[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][22]~regout\);

-- Location: LCFF_X19_Y11_N5
\dp_inst|reg[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][22]~regout\);

-- Location: LCFF_X20_Y11_N31
\dp_inst|reg[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][22]~regout\);

-- Location: LCFF_X19_Y11_N27
\dp_inst|reg[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][22]~regout\);

-- Location: LCCOMB_X20_Y11_N30
\dp_inst|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][22]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][22]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[8][22]~regout\,
	datac => \dp_inst|reg[10][22]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux41~12_combout\);

-- Location: LCFF_X20_Y11_N21
\dp_inst|reg[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][22]~regout\);

-- Location: LCCOMB_X20_Y11_N20
\dp_inst|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux41~12_combout\ & ((\dp_inst|reg[11][22]~regout\))) # (!\dp_inst|Mux41~12_combout\ & (\dp_inst|reg[9][22]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][22]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[11][22]~regout\,
	datad => \dp_inst|Mux41~12_combout\,
	combout => \dp_inst|Mux41~13_combout\);

-- Location: LCFF_X19_Y12_N17
\dp_inst|reg[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][22]~regout\);

-- Location: LCFF_X20_Y16_N15
\dp_inst|reg[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][22]~regout\);

-- Location: LCFF_X20_Y16_N21
\dp_inst|reg[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][22]~regout\);

-- Location: LCCOMB_X20_Y16_N14
\dp_inst|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][22]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][22]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][22]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux41~14_combout\);

-- Location: LCFF_X19_Y12_N19
\dp_inst|reg[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][22]~regout\);

-- Location: LCCOMB_X19_Y12_N18
\dp_inst|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~15_combout\ = (\dp_inst|Mux41~14_combout\ & (((\dp_inst|reg[3][22]~regout\) # (!\dp_inst|ir\(16))))) # (!\dp_inst|Mux41~14_combout\ & (\dp_inst|reg[1][22]~regout\ & ((\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][22]~regout\,
	datab => \dp_inst|Mux41~14_combout\,
	datac => \dp_inst|reg[3][22]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux41~15_combout\);

-- Location: LCCOMB_X24_Y15_N20
\dp_inst|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux41~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & (\dp_inst|Mux41~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux41~15_combout\,
	datad => \dp_inst|Mux41~13_combout\,
	combout => \dp_inst|Mux41~16_combout\);

-- Location: LCFF_X18_Y16_N31
\dp_inst|reg[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][22]~regout\);

-- Location: LCCOMB_X22_Y17_N24
\dp_inst|mux_b[22]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~190_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][22]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[5][22]~regout\,
	datac => \dp_inst|reg[4][22]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[22]~190_combout\);

-- Location: LCCOMB_X24_Y15_N2
\dp_inst|mux_b[22]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~191_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[22]~190_combout\ & ((\dp_inst|reg[7][22]~regout\))) # (!\dp_inst|mux_b[22]~190_combout\ & (\dp_inst|reg[6][22]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[22]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][22]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[7][22]~regout\,
	datad => \dp_inst|mux_b[22]~190_combout\,
	combout => \dp_inst|mux_b[22]~191_combout\);

-- Location: LCCOMB_X19_Y11_N26
\dp_inst|mux_b[22]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~192_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][22]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][22]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][22]~regout\,
	datac => \dp_inst|reg[8][22]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[22]~192_combout\);

-- Location: LCCOMB_X19_Y11_N4
\dp_inst|mux_b[22]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~193_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[22]~192_combout\ & (\dp_inst|reg[11][22]~regout\)) # (!\dp_inst|mux_b[22]~192_combout\ & ((\dp_inst|reg[9][22]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[22]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][22]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][22]~regout\,
	datad => \dp_inst|mux_b[22]~192_combout\,
	combout => \dp_inst|mux_b[22]~193_combout\);

-- Location: LCCOMB_X20_Y16_N20
\dp_inst|mux_b[22]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~194_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][22]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][22]~regout\,
	datac => \dp_inst|reg[0][22]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[22]~194_combout\);

-- Location: LCCOMB_X19_Y12_N16
\dp_inst|mux_b[22]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~195_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[22]~194_combout\ & (\dp_inst|reg[3][22]~regout\)) # (!\dp_inst|mux_b[22]~194_combout\ & ((\dp_inst|reg[1][22]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[22]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[3][22]~regout\,
	datac => \dp_inst|reg[1][22]~regout\,
	datad => \dp_inst|mux_b[22]~194_combout\,
	combout => \dp_inst|mux_b[22]~195_combout\);

-- Location: LCCOMB_X23_Y11_N26
\dp_inst|mux_b[22]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~196_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|mux_b[22]~193_combout\))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[22]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[22]~195_combout\,
	datad => \dp_inst|mux_b[22]~193_combout\,
	combout => \dp_inst|mux_b[22]~196_combout\);

-- Location: LCCOMB_X18_Y16_N12
\dp_inst|mux_b[22]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~197_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][22]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[13][22]~regout\,
	datac => \dp_inst|reg[12][22]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[22]~197_combout\);

-- Location: LCCOMB_X18_Y16_N30
\dp_inst|mux_b[22]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~198_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[22]~197_combout\ & (\dp_inst|reg[15][22]~regout\)) # (!\dp_inst|mux_b[22]~197_combout\ & ((\dp_inst|reg[14][22]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[22]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[15][22]~regout\,
	datac => \dp_inst|reg[14][22]~regout\,
	datad => \dp_inst|mux_b[22]~197_combout\,
	combout => \dp_inst|mux_b[22]~198_combout\);

-- Location: LCCOMB_X23_Y11_N24
\dp_inst|mux_b[22]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~199_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[22]~196_combout\ & ((\dp_inst|mux_b[22]~198_combout\))) # (!\dp_inst|mux_b[22]~196_combout\ & (\dp_inst|mux_b[22]~191_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[22]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[22]~191_combout\,
	datac => \dp_inst|mux_b[22]~198_combout\,
	datad => \dp_inst|mux_b[22]~196_combout\,
	combout => \dp_inst|mux_b[22]~199_combout\);

-- Location: LCCOMB_X27_Y11_N16
\dp_inst|mux_b[22]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~200_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[25][22]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[17][22]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][22]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][22]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[22]~200_combout\);

-- Location: LCCOMB_X26_Y11_N6
\dp_inst|mux_b[22]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~201_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[22]~200_combout\ & ((\dp_inst|reg[29][22]~regout\))) # (!\dp_inst|mux_b[22]~200_combout\ & (\dp_inst|reg[21][22]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[22]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][22]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[29][22]~regout\,
	datad => \dp_inst|mux_b[22]~200_combout\,
	combout => \dp_inst|mux_b[22]~201_combout\);

-- Location: LCCOMB_X23_Y10_N18
\dp_inst|mux_b[22]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~202_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[22][22]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][22]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[22][22]~regout\,
	combout => \dp_inst|mux_b[22]~202_combout\);

-- Location: LCCOMB_X23_Y10_N0
\dp_inst|mux_b[22]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~203_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[22]~202_combout\ & ((\dp_inst|reg[30][22]~regout\))) # (!\dp_inst|mux_b[22]~202_combout\ & (\dp_inst|reg[26][22]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[22]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[26][22]~regout\,
	datac => \dp_inst|reg[30][22]~regout\,
	datad => \dp_inst|mux_b[22]~202_combout\,
	combout => \dp_inst|mux_b[22]~203_combout\);

-- Location: LCCOMB_X26_Y13_N18
\dp_inst|mux_b[22]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~204_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][22]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][22]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][22]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][22]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[22]~204_combout\);

-- Location: LCCOMB_X25_Y15_N16
\dp_inst|mux_b[22]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~205_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[22]~204_combout\ & (\dp_inst|reg[28][22]~regout\)) # (!\dp_inst|mux_b[22]~204_combout\ & ((\dp_inst|reg[24][22]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[22]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][22]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[24][22]~regout\,
	datad => \dp_inst|mux_b[22]~204_combout\,
	combout => \dp_inst|mux_b[22]~205_combout\);

-- Location: LCCOMB_X23_Y11_N2
\dp_inst|mux_b[22]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~206_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[22]~203_combout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((!\dp_inst|ir\(11) & \dp_inst|mux_b[22]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[22]~203_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[22]~205_combout\,
	combout => \dp_inst|mux_b[22]~206_combout\);

-- Location: LCCOMB_X29_Y13_N12
\dp_inst|mux_b[22]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~207_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[27][22]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[19][22]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][22]~regout\,
	datac => \dp_inst|reg[19][22]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[22]~207_combout\);

-- Location: LCCOMB_X29_Y13_N30
\dp_inst|mux_b[22]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~208_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[22]~207_combout\ & (\dp_inst|reg[31][22]~regout\)) # (!\dp_inst|mux_b[22]~207_combout\ & ((\dp_inst|reg[23][22]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[22]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[31][22]~regout\,
	datac => \dp_inst|reg[23][22]~regout\,
	datad => \dp_inst|mux_b[22]~207_combout\,
	combout => \dp_inst|mux_b[22]~208_combout\);

-- Location: LCCOMB_X23_Y11_N8
\dp_inst|mux_b[22]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~209_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[22]~206_combout\ & ((\dp_inst|mux_b[22]~208_combout\))) # (!\dp_inst|mux_b[22]~206_combout\ & (\dp_inst|mux_b[22]~201_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[22]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[22]~201_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[22]~208_combout\,
	datad => \dp_inst|mux_b[22]~206_combout\,
	combout => \dp_inst|mux_b[22]~209_combout\);

-- Location: LCCOMB_X23_Y11_N30
\dp_inst|mux_b[22]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[22]~210_combout\ = (\dp_inst|mux_b[22]~199_combout\ & ((\dp_inst|mux_b[23]~178_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[22]~209_combout\)))) # (!\dp_inst|mux_b[22]~199_combout\ & (\dp_inst|ir\(15) & 
-- (\dp_inst|mux_b[22]~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[22]~199_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[22]~209_combout\,
	datad => \dp_inst|mux_b[23]~178_combout\,
	combout => \dp_inst|mux_b[22]~210_combout\);

-- Location: LCFF_X22_Y10_N13
\dp_inst|reg[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][21]~regout\);

-- Location: LCFF_X25_Y11_N25
\dp_inst|reg[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][21]~regout\);

-- Location: LCFF_X29_Y15_N11
\dp_inst|reg[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][21]~regout\);

-- Location: LCFF_X26_Y13_N5
\dp_inst|reg[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[16][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][21]~regout\);

-- Location: LCFF_X24_Y17_N31
\dp_inst|reg[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][21]~regout\);

-- Location: LCFF_X19_Y11_N3
\dp_inst|reg[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][21]~regout\);

-- Location: LCFF_X18_Y11_N17
\dp_inst|reg[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][21]~regout\);

-- Location: LCFF_X21_Y15_N27
\dp_inst|reg[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][21]~regout\);

-- Location: LCFF_X21_Y18_N31
\dp_inst|reg[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][21]~regout\);

-- Location: LCFF_X21_Y18_N29
\dp_inst|reg[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][21]~regout\);

-- Location: LCCOMB_X21_Y18_N30
\dp_inst|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[1][21]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[0][21]~regout\,
	datac => \dp_inst|reg[1][21]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux42~14_combout\);

-- Location: LCFF_X21_Y15_N25
\dp_inst|reg[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][21]~regout\);

-- Location: LCCOMB_X21_Y15_N24
\dp_inst|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux42~14_combout\ & ((\dp_inst|reg[3][21]~regout\))) # (!\dp_inst|Mux42~14_combout\ & (\dp_inst|reg[2][21]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[2][21]~regout\,
	datac => \dp_inst|reg[3][21]~regout\,
	datad => \dp_inst|Mux42~14_combout\,
	combout => \dp_inst|Mux42~15_combout\);

-- Location: LCFF_X19_Y16_N27
\dp_inst|reg[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][21]~regout\);

-- Location: LCFF_X18_Y16_N15
\dp_inst|reg[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][21]~regout\);

-- Location: LCFF_X18_Y16_N1
\dp_inst|reg[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][21]~regout\);

-- Location: LCCOMB_X18_Y16_N14
\dp_inst|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][21]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][21]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][21]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][21]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux42~17_combout\);

-- Location: LCFF_X19_Y16_N13
\dp_inst|reg[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][21]~regout\);

-- Location: LCCOMB_X19_Y16_N26
\dp_inst|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux42~17_combout\ & (\dp_inst|reg[15][21]~regout\)) # (!\dp_inst|Mux42~17_combout\ & ((\dp_inst|reg[13][21]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][21]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[13][21]~regout\,
	datad => \dp_inst|Mux42~17_combout\,
	combout => \dp_inst|Mux42~18_combout\);

-- Location: LCCOMB_X19_Y11_N2
\dp_inst|mux_b[21]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~211_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][21]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][21]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][21]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][21]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[21]~211_combout\);

-- Location: LCCOMB_X18_Y11_N10
\dp_inst|mux_b[21]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~212_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[21]~211_combout\ & ((\dp_inst|reg[11][21]~regout\))) # (!\dp_inst|mux_b[21]~211_combout\ & (\dp_inst|reg[10][21]~regout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[21]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][21]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[11][21]~regout\,
	datad => \dp_inst|mux_b[21]~211_combout\,
	combout => \dp_inst|mux_b[21]~212_combout\);

-- Location: LCCOMB_X24_Y15_N30
\dp_inst|mux_b[21]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~213_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][21]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][21]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][21]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[21]~213_combout\);

-- Location: LCCOMB_X23_Y17_N26
\dp_inst|mux_b[21]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~214_combout\ = (\dp_inst|mux_b[21]~213_combout\ & ((\dp_inst|reg[7][21]~regout\) # ((!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[21]~213_combout\ & (((\dp_inst|reg[5][21]~regout\ & \dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][21]~regout\,
	datab => \dp_inst|mux_b[21]~213_combout\,
	datac => \dp_inst|reg[5][21]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[21]~214_combout\);

-- Location: LCCOMB_X21_Y18_N28
\dp_inst|mux_b[21]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~215_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][21]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][21]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][21]~regout\,
	datac => \dp_inst|reg[0][21]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[21]~215_combout\);

-- Location: LCCOMB_X21_Y15_N26
\dp_inst|mux_b[21]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~216_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[21]~215_combout\ & (\dp_inst|reg[3][21]~regout\)) # (!\dp_inst|mux_b[21]~215_combout\ & ((\dp_inst|reg[2][21]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[21]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][21]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[2][21]~regout\,
	datad => \dp_inst|mux_b[21]~215_combout\,
	combout => \dp_inst|mux_b[21]~216_combout\);

-- Location: LCCOMB_X21_Y18_N22
\dp_inst|mux_b[21]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~217_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|mux_b[21]~214_combout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[21]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[21]~214_combout\,
	datad => \dp_inst|mux_b[21]~216_combout\,
	combout => \dp_inst|mux_b[21]~217_combout\);

-- Location: LCCOMB_X18_Y16_N0
\dp_inst|mux_b[21]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~218_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][21]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][21]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][21]~regout\,
	datac => \dp_inst|reg[12][21]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[21]~218_combout\);

-- Location: LCCOMB_X18_Y16_N6
\dp_inst|mux_b[21]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~219_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[21]~218_combout\ & (\dp_inst|reg[15][21]~regout\)) # (!\dp_inst|mux_b[21]~218_combout\ & ((\dp_inst|reg[13][21]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[21]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][21]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[13][21]~regout\,
	datad => \dp_inst|mux_b[21]~218_combout\,
	combout => \dp_inst|mux_b[21]~219_combout\);

-- Location: LCCOMB_X21_Y18_N4
\dp_inst|mux_b[21]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~220_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[21]~217_combout\ & (\dp_inst|mux_b[21]~219_combout\)) # (!\dp_inst|mux_b[21]~217_combout\ & ((\dp_inst|mux_b[21]~212_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[21]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[21]~219_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[21]~212_combout\,
	datad => \dp_inst|mux_b[21]~217_combout\,
	combout => \dp_inst|mux_b[21]~220_combout\);

-- Location: LCCOMB_X23_Y10_N20
\dp_inst|mux_b[21]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~221_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[26][21]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[18][21]~regout\,
	datac => \dp_inst|reg[26][21]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[21]~221_combout\);

-- Location: LCCOMB_X22_Y10_N8
\dp_inst|mux_b[21]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~222_combout\ = (\dp_inst|mux_b[21]~221_combout\ & ((\dp_inst|reg[30][21]~regout\) # ((!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[21]~221_combout\ & (((\dp_inst|ir\(13) & \dp_inst|reg[22][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][21]~regout\,
	datab => \dp_inst|mux_b[21]~221_combout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[22][21]~regout\,
	combout => \dp_inst|mux_b[21]~222_combout\);

-- Location: LCCOMB_X25_Y11_N24
\dp_inst|mux_b[21]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~223_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][21]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][21]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][21]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[21]~223_combout\);

-- Location: LCCOMB_X29_Y15_N2
\dp_inst|mux_b[21]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~224_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[21]~223_combout\ & (\dp_inst|reg[29][21]~regout\)) # (!\dp_inst|mux_b[21]~223_combout\ & ((\dp_inst|reg[25][21]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[21]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][21]~regout\,
	datab => \dp_inst|reg[25][21]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[21]~223_combout\,
	combout => \dp_inst|mux_b[21]~224_combout\);

-- Location: LCCOMB_X25_Y16_N18
\dp_inst|mux_b[21]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~225_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[24][21]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][21]~regout\,
	datab => \dp_inst|reg[24][21]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[21]~225_combout\);

-- Location: LCCOMB_X24_Y17_N28
\dp_inst|mux_b[21]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~226_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[21]~225_combout\ & ((\dp_inst|reg[28][21]~regout\))) # (!\dp_inst|mux_b[21]~225_combout\ & (\dp_inst|reg[20][21]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[21]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][21]~regout\,
	datac => \dp_inst|mux_b[21]~225_combout\,
	datad => \dp_inst|reg[28][21]~regout\,
	combout => \dp_inst|mux_b[21]~226_combout\);

-- Location: LCCOMB_X23_Y18_N22
\dp_inst|mux_b[21]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~227_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[21]~224_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & ((\dp_inst|mux_b[21]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[21]~224_combout\,
	datad => \dp_inst|mux_b[21]~226_combout\,
	combout => \dp_inst|mux_b[21]~227_combout\);

-- Location: LCCOMB_X29_Y13_N0
\dp_inst|mux_b[21]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~228_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][21]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][21]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][21]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[19][21]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[21]~228_combout\);

-- Location: LCCOMB_X29_Y11_N22
\dp_inst|mux_b[21]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~229_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[21]~228_combout\ & (\dp_inst|reg[31][21]~regout\)) # (!\dp_inst|mux_b[21]~228_combout\ & ((\dp_inst|reg[27][21]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[21]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[31][21]~regout\,
	datac => \dp_inst|reg[27][21]~regout\,
	datad => \dp_inst|mux_b[21]~228_combout\,
	combout => \dp_inst|mux_b[21]~229_combout\);

-- Location: LCCOMB_X22_Y18_N30
\dp_inst|mux_b[21]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~230_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[21]~227_combout\ & ((\dp_inst|mux_b[21]~229_combout\))) # (!\dp_inst|mux_b[21]~227_combout\ & (\dp_inst|mux_b[21]~222_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[21]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[21]~222_combout\,
	datab => \dp_inst|mux_b[21]~229_combout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[21]~227_combout\,
	combout => \dp_inst|mux_b[21]~230_combout\);

-- Location: LCCOMB_X22_Y18_N28
\dp_inst|mux_b[21]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[21]~231_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[21]~220_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[21]~230_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- ((\dp_inst|mux_b[21]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[21]~220_combout\,
	datad => \dp_inst|mux_b[21]~230_combout\,
	combout => \dp_inst|mux_b[21]~231_combout\);

-- Location: LCFF_X26_Y11_N17
\dp_inst|reg[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][20]~regout\);

-- Location: LCFF_X25_Y11_N21
\dp_inst|reg[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][20]~regout\);

-- Location: LCCOMB_X26_Y11_N16
\dp_inst|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][20]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][20]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[25][20]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux43~0_combout\);

-- Location: LCCOMB_X25_Y11_N6
\dp_inst|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~1_combout\ = (\dp_inst|Mux43~0_combout\ & ((\dp_inst|reg[29][20]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux43~0_combout\ & (((\dp_inst|reg[21][20]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux43~0_combout\,
	datab => \dp_inst|reg[29][20]~regout\,
	datac => \dp_inst|reg[21][20]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux43~1_combout\);

-- Location: LCFF_X24_Y16_N17
\dp_inst|reg[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][20]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][20]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\dp_inst|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~2_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[22][20]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((\dp_inst|reg[18][20]~regout\ & !\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][20]~regout\,
	datab => \dp_inst|reg[18][20]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux43~2_combout\);

-- Location: LCFF_X21_Y11_N21
\dp_inst|reg[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][20]~regout\);

-- Location: LCCOMB_X25_Y11_N26
\dp_inst|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux43~2_combout\ & (\dp_inst|reg[30][20]~regout\)) # (!\dp_inst|Mux43~2_combout\ & ((\dp_inst|reg[26][20]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[30][20]~regout\,
	datac => \dp_inst|reg[26][20]~regout\,
	datad => \dp_inst|Mux43~2_combout\,
	combout => \dp_inst|Mux43~3_combout\);

-- Location: LCFF_X26_Y13_N11
\dp_inst|reg[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][20]~regout\);

-- Location: LCCOMB_X26_Y13_N10
\dp_inst|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][20]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][20]~regout\,
	datac => \dp_inst|reg[20][20]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux43~4_combout\);

-- Location: LCCOMB_X25_Y15_N28
\dp_inst|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux43~4_combout\ & (\dp_inst|reg[28][20]~regout\)) # (!\dp_inst|Mux43~4_combout\ & ((\dp_inst|reg[24][20]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[28][20]~regout\,
	datac => \dp_inst|reg[24][20]~regout\,
	datad => \dp_inst|Mux43~4_combout\,
	combout => \dp_inst|Mux43~5_combout\);

-- Location: LCCOMB_X25_Y11_N0
\dp_inst|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux43~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & (\dp_inst|Mux43~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux43~5_combout\,
	datad => \dp_inst|Mux43~3_combout\,
	combout => \dp_inst|Mux43~6_combout\);

-- Location: LCFF_X29_Y13_N11
\dp_inst|reg[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][20]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][20]~regout\);

-- Location: LCFF_X29_Y11_N15
\dp_inst|reg[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][20]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][20]~regout\);

-- Location: LCFF_X30_Y11_N1
\dp_inst|reg[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][20]~regout\);

-- Location: LCCOMB_X29_Y11_N28
\dp_inst|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~7_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[27][20]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[19][20]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][20]~regout\,
	datac => \dp_inst|reg[19][20]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux43~7_combout\);

-- Location: LCFF_X29_Y11_N7
\dp_inst|reg[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][20]~regout\);

-- Location: LCCOMB_X29_Y11_N20
\dp_inst|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux43~7_combout\ & (\dp_inst|reg[31][20]~regout\)) # (!\dp_inst|Mux43~7_combout\ & ((\dp_inst|reg[23][20]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][20]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[23][20]~regout\,
	datad => \dp_inst|Mux43~7_combout\,
	combout => \dp_inst|Mux43~8_combout\);

-- Location: LCCOMB_X25_Y11_N14
\dp_inst|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux43~6_combout\ & ((\dp_inst|Mux43~8_combout\))) # (!\dp_inst|Mux43~6_combout\ & (\dp_inst|Mux43~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux43~1_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux43~8_combout\,
	datad => \dp_inst|Mux43~6_combout\,
	combout => \dp_inst|Mux43~9_combout\);

-- Location: LCFF_X21_Y19_N17
\dp_inst|reg[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][20]~regout\);

-- Location: LCCOMB_X20_Y19_N4
\dp_inst|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][20]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[4][20]~regout\,
	datac => \dp_inst|reg[5][20]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux43~10_combout\);

-- Location: LCCOMB_X21_Y19_N16
\dp_inst|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux43~10_combout\ & ((\dp_inst|reg[7][20]~regout\))) # (!\dp_inst|Mux43~10_combout\ & (\dp_inst|reg[6][20]~regout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux43~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux43~10_combout\,
	datac => \dp_inst|reg[6][20]~regout\,
	datad => \dp_inst|reg[7][20]~regout\,
	combout => \dp_inst|Mux43~11_combout\);

-- Location: LCFF_X19_Y14_N13
\dp_inst|reg[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][20]~regout\);

-- Location: LCFF_X20_Y14_N19
\dp_inst|reg[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][20]~regout\);

-- Location: LCFF_X20_Y14_N21
\dp_inst|reg[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][20]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\dp_inst|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~12_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|reg[10][20]~regout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[10][20]~regout\,
	datad => \dp_inst|reg[8][20]~regout\,
	combout => \dp_inst|Mux43~12_combout\);

-- Location: LCFF_X19_Y14_N19
\dp_inst|reg[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][20]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\dp_inst|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux43~12_combout\ & ((\dp_inst|reg[11][20]~regout\))) # (!\dp_inst|Mux43~12_combout\ & (\dp_inst|reg[9][20]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][20]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[11][20]~regout\,
	datad => \dp_inst|Mux43~12_combout\,
	combout => \dp_inst|Mux43~13_combout\);

-- Location: LCFF_X21_Y16_N25
\dp_inst|reg[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][20]~regout\);

-- Location: LCFF_X22_Y19_N17
\dp_inst|reg[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][20]~regout\);

-- Location: LCCOMB_X21_Y16_N24
\dp_inst|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][20]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][20]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][20]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux43~14_combout\);

-- Location: LCCOMB_X22_Y19_N18
\dp_inst|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux43~14_combout\ & ((\dp_inst|reg[3][20]~regout\))) # (!\dp_inst|Mux43~14_combout\ & (\dp_inst|reg[1][20]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[1][20]~regout\,
	datac => \dp_inst|reg[3][20]~regout\,
	datad => \dp_inst|Mux43~14_combout\,
	combout => \dp_inst|Mux43~15_combout\);

-- Location: LCCOMB_X25_Y11_N16
\dp_inst|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux43~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & ((\dp_inst|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux43~13_combout\,
	datad => \dp_inst|Mux43~15_combout\,
	combout => \dp_inst|Mux43~16_combout\);

-- Location: LCCOMB_X19_Y16_N18
\dp_inst|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~17_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|reg[13][20]~regout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & ((\dp_inst|reg[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[13][20]~regout\,
	datad => \dp_inst|reg[12][20]~regout\,
	combout => \dp_inst|Mux43~17_combout\);

-- Location: LCFF_X19_Y16_N17
\dp_inst|reg[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][20]~regout\);

-- Location: LCCOMB_X19_Y16_N16
\dp_inst|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux43~17_combout\ & ((\dp_inst|reg[15][20]~regout\))) # (!\dp_inst|Mux43~17_combout\ & (\dp_inst|reg[14][20]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][20]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[15][20]~regout\,
	datad => \dp_inst|Mux43~17_combout\,
	combout => \dp_inst|Mux43~18_combout\);

-- Location: LCCOMB_X25_Y11_N30
\dp_inst|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux43~16_combout\ & ((\dp_inst|Mux43~18_combout\))) # (!\dp_inst|Mux43~16_combout\ & (\dp_inst|Mux43~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux43~11_combout\,
	datac => \dp_inst|Mux43~16_combout\,
	datad => \dp_inst|Mux43~18_combout\,
	combout => \dp_inst|Mux43~19_combout\);

-- Location: LCCOMB_X25_Y11_N4
\dp_inst|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux43~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux43~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux43~9_combout\,
	datad => \dp_inst|Mux43~19_combout\,
	combout => \dp_inst|Mux43~20_combout\);

-- Location: LCCOMB_X20_Y14_N20
\dp_inst|mux_b[20]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~234_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][20]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][20]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][20]~regout\,
	datac => \dp_inst|reg[8][20]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[20]~234_combout\);

-- Location: LCCOMB_X19_Y14_N18
\dp_inst|mux_b[20]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~235_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[20]~234_combout\ & ((\dp_inst|reg[11][20]~regout\))) # (!\dp_inst|mux_b[20]~234_combout\ & (\dp_inst|reg[9][20]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[20]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][20]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[11][20]~regout\,
	datad => \dp_inst|mux_b[20]~234_combout\,
	combout => \dp_inst|mux_b[20]~235_combout\);

-- Location: LCCOMB_X22_Y19_N24
\dp_inst|mux_b[20]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~236_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][20]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][20]~regout\,
	datab => \dp_inst|reg[0][20]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[20]~236_combout\);

-- Location: LCCOMB_X26_Y11_N20
\dp_inst|mux_b[20]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~242_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[25][20]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][20]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[25][20]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[20]~242_combout\);

-- Location: LCCOMB_X29_Y11_N30
\dp_inst|mux_b[20]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~249_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|reg[27][20]~regout\) # (\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[19][20]~regout\ & ((!\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[19][20]~regout\,
	datac => \dp_inst|reg[27][20]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[20]~249_combout\);

-- Location: LCCOMB_X29_Y11_N6
\dp_inst|mux_b[20]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~250_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[20]~249_combout\ & ((\dp_inst|reg[31][20]~regout\))) # (!\dp_inst|mux_b[20]~249_combout\ & (\dp_inst|reg[23][20]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[20]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][20]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[31][20]~regout\,
	datad => \dp_inst|mux_b[20]~249_combout\,
	combout => \dp_inst|mux_b[20]~250_combout\);

-- Location: LCFF_X22_Y10_N15
\dp_inst|reg[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][19]~regout\);

-- Location: LCFF_X24_Y11_N23
\dp_inst|reg[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[25][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][19]~regout\);

-- Location: LCFF_X25_Y12_N25
\dp_inst|reg[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][19]~regout\);

-- Location: LCFF_X25_Y12_N23
\dp_inst|reg[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][19]~regout\);

-- Location: LCCOMB_X25_Y12_N24
\dp_inst|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][19]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][19]~regout\,
	datac => \dp_inst|reg[21][19]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux44~2_combout\);

-- Location: LCFF_X24_Y11_N17
\dp_inst|reg[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][19]~regout\);

-- Location: LCCOMB_X24_Y13_N6
\dp_inst|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux44~2_combout\ & ((\dp_inst|reg[29][19]~regout\))) # (!\dp_inst|Mux44~2_combout\ & (\dp_inst|reg[25][19]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][19]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux44~2_combout\,
	datad => \dp_inst|reg[29][19]~regout\,
	combout => \dp_inst|Mux44~3_combout\);

-- Location: LCFF_X25_Y13_N11
\dp_inst|reg[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][19]~regout\);

-- Location: LCFF_X30_Y11_N11
\dp_inst|reg[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][19]~regout\);

-- Location: LCFF_X20_Y14_N5
\dp_inst|reg[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][19]~regout\);

-- Location: LCFF_X19_Y11_N13
\dp_inst|reg[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][19]~regout\);

-- Location: LCFF_X19_Y11_N11
\dp_inst|reg[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][19]~regout\);

-- Location: LCCOMB_X19_Y11_N12
\dp_inst|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[9][19]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][19]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][19]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][19]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux44~10_combout\);

-- Location: LCFF_X19_Y14_N25
\dp_inst|reg[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][19]~regout\);

-- Location: LCCOMB_X19_Y14_N24
\dp_inst|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux44~10_combout\ & ((\dp_inst|reg[11][19]~regout\))) # (!\dp_inst|Mux44~10_combout\ & (\dp_inst|reg[10][19]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[10][19]~regout\,
	datac => \dp_inst|reg[11][19]~regout\,
	datad => \dp_inst|Mux44~10_combout\,
	combout => \dp_inst|Mux44~11_combout\);

-- Location: LCFF_X18_Y12_N13
\dp_inst|reg[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[2][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][19]~regout\);

-- Location: LCFF_X19_Y15_N29
\dp_inst|reg[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][19]~regout\);

-- Location: LCFF_X19_Y15_N27
\dp_inst|reg[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][19]~regout\);

-- Location: LCCOMB_X19_Y15_N28
\dp_inst|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][19]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][19]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][19]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][19]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux44~14_combout\);

-- Location: LCFF_X18_Y12_N3
\dp_inst|reg[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][19]~regout\);

-- Location: LCCOMB_X18_Y12_N0
\dp_inst|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux44~14_combout\ & ((\dp_inst|reg[3][19]~regout\))) # (!\dp_inst|Mux44~14_combout\ & (\dp_inst|reg[2][19]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][19]~regout\,
	datab => \dp_inst|reg[3][19]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux44~14_combout\,
	combout => \dp_inst|Mux44~15_combout\);

-- Location: LCFF_X18_Y16_N11
\dp_inst|reg[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][19]~regout\);

-- Location: LCCOMB_X19_Y11_N10
\dp_inst|mux_b[19]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~253_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][19]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][19]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][19]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][19]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[19]~253_combout\);

-- Location: LCCOMB_X20_Y14_N4
\dp_inst|mux_b[19]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~254_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[19]~253_combout\ & (\dp_inst|reg[11][19]~regout\)) # (!\dp_inst|mux_b[19]~253_combout\ & ((\dp_inst|reg[10][19]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[19]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[11][19]~regout\,
	datac => \dp_inst|reg[10][19]~regout\,
	datad => \dp_inst|mux_b[19]~253_combout\,
	combout => \dp_inst|mux_b[19]~254_combout\);

-- Location: LCCOMB_X22_Y17_N30
\dp_inst|mux_b[19]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~255_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][19]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][19]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][19]~regout\,
	datac => \dp_inst|reg[4][19]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[19]~255_combout\);

-- Location: LCCOMB_X23_Y17_N20
\dp_inst|mux_b[19]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~256_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[19]~255_combout\ & ((\dp_inst|reg[7][19]~regout\))) # (!\dp_inst|mux_b[19]~255_combout\ & (\dp_inst|reg[5][19]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[19]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][19]~regout\,
	datac => \dp_inst|reg[7][19]~regout\,
	datad => \dp_inst|mux_b[19]~255_combout\,
	combout => \dp_inst|mux_b[19]~256_combout\);

-- Location: LCCOMB_X19_Y15_N26
\dp_inst|mux_b[19]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~257_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|reg[1][19]~regout\))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][19]~regout\,
	datad => \dp_inst|reg[1][19]~regout\,
	combout => \dp_inst|mux_b[19]~257_combout\);

-- Location: LCCOMB_X18_Y12_N26
\dp_inst|mux_b[19]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~258_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[19]~257_combout\ & ((\dp_inst|reg[3][19]~regout\))) # (!\dp_inst|mux_b[19]~257_combout\ & (\dp_inst|reg[2][19]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[19]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][19]~regout\,
	datab => \dp_inst|reg[3][19]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[19]~257_combout\,
	combout => \dp_inst|mux_b[19]~258_combout\);

-- Location: LCCOMB_X22_Y11_N24
\dp_inst|mux_b[19]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~259_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|mux_b[19]~256_combout\))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[19]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[19]~258_combout\,
	datad => \dp_inst|mux_b[19]~256_combout\,
	combout => \dp_inst|mux_b[19]~259_combout\);

-- Location: LCCOMB_X18_Y16_N10
\dp_inst|mux_b[19]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~260_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][19]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][19]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][19]~regout\,
	datac => \dp_inst|reg[12][19]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[19]~260_combout\);

-- Location: LCCOMB_X19_Y16_N30
\dp_inst|mux_b[19]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~261_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[19]~260_combout\ & ((\dp_inst|reg[15][19]~regout\))) # (!\dp_inst|mux_b[19]~260_combout\ & (\dp_inst|reg[13][19]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[19]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[13][19]~regout\,
	datac => \dp_inst|reg[15][19]~regout\,
	datad => \dp_inst|mux_b[19]~260_combout\,
	combout => \dp_inst|mux_b[19]~261_combout\);

-- Location: LCCOMB_X22_Y11_N14
\dp_inst|mux_b[19]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~262_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[19]~259_combout\ & ((\dp_inst|mux_b[19]~261_combout\))) # (!\dp_inst|mux_b[19]~259_combout\ & (\dp_inst|mux_b[19]~254_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[19]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[19]~254_combout\,
	datac => \dp_inst|mux_b[19]~261_combout\,
	datad => \dp_inst|mux_b[19]~259_combout\,
	combout => \dp_inst|mux_b[19]~262_combout\);

-- Location: LCCOMB_X22_Y10_N24
\dp_inst|mux_b[19]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~263_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][19]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((!\dp_inst|ir\(13) & \dp_inst|reg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][19]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[18][19]~regout\,
	combout => \dp_inst|mux_b[19]~263_combout\);

-- Location: LCCOMB_X22_Y10_N22
\dp_inst|mux_b[19]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~264_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[19]~263_combout\ & ((\dp_inst|reg[30][19]~regout\))) # (!\dp_inst|mux_b[19]~263_combout\ & (\dp_inst|reg[22][19]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[19]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][19]~regout\,
	datac => \dp_inst|mux_b[19]~263_combout\,
	datad => \dp_inst|reg[30][19]~regout\,
	combout => \dp_inst|mux_b[19]~264_combout\);

-- Location: LCCOMB_X25_Y12_N22
\dp_inst|mux_b[19]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~265_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][19]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][19]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][19]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[19]~265_combout\);

-- Location: LCCOMB_X24_Y11_N16
\dp_inst|mux_b[19]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~266_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[19]~265_combout\ & ((\dp_inst|reg[29][19]~regout\))) # (!\dp_inst|mux_b[19]~265_combout\ & (\dp_inst|reg[25][19]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[19]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][19]~regout\,
	datac => \dp_inst|reg[29][19]~regout\,
	datad => \dp_inst|mux_b[19]~265_combout\,
	combout => \dp_inst|mux_b[19]~266_combout\);

-- Location: LCCOMB_X26_Y14_N12
\dp_inst|mux_b[19]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~267_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][19]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][19]~regout\,
	datad => \dp_inst|reg[24][19]~regout\,
	combout => \dp_inst|mux_b[19]~267_combout\);

-- Location: LCCOMB_X25_Y17_N26
\dp_inst|mux_b[19]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~268_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[19]~267_combout\ & (\dp_inst|reg[28][19]~regout\)) # (!\dp_inst|mux_b[19]~267_combout\ & ((\dp_inst|reg[20][19]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[19]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[28][19]~regout\,
	datac => \dp_inst|reg[20][19]~regout\,
	datad => \dp_inst|mux_b[19]~267_combout\,
	combout => \dp_inst|mux_b[19]~268_combout\);

-- Location: LCCOMB_X24_Y11_N30
\dp_inst|mux_b[19]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~269_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|mux_b[19]~266_combout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[19]~268_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[19]~266_combout\,
	datad => \dp_inst|mux_b[19]~268_combout\,
	combout => \dp_inst|mux_b[19]~269_combout\);

-- Location: LCCOMB_X30_Y11_N12
\dp_inst|mux_b[19]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~270_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][19]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][19]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][19]~regout\,
	datab => \dp_inst|reg[19][19]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[19]~270_combout\);

-- Location: LCCOMB_X30_Y11_N2
\dp_inst|mux_b[19]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~271_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[19]~270_combout\ & ((\dp_inst|reg[31][19]~regout\))) # (!\dp_inst|mux_b[19]~270_combout\ & (\dp_inst|reg[27][19]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[19]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][19]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[31][19]~regout\,
	datad => \dp_inst|mux_b[19]~270_combout\,
	combout => \dp_inst|mux_b[19]~271_combout\);

-- Location: LCCOMB_X23_Y11_N4
\dp_inst|mux_b[19]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~272_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[19]~269_combout\ & ((\dp_inst|mux_b[19]~271_combout\))) # (!\dp_inst|mux_b[19]~269_combout\ & (\dp_inst|mux_b[19]~264_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[19]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[19]~264_combout\,
	datac => \dp_inst|mux_b[19]~271_combout\,
	datad => \dp_inst|mux_b[19]~269_combout\,
	combout => \dp_inst|mux_b[19]~272_combout\);

-- Location: LCCOMB_X23_Y11_N10
\dp_inst|mux_b[19]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[19]~273_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[19]~262_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[19]~272_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- (\dp_inst|mux_b[19]~272_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[19]~272_combout\,
	datad => \dp_inst|mux_b[19]~262_combout\,
	combout => \dp_inst|mux_b[19]~273_combout\);

-- Location: LCFF_X23_Y13_N29
\dp_inst|reg[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][18]~regout\);

-- Location: LCFF_X25_Y11_N11
\dp_inst|reg[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[17][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][18]~regout\);

-- Location: LCCOMB_X26_Y11_N18
\dp_inst|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][18]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[17][18]~regout\,
	datac => \dp_inst|reg[25][18]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux45~0_combout\);

-- Location: LCCOMB_X23_Y13_N24
\dp_inst|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux45~0_combout\ & ((\dp_inst|reg[29][18]~regout\))) # (!\dp_inst|Mux45~0_combout\ & (\dp_inst|reg[21][18]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[21][18]~regout\,
	datac => \dp_inst|reg[29][18]~regout\,
	datad => \dp_inst|Mux45~0_combout\,
	combout => \dp_inst|Mux45~1_combout\);

-- Location: LCFF_X24_Y16_N19
\dp_inst|reg[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][18]~regout\);

-- Location: LCFF_X23_Y16_N13
\dp_inst|reg[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][18]~regout\);

-- Location: LCCOMB_X24_Y16_N18
\dp_inst|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][18]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][18]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][18]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][18]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux45~2_combout\);

-- Location: LCCOMB_X24_Y16_N4
\dp_inst|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~3_combout\ = (\dp_inst|Mux45~2_combout\ & ((\dp_inst|reg[30][18]~regout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux45~2_combout\ & (((\dp_inst|reg[26][18]~regout\ & \dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][18]~regout\,
	datab => \dp_inst|Mux45~2_combout\,
	datac => \dp_inst|reg[26][18]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux45~3_combout\);

-- Location: LCCOMB_X27_Y13_N10
\dp_inst|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][18]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][18]~regout\,
	datab => \dp_inst|reg[20][18]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux45~4_combout\);

-- Location: LCCOMB_X25_Y15_N4
\dp_inst|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux45~4_combout\ & ((\dp_inst|reg[28][18]~regout\))) # (!\dp_inst|Mux45~4_combout\ & (\dp_inst|reg[24][18]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][18]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[28][18]~regout\,
	datad => \dp_inst|Mux45~4_combout\,
	combout => \dp_inst|Mux45~5_combout\);

-- Location: LCCOMB_X24_Y16_N12
\dp_inst|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux45~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux45~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux45~3_combout\,
	datad => \dp_inst|Mux45~5_combout\,
	combout => \dp_inst|Mux45~6_combout\);

-- Location: LCFF_X29_Y16_N5
\dp_inst|reg[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][18]~regout\);

-- Location: LCFF_X29_Y16_N7
\dp_inst|reg[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][18]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\dp_inst|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[27][18]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[27][18]~regout\,
	datac => \dp_inst|reg[19][18]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux45~7_combout\);

-- Location: LCCOMB_X30_Y16_N2
\dp_inst|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux45~7_combout\ & (\dp_inst|reg[31][18]~regout\)) # (!\dp_inst|Mux45~7_combout\ & ((\dp_inst|reg[23][18]~regout\))))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux45~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux45~7_combout\,
	datac => \dp_inst|reg[31][18]~regout\,
	datad => \dp_inst|reg[23][18]~regout\,
	combout => \dp_inst|Mux45~8_combout\);

-- Location: LCCOMB_X24_Y16_N6
\dp_inst|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux45~6_combout\ & ((\dp_inst|Mux45~8_combout\))) # (!\dp_inst|Mux45~6_combout\ & (\dp_inst|Mux45~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux45~1_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux45~8_combout\,
	datad => \dp_inst|Mux45~6_combout\,
	combout => \dp_inst|Mux45~9_combout\);

-- Location: LCFF_X18_Y17_N15
\dp_inst|reg[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][18]~regout\);

-- Location: LCCOMB_X18_Y17_N14
\dp_inst|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~10_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|reg[5][18]~regout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & ((\dp_inst|reg[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][18]~regout\,
	datad => \dp_inst|reg[4][18]~regout\,
	combout => \dp_inst|Mux45~10_combout\);

-- Location: LCCOMB_X24_Y17_N22
\dp_inst|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux45~10_combout\ & (\dp_inst|reg[7][18]~regout\)) # (!\dp_inst|Mux45~10_combout\ & ((\dp_inst|reg[6][18]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[7][18]~regout\,
	datac => \dp_inst|reg[6][18]~regout\,
	datad => \dp_inst|Mux45~10_combout\,
	combout => \dp_inst|Mux45~11_combout\);

-- Location: LCCOMB_X20_Y11_N18
\dp_inst|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[10][18]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][18]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[10][18]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux45~12_combout\);

-- Location: LCFF_X20_Y11_N1
\dp_inst|reg[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][18]~regout\);

-- Location: LCCOMB_X20_Y11_N0
\dp_inst|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux45~12_combout\ & ((\dp_inst|reg[11][18]~regout\))) # (!\dp_inst|Mux45~12_combout\ & (\dp_inst|reg[9][18]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][18]~regout\,
	datac => \dp_inst|reg[11][18]~regout\,
	datad => \dp_inst|Mux45~12_combout\,
	combout => \dp_inst|Mux45~13_combout\);

-- Location: LCFF_X20_Y16_N7
\dp_inst|reg[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][18]~regout\);

-- Location: LCCOMB_X20_Y16_N6
\dp_inst|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][18]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][18]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][18]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux45~14_combout\);

-- Location: LCCOMB_X24_Y16_N0
\dp_inst|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~15_combout\ = (\dp_inst|Mux45~14_combout\ & ((\dp_inst|reg[3][18]~regout\) # ((!\dp_inst|ir\(16))))) # (!\dp_inst|Mux45~14_combout\ & (((\dp_inst|reg[1][18]~regout\ & \dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux45~14_combout\,
	datab => \dp_inst|reg[3][18]~regout\,
	datac => \dp_inst|reg[1][18]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux45~15_combout\);

-- Location: LCCOMB_X24_Y16_N10
\dp_inst|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux45~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux45~15_combout\,
	datac => \dp_inst|Mux45~13_combout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux45~16_combout\);

-- Location: LCFF_X18_Y18_N13
\dp_inst|reg[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][18]~regout\);

-- Location: LCCOMB_X18_Y18_N12
\dp_inst|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][18]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][18]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[13][18]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux45~17_combout\);

-- Location: LCCOMB_X18_Y15_N0
\dp_inst|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux45~17_combout\ & (\dp_inst|reg[15][18]~regout\)) # (!\dp_inst|Mux45~17_combout\ & ((\dp_inst|reg[14][18]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][18]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][18]~regout\,
	datad => \dp_inst|Mux45~17_combout\,
	combout => \dp_inst|Mux45~18_combout\);

-- Location: LCCOMB_X24_Y16_N20
\dp_inst|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux45~16_combout\ & ((\dp_inst|Mux45~18_combout\))) # (!\dp_inst|Mux45~16_combout\ & (\dp_inst|Mux45~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux45~11_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux45~18_combout\,
	datad => \dp_inst|Mux45~16_combout\,
	combout => \dp_inst|Mux45~19_combout\);

-- Location: LCCOMB_X24_Y16_N26
\dp_inst|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux45~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux45~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux45~19_combout\,
	datad => \dp_inst|Mux45~9_combout\,
	combout => \dp_inst|Mux45~20_combout\);

-- Location: LCCOMB_X23_Y16_N16
\dp_inst|mux_b[18]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~286_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[22][18]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][18]~regout\,
	datab => \dp_inst|reg[22][18]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[18]~286_combout\);

-- Location: LCCOMB_X30_Y16_N20
\dp_inst|mux_b[18]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~291_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[27][18]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[27][18]~regout\,
	datac => \dp_inst|reg[19][18]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[18]~291_combout\);

-- Location: LCFF_X24_Y16_N25
\dp_inst|reg[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][17]~regout\);

-- Location: LCFF_X25_Y12_N11
\dp_inst|reg[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][17]~regout\);

-- Location: LCFF_X24_Y11_N7
\dp_inst|reg[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][17]~regout\);

-- Location: LCFF_X25_Y17_N7
\dp_inst|reg[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][17]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][17]~regout\);

-- Location: LCFF_X27_Y13_N13
\dp_inst|reg[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][17]~regout\);

-- Location: LCFF_X29_Y13_N7
\dp_inst|reg[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][17]~regout\);

-- Location: LCFF_X20_Y11_N25
\dp_inst|reg[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][17]~regout\);

-- Location: LCFF_X19_Y15_N31
\dp_inst|reg[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][17]~regout\);

-- Location: LCFF_X21_Y15_N7
\dp_inst|reg[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][17]~regout\);

-- Location: LCCOMB_X19_Y13_N4
\dp_inst|mux_b[17]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~295_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][17]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][17]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][17]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[17]~295_combout\);

-- Location: LCCOMB_X20_Y11_N24
\dp_inst|mux_b[17]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~296_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[17]~295_combout\ & ((\dp_inst|reg[11][17]~regout\))) # (!\dp_inst|mux_b[17]~295_combout\ & (\dp_inst|reg[10][17]~regout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[17]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][17]~regout\,
	datac => \dp_inst|reg[11][17]~regout\,
	datad => \dp_inst|mux_b[17]~295_combout\,
	combout => \dp_inst|mux_b[17]~296_combout\);

-- Location: LCCOMB_X22_Y17_N4
\dp_inst|mux_b[17]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~297_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[6][17]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[4][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][17]~regout\,
	datad => \dp_inst|reg[6][17]~regout\,
	combout => \dp_inst|mux_b[17]~297_combout\);

-- Location: LCCOMB_X23_Y17_N6
\dp_inst|mux_b[17]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~298_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[17]~297_combout\ & ((\dp_inst|reg[7][17]~regout\))) # (!\dp_inst|mux_b[17]~297_combout\ & (\dp_inst|reg[5][17]~regout\)))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[17]~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[17]~297_combout\,
	datac => \dp_inst|reg[5][17]~regout\,
	datad => \dp_inst|reg[7][17]~regout\,
	combout => \dp_inst|mux_b[17]~298_combout\);

-- Location: LCCOMB_X19_Y15_N30
\dp_inst|mux_b[17]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~299_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][17]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][17]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][17]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][17]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[17]~299_combout\);

-- Location: LCCOMB_X21_Y15_N6
\dp_inst|mux_b[17]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~300_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[17]~299_combout\ & (\dp_inst|reg[3][17]~regout\)) # (!\dp_inst|mux_b[17]~299_combout\ & ((\dp_inst|reg[2][17]~regout\))))) # (!\dp_inst|ir\(12) & (\dp_inst|mux_b[17]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[17]~299_combout\,
	datac => \dp_inst|reg[3][17]~regout\,
	datad => \dp_inst|reg[2][17]~regout\,
	combout => \dp_inst|mux_b[17]~300_combout\);

-- Location: LCCOMB_X24_Y14_N0
\dp_inst|mux_b[17]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~301_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|mux_b[17]~298_combout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|mux_b[17]~300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[17]~298_combout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[17]~300_combout\,
	combout => \dp_inst|mux_b[17]~301_combout\);

-- Location: LCCOMB_X18_Y16_N22
\dp_inst|mux_b[17]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~302_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][17]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][17]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][17]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][17]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[17]~302_combout\);

-- Location: LCCOMB_X19_Y16_N28
\dp_inst|mux_b[17]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~303_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[17]~302_combout\ & (\dp_inst|reg[15][17]~regout\)) # (!\dp_inst|mux_b[17]~302_combout\ & ((\dp_inst|reg[13][17]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[17]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[15][17]~regout\,
	datac => \dp_inst|reg[13][17]~regout\,
	datad => \dp_inst|mux_b[17]~302_combout\,
	combout => \dp_inst|mux_b[17]~303_combout\);

-- Location: LCCOMB_X24_Y14_N26
\dp_inst|mux_b[17]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~304_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[17]~301_combout\ & (\dp_inst|mux_b[17]~303_combout\)) # (!\dp_inst|mux_b[17]~301_combout\ & ((\dp_inst|mux_b[17]~296_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[17]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[17]~303_combout\,
	datac => \dp_inst|mux_b[17]~296_combout\,
	datad => \dp_inst|mux_b[17]~301_combout\,
	combout => \dp_inst|mux_b[17]~304_combout\);

-- Location: LCCOMB_X25_Y14_N0
\dp_inst|mux_b[17]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~305_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[26][17]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][17]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][17]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[17]~305_combout\);

-- Location: LCCOMB_X25_Y14_N30
\dp_inst|mux_b[17]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~306_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[17]~305_combout\ & ((\dp_inst|reg[30][17]~regout\))) # (!\dp_inst|mux_b[17]~305_combout\ & (\dp_inst|reg[22][17]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[17]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][17]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[30][17]~regout\,
	datad => \dp_inst|mux_b[17]~305_combout\,
	combout => \dp_inst|mux_b[17]~306_combout\);

-- Location: LCCOMB_X25_Y12_N10
\dp_inst|mux_b[17]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~307_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][17]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[17][17]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][17]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][17]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[17]~307_combout\);

-- Location: LCCOMB_X24_Y11_N6
\dp_inst|mux_b[17]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~308_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[17]~307_combout\ & ((\dp_inst|reg[29][17]~regout\))) # (!\dp_inst|mux_b[17]~307_combout\ & (\dp_inst|reg[25][17]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[17]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][17]~regout\,
	datac => \dp_inst|reg[29][17]~regout\,
	datad => \dp_inst|mux_b[17]~307_combout\,
	combout => \dp_inst|mux_b[17]~308_combout\);

-- Location: LCCOMB_X29_Y14_N2
\dp_inst|mux_b[17]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~309_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][17]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][17]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][17]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][17]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[17]~309_combout\);

-- Location: LCCOMB_X25_Y17_N28
\dp_inst|mux_b[17]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~310_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[17]~309_combout\ & ((\dp_inst|reg[28][17]~regout\))) # (!\dp_inst|mux_b[17]~309_combout\ & (\dp_inst|reg[20][17]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[17]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][17]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[28][17]~regout\,
	datad => \dp_inst|mux_b[17]~309_combout\,
	combout => \dp_inst|mux_b[17]~310_combout\);

-- Location: LCCOMB_X24_Y14_N20
\dp_inst|mux_b[17]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~311_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[17]~308_combout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((!\dp_inst|ir\(12) & \dp_inst|mux_b[17]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[17]~308_combout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[17]~310_combout\,
	combout => \dp_inst|mux_b[17]~311_combout\);

-- Location: LCCOMB_X29_Y13_N6
\dp_inst|mux_b[17]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~312_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[23][17]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[19][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[23][17]~regout\,
	datac => \dp_inst|reg[19][17]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[17]~312_combout\);

-- Location: LCCOMB_X26_Y17_N4
\dp_inst|mux_b[17]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~313_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[17]~312_combout\ & (\dp_inst|reg[31][17]~regout\)) # (!\dp_inst|mux_b[17]~312_combout\ & ((\dp_inst|reg[27][17]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[17]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][17]~regout\,
	datab => \dp_inst|reg[27][17]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[17]~312_combout\,
	combout => \dp_inst|mux_b[17]~313_combout\);

-- Location: LCCOMB_X24_Y14_N6
\dp_inst|mux_b[17]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~314_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[17]~311_combout\ & ((\dp_inst|mux_b[17]~313_combout\))) # (!\dp_inst|mux_b[17]~311_combout\ & (\dp_inst|mux_b[17]~306_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[17]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[17]~306_combout\,
	datac => \dp_inst|mux_b[17]~311_combout\,
	datad => \dp_inst|mux_b[17]~313_combout\,
	combout => \dp_inst|mux_b[17]~314_combout\);

-- Location: LCCOMB_X24_Y14_N16
\dp_inst|mux_b[17]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[17]~315_combout\ = (\dp_inst|mux_b[17]~314_combout\ & ((\dp_inst|ir\(15)) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[17]~304_combout\)))) # (!\dp_inst|mux_b[17]~314_combout\ & (((\dp_inst|mux_b[23]~178_combout\ & 
-- \dp_inst|mux_b[17]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[17]~314_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[23]~178_combout\,
	datad => \dp_inst|mux_b[17]~304_combout\,
	combout => \dp_inst|mux_b[17]~315_combout\);

-- Location: LCFF_X26_Y11_N13
\dp_inst|reg[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][16]~regout\);

-- Location: LCFF_X26_Y11_N11
\dp_inst|reg[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][16]~regout\);

-- Location: LCFF_X25_Y14_N7
\dp_inst|reg[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][16]~regout\);

-- Location: LCFF_X25_Y13_N17
\dp_inst|reg[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][16]~regout\);

-- Location: LCFF_X31_Y14_N1
\dp_inst|reg[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][16]~regout\);

-- Location: LCFF_X30_Y13_N29
\dp_inst|reg[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][16]~regout\);

-- Location: LCFF_X29_Y13_N21
\dp_inst|reg[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][16]~regout\);

-- Location: LCCOMB_X30_Y13_N10
\dp_inst|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[27][16]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][16]~regout\,
	datab => \dp_inst|reg[27][16]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux47~7_combout\);

-- Location: LCFF_X30_Y15_N27
\dp_inst|reg[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][16]~regout\);

-- Location: LCCOMB_X31_Y14_N26
\dp_inst|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux47~7_combout\ & ((\dp_inst|reg[31][16]~regout\))) # (!\dp_inst|Mux47~7_combout\ & (\dp_inst|reg[23][16]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[23][16]~regout\,
	datac => \dp_inst|reg[31][16]~regout\,
	datad => \dp_inst|Mux47~7_combout\,
	combout => \dp_inst|Mux47~8_combout\);

-- Location: LCFF_X24_Y18_N25
\dp_inst|reg[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][16]~regout\);

-- Location: LCFF_X22_Y17_N13
\dp_inst|reg[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][16]~regout\);

-- Location: LCCOMB_X24_Y18_N6
\dp_inst|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[5][16]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][16]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][16]~regout\,
	datac => \dp_inst|reg[5][16]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux47~10_combout\);

-- Location: LCFF_X20_Y14_N17
\dp_inst|reg[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][16]~regout\);

-- Location: LCFF_X20_Y12_N5
\dp_inst|reg[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][16]~regout\);

-- Location: LCFF_X19_Y12_N11
\dp_inst|reg[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][16]~regout\);

-- Location: LCFF_X18_Y15_N11
\dp_inst|reg[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][16]~regout\);

-- Location: LCCOMB_X22_Y17_N12
\dp_inst|mux_b[16]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~316_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][16]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[5][16]~regout\,
	datac => \dp_inst|reg[4][16]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[16]~316_combout\);

-- Location: LCCOMB_X22_Y17_N6
\dp_inst|mux_b[16]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~317_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[16]~316_combout\ & (\dp_inst|reg[7][16]~regout\)) # (!\dp_inst|mux_b[16]~316_combout\ & ((\dp_inst|reg[6][16]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[16]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[7][16]~regout\,
	datac => \dp_inst|reg[6][16]~regout\,
	datad => \dp_inst|mux_b[16]~316_combout\,
	combout => \dp_inst|mux_b[16]~317_combout\);

-- Location: LCCOMB_X20_Y14_N16
\dp_inst|mux_b[16]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~318_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][16]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][16]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][16]~regout\,
	datac => \dp_inst|reg[8][16]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[16]~318_combout\);

-- Location: LCCOMB_X19_Y14_N4
\dp_inst|mux_b[16]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~319_combout\ = (\dp_inst|mux_b[16]~318_combout\ & (((\dp_inst|reg[11][16]~regout\)) # (!\dp_inst|ir\(11)))) # (!\dp_inst|mux_b[16]~318_combout\ & (\dp_inst|ir\(11) & (\dp_inst|reg[9][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~318_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][16]~regout\,
	datad => \dp_inst|reg[11][16]~regout\,
	combout => \dp_inst|mux_b[16]~319_combout\);

-- Location: LCCOMB_X20_Y12_N4
\dp_inst|mux_b[16]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~320_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][16]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][16]~regout\,
	datac => \dp_inst|reg[0][16]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[16]~320_combout\);

-- Location: LCCOMB_X20_Y12_N0
\dp_inst|mux_b[16]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~321_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[16]~320_combout\ & ((\dp_inst|reg[3][16]~regout\))) # (!\dp_inst|mux_b[16]~320_combout\ & (\dp_inst|reg[1][16]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[16]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][16]~regout\,
	datac => \dp_inst|mux_b[16]~320_combout\,
	datad => \dp_inst|reg[3][16]~regout\,
	combout => \dp_inst|mux_b[16]~321_combout\);

-- Location: LCCOMB_X26_Y15_N26
\dp_inst|mux_b[16]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~322_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|mux_b[16]~319_combout\))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[16]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~321_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[16]~319_combout\,
	combout => \dp_inst|mux_b[16]~322_combout\);

-- Location: LCCOMB_X16_Y15_N2
\dp_inst|mux_b[16]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~323_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[13][16]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((!\dp_inst|ir\(12) & \dp_inst|reg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[13][16]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|reg[12][16]~regout\,
	combout => \dp_inst|mux_b[16]~323_combout\);

-- Location: LCCOMB_X18_Y15_N22
\dp_inst|mux_b[16]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~324_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[16]~323_combout\ & (\dp_inst|reg[15][16]~regout\)) # (!\dp_inst|mux_b[16]~323_combout\ & ((\dp_inst|reg[14][16]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[16]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[15][16]~regout\,
	datac => \dp_inst|reg[14][16]~regout\,
	datad => \dp_inst|mux_b[16]~323_combout\,
	combout => \dp_inst|mux_b[16]~324_combout\);

-- Location: LCCOMB_X26_Y15_N20
\dp_inst|mux_b[16]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~325_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[16]~322_combout\ & (\dp_inst|mux_b[16]~324_combout\)) # (!\dp_inst|mux_b[16]~322_combout\ & ((\dp_inst|mux_b[16]~317_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[16]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~324_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[16]~317_combout\,
	datad => \dp_inst|mux_b[16]~322_combout\,
	combout => \dp_inst|mux_b[16]~325_combout\);

-- Location: LCCOMB_X26_Y11_N28
\dp_inst|mux_b[16]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~326_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[25][16]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][16]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[25][16]~regout\,
	combout => \dp_inst|mux_b[16]~326_combout\);

-- Location: LCCOMB_X26_Y11_N10
\dp_inst|mux_b[16]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~327_combout\ = (\dp_inst|mux_b[16]~326_combout\ & (((\dp_inst|reg[29][16]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[16]~326_combout\ & (\dp_inst|ir\(13) & ((\dp_inst|reg[21][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~326_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[29][16]~regout\,
	datad => \dp_inst|reg[21][16]~regout\,
	combout => \dp_inst|mux_b[16]~327_combout\);

-- Location: LCCOMB_X25_Y14_N6
\dp_inst|mux_b[16]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~328_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[22][16]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[18][16]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][16]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][16]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[16]~328_combout\);

-- Location: LCCOMB_X26_Y15_N30
\dp_inst|mux_b[16]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~329_combout\ = (\dp_inst|mux_b[16]~328_combout\ & ((\dp_inst|reg[30][16]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[16]~328_combout\ & (((\dp_inst|ir\(14) & \dp_inst|reg[26][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~328_combout\,
	datab => \dp_inst|reg[30][16]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[26][16]~regout\,
	combout => \dp_inst|mux_b[16]~329_combout\);

-- Location: LCCOMB_X24_Y14_N28
\dp_inst|mux_b[16]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~330_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][16]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][16]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][16]~regout\,
	datac => \dp_inst|reg[16][16]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[16]~330_combout\);

-- Location: LCCOMB_X25_Y13_N16
\dp_inst|mux_b[16]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~331_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[16]~330_combout\ & ((\dp_inst|reg[28][16]~regout\))) # (!\dp_inst|mux_b[16]~330_combout\ & (\dp_inst|reg[24][16]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[16]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[24][16]~regout\,
	datac => \dp_inst|reg[28][16]~regout\,
	datad => \dp_inst|mux_b[16]~330_combout\,
	combout => \dp_inst|mux_b[16]~331_combout\);

-- Location: LCCOMB_X26_Y15_N4
\dp_inst|mux_b[16]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~332_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[16]~329_combout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((!\dp_inst|ir\(11) & \dp_inst|mux_b[16]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[16]~329_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[16]~331_combout\,
	combout => \dp_inst|mux_b[16]~332_combout\);

-- Location: LCCOMB_X30_Y13_N24
\dp_inst|mux_b[16]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~333_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[27][16]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[19][16]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][16]~regout\,
	datac => \dp_inst|reg[19][16]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[16]~333_combout\);

-- Location: LCCOMB_X30_Y15_N16
\dp_inst|mux_b[16]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~334_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[16]~333_combout\ & (\dp_inst|reg[31][16]~regout\)) # (!\dp_inst|mux_b[16]~333_combout\ & ((\dp_inst|reg[23][16]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[16]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[31][16]~regout\,
	datac => \dp_inst|mux_b[16]~333_combout\,
	datad => \dp_inst|reg[23][16]~regout\,
	combout => \dp_inst|mux_b[16]~334_combout\);

-- Location: LCCOMB_X26_Y15_N2
\dp_inst|mux_b[16]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~335_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[16]~332_combout\ & ((\dp_inst|mux_b[16]~334_combout\))) # (!\dp_inst|mux_b[16]~332_combout\ & (\dp_inst|mux_b[16]~327_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[16]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[16]~327_combout\,
	datac => \dp_inst|mux_b[16]~332_combout\,
	datad => \dp_inst|mux_b[16]~334_combout\,
	combout => \dp_inst|mux_b[16]~335_combout\);

-- Location: LCCOMB_X26_Y15_N16
\dp_inst|mux_b[16]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[16]~336_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[16]~335_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[16]~325_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & 
-- (\dp_inst|mux_b[16]~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[16]~325_combout\,
	datad => \dp_inst|mux_b[16]~335_combout\,
	combout => \dp_inst|mux_b[16]~336_combout\);

-- Location: LCCOMB_X24_Y13_N4
\dp_inst|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][15]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][15]~regout\,
	datab => \dp_inst|reg[26][15]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux48~0_combout\);

-- Location: LCCOMB_X25_Y14_N4
\dp_inst|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~1_combout\ = (\dp_inst|Mux48~0_combout\ & ((\dp_inst|reg[30][15]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux48~0_combout\ & (((\dp_inst|reg[22][15]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux48~0_combout\,
	datab => \dp_inst|reg[30][15]~regout\,
	datac => \dp_inst|reg[22][15]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux48~1_combout\);

-- Location: LCFF_X24_Y11_N25
\dp_inst|reg[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][15]~regout\);

-- Location: LCFF_X25_Y12_N13
\dp_inst|reg[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][15]~regout\);

-- Location: LCCOMB_X25_Y12_N12
\dp_inst|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][15]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][15]~regout\,
	datac => \dp_inst|reg[21][15]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux48~2_combout\);

-- Location: LCCOMB_X24_Y11_N24
\dp_inst|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux48~2_combout\ & (\dp_inst|reg[29][15]~regout\)) # (!\dp_inst|Mux48~2_combout\ & ((\dp_inst|reg[25][15]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[29][15]~regout\,
	datac => \dp_inst|reg[25][15]~regout\,
	datad => \dp_inst|Mux48~2_combout\,
	combout => \dp_inst|Mux48~3_combout\);

-- Location: LCFF_X29_Y14_N13
\dp_inst|reg[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][15]~regout\);

-- Location: LCCOMB_X29_Y14_N12
\dp_inst|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][15]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][15]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][15]~regout\,
	datac => \dp_inst|reg[24][15]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux48~4_combout\);

-- Location: LCCOMB_X30_Y14_N8
\dp_inst|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux48~4_combout\ & (\dp_inst|reg[28][15]~regout\)) # (!\dp_inst|Mux48~4_combout\ & ((\dp_inst|reg[20][15]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[28][15]~regout\,
	datac => \dp_inst|reg[20][15]~regout\,
	datad => \dp_inst|Mux48~4_combout\,
	combout => \dp_inst|Mux48~5_combout\);

-- Location: LCCOMB_X25_Y14_N14
\dp_inst|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux48~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux48~5_combout\,
	datad => \dp_inst|Mux48~3_combout\,
	combout => \dp_inst|Mux48~6_combout\);

-- Location: LCFF_X31_Y13_N29
\dp_inst|reg[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][15]~regout\);

-- Location: LCFF_X31_Y13_N3
\dp_inst|reg[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][15]~regout\);

-- Location: LCFF_X32_Y13_N5
\dp_inst|reg[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][15]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][15]~regout\);

-- Location: LCCOMB_X31_Y13_N20
\dp_inst|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[23][15]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][15]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][15]~regout\,
	datab => \dp_inst|reg[23][15]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux48~7_combout\);

-- Location: LCFF_X30_Y13_N15
\dp_inst|reg[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][15]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][15]~regout\);

-- Location: LCCOMB_X31_Y13_N6
\dp_inst|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~8_combout\ = (\dp_inst|Mux48~7_combout\ & ((\dp_inst|reg[31][15]~regout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux48~7_combout\ & (((\dp_inst|reg[27][15]~regout\ & \dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][15]~regout\,
	datab => \dp_inst|reg[27][15]~regout\,
	datac => \dp_inst|Mux48~7_combout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux48~8_combout\);

-- Location: LCCOMB_X25_Y14_N24
\dp_inst|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux48~6_combout\ & ((\dp_inst|Mux48~8_combout\))) # (!\dp_inst|Mux48~6_combout\ & (\dp_inst|Mux48~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux48~1_combout\,
	datac => \dp_inst|Mux48~6_combout\,
	datad => \dp_inst|Mux48~8_combout\,
	combout => \dp_inst|Mux48~9_combout\);

-- Location: LCFF_X20_Y14_N7
\dp_inst|reg[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][15]~regout\);

-- Location: LCFF_X19_Y14_N17
\dp_inst|reg[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][15]~regout\);

-- Location: LCFF_X20_Y14_N9
\dp_inst|reg[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][15]~regout\);

-- Location: LCCOMB_X19_Y14_N22
\dp_inst|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][15]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][15]~regout\,
	datab => \dp_inst|reg[8][15]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux48~10_combout\);

-- Location: LCFF_X19_Y14_N9
\dp_inst|reg[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][15]~regout\);

-- Location: LCCOMB_X19_Y14_N26
\dp_inst|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux48~10_combout\ & ((\dp_inst|reg[11][15]~regout\))) # (!\dp_inst|Mux48~10_combout\ & (\dp_inst|reg[10][15]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][15]~regout\,
	datab => \dp_inst|reg[11][15]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux48~10_combout\,
	combout => \dp_inst|Mux48~11_combout\);

-- Location: LCFF_X20_Y18_N17
\dp_inst|reg[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][15]~regout\);

-- Location: LCCOMB_X22_Y17_N22
\dp_inst|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][15]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][15]~regout\,
	datac => \dp_inst|reg[6][15]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux48~12_combout\);

-- Location: LCCOMB_X20_Y18_N16
\dp_inst|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~13_combout\ = (\dp_inst|Mux48~12_combout\ & (((\dp_inst|reg[7][15]~regout\)) # (!\dp_inst|ir\(16)))) # (!\dp_inst|Mux48~12_combout\ & (\dp_inst|ir\(16) & (\dp_inst|reg[5][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux48~12_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[5][15]~regout\,
	datad => \dp_inst|reg[7][15]~regout\,
	combout => \dp_inst|Mux48~13_combout\);

-- Location: LCFF_X19_Y12_N29
\dp_inst|reg[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][15]~regout\);

-- Location: LCCOMB_X19_Y12_N14
\dp_inst|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[1][15]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][15]~regout\,
	datab => \dp_inst|reg[1][15]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux48~14_combout\);

-- Location: LCCOMB_X20_Y16_N26
\dp_inst|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux48~14_combout\ & (\dp_inst|reg[3][15]~regout\)) # (!\dp_inst|Mux48~14_combout\ & ((\dp_inst|reg[2][15]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[3][15]~regout\,
	datac => \dp_inst|reg[2][15]~regout\,
	datad => \dp_inst|Mux48~14_combout\,
	combout => \dp_inst|Mux48~15_combout\);

-- Location: LCCOMB_X19_Y18_N28
\dp_inst|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux48~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux48~15_combout\,
	datad => \dp_inst|Mux48~13_combout\,
	combout => \dp_inst|Mux48~16_combout\);

-- Location: LCFF_X18_Y18_N17
\dp_inst|reg[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][15]~regout\);

-- Location: LCCOMB_X16_Y18_N24
\dp_inst|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|reg[14][15]~regout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|reg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[14][15]~regout\,
	datac => \dp_inst|reg[12][15]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux48~17_combout\);

-- Location: LCCOMB_X18_Y18_N16
\dp_inst|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux48~17_combout\ & (\dp_inst|reg[15][15]~regout\)) # (!\dp_inst|Mux48~17_combout\ & ((\dp_inst|reg[13][15]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[15][15]~regout\,
	datac => \dp_inst|reg[13][15]~regout\,
	datad => \dp_inst|Mux48~17_combout\,
	combout => \dp_inst|Mux48~18_combout\);

-- Location: LCCOMB_X19_Y18_N10
\dp_inst|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux48~16_combout\ & ((\dp_inst|Mux48~18_combout\))) # (!\dp_inst|Mux48~16_combout\ & (\dp_inst|Mux48~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux48~11_combout\,
	datab => \dp_inst|Mux48~18_combout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux48~16_combout\,
	combout => \dp_inst|Mux48~19_combout\);

-- Location: LCCOMB_X24_Y18_N26
\dp_inst|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux48~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux48~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux48~19_combout\,
	datad => \dp_inst|Mux48~9_combout\,
	combout => \dp_inst|Mux48~20_combout\);

-- Location: LCCOMB_X19_Y14_N16
\dp_inst|mux_b[15]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~337_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|reg[9][15]~regout\) # (\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[8][15]~regout\ & ((!\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[8][15]~regout\,
	datac => \dp_inst|reg[9][15]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[15]~337_combout\);

-- Location: LCCOMB_X19_Y14_N8
\dp_inst|mux_b[15]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~338_combout\ = (\dp_inst|mux_b[15]~337_combout\ & (((\dp_inst|reg[11][15]~regout\)) # (!\dp_inst|ir\(12)))) # (!\dp_inst|mux_b[15]~337_combout\ & (\dp_inst|ir\(12) & ((\dp_inst|reg[10][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[15]~337_combout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[11][15]~regout\,
	datad => \dp_inst|reg[10][15]~regout\,
	combout => \dp_inst|mux_b[15]~338_combout\);

-- Location: LCCOMB_X31_Y13_N24
\dp_inst|mux_b[15]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~354_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[23][15]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[19][15]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][15]~regout\,
	datab => \dp_inst|reg[23][15]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[15]~354_combout\);

-- Location: LCCOMB_X31_Y13_N18
\dp_inst|mux_b[15]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~355_combout\ = (\dp_inst|mux_b[15]~354_combout\ & ((\dp_inst|reg[31][15]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[15]~354_combout\ & (((\dp_inst|reg[27][15]~regout\ & \dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][15]~regout\,
	datab => \dp_inst|reg[27][15]~regout\,
	datac => \dp_inst|mux_b[15]~354_combout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[15]~355_combout\);

-- Location: LCFF_X26_Y11_N15
\dp_inst|reg[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][14]~regout\);

-- Location: LCFF_X26_Y11_N9
\dp_inst|reg[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][14]~regout\);

-- Location: LCFF_X25_Y10_N17
\dp_inst|reg[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][14]~regout\);

-- Location: LCFF_X25_Y14_N21
\dp_inst|reg[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][14]~regout\);

-- Location: LCFF_X24_Y10_N11
\dp_inst|reg[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][14]~regout\);

-- Location: LCFF_X29_Y16_N17
\dp_inst|reg[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][14]~regout\);

-- Location: LCFF_X26_Y16_N27
\dp_inst|reg[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][14]~regout\);

-- Location: LCFF_X22_Y13_N17
\dp_inst|reg[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][14]~regout\);

-- Location: LCFF_X20_Y12_N11
\dp_inst|reg[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][14]~regout\);

-- Location: LCFF_X19_Y12_N3
\dp_inst|reg[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][14]~regout\);

-- Location: LCFF_X18_Y18_N11
\dp_inst|reg[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][14]~regout\);

-- Location: LCFF_X18_Y15_N17
\dp_inst|reg[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][14]~regout\);

-- Location: LCCOMB_X18_Y17_N28
\dp_inst|mux_b[14]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~358_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|reg[5][14]~regout\) # (\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[4][14]~regout\ & ((!\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[4][14]~regout\,
	datac => \dp_inst|reg[5][14]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[14]~358_combout\);

-- Location: LCCOMB_X18_Y17_N26
\dp_inst|mux_b[14]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~359_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[14]~358_combout\ & ((\dp_inst|reg[7][14]~regout\))) # (!\dp_inst|mux_b[14]~358_combout\ & (\dp_inst|reg[6][14]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[14]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][14]~regout\,
	datac => \dp_inst|reg[7][14]~regout\,
	datad => \dp_inst|mux_b[14]~358_combout\,
	combout => \dp_inst|mux_b[14]~359_combout\);

-- Location: LCCOMB_X20_Y14_N0
\dp_inst|mux_b[14]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~360_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[10][14]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[10][14]~regout\,
	datac => \dp_inst|reg[8][14]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[14]~360_combout\);

-- Location: LCCOMB_X22_Y13_N16
\dp_inst|mux_b[14]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~361_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[14]~360_combout\ & (\dp_inst|reg[11][14]~regout\)) # (!\dp_inst|mux_b[14]~360_combout\ & ((\dp_inst|reg[9][14]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[14]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][14]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][14]~regout\,
	datad => \dp_inst|mux_b[14]~360_combout\,
	combout => \dp_inst|mux_b[14]~361_combout\);

-- Location: LCCOMB_X20_Y12_N10
\dp_inst|mux_b[14]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~362_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][14]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][14]~regout\,
	datac => \dp_inst|reg[0][14]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[14]~362_combout\);

-- Location: LCCOMB_X19_Y12_N12
\dp_inst|mux_b[14]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~363_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[14]~362_combout\ & ((\dp_inst|reg[3][14]~regout\))) # (!\dp_inst|mux_b[14]~362_combout\ & (\dp_inst|reg[1][14]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[14]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][14]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[14]~362_combout\,
	datad => \dp_inst|reg[3][14]~regout\,
	combout => \dp_inst|mux_b[14]~363_combout\);

-- Location: LCCOMB_X19_Y12_N30
\dp_inst|mux_b[14]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~364_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|mux_b[14]~361_combout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[14]~363_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[14]~361_combout\,
	datad => \dp_inst|mux_b[14]~363_combout\,
	combout => \dp_inst|mux_b[14]~364_combout\);

-- Location: LCCOMB_X18_Y18_N10
\dp_inst|mux_b[14]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~365_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][14]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][14]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][14]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[14]~365_combout\);

-- Location: LCCOMB_X18_Y15_N12
\dp_inst|mux_b[14]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~366_combout\ = (\dp_inst|mux_b[14]~365_combout\ & ((\dp_inst|reg[15][14]~regout\) # ((!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[14]~365_combout\ & (((\dp_inst|reg[14][14]~regout\ & \dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][14]~regout\,
	datab => \dp_inst|reg[14][14]~regout\,
	datac => \dp_inst|mux_b[14]~365_combout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[14]~366_combout\);

-- Location: LCCOMB_X19_Y12_N8
\dp_inst|mux_b[14]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~367_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[14]~364_combout\ & (\dp_inst|mux_b[14]~366_combout\)) # (!\dp_inst|mux_b[14]~364_combout\ & ((\dp_inst|mux_b[14]~359_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[14]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[14]~366_combout\,
	datac => \dp_inst|mux_b[14]~359_combout\,
	datad => \dp_inst|mux_b[14]~364_combout\,
	combout => \dp_inst|mux_b[14]~367_combout\);

-- Location: LCCOMB_X26_Y11_N2
\dp_inst|mux_b[14]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~368_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[25][14]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][14]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[25][14]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[14]~368_combout\);

-- Location: LCCOMB_X26_Y11_N8
\dp_inst|mux_b[14]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~369_combout\ = (\dp_inst|mux_b[14]~368_combout\ & (((\dp_inst|reg[29][14]~regout\) # (!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[14]~368_combout\ & (\dp_inst|reg[21][14]~regout\ & ((\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[14]~368_combout\,
	datab => \dp_inst|reg[21][14]~regout\,
	datac => \dp_inst|reg[29][14]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[14]~369_combout\);

-- Location: LCCOMB_X25_Y14_N20
\dp_inst|mux_b[14]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~370_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[22][14]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[18][14]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][14]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][14]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[14]~370_combout\);

-- Location: LCCOMB_X25_Y10_N16
\dp_inst|mux_b[14]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~371_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[14]~370_combout\ & (\dp_inst|reg[30][14]~regout\)) # (!\dp_inst|mux_b[14]~370_combout\ & ((\dp_inst|reg[26][14]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[14]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[30][14]~regout\,
	datac => \dp_inst|reg[26][14]~regout\,
	datad => \dp_inst|mux_b[14]~370_combout\,
	combout => \dp_inst|mux_b[14]~371_combout\);

-- Location: LCCOMB_X24_Y14_N12
\dp_inst|mux_b[14]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~372_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][14]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][14]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][14]~regout\,
	datac => \dp_inst|reg[16][14]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[14]~372_combout\);

-- Location: LCCOMB_X24_Y10_N6
\dp_inst|mux_b[14]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~373_combout\ = (\dp_inst|mux_b[14]~372_combout\ & (((\dp_inst|reg[28][14]~regout\) # (!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[14]~372_combout\ & (\dp_inst|reg[24][14]~regout\ & ((\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][14]~regout\,
	datab => \dp_inst|reg[28][14]~regout\,
	datac => \dp_inst|mux_b[14]~372_combout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[14]~373_combout\);

-- Location: LCCOMB_X21_Y12_N20
\dp_inst|mux_b[14]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~374_combout\ = (\dp_inst|ir\(11) & (\dp_inst|ir\(12))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & ((\dp_inst|mux_b[14]~371_combout\))) # (!\dp_inst|ir\(12) & (\dp_inst|mux_b[14]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[14]~373_combout\,
	datad => \dp_inst|mux_b[14]~371_combout\,
	combout => \dp_inst|mux_b[14]~374_combout\);

-- Location: LCCOMB_X29_Y16_N22
\dp_inst|mux_b[14]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~375_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[27][14]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][14]~regout\,
	datab => \dp_inst|reg[19][14]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[14]~375_combout\);

-- Location: LCCOMB_X26_Y16_N26
\dp_inst|mux_b[14]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~376_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[14]~375_combout\ & ((\dp_inst|reg[31][14]~regout\))) # (!\dp_inst|mux_b[14]~375_combout\ & (\dp_inst|reg[23][14]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[14]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][14]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[31][14]~regout\,
	datad => \dp_inst|mux_b[14]~375_combout\,
	combout => \dp_inst|mux_b[14]~376_combout\);

-- Location: LCCOMB_X21_Y12_N14
\dp_inst|mux_b[14]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~377_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[14]~374_combout\ & ((\dp_inst|mux_b[14]~376_combout\))) # (!\dp_inst|mux_b[14]~374_combout\ & (\dp_inst|mux_b[14]~369_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[14]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[14]~369_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[14]~374_combout\,
	datad => \dp_inst|mux_b[14]~376_combout\,
	combout => \dp_inst|mux_b[14]~377_combout\);

-- Location: LCCOMB_X20_Y12_N14
\dp_inst|mux_b[14]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[14]~378_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[14]~367_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[14]~377_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- (\dp_inst|mux_b[14]~377_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[14]~377_combout\,
	datad => \dp_inst|mux_b[14]~367_combout\,
	combout => \dp_inst|mux_b[14]~378_combout\);

-- Location: LCFF_X25_Y10_N13
\dp_inst|reg[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][13]~regout\);

-- Location: LCCOMB_X25_Y10_N12
\dp_inst|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][13]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][13]~regout\,
	datac => \dp_inst|reg[26][13]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux50~0_combout\);

-- Location: LCFF_X25_Y10_N7
\dp_inst|reg[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][13]~regout\);

-- Location: LCCOMB_X25_Y10_N6
\dp_inst|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux50~0_combout\ & ((\dp_inst|reg[30][13]~regout\))) # (!\dp_inst|Mux50~0_combout\ & (\dp_inst|reg[22][13]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[22][13]~regout\,
	datac => \dp_inst|reg[30][13]~regout\,
	datad => \dp_inst|Mux50~0_combout\,
	combout => \dp_inst|Mux50~1_combout\);

-- Location: LCCOMB_X27_Y11_N4
\dp_inst|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[21][13]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][13]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][13]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[21][13]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux50~2_combout\);

-- Location: LCFF_X26_Y12_N11
\dp_inst|reg[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][13]~regout\);

-- Location: LCCOMB_X26_Y12_N10
\dp_inst|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux50~2_combout\ & ((\dp_inst|reg[29][13]~regout\))) # (!\dp_inst|Mux50~2_combout\ & (\dp_inst|reg[25][13]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][13]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[29][13]~regout\,
	datad => \dp_inst|Mux50~2_combout\,
	combout => \dp_inst|Mux50~3_combout\);

-- Location: LCCOMB_X29_Y14_N28
\dp_inst|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][13]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][13]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][13]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][13]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux50~4_combout\);

-- Location: LCCOMB_X30_Y14_N16
\dp_inst|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux50~4_combout\ & ((\dp_inst|reg[28][13]~regout\))) # (!\dp_inst|Mux50~4_combout\ & (\dp_inst|reg[20][13]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][13]~regout\,
	datac => \dp_inst|reg[28][13]~regout\,
	datad => \dp_inst|Mux50~4_combout\,
	combout => \dp_inst|Mux50~5_combout\);

-- Location: LCCOMB_X30_Y14_N2
\dp_inst|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|Mux50~3_combout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & (\dp_inst|Mux50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux50~5_combout\,
	datad => \dp_inst|Mux50~3_combout\,
	combout => \dp_inst|Mux50~6_combout\);

-- Location: LCFF_X31_Y14_N21
\dp_inst|reg[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][13]~regout\);

-- Location: LCCOMB_X31_Y14_N16
\dp_inst|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][13]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][13]~regout\,
	datac => \dp_inst|reg[23][13]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux50~7_combout\);

-- Location: LCCOMB_X30_Y13_N2
\dp_inst|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux50~7_combout\ & ((\dp_inst|reg[31][13]~regout\))) # (!\dp_inst|Mux50~7_combout\ & (\dp_inst|reg[27][13]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][13]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[31][13]~regout\,
	datad => \dp_inst|Mux50~7_combout\,
	combout => \dp_inst|Mux50~8_combout\);

-- Location: LCCOMB_X30_Y14_N12
\dp_inst|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux50~6_combout\ & (\dp_inst|Mux50~8_combout\)) # (!\dp_inst|Mux50~6_combout\ & ((\dp_inst|Mux50~1_combout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux50~8_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux50~1_combout\,
	datad => \dp_inst|Mux50~6_combout\,
	combout => \dp_inst|Mux50~9_combout\);

-- Location: LCFF_X20_Y14_N15
\dp_inst|reg[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][13]~regout\);

-- Location: LCFF_X19_Y11_N25
\dp_inst|reg[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][13]~regout\);

-- Location: LCFF_X19_Y11_N23
\dp_inst|reg[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][13]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\dp_inst|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[9][13]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[8][13]~regout\,
	datad => \dp_inst|reg[9][13]~regout\,
	combout => \dp_inst|Mux50~10_combout\);

-- Location: LCFF_X20_Y10_N9
\dp_inst|reg[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][13]~regout\);

-- Location: LCCOMB_X20_Y14_N14
\dp_inst|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux50~10_combout\ & (\dp_inst|reg[11][13]~regout\)) # (!\dp_inst|Mux50~10_combout\ & ((\dp_inst|reg[10][13]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[11][13]~regout\,
	datac => \dp_inst|reg[10][13]~regout\,
	datad => \dp_inst|Mux50~10_combout\,
	combout => \dp_inst|Mux50~11_combout\);

-- Location: LCFF_X19_Y17_N7
\dp_inst|reg[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][13]~regout\);

-- Location: LCCOMB_X19_Y17_N6
\dp_inst|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[6][13]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][13]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][13]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[6][13]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux50~12_combout\);

-- Location: LCCOMB_X20_Y18_N18
\dp_inst|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux50~12_combout\ & ((\dp_inst|reg[7][13]~regout\))) # (!\dp_inst|Mux50~12_combout\ & (\dp_inst|reg[5][13]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[5][13]~regout\,
	datac => \dp_inst|reg[7][13]~regout\,
	datad => \dp_inst|Mux50~12_combout\,
	combout => \dp_inst|Mux50~13_combout\);

-- Location: LCCOMB_X20_Y12_N18
\dp_inst|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[1][13]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[1][13]~regout\,
	datac => \dp_inst|reg[0][13]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux50~14_combout\);

-- Location: LCFF_X21_Y12_N11
\dp_inst|reg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][13]~regout\);

-- Location: LCCOMB_X21_Y12_N6
\dp_inst|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux50~14_combout\ & (\dp_inst|reg[3][13]~regout\)) # (!\dp_inst|Mux50~14_combout\ & ((\dp_inst|reg[2][13]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][13]~regout\,
	datab => \dp_inst|reg[2][13]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux50~14_combout\,
	combout => \dp_inst|Mux50~15_combout\);

-- Location: LCCOMB_X22_Y14_N4
\dp_inst|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~16_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|ir\(19)) # ((\dp_inst|Mux50~13_combout\)))) # (!\dp_inst|ir\(18) & (!\dp_inst|ir\(19) & ((\dp_inst|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux50~13_combout\,
	datad => \dp_inst|Mux50~15_combout\,
	combout => \dp_inst|Mux50~16_combout\);

-- Location: LCFF_X16_Y18_N27
\dp_inst|reg[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][13]~regout\);

-- Location: LCCOMB_X16_Y18_N20
\dp_inst|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[14][13]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[12][13]~regout\,
	datac => \dp_inst|reg[14][13]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux50~17_combout\);

-- Location: LCFF_X18_Y14_N1
\dp_inst|reg[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][13]~regout\);

-- Location: LCCOMB_X18_Y18_N20
\dp_inst|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux50~17_combout\ & (\dp_inst|reg[15][13]~regout\)) # (!\dp_inst|Mux50~17_combout\ & ((\dp_inst|reg[13][13]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[15][13]~regout\,
	datac => \dp_inst|reg[13][13]~regout\,
	datad => \dp_inst|Mux50~17_combout\,
	combout => \dp_inst|Mux50~18_combout\);

-- Location: LCCOMB_X22_Y14_N14
\dp_inst|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux50~16_combout\ & ((\dp_inst|Mux50~18_combout\))) # (!\dp_inst|Mux50~16_combout\ & (\dp_inst|Mux50~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux50~11_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux50~16_combout\,
	datad => \dp_inst|Mux50~18_combout\,
	combout => \dp_inst|Mux50~19_combout\);

-- Location: LCCOMB_X22_Y14_N20
\dp_inst|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux50~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux50~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux50~19_combout\,
	datad => \dp_inst|Mux50~9_combout\,
	combout => \dp_inst|Mux50~20_combout\);

-- Location: LCCOMB_X19_Y11_N22
\dp_inst|mux_b[13]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~379_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][13]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][13]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][13]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[13]~379_combout\);

-- Location: LCCOMB_X20_Y10_N22
\dp_inst|mux_b[13]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~380_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[13]~379_combout\ & (\dp_inst|reg[11][13]~regout\)) # (!\dp_inst|mux_b[13]~379_combout\ & ((\dp_inst|reg[10][13]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[13]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][13]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[13]~379_combout\,
	datad => \dp_inst|reg[10][13]~regout\,
	combout => \dp_inst|mux_b[13]~380_combout\);

-- Location: LCFF_X27_Y12_N19
\dp_inst|reg[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][12]~regout\);

-- Location: LCCOMB_X27_Y12_N18
\dp_inst|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~0_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[25][12]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][12]~regout\,
	datad => \dp_inst|reg[17][12]~regout\,
	combout => \dp_inst|Mux51~0_combout\);

-- Location: LCCOMB_X27_Y12_N20
\dp_inst|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux51~0_combout\ & ((\dp_inst|reg[29][12]~regout\))) # (!\dp_inst|Mux51~0_combout\ & (\dp_inst|reg[21][12]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][12]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[29][12]~regout\,
	datad => \dp_inst|Mux51~0_combout\,
	combout => \dp_inst|Mux51~1_combout\);

-- Location: LCFF_X26_Y10_N1
\dp_inst|reg[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][12]~regout\);

-- Location: LCFF_X26_Y10_N3
\dp_inst|reg[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][12]~regout\);

-- Location: LCCOMB_X26_Y10_N0
\dp_inst|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[22][12]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[18][12]~regout\,
	datac => \dp_inst|reg[22][12]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux51~2_combout\);

-- Location: LCCOMB_X25_Y10_N0
\dp_inst|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux51~2_combout\ & ((\dp_inst|reg[30][12]~regout\))) # (!\dp_inst|Mux51~2_combout\ & (\dp_inst|reg[26][12]~regout\)))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux51~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux51~2_combout\,
	datac => \dp_inst|reg[26][12]~regout\,
	datad => \dp_inst|reg[30][12]~regout\,
	combout => \dp_inst|Mux51~3_combout\);

-- Location: LCCOMB_X29_Y14_N24
\dp_inst|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~4_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][12]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[16][12]~regout\,
	datad => \dp_inst|reg[20][12]~regout\,
	combout => \dp_inst|Mux51~4_combout\);

-- Location: LCCOMB_X29_Y14_N18
\dp_inst|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~5_combout\ = (\dp_inst|Mux51~4_combout\ & (((\dp_inst|reg[28][12]~regout\)) # (!\dp_inst|ir\(19)))) # (!\dp_inst|Mux51~4_combout\ & (\dp_inst|ir\(19) & (\dp_inst|reg[24][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux51~4_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][12]~regout\,
	datad => \dp_inst|reg[28][12]~regout\,
	combout => \dp_inst|Mux51~5_combout\);

-- Location: LCCOMB_X29_Y14_N30
\dp_inst|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux51~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux51~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux51~3_combout\,
	datad => \dp_inst|Mux51~5_combout\,
	combout => \dp_inst|Mux51~6_combout\);

-- Location: LCFF_X27_Y16_N25
\dp_inst|reg[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][12]~regout\);

-- Location: LCFF_X27_Y16_N3
\dp_inst|reg[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][12]~regout\);

-- Location: LCCOMB_X27_Y16_N24
\dp_inst|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[27][12]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][12]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][12]~regout\,
	datac => \dp_inst|reg[27][12]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux51~7_combout\);

-- Location: LCCOMB_X26_Y16_N2
\dp_inst|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux51~7_combout\ & ((\dp_inst|reg[31][12]~regout\))) # (!\dp_inst|Mux51~7_combout\ & (\dp_inst|reg[23][12]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[23][12]~regout\,
	datac => \dp_inst|reg[31][12]~regout\,
	datad => \dp_inst|Mux51~7_combout\,
	combout => \dp_inst|Mux51~8_combout\);

-- Location: LCCOMB_X29_Y14_N8
\dp_inst|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux51~6_combout\ & (\dp_inst|Mux51~8_combout\)) # (!\dp_inst|Mux51~6_combout\ & ((\dp_inst|Mux51~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux51~8_combout\,
	datac => \dp_inst|Mux51~1_combout\,
	datad => \dp_inst|Mux51~6_combout\,
	combout => \dp_inst|Mux51~9_combout\);

-- Location: LCFF_X19_Y17_N27
\dp_inst|reg[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][12]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][12]~regout\);

-- Location: LCFF_X18_Y17_N1
\dp_inst|reg[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][12]~regout\);

-- Location: LCCOMB_X18_Y17_N0
\dp_inst|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[5][12]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][12]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][12]~regout\,
	datac => \dp_inst|reg[5][12]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux51~10_combout\);

-- Location: LCCOMB_X18_Y17_N18
\dp_inst|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux51~10_combout\ & ((\dp_inst|reg[7][12]~regout\))) # (!\dp_inst|Mux51~10_combout\ & (\dp_inst|reg[6][12]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][12]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[7][12]~regout\,
	datad => \dp_inst|Mux51~10_combout\,
	combout => \dp_inst|Mux51~11_combout\);

-- Location: LCFF_X21_Y17_N7
\dp_inst|reg[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][12]~regout\);

-- Location: LCCOMB_X21_Y17_N28
\dp_inst|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][12]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][12]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][12]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][12]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux51~12_combout\);

-- Location: LCCOMB_X22_Y13_N4
\dp_inst|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux51~12_combout\ & (\dp_inst|reg[11][12]~regout\)) # (!\dp_inst|Mux51~12_combout\ & ((\dp_inst|reg[9][12]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][12]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][12]~regout\,
	datad => \dp_inst|Mux51~12_combout\,
	combout => \dp_inst|Mux51~13_combout\);

-- Location: LCFF_X19_Y12_N21
\dp_inst|reg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][12]~regout\);

-- Location: LCFF_X20_Y12_N13
\dp_inst|reg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][12]~regout\);

-- Location: LCCOMB_X20_Y12_N12
\dp_inst|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][12]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[0][12]~regout\,
	datac => \dp_inst|reg[2][12]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux51~14_combout\);

-- Location: LCCOMB_X21_Y12_N4
\dp_inst|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux51~14_combout\ & ((\dp_inst|reg[3][12]~regout\))) # (!\dp_inst|Mux51~14_combout\ & (\dp_inst|reg[1][12]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][12]~regout\,
	datab => \dp_inst|reg[3][12]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux51~14_combout\,
	combout => \dp_inst|Mux51~15_combout\);

-- Location: LCCOMB_X29_Y14_N14
\dp_inst|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux51~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & ((\dp_inst|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux51~13_combout\,
	datad => \dp_inst|Mux51~15_combout\,
	combout => \dp_inst|Mux51~16_combout\);

-- Location: LCFF_X18_Y18_N9
\dp_inst|reg[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][12]~regout\);

-- Location: LCCOMB_X18_Y18_N22
\dp_inst|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][12]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][12]~regout\,
	datac => \dp_inst|reg[13][12]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux51~17_combout\);

-- Location: LCFF_X16_Y16_N13
\dp_inst|reg[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][12]~regout\);

-- Location: LCCOMB_X16_Y16_N22
\dp_inst|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux51~17_combout\ & (\dp_inst|reg[15][12]~regout\)) # (!\dp_inst|Mux51~17_combout\ & ((\dp_inst|reg[14][12]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][12]~regout\,
	datab => \dp_inst|reg[14][12]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux51~17_combout\,
	combout => \dp_inst|Mux51~18_combout\);

-- Location: LCCOMB_X29_Y14_N0
\dp_inst|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux51~16_combout\ & ((\dp_inst|Mux51~18_combout\))) # (!\dp_inst|Mux51~16_combout\ & (\dp_inst|Mux51~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux51~11_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux51~16_combout\,
	datad => \dp_inst|Mux51~18_combout\,
	combout => \dp_inst|Mux51~19_combout\);

-- Location: LCCOMB_X29_Y14_N10
\dp_inst|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux51~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux51~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux51~9_combout\,
	datad => \dp_inst|Mux51~19_combout\,
	combout => \dp_inst|Mux51~20_combout\);

-- Location: LCCOMB_X26_Y10_N2
\dp_inst|mux_b[12]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~412_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][12]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][12]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][12]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[12]~412_combout\);

-- Location: LCCOMB_X27_Y16_N2
\dp_inst|mux_b[12]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~417_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[27][12]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[19][12]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][12]~regout\,
	datac => \dp_inst|reg[19][12]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[12]~417_combout\);

-- Location: LCFF_X21_Y14_N17
\dp_inst|reg[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][11]~regout\);

-- Location: LCFF_X25_Y14_N29
\dp_inst|reg[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][11]~regout\);

-- Location: LCCOMB_X21_Y14_N26
\dp_inst|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[26][11]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][11]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|reg[18][11]~regout\,
	combout => \dp_inst|Mux52~0_combout\);

-- Location: LCCOMB_X22_Y15_N30
\dp_inst|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux52~0_combout\ & (\dp_inst|reg[30][11]~regout\)) # (!\dp_inst|Mux52~0_combout\ & ((\dp_inst|reg[22][11]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][11]~regout\,
	datab => \dp_inst|reg[22][11]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux52~0_combout\,
	combout => \dp_inst|Mux52~1_combout\);

-- Location: LCFF_X27_Y11_N13
\dp_inst|reg[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][11]~regout\);

-- Location: LCCOMB_X27_Y11_N12
\dp_inst|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][11]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][11]~regout\,
	datac => \dp_inst|reg[21][11]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux52~2_combout\);

-- Location: LCCOMB_X26_Y12_N2
\dp_inst|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux52~2_combout\ & ((\dp_inst|reg[29][11]~regout\))) # (!\dp_inst|Mux52~2_combout\ & (\dp_inst|reg[25][11]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][11]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[29][11]~regout\,
	datad => \dp_inst|Mux52~2_combout\,
	combout => \dp_inst|Mux52~3_combout\);

-- Location: LCFF_X29_Y14_N17
\dp_inst|reg[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][11]~regout\);

-- Location: LCCOMB_X29_Y14_N16
\dp_inst|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][11]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][11]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][11]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][11]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux52~4_combout\);

-- Location: LCCOMB_X22_Y15_N24
\dp_inst|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux52~4_combout\ & (\dp_inst|reg[28][11]~regout\)) # (!\dp_inst|Mux52~4_combout\ & ((\dp_inst|reg[20][11]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][11]~regout\,
	datab => \dp_inst|reg[20][11]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux52~4_combout\,
	combout => \dp_inst|Mux52~5_combout\);

-- Location: LCCOMB_X22_Y15_N22
\dp_inst|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|Mux52~3_combout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & (\dp_inst|Mux52~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux52~5_combout\,
	datad => \dp_inst|Mux52~3_combout\,
	combout => \dp_inst|Mux52~6_combout\);

-- Location: LCFF_X29_Y16_N13
\dp_inst|reg[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][11]~regout\);

-- Location: LCFF_X26_Y16_N17
\dp_inst|reg[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][11]~regout\);

-- Location: LCCOMB_X26_Y16_N16
\dp_inst|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][11]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][11]~regout\,
	datac => \dp_inst|reg[23][11]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux52~7_combout\);

-- Location: LCCOMB_X26_Y16_N6
\dp_inst|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~8_combout\ = (\dp_inst|Mux52~7_combout\ & (((\dp_inst|reg[31][11]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux52~7_combout\ & (\dp_inst|reg[27][11]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux52~7_combout\,
	datab => \dp_inst|reg[27][11]~regout\,
	datac => \dp_inst|reg[31][11]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux52~8_combout\);

-- Location: LCCOMB_X22_Y15_N4
\dp_inst|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux52~6_combout\ & ((\dp_inst|Mux52~8_combout\))) # (!\dp_inst|Mux52~6_combout\ & (\dp_inst|Mux52~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux52~1_combout\,
	datac => \dp_inst|Mux52~8_combout\,
	datad => \dp_inst|Mux52~6_combout\,
	combout => \dp_inst|Mux52~9_combout\);

-- Location: LCCOMB_X18_Y11_N14
\dp_inst|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[9][11]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][11]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][11]~regout\,
	datab => \dp_inst|reg[9][11]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux52~10_combout\);

-- Location: LCFF_X18_Y11_N29
\dp_inst|reg[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][11]~regout\);

-- Location: LCCOMB_X18_Y11_N18
\dp_inst|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~11_combout\ = (\dp_inst|Mux52~10_combout\ & (((\dp_inst|reg[11][11]~regout\) # (!\dp_inst|ir\(17))))) # (!\dp_inst|Mux52~10_combout\ & (\dp_inst|reg[10][11]~regout\ & ((\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][11]~regout\,
	datab => \dp_inst|reg[11][11]~regout\,
	datac => \dp_inst|Mux52~10_combout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux52~11_combout\);

-- Location: LCFF_X20_Y18_N9
\dp_inst|reg[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][11]~regout\);

-- Location: LCFF_X19_Y18_N21
\dp_inst|reg[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][11]~regout\);

-- Location: LCFF_X19_Y18_N3
\dp_inst|reg[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][11]~regout\);

-- Location: LCCOMB_X19_Y18_N20
\dp_inst|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][11]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][11]~regout\,
	datac => \dp_inst|reg[6][11]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux52~12_combout\);

-- Location: LCFF_X20_Y18_N11
\dp_inst|reg[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][11]~regout\);

-- Location: LCCOMB_X20_Y18_N10
\dp_inst|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux52~12_combout\ & ((\dp_inst|reg[7][11]~regout\))) # (!\dp_inst|Mux52~12_combout\ & (\dp_inst|reg[5][11]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[5][11]~regout\,
	datac => \dp_inst|reg[7][11]~regout\,
	datad => \dp_inst|Mux52~12_combout\,
	combout => \dp_inst|Mux52~13_combout\);

-- Location: LCFF_X21_Y15_N17
\dp_inst|reg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][11]~regout\);

-- Location: LCFF_X19_Y15_N21
\dp_inst|reg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][11]~regout\);

-- Location: LCFF_X19_Y15_N11
\dp_inst|reg[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][11]~regout\);

-- Location: LCCOMB_X19_Y15_N20
\dp_inst|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][11]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][11]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][11]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][11]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux52~14_combout\);

-- Location: LCFF_X21_Y15_N11
\dp_inst|reg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][11]~regout\);

-- Location: LCCOMB_X21_Y15_N16
\dp_inst|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~15_combout\ = (\dp_inst|Mux52~14_combout\ & ((\dp_inst|reg[3][11]~regout\) # ((!\dp_inst|ir\(17))))) # (!\dp_inst|Mux52~14_combout\ & (((\dp_inst|reg[2][11]~regout\ & \dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux52~14_combout\,
	datab => \dp_inst|reg[3][11]~regout\,
	datac => \dp_inst|reg[2][11]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux52~15_combout\);

-- Location: LCCOMB_X21_Y15_N0
\dp_inst|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux52~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux52~15_combout\,
	datad => \dp_inst|Mux52~13_combout\,
	combout => \dp_inst|Mux52~16_combout\);

-- Location: LCFF_X18_Y18_N29
\dp_inst|reg[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][11]~regout\);

-- Location: LCFF_X16_Y18_N9
\dp_inst|reg[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][11]~regout\);

-- Location: LCCOMB_X16_Y18_N22
\dp_inst|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][11]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][11]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][11]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][11]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux52~17_combout\);

-- Location: LCCOMB_X18_Y18_N28
\dp_inst|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux52~17_combout\ & (\dp_inst|reg[15][11]~regout\)) # (!\dp_inst|Mux52~17_combout\ & ((\dp_inst|reg[13][11]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[15][11]~regout\,
	datac => \dp_inst|reg[13][11]~regout\,
	datad => \dp_inst|Mux52~17_combout\,
	combout => \dp_inst|Mux52~18_combout\);

-- Location: LCCOMB_X22_Y15_N26
\dp_inst|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux52~16_combout\ & ((\dp_inst|Mux52~18_combout\))) # (!\dp_inst|Mux52~16_combout\ & (\dp_inst|Mux52~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux52~11_combout\,
	datac => \dp_inst|Mux52~16_combout\,
	datad => \dp_inst|Mux52~18_combout\,
	combout => \dp_inst|Mux52~19_combout\);

-- Location: LCCOMB_X22_Y15_N16
\dp_inst|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux52~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux52~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux52~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux52~9_combout\,
	datad => \dp_inst|Mux52~19_combout\,
	combout => \dp_inst|Mux52~20_combout\);

-- Location: LCCOMB_X19_Y18_N2
\dp_inst|mux_b[11]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~423_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][11]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][11]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][11]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[11]~423_combout\);

-- Location: LCCOMB_X20_Y18_N8
\dp_inst|mux_b[11]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~424_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[11]~423_combout\ & (\dp_inst|reg[7][11]~regout\)) # (!\dp_inst|mux_b[11]~423_combout\ & ((\dp_inst|reg[5][11]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[11]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][11]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[5][11]~regout\,
	datad => \dp_inst|mux_b[11]~423_combout\,
	combout => \dp_inst|mux_b[11]~424_combout\);

-- Location: LCCOMB_X19_Y15_N10
\dp_inst|mux_b[11]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~425_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][11]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][11]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][11]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][11]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[11]~425_combout\);

-- Location: LCCOMB_X21_Y14_N14
\dp_inst|mux_b[11]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~426_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[11]~425_combout\ & (\dp_inst|reg[3][11]~regout\)) # (!\dp_inst|mux_b[11]~425_combout\ & ((\dp_inst|reg[2][11]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[11]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[3][11]~regout\,
	datac => \dp_inst|reg[2][11]~regout\,
	datad => \dp_inst|mux_b[11]~425_combout\,
	combout => \dp_inst|mux_b[11]~426_combout\);

-- Location: LCCOMB_X21_Y14_N24
\dp_inst|mux_b[11]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~427_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|mux_b[11]~424_combout\))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[11]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[11]~426_combout\,
	datad => \dp_inst|mux_b[11]~424_combout\,
	combout => \dp_inst|mux_b[11]~427_combout\);

-- Location: LCCOMB_X21_Y14_N20
\dp_inst|mux_b[11]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~431_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[26][11]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][11]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[18][11]~regout\,
	combout => \dp_inst|mux_b[11]~431_combout\);

-- Location: LCCOMB_X26_Y12_N4
\dp_inst|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~0_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[25][10]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][10]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][10]~regout\,
	datac => \dp_inst|reg[25][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~0_combout\);

-- Location: LCCOMB_X26_Y12_N30
\dp_inst|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~1_combout\ = (\dp_inst|Mux53~0_combout\ & (((\dp_inst|reg[29][10]~regout\) # (!\dp_inst|ir\(18))))) # (!\dp_inst|Mux53~0_combout\ & (\dp_inst|reg[21][10]~regout\ & ((\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][10]~regout\,
	datab => \dp_inst|Mux53~0_combout\,
	datac => \dp_inst|reg[29][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~1_combout\);

-- Location: LCFF_X23_Y10_N13
\dp_inst|reg[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][10]~regout\);

-- Location: LCFF_X26_Y10_N25
\dp_inst|reg[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][10]~regout\);

-- Location: LCCOMB_X26_Y10_N24
\dp_inst|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[22][10]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[18][10]~regout\,
	datac => \dp_inst|reg[22][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~2_combout\);

-- Location: LCCOMB_X23_Y10_N12
\dp_inst|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~3_combout\ = (\dp_inst|Mux53~2_combout\ & ((\dp_inst|reg[30][10]~regout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux53~2_combout\ & (((\dp_inst|reg[26][10]~regout\ & \dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux53~2_combout\,
	datab => \dp_inst|reg[30][10]~regout\,
	datac => \dp_inst|reg[26][10]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux53~3_combout\);

-- Location: LCFF_X25_Y16_N25
\dp_inst|reg[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][10]~regout\);

-- Location: LCCOMB_X24_Y14_N4
\dp_inst|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][10]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][10]~regout\,
	datac => \dp_inst|reg[20][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~4_combout\);

-- Location: LCCOMB_X25_Y16_N24
\dp_inst|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux53~4_combout\ & (\dp_inst|reg[28][10]~regout\)) # (!\dp_inst|Mux53~4_combout\ & ((\dp_inst|reg[24][10]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[28][10]~regout\,
	datac => \dp_inst|reg[24][10]~regout\,
	datad => \dp_inst|Mux53~4_combout\,
	combout => \dp_inst|Mux53~5_combout\);

-- Location: LCCOMB_X22_Y14_N18
\dp_inst|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux53~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux53~3_combout\,
	datad => \dp_inst|Mux53~5_combout\,
	combout => \dp_inst|Mux53~6_combout\);

-- Location: LCFF_X26_Y16_N13
\dp_inst|reg[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][10]~regout\);

-- Location: LCCOMB_X26_Y16_N10
\dp_inst|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~7_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[27][10]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[19][10]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][10]~regout\,
	datac => \dp_inst|reg[19][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~7_combout\);

-- Location: LCCOMB_X26_Y16_N12
\dp_inst|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~8_combout\ = (\dp_inst|Mux53~7_combout\ & ((\dp_inst|reg[31][10]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux53~7_combout\ & (((\dp_inst|reg[23][10]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux53~7_combout\,
	datab => \dp_inst|reg[31][10]~regout\,
	datac => \dp_inst|reg[23][10]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux53~8_combout\);

-- Location: LCCOMB_X22_Y14_N24
\dp_inst|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux53~6_combout\ & (\dp_inst|Mux53~8_combout\)) # (!\dp_inst|Mux53~6_combout\ & ((\dp_inst|Mux53~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux53~8_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux53~1_combout\,
	datad => \dp_inst|Mux53~6_combout\,
	combout => \dp_inst|Mux53~9_combout\);

-- Location: LCFF_X20_Y19_N11
\dp_inst|reg[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][10]~regout\);

-- Location: LCCOMB_X20_Y19_N10
\dp_inst|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~10_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|reg[5][10]~regout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & ((\dp_inst|reg[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][10]~regout\,
	datad => \dp_inst|reg[4][10]~regout\,
	combout => \dp_inst|Mux53~10_combout\);

-- Location: LCCOMB_X21_Y20_N12
\dp_inst|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux53~10_combout\ & ((\dp_inst|reg[7][10]~regout\))) # (!\dp_inst|Mux53~10_combout\ & (\dp_inst|reg[6][10]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[6][10]~regout\,
	datac => \dp_inst|Mux53~10_combout\,
	datad => \dp_inst|reg[7][10]~regout\,
	combout => \dp_inst|Mux53~11_combout\);

-- Location: LCCOMB_X21_Y17_N18
\dp_inst|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[10][10]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][10]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[10][10]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux53~12_combout\);

-- Location: LCCOMB_X22_Y13_N28
\dp_inst|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux53~12_combout\ & (\dp_inst|reg[11][10]~regout\)) # (!\dp_inst|Mux53~12_combout\ & ((\dp_inst|reg[9][10]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[11][10]~regout\,
	datac => \dp_inst|reg[9][10]~regout\,
	datad => \dp_inst|Mux53~12_combout\,
	combout => \dp_inst|Mux53~13_combout\);

-- Location: LCFF_X19_Y12_N25
\dp_inst|reg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][10]~regout\);

-- Location: LCCOMB_X20_Y16_N0
\dp_inst|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[2][10]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][10]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[0][10]~regout\,
	datac => \dp_inst|reg[2][10]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux53~14_combout\);

-- Location: LCCOMB_X19_Y12_N24
\dp_inst|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux53~14_combout\ & (\dp_inst|reg[3][10]~regout\)) # (!\dp_inst|Mux53~14_combout\ & ((\dp_inst|reg[1][10]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[3][10]~regout\,
	datac => \dp_inst|reg[1][10]~regout\,
	datad => \dp_inst|Mux53~14_combout\,
	combout => \dp_inst|Mux53~15_combout\);

-- Location: LCCOMB_X22_Y14_N26
\dp_inst|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~16_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux53~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux53~15_combout\,
	datad => \dp_inst|Mux53~13_combout\,
	combout => \dp_inst|Mux53~16_combout\);

-- Location: LCCOMB_X18_Y18_N4
\dp_inst|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][10]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][10]~regout\,
	datac => \dp_inst|reg[13][10]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux53~17_combout\);

-- Location: LCCOMB_X16_Y16_N10
\dp_inst|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux53~17_combout\ & ((\dp_inst|reg[15][10]~regout\))) # (!\dp_inst|Mux53~17_combout\ & (\dp_inst|reg[14][10]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[14][10]~regout\,
	datac => \dp_inst|reg[15][10]~regout\,
	datad => \dp_inst|Mux53~17_combout\,
	combout => \dp_inst|Mux53~18_combout\);

-- Location: LCCOMB_X22_Y14_N12
\dp_inst|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux53~16_combout\ & ((\dp_inst|Mux53~18_combout\))) # (!\dp_inst|Mux53~16_combout\ & (\dp_inst|Mux53~11_combout\)))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux53~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux53~16_combout\,
	datac => \dp_inst|Mux53~11_combout\,
	datad => \dp_inst|Mux53~18_combout\,
	combout => \dp_inst|Mux53~19_combout\);

-- Location: LCCOMB_X22_Y14_N30
\dp_inst|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux53~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux53~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux53~9_combout\,
	datad => \dp_inst|Mux53~19_combout\,
	combout => \dp_inst|Mux53~20_combout\);

-- Location: LCFF_X26_Y10_N17
\dp_inst|reg[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][9]~regout\);

-- Location: LCFF_X30_Y14_N25
\dp_inst|reg[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][9]~regout\);

-- Location: LCFF_X20_Y17_N31
\dp_inst|reg[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][9]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][9]~regout\);

-- Location: LCFF_X21_Y17_N21
\dp_inst|reg[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][9]~regout\);

-- Location: LCCOMB_X20_Y17_N0
\dp_inst|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[9][9]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[8][9]~regout\,
	datad => \dp_inst|reg[9][9]~regout\,
	combout => \dp_inst|Mux54~10_combout\);

-- Location: LCFF_X20_Y18_N7
\dp_inst|reg[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][9]~regout\);

-- Location: LCFF_X23_Y18_N21
\dp_inst|reg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[2][9]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][9]~regout\);

-- Location: LCFF_X19_Y15_N23
\dp_inst|reg[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][9]~regout\);

-- Location: LCFF_X30_Y17_N21
\dp_inst|reg[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][9]~regout\);

-- Location: LCCOMB_X21_Y17_N20
\dp_inst|mux_b[9]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~463_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][9]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][9]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][9]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[9]~463_combout\);

-- Location: LCCOMB_X20_Y10_N6
\dp_inst|mux_b[9]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~464_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[9]~463_combout\ & (\dp_inst|reg[11][9]~regout\)) # (!\dp_inst|mux_b[9]~463_combout\ & ((\dp_inst|reg[10][9]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[9]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][9]~regout\,
	datab => \dp_inst|reg[10][9]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[9]~463_combout\,
	combout => \dp_inst|mux_b[9]~464_combout\);

-- Location: LCCOMB_X19_Y18_N26
\dp_inst|mux_b[9]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~465_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][9]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][9]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][9]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[9]~465_combout\);

-- Location: LCCOMB_X20_Y18_N6
\dp_inst|mux_b[9]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~466_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[9]~465_combout\ & ((\dp_inst|reg[7][9]~regout\))) # (!\dp_inst|mux_b[9]~465_combout\ & (\dp_inst|reg[5][9]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[9]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][9]~regout\,
	datac => \dp_inst|reg[7][9]~regout\,
	datad => \dp_inst|mux_b[9]~465_combout\,
	combout => \dp_inst|mux_b[9]~466_combout\);

-- Location: LCCOMB_X19_Y15_N22
\dp_inst|mux_b[9]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~467_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|reg[1][9]~regout\))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][9]~regout\,
	datad => \dp_inst|reg[1][9]~regout\,
	combout => \dp_inst|mux_b[9]~467_combout\);

-- Location: LCCOMB_X23_Y18_N30
\dp_inst|mux_b[9]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~468_combout\ = (\dp_inst|mux_b[9]~467_combout\ & (((\dp_inst|reg[3][9]~regout\) # (!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[9]~467_combout\ & (\dp_inst|reg[2][9]~regout\ & (\dp_inst|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][9]~regout\,
	datab => \dp_inst|mux_b[9]~467_combout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|reg[3][9]~regout\,
	combout => \dp_inst|mux_b[9]~468_combout\);

-- Location: LCCOMB_X23_Y18_N16
\dp_inst|mux_b[9]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~469_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|mux_b[9]~466_combout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|mux_b[9]~468_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[9]~466_combout\,
	datad => \dp_inst|mux_b[9]~468_combout\,
	combout => \dp_inst|mux_b[9]~469_combout\);

-- Location: LCCOMB_X29_Y17_N22
\dp_inst|mux_b[9]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~470_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][9]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][9]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][9]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[9]~470_combout\);

-- Location: LCCOMB_X30_Y17_N20
\dp_inst|mux_b[9]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~471_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[9]~470_combout\ & (\dp_inst|reg[15][9]~regout\)) # (!\dp_inst|mux_b[9]~470_combout\ & ((\dp_inst|reg[13][9]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[9]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[15][9]~regout\,
	datac => \dp_inst|reg[13][9]~regout\,
	datad => \dp_inst|mux_b[9]~470_combout\,
	combout => \dp_inst|mux_b[9]~471_combout\);

-- Location: LCCOMB_X23_Y18_N26
\dp_inst|mux_b[9]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~472_combout\ = (\dp_inst|mux_b[9]~469_combout\ & (((\dp_inst|mux_b[9]~471_combout\)) # (!\dp_inst|ir\(14)))) # (!\dp_inst|mux_b[9]~469_combout\ & (\dp_inst|ir\(14) & (\dp_inst|mux_b[9]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[9]~469_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[9]~464_combout\,
	datad => \dp_inst|mux_b[9]~471_combout\,
	combout => \dp_inst|mux_b[9]~472_combout\);

-- Location: LCCOMB_X26_Y10_N14
\dp_inst|mux_b[9]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~473_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][9]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][9]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][9]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][9]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[9]~473_combout\);

-- Location: LCCOMB_X26_Y10_N16
\dp_inst|mux_b[9]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~474_combout\ = (\dp_inst|mux_b[9]~473_combout\ & ((\dp_inst|reg[30][9]~regout\) # ((!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[9]~473_combout\ & (((\dp_inst|reg[22][9]~regout\ & \dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][9]~regout\,
	datab => \dp_inst|mux_b[9]~473_combout\,
	datac => \dp_inst|reg[22][9]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[9]~474_combout\);

-- Location: LCCOMB_X27_Y11_N26
\dp_inst|mux_b[9]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~475_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][9]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[21][9]~regout\,
	datac => \dp_inst|reg[17][9]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[9]~475_combout\);

-- Location: LCCOMB_X24_Y11_N26
\dp_inst|mux_b[9]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~476_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[9]~475_combout\ & ((\dp_inst|reg[29][9]~regout\))) # (!\dp_inst|mux_b[9]~475_combout\ & (\dp_inst|reg[25][9]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[9]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][9]~regout\,
	datac => \dp_inst|reg[29][9]~regout\,
	datad => \dp_inst|mux_b[9]~475_combout\,
	combout => \dp_inst|mux_b[9]~476_combout\);

-- Location: LCCOMB_X29_Y14_N22
\dp_inst|mux_b[9]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~477_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][9]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][9]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[24][9]~regout\,
	datac => \dp_inst|reg[16][9]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[9]~477_combout\);

-- Location: LCCOMB_X30_Y14_N0
\dp_inst|mux_b[9]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~478_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[9]~477_combout\ & ((\dp_inst|reg[28][9]~regout\))) # (!\dp_inst|mux_b[9]~477_combout\ & (\dp_inst|reg[20][9]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[9]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][9]~regout\,
	datac => \dp_inst|reg[28][9]~regout\,
	datad => \dp_inst|mux_b[9]~477_combout\,
	combout => \dp_inst|mux_b[9]~478_combout\);

-- Location: LCCOMB_X23_Y18_N28
\dp_inst|mux_b[9]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~479_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[9]~476_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & ((\dp_inst|mux_b[9]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[9]~476_combout\,
	datad => \dp_inst|mux_b[9]~478_combout\,
	combout => \dp_inst|mux_b[9]~479_combout\);

-- Location: LCCOMB_X27_Y16_N10
\dp_inst|mux_b[9]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~480_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][9]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][9]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[23][9]~regout\,
	datac => \dp_inst|reg[19][9]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[9]~480_combout\);

-- Location: LCCOMB_X27_Y16_N0
\dp_inst|mux_b[9]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~481_combout\ = (\dp_inst|mux_b[9]~480_combout\ & ((\dp_inst|reg[31][9]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[9]~480_combout\ & (((\dp_inst|reg[27][9]~regout\ & \dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[9]~480_combout\,
	datab => \dp_inst|reg[31][9]~regout\,
	datac => \dp_inst|reg[27][9]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[9]~481_combout\);

-- Location: LCCOMB_X23_Y18_N14
\dp_inst|mux_b[9]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~482_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[9]~479_combout\ & (\dp_inst|mux_b[9]~481_combout\)) # (!\dp_inst|mux_b[9]~479_combout\ & ((\dp_inst|mux_b[9]~474_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[9]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[9]~481_combout\,
	datac => \dp_inst|mux_b[9]~474_combout\,
	datad => \dp_inst|mux_b[9]~479_combout\,
	combout => \dp_inst|mux_b[9]~482_combout\);

-- Location: LCCOMB_X23_Y18_N24
\dp_inst|mux_b[9]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[9]~483_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[9]~482_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[9]~472_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[9]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[9]~482_combout\,
	datad => \dp_inst|mux_b[9]~472_combout\,
	combout => \dp_inst|mux_b[9]~483_combout\);

-- Location: LCFF_X21_Y14_N11
\dp_inst|reg[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][8]~regout\);

-- Location: LCFF_X25_Y14_N13
\dp_inst|reg[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][8]~regout\);

-- Location: LCFF_X26_Y13_N7
\dp_inst|reg[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][8]~regout\);

-- Location: LCFF_X26_Y13_N29
\dp_inst|reg[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][8]~regout\);

-- Location: LCCOMB_X26_Y13_N6
\dp_inst|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[20][8]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][8]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[16][8]~regout\,
	datac => \dp_inst|reg[20][8]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux55~4_combout\);

-- Location: LCFF_X20_Y19_N21
\dp_inst|reg[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][8]~regout\);

-- Location: LCFF_X20_Y14_N25
\dp_inst|reg[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][8]~regout\);

-- Location: LCFF_X22_Y16_N21
\dp_inst|reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[1][8]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][8]~regout\);

-- Location: LCFF_X20_Y12_N21
\dp_inst|reg[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[0][8]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][8]~regout\);

-- Location: LCFF_X29_Y17_N31
\dp_inst|reg[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][8]~regout\);

-- Location: LCCOMB_X20_Y19_N20
\dp_inst|mux_b[8]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~484_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][8]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][8]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][8]~regout\,
	datac => \dp_inst|reg[4][8]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[8]~484_combout\);

-- Location: LCCOMB_X21_Y19_N12
\dp_inst|mux_b[8]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~485_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[8]~484_combout\ & (\dp_inst|reg[7][8]~regout\)) # (!\dp_inst|mux_b[8]~484_combout\ & ((\dp_inst|reg[6][8]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[8]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[7][8]~regout\,
	datac => \dp_inst|mux_b[8]~484_combout\,
	datad => \dp_inst|reg[6][8]~regout\,
	combout => \dp_inst|mux_b[8]~485_combout\);

-- Location: LCCOMB_X20_Y14_N24
\dp_inst|mux_b[8]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~486_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][8]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][8]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][8]~regout\,
	datac => \dp_inst|reg[8][8]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[8]~486_combout\);

-- Location: LCCOMB_X19_Y14_N2
\dp_inst|mux_b[8]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~487_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[8]~486_combout\ & ((\dp_inst|reg[11][8]~regout\))) # (!\dp_inst|mux_b[8]~486_combout\ & (\dp_inst|reg[9][8]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[8]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[9][8]~regout\,
	datac => \dp_inst|reg[11][8]~regout\,
	datad => \dp_inst|mux_b[8]~486_combout\,
	combout => \dp_inst|mux_b[8]~487_combout\);

-- Location: LCCOMB_X20_Y12_N2
\dp_inst|mux_b[8]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~488_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & ((\dp_inst|reg[2][8]~regout\))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[0][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][8]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[2][8]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[8]~488_combout\);

-- Location: LCCOMB_X22_Y16_N14
\dp_inst|mux_b[8]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~489_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[8]~488_combout\ & ((\dp_inst|reg[3][8]~regout\))) # (!\dp_inst|mux_b[8]~488_combout\ & (\dp_inst|reg[1][8]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[8]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][8]~regout\,
	datab => \dp_inst|reg[3][8]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[8]~488_combout\,
	combout => \dp_inst|mux_b[8]~489_combout\);

-- Location: LCCOMB_X22_Y16_N8
\dp_inst|mux_b[8]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~490_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|mux_b[8]~487_combout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|mux_b[8]~489_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[8]~489_combout\,
	datad => \dp_inst|mux_b[8]~487_combout\,
	combout => \dp_inst|mux_b[8]~490_combout\);

-- Location: LCCOMB_X29_Y17_N30
\dp_inst|mux_b[8]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~491_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[13][8]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[12][8]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][8]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][8]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[8]~491_combout\);

-- Location: LCCOMB_X29_Y17_N16
\dp_inst|mux_b[8]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~492_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[8]~491_combout\ & (\dp_inst|reg[15][8]~regout\)) # (!\dp_inst|mux_b[8]~491_combout\ & ((\dp_inst|reg[14][8]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[8]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][8]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[14][8]~regout\,
	datad => \dp_inst|mux_b[8]~491_combout\,
	combout => \dp_inst|mux_b[8]~492_combout\);

-- Location: LCCOMB_X22_Y16_N10
\dp_inst|mux_b[8]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~493_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[8]~490_combout\ & (\dp_inst|mux_b[8]~492_combout\)) # (!\dp_inst|mux_b[8]~490_combout\ & ((\dp_inst|mux_b[8]~485_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[8]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[8]~492_combout\,
	datac => \dp_inst|mux_b[8]~490_combout\,
	datad => \dp_inst|mux_b[8]~485_combout\,
	combout => \dp_inst|mux_b[8]~493_combout\);

-- Location: LCCOMB_X27_Y11_N6
\dp_inst|mux_b[8]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~494_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[25][8]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[17][8]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][8]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][8]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[8]~494_combout\);

-- Location: LCCOMB_X27_Y11_N24
\dp_inst|mux_b[8]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~495_combout\ = (\dp_inst|mux_b[8]~494_combout\ & ((\dp_inst|reg[29][8]~regout\) # ((!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[8]~494_combout\ & (((\dp_inst|reg[21][8]~regout\ & \dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[8]~494_combout\,
	datab => \dp_inst|reg[29][8]~regout\,
	datac => \dp_inst|reg[21][8]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[8]~495_combout\);

-- Location: LCCOMB_X25_Y14_N12
\dp_inst|mux_b[8]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~496_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[22][8]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[18][8]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][8]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][8]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[8]~496_combout\);

-- Location: LCCOMB_X21_Y14_N0
\dp_inst|mux_b[8]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~497_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[8]~496_combout\ & ((\dp_inst|reg[30][8]~regout\))) # (!\dp_inst|mux_b[8]~496_combout\ & (\dp_inst|reg[26][8]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[8]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][8]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[30][8]~regout\,
	datad => \dp_inst|mux_b[8]~496_combout\,
	combout => \dp_inst|mux_b[8]~497_combout\);

-- Location: LCCOMB_X26_Y13_N28
\dp_inst|mux_b[8]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~498_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][8]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][8]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][8]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][8]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[8]~498_combout\);

-- Location: LCCOMB_X25_Y13_N26
\dp_inst|mux_b[8]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~499_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[8]~498_combout\ & (\dp_inst|reg[28][8]~regout\)) # (!\dp_inst|mux_b[8]~498_combout\ & ((\dp_inst|reg[24][8]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[8]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[28][8]~regout\,
	datac => \dp_inst|reg[24][8]~regout\,
	datad => \dp_inst|mux_b[8]~498_combout\,
	combout => \dp_inst|mux_b[8]~499_combout\);

-- Location: LCCOMB_X22_Y16_N12
\dp_inst|mux_b[8]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~500_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[8]~497_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[8]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[8]~497_combout\,
	datad => \dp_inst|mux_b[8]~499_combout\,
	combout => \dp_inst|mux_b[8]~500_combout\);

-- Location: LCCOMB_X27_Y16_N14
\dp_inst|mux_b[8]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~501_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[27][8]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[19][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[19][8]~regout\,
	datad => \dp_inst|reg[27][8]~regout\,
	combout => \dp_inst|mux_b[8]~501_combout\);

-- Location: LCCOMB_X26_Y16_N18
\dp_inst|mux_b[8]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~502_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[8]~501_combout\ & (\dp_inst|reg[31][8]~regout\)) # (!\dp_inst|mux_b[8]~501_combout\ & ((\dp_inst|reg[23][8]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[8]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[31][8]~regout\,
	datac => \dp_inst|reg[23][8]~regout\,
	datad => \dp_inst|mux_b[8]~501_combout\,
	combout => \dp_inst|mux_b[8]~502_combout\);

-- Location: LCCOMB_X22_Y16_N22
\dp_inst|mux_b[8]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~503_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[8]~500_combout\ & (\dp_inst|mux_b[8]~502_combout\)) # (!\dp_inst|mux_b[8]~500_combout\ & ((\dp_inst|mux_b[8]~495_combout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[8]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[8]~502_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[8]~495_combout\,
	datad => \dp_inst|mux_b[8]~500_combout\,
	combout => \dp_inst|mux_b[8]~503_combout\);

-- Location: LCCOMB_X22_Y16_N24
\dp_inst|mux_b[8]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[8]~504_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[8]~503_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[8]~493_combout\)))) # (!\dp_inst|ir\(15) & (((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[8]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[8]~503_combout\,
	datac => \dp_inst|mux_b[23]~178_combout\,
	datad => \dp_inst|mux_b[8]~493_combout\,
	combout => \dp_inst|mux_b[8]~504_combout\);

-- Location: LCFF_X22_Y15_N19
\dp_inst|reg[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][7]~regout\);

-- Location: LCFF_X22_Y14_N17
\dp_inst|reg[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][7]~regout\);

-- Location: LCFF_X26_Y12_N9
\dp_inst|reg[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][7]~regout\);

-- Location: LCFF_X27_Y14_N25
\dp_inst|reg[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[17][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][7]~regout\);

-- Location: LCFF_X26_Y17_N25
\dp_inst|reg[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][7]~regout\);

-- Location: LCFF_X25_Y17_N13
\dp_inst|reg[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][7]~regout\);

-- Location: LCFF_X29_Y13_N25
\dp_inst|reg[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][7]~regout\);

-- Location: LCFF_X20_Y17_N19
\dp_inst|reg[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][7]~regout\);

-- Location: LCFF_X21_Y17_N9
\dp_inst|reg[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][7]~regout\);

-- Location: LCCOMB_X20_Y17_N18
\dp_inst|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][7]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][7]~regout\,
	datad => \dp_inst|reg[8][7]~regout\,
	combout => \dp_inst|Mux56~10_combout\);

-- Location: LCFF_X22_Y17_N21
\dp_inst|reg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][7]~regout\);

-- Location: LCFF_X22_Y17_N3
\dp_inst|reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][7]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\dp_inst|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][7]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][7]~regout\,
	datac => \dp_inst|reg[6][7]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux56~12_combout\);

-- Location: LCFF_X21_Y16_N15
\dp_inst|reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][7]~regout\);

-- Location: LCFF_X20_Y16_N3
\dp_inst|reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][7]~regout\);

-- Location: LCCOMB_X21_Y16_N16
\dp_inst|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][7]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][7]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][7]~regout\,
	datab => \dp_inst|reg[1][7]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux56~14_combout\);

-- Location: LCCOMB_X21_Y17_N8
\dp_inst|mux_b[7]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~505_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|reg[9][7]~regout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|reg[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][7]~regout\,
	datad => \dp_inst|reg[9][7]~regout\,
	combout => \dp_inst|mux_b[7]~505_combout\);

-- Location: LCCOMB_X22_Y14_N10
\dp_inst|mux_b[7]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~506_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[7]~505_combout\ & ((\dp_inst|reg[11][7]~regout\))) # (!\dp_inst|mux_b[7]~505_combout\ & (\dp_inst|reg[10][7]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[7]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][7]~regout\,
	datab => \dp_inst|reg[11][7]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[7]~505_combout\,
	combout => \dp_inst|mux_b[7]~506_combout\);

-- Location: LCCOMB_X22_Y17_N2
\dp_inst|mux_b[7]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~507_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][7]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][7]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][7]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[4][7]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[7]~507_combout\);

-- Location: LCCOMB_X23_Y17_N4
\dp_inst|mux_b[7]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~508_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[7]~507_combout\ & ((\dp_inst|reg[7][7]~regout\))) # (!\dp_inst|mux_b[7]~507_combout\ & (\dp_inst|reg[5][7]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[7]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][7]~regout\,
	datac => \dp_inst|reg[7][7]~regout\,
	datad => \dp_inst|mux_b[7]~507_combout\,
	combout => \dp_inst|mux_b[7]~508_combout\);

-- Location: LCCOMB_X20_Y16_N2
\dp_inst|mux_b[7]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~509_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[1][7]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][7]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[0][7]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[7]~509_combout\);

-- Location: LCCOMB_X21_Y15_N18
\dp_inst|mux_b[7]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~510_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[7]~509_combout\ & ((\dp_inst|reg[3][7]~regout\))) # (!\dp_inst|mux_b[7]~509_combout\ & (\dp_inst|reg[2][7]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[7]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[2][7]~regout\,
	datac => \dp_inst|reg[3][7]~regout\,
	datad => \dp_inst|mux_b[7]~509_combout\,
	combout => \dp_inst|mux_b[7]~510_combout\);

-- Location: LCCOMB_X26_Y15_N22
\dp_inst|mux_b[7]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~511_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|mux_b[7]~508_combout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|mux_b[7]~510_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[7]~508_combout\,
	datad => \dp_inst|mux_b[7]~510_combout\,
	combout => \dp_inst|mux_b[7]~511_combout\);

-- Location: LCCOMB_X29_Y17_N18
\dp_inst|mux_b[7]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~512_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][7]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][7]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][7]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[7]~512_combout\);

-- Location: LCCOMB_X30_Y17_N8
\dp_inst|mux_b[7]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~513_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[7]~512_combout\ & ((\dp_inst|reg[15][7]~regout\))) # (!\dp_inst|mux_b[7]~512_combout\ & (\dp_inst|reg[13][7]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[7]~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[13][7]~regout\,
	datac => \dp_inst|reg[15][7]~regout\,
	datad => \dp_inst|mux_b[7]~512_combout\,
	combout => \dp_inst|mux_b[7]~513_combout\);

-- Location: LCCOMB_X26_Y15_N0
\dp_inst|mux_b[7]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~514_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[7]~511_combout\ & (\dp_inst|mux_b[7]~513_combout\)) # (!\dp_inst|mux_b[7]~511_combout\ & ((\dp_inst|mux_b[7]~506_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[7]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[7]~513_combout\,
	datac => \dp_inst|mux_b[7]~506_combout\,
	datad => \dp_inst|mux_b[7]~511_combout\,
	combout => \dp_inst|mux_b[7]~514_combout\);

-- Location: LCCOMB_X25_Y14_N22
\dp_inst|mux_b[7]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~515_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[26][7]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][7]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][7]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[7]~515_combout\);

-- Location: LCCOMB_X26_Y15_N18
\dp_inst|mux_b[7]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~516_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[7]~515_combout\ & (\dp_inst|reg[30][7]~regout\)) # (!\dp_inst|mux_b[7]~515_combout\ & ((\dp_inst|reg[22][7]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[7]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][7]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[22][7]~regout\,
	datad => \dp_inst|mux_b[7]~515_combout\,
	combout => \dp_inst|mux_b[7]~516_combout\);

-- Location: LCCOMB_X27_Y14_N20
\dp_inst|mux_b[7]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~517_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[21][7]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[17][7]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[21][7]~regout\,
	combout => \dp_inst|mux_b[7]~517_combout\);

-- Location: LCCOMB_X26_Y12_N26
\dp_inst|mux_b[7]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~518_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[7]~517_combout\ & ((\dp_inst|reg[29][7]~regout\))) # (!\dp_inst|mux_b[7]~517_combout\ & (\dp_inst|reg[25][7]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[7]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][7]~regout\,
	datac => \dp_inst|reg[29][7]~regout\,
	datad => \dp_inst|mux_b[7]~517_combout\,
	combout => \dp_inst|mux_b[7]~518_combout\);

-- Location: LCCOMB_X26_Y14_N30
\dp_inst|mux_b[7]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~519_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][7]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][7]~regout\,
	datad => \dp_inst|reg[24][7]~regout\,
	combout => \dp_inst|mux_b[7]~519_combout\);

-- Location: LCCOMB_X25_Y17_N30
\dp_inst|mux_b[7]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~520_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[7]~519_combout\ & (\dp_inst|reg[28][7]~regout\)) # (!\dp_inst|mux_b[7]~519_combout\ & ((\dp_inst|reg[20][7]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[7]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][7]~regout\,
	datab => \dp_inst|reg[20][7]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[7]~519_combout\,
	combout => \dp_inst|mux_b[7]~520_combout\);

-- Location: LCCOMB_X26_Y15_N12
\dp_inst|mux_b[7]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~521_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[7]~518_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|mux_b[7]~520_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[7]~520_combout\,
	datad => \dp_inst|mux_b[7]~518_combout\,
	combout => \dp_inst|mux_b[7]~521_combout\);

-- Location: LCCOMB_X29_Y13_N24
\dp_inst|mux_b[7]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~522_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][7]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][7]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][7]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[19][7]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[7]~522_combout\);

-- Location: LCCOMB_X26_Y15_N14
\dp_inst|mux_b[7]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~523_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[7]~522_combout\ & (\dp_inst|reg[31][7]~regout\)) # (!\dp_inst|mux_b[7]~522_combout\ & ((\dp_inst|reg[27][7]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[7]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[31][7]~regout\,
	datac => \dp_inst|reg[27][7]~regout\,
	datad => \dp_inst|mux_b[7]~522_combout\,
	combout => \dp_inst|mux_b[7]~523_combout\);

-- Location: LCCOMB_X26_Y15_N24
\dp_inst|mux_b[7]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~524_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[7]~521_combout\ & ((\dp_inst|mux_b[7]~523_combout\))) # (!\dp_inst|mux_b[7]~521_combout\ & (\dp_inst|mux_b[7]~516_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[7]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[7]~516_combout\,
	datac => \dp_inst|mux_b[7]~523_combout\,
	datad => \dp_inst|mux_b[7]~521_combout\,
	combout => \dp_inst|mux_b[7]~524_combout\);

-- Location: LCCOMB_X26_Y15_N10
\dp_inst|mux_b[7]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[7]~525_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[7]~524_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[7]~514_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[7]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[7]~524_combout\,
	datad => \dp_inst|mux_b[7]~514_combout\,
	combout => \dp_inst|mux_b[7]~525_combout\);

-- Location: LCFF_X24_Y12_N31
\dp_inst|reg[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][6]~regout\);

-- Location: LCFF_X24_Y16_N9
\dp_inst|reg[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][6]~regout\);

-- Location: LCFF_X23_Y16_N31
\dp_inst|reg[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][6]~regout\);

-- Location: LCFF_X26_Y14_N17
\dp_inst|reg[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][6]~regout\);

-- Location: LCFF_X25_Y15_N25
\dp_inst|reg[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][6]~regout\);

-- Location: LCFF_X29_Y18_N11
\dp_inst|reg[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][6]~regout\);

-- Location: LCFF_X21_Y19_N7
\dp_inst|reg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][6]~regout\);

-- Location: LCFF_X20_Y19_N27
\dp_inst|reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][6]~regout\);

-- Location: LCFF_X20_Y19_N13
\dp_inst|reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][6]~regout\);

-- Location: LCCOMB_X20_Y19_N26
\dp_inst|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][6]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][6]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][6]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux57~10_combout\);

-- Location: LCFF_X21_Y19_N9
\dp_inst|reg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][6]~regout\);

-- Location: LCCOMB_X21_Y19_N6
\dp_inst|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux57~10_combout\ & (\dp_inst|reg[7][6]~regout\)) # (!\dp_inst|Mux57~10_combout\ & ((\dp_inst|reg[6][6]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[7][6]~regout\,
	datac => \dp_inst|reg[6][6]~regout\,
	datad => \dp_inst|Mux57~10_combout\,
	combout => \dp_inst|Mux57~11_combout\);

-- Location: LCFF_X20_Y11_N5
\dp_inst|reg[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][6]~regout\);

-- Location: LCFF_X22_Y15_N11
\dp_inst|reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][6]~regout\);

-- Location: LCFF_X29_Y17_N3
\dp_inst|reg[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][6]~regout\);

-- Location: LCCOMB_X20_Y19_N12
\dp_inst|mux_b[6]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~526_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][6]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][6]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][6]~regout\,
	datac => \dp_inst|reg[4][6]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[6]~526_combout\);

-- Location: LCCOMB_X21_Y19_N8
\dp_inst|mux_b[6]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~527_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[6]~526_combout\ & ((\dp_inst|reg[7][6]~regout\))) # (!\dp_inst|mux_b[6]~526_combout\ & (\dp_inst|reg[6][6]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[6]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][6]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[7][6]~regout\,
	datad => \dp_inst|mux_b[6]~526_combout\,
	combout => \dp_inst|mux_b[6]~527_combout\);

-- Location: LCCOMB_X19_Y11_N6
\dp_inst|mux_b[6]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~528_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][6]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][6]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][6]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][6]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[6]~528_combout\);

-- Location: LCCOMB_X19_Y11_N0
\dp_inst|mux_b[6]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~529_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[6]~528_combout\ & (\dp_inst|reg[11][6]~regout\)) # (!\dp_inst|mux_b[6]~528_combout\ & ((\dp_inst|reg[9][6]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[6]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][6]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][6]~regout\,
	datad => \dp_inst|mux_b[6]~528_combout\,
	combout => \dp_inst|mux_b[6]~529_combout\);

-- Location: LCCOMB_X22_Y19_N0
\dp_inst|mux_b[6]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~530_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][6]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][6]~regout\,
	datab => \dp_inst|reg[0][6]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[6]~530_combout\);

-- Location: LCCOMB_X22_Y19_N10
\dp_inst|mux_b[6]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~531_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[6]~530_combout\ & ((\dp_inst|reg[3][6]~regout\))) # (!\dp_inst|mux_b[6]~530_combout\ & (\dp_inst|reg[1][6]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[6]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][6]~regout\,
	datac => \dp_inst|reg[3][6]~regout\,
	datad => \dp_inst|mux_b[6]~530_combout\,
	combout => \dp_inst|mux_b[6]~531_combout\);

-- Location: LCCOMB_X22_Y19_N30
\dp_inst|mux_b[6]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~532_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|mux_b[6]~529_combout\))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[6]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[6]~531_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[6]~529_combout\,
	combout => \dp_inst|mux_b[6]~532_combout\);

-- Location: LCCOMB_X29_Y17_N2
\dp_inst|mux_b[6]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~533_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][6]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][6]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][6]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[6]~533_combout\);

-- Location: LCCOMB_X29_Y17_N4
\dp_inst|mux_b[6]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~534_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[6]~533_combout\ & (\dp_inst|reg[15][6]~regout\)) # (!\dp_inst|mux_b[6]~533_combout\ & ((\dp_inst|reg[14][6]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[6]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][6]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[14][6]~regout\,
	datad => \dp_inst|mux_b[6]~533_combout\,
	combout => \dp_inst|mux_b[6]~534_combout\);

-- Location: LCCOMB_X22_Y19_N12
\dp_inst|mux_b[6]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~535_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[6]~532_combout\ & ((\dp_inst|mux_b[6]~534_combout\))) # (!\dp_inst|mux_b[6]~532_combout\ & (\dp_inst|mux_b[6]~527_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[6]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[6]~527_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[6]~534_combout\,
	datad => \dp_inst|mux_b[6]~532_combout\,
	combout => \dp_inst|mux_b[6]~535_combout\);

-- Location: LCCOMB_X24_Y12_N30
\dp_inst|mux_b[6]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~536_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][6]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][6]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][6]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[6]~536_combout\);

-- Location: LCCOMB_X24_Y12_N20
\dp_inst|mux_b[6]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~537_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[6]~536_combout\ & (\dp_inst|reg[29][6]~regout\)) # (!\dp_inst|mux_b[6]~536_combout\ & ((\dp_inst|reg[21][6]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[6]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[29][6]~regout\,
	datac => \dp_inst|reg[21][6]~regout\,
	datad => \dp_inst|mux_b[6]~536_combout\,
	combout => \dp_inst|mux_b[6]~537_combout\);

-- Location: LCCOMB_X23_Y16_N22
\dp_inst|mux_b[6]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~538_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[22][6]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((!\dp_inst|ir\(14) & \dp_inst|reg[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][6]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[18][6]~regout\,
	combout => \dp_inst|mux_b[6]~538_combout\);

-- Location: LCCOMB_X23_Y16_N8
\dp_inst|mux_b[6]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~539_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[6]~538_combout\ & (\dp_inst|reg[30][6]~regout\)) # (!\dp_inst|mux_b[6]~538_combout\ & ((\dp_inst|reg[26][6]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[6]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[30][6]~regout\,
	datac => \dp_inst|reg[26][6]~regout\,
	datad => \dp_inst|mux_b[6]~538_combout\,
	combout => \dp_inst|mux_b[6]~539_combout\);

-- Location: LCCOMB_X26_Y14_N16
\dp_inst|mux_b[6]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~540_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[20][6]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][6]~regout\,
	datad => \dp_inst|reg[20][6]~regout\,
	combout => \dp_inst|mux_b[6]~540_combout\);

-- Location: LCCOMB_X25_Y15_N30
\dp_inst|mux_b[6]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~541_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[6]~540_combout\ & (\dp_inst|reg[28][6]~regout\)) # (!\dp_inst|mux_b[6]~540_combout\ & ((\dp_inst|reg[24][6]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[6]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][6]~regout\,
	datab => \dp_inst|reg[24][6]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[6]~540_combout\,
	combout => \dp_inst|mux_b[6]~541_combout\);

-- Location: LCCOMB_X22_Y19_N2
\dp_inst|mux_b[6]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~542_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[6]~539_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[6]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[6]~539_combout\,
	datad => \dp_inst|mux_b[6]~541_combout\,
	combout => \dp_inst|mux_b[6]~542_combout\);

-- Location: LCCOMB_X29_Y18_N26
\dp_inst|mux_b[6]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~543_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[27][6]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][6]~regout\,
	datab => \dp_inst|reg[27][6]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[6]~543_combout\);

-- Location: LCCOMB_X29_Y18_N0
\dp_inst|mux_b[6]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~544_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[6]~543_combout\ & (\dp_inst|reg[31][6]~regout\)) # (!\dp_inst|mux_b[6]~543_combout\ & ((\dp_inst|reg[23][6]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[6]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][6]~regout\,
	datab => \dp_inst|reg[23][6]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[6]~543_combout\,
	combout => \dp_inst|mux_b[6]~544_combout\);

-- Location: LCCOMB_X22_Y19_N20
\dp_inst|mux_b[6]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~545_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[6]~542_combout\ & (\dp_inst|mux_b[6]~544_combout\)) # (!\dp_inst|mux_b[6]~542_combout\ & ((\dp_inst|mux_b[6]~537_combout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[6]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[6]~544_combout\,
	datac => \dp_inst|mux_b[6]~537_combout\,
	datad => \dp_inst|mux_b[6]~542_combout\,
	combout => \dp_inst|mux_b[6]~545_combout\);

-- Location: LCCOMB_X22_Y19_N26
\dp_inst|mux_b[6]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[6]~546_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[6]~545_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[6]~535_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[6]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[6]~545_combout\,
	datad => \dp_inst|mux_b[6]~535_combout\,
	combout => \dp_inst|mux_b[6]~546_combout\);

-- Location: LCFF_X25_Y10_N21
\dp_inst|reg[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][5]~regout\);

-- Location: LCFF_X26_Y10_N27
\dp_inst|reg[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][5]~regout\);

-- Location: LCCOMB_X25_Y10_N20
\dp_inst|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][5]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][5]~regout\,
	datac => \dp_inst|reg[26][5]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux58~0_combout\);

-- Location: LCFF_X25_Y11_N19
\dp_inst|reg[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][5]~regout\);

-- Location: LCFF_X26_Y14_N19
\dp_inst|reg[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][5]~regout\);

-- Location: LCFF_X24_Y17_N11
\dp_inst|reg[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][5]~regout\);

-- Location: LCFF_X30_Y18_N21
\dp_inst|reg[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][5]~regout\);

-- Location: LCFF_X27_Y18_N25
\dp_inst|reg[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][5]~regout\);

-- Location: LCFF_X21_Y17_N31
\dp_inst|reg[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][5]~regout\);

-- Location: LCFF_X20_Y17_N13
\dp_inst|reg[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][5]~regout\);

-- Location: LCFF_X21_Y17_N1
\dp_inst|reg[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][5]~regout\);

-- Location: LCCOMB_X20_Y17_N14
\dp_inst|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][5]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][5]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[8][5]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux58~10_combout\);

-- Location: LCFF_X22_Y14_N9
\dp_inst|reg[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][5]~regout\);

-- Location: LCCOMB_X22_Y14_N2
\dp_inst|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux58~10_combout\ & (\dp_inst|reg[11][5]~regout\)) # (!\dp_inst|Mux58~10_combout\ & ((\dp_inst|reg[10][5]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][5]~regout\,
	datab => \dp_inst|reg[10][5]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux58~10_combout\,
	combout => \dp_inst|Mux58~11_combout\);

-- Location: LCFF_X24_Y15_N17
\dp_inst|reg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][5]~regout\);

-- Location: LCFF_X23_Y17_N11
\dp_inst|reg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][5]~regout\);

-- Location: LCFF_X23_Y19_N17
\dp_inst|reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][5]~regout\);

-- Location: LCCOMB_X21_Y17_N0
\dp_inst|mux_b[5]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~547_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][5]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][5]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][5]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[5]~547_combout\);

-- Location: LCCOMB_X21_Y17_N30
\dp_inst|mux_b[5]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~548_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[5]~547_combout\ & (\dp_inst|reg[11][5]~regout\)) # (!\dp_inst|mux_b[5]~547_combout\ & ((\dp_inst|reg[10][5]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[5]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[11][5]~regout\,
	datac => \dp_inst|reg[10][5]~regout\,
	datad => \dp_inst|mux_b[5]~547_combout\,
	combout => \dp_inst|mux_b[5]~548_combout\);

-- Location: LCCOMB_X24_Y15_N4
\dp_inst|mux_b[5]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~549_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][5]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][5]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][5]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[4][5]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[5]~549_combout\);

-- Location: LCCOMB_X23_Y17_N10
\dp_inst|mux_b[5]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~550_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[5]~549_combout\ & ((\dp_inst|reg[7][5]~regout\))) # (!\dp_inst|mux_b[5]~549_combout\ & (\dp_inst|reg[5][5]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[5]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[5][5]~regout\,
	datac => \dp_inst|reg[7][5]~regout\,
	datad => \dp_inst|mux_b[5]~549_combout\,
	combout => \dp_inst|mux_b[5]~550_combout\);

-- Location: LCCOMB_X21_Y18_N18
\dp_inst|mux_b[5]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~551_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[1][5]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][5]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[0][5]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[5]~551_combout\);

-- Location: LCCOMB_X23_Y19_N22
\dp_inst|mux_b[5]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~552_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[5]~551_combout\ & ((\dp_inst|reg[3][5]~regout\))) # (!\dp_inst|mux_b[5]~551_combout\ & (\dp_inst|reg[2][5]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[5]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][5]~regout\,
	datab => \dp_inst|reg[3][5]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[5]~551_combout\,
	combout => \dp_inst|mux_b[5]~552_combout\);

-- Location: LCCOMB_X23_Y19_N4
\dp_inst|mux_b[5]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~553_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|mux_b[5]~550_combout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[5]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[5]~550_combout\,
	datad => \dp_inst|mux_b[5]~552_combout\,
	combout => \dp_inst|mux_b[5]~553_combout\);

-- Location: LCCOMB_X29_Y17_N14
\dp_inst|mux_b[5]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~554_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][5]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][5]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][5]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[5]~554_combout\);

-- Location: LCCOMB_X30_Y17_N12
\dp_inst|mux_b[5]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~555_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[5]~554_combout\ & ((\dp_inst|reg[15][5]~regout\))) # (!\dp_inst|mux_b[5]~554_combout\ & (\dp_inst|reg[13][5]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[5]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[13][5]~regout\,
	datac => \dp_inst|reg[15][5]~regout\,
	datad => \dp_inst|mux_b[5]~554_combout\,
	combout => \dp_inst|mux_b[5]~555_combout\);

-- Location: LCCOMB_X23_Y19_N6
\dp_inst|mux_b[5]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~556_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[5]~553_combout\ & ((\dp_inst|mux_b[5]~555_combout\))) # (!\dp_inst|mux_b[5]~553_combout\ & (\dp_inst|mux_b[5]~548_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[5]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[5]~548_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[5]~553_combout\,
	datad => \dp_inst|mux_b[5]~555_combout\,
	combout => \dp_inst|mux_b[5]~556_combout\);

-- Location: LCCOMB_X26_Y10_N26
\dp_inst|mux_b[5]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~557_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][5]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][5]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][5]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][5]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[5]~557_combout\);

-- Location: LCCOMB_X26_Y10_N28
\dp_inst|mux_b[5]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~558_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[5]~557_combout\ & (\dp_inst|reg[30][5]~regout\)) # (!\dp_inst|mux_b[5]~557_combout\ & ((\dp_inst|reg[22][5]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[5]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[30][5]~regout\,
	datac => \dp_inst|reg[22][5]~regout\,
	datad => \dp_inst|mux_b[5]~557_combout\,
	combout => \dp_inst|mux_b[5]~558_combout\);

-- Location: LCCOMB_X25_Y11_N18
\dp_inst|mux_b[5]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~559_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][5]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][5]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][5]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[5]~559_combout\);

-- Location: LCCOMB_X24_Y11_N2
\dp_inst|mux_b[5]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~560_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[5]~559_combout\ & ((\dp_inst|reg[29][5]~regout\))) # (!\dp_inst|mux_b[5]~559_combout\ & (\dp_inst|reg[25][5]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[5]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][5]~regout\,
	datac => \dp_inst|reg[29][5]~regout\,
	datad => \dp_inst|mux_b[5]~559_combout\,
	combout => \dp_inst|mux_b[5]~560_combout\);

-- Location: LCCOMB_X26_Y14_N18
\dp_inst|mux_b[5]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~561_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][5]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][5]~regout\,
	datad => \dp_inst|reg[24][5]~regout\,
	combout => \dp_inst|mux_b[5]~561_combout\);

-- Location: LCCOMB_X24_Y17_N6
\dp_inst|mux_b[5]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~562_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[5]~561_combout\ & (\dp_inst|reg[28][5]~regout\)) # (!\dp_inst|mux_b[5]~561_combout\ & ((\dp_inst|reg[20][5]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[5]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][5]~regout\,
	datab => \dp_inst|reg[20][5]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[5]~561_combout\,
	combout => \dp_inst|mux_b[5]~562_combout\);

-- Location: LCCOMB_X23_Y19_N0
\dp_inst|mux_b[5]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~563_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|mux_b[5]~560_combout\))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[5]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[5]~562_combout\,
	datad => \dp_inst|mux_b[5]~560_combout\,
	combout => \dp_inst|mux_b[5]~563_combout\);

-- Location: LCCOMB_X27_Y18_N18
\dp_inst|mux_b[5]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~564_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[23][5]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[19][5]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[19][5]~regout\,
	datac => \dp_inst|reg[23][5]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[5]~564_combout\);

-- Location: LCCOMB_X27_Y18_N0
\dp_inst|mux_b[5]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~565_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[5]~564_combout\ & ((\dp_inst|reg[31][5]~regout\))) # (!\dp_inst|mux_b[5]~564_combout\ & (\dp_inst|reg[27][5]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[5]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][5]~regout\,
	datac => \dp_inst|reg[31][5]~regout\,
	datad => \dp_inst|mux_b[5]~564_combout\,
	combout => \dp_inst|mux_b[5]~565_combout\);

-- Location: LCCOMB_X23_Y19_N14
\dp_inst|mux_b[5]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~566_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[5]~563_combout\ & (\dp_inst|mux_b[5]~565_combout\)) # (!\dp_inst|mux_b[5]~563_combout\ & ((\dp_inst|mux_b[5]~558_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[5]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[5]~565_combout\,
	datac => \dp_inst|mux_b[5]~558_combout\,
	datad => \dp_inst|mux_b[5]~563_combout\,
	combout => \dp_inst|mux_b[5]~566_combout\);

-- Location: LCCOMB_X23_Y19_N12
\dp_inst|mux_b[5]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[5]~567_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[5]~566_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[5]~556_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[5]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[5]~566_combout\,
	datad => \dp_inst|mux_b[5]~556_combout\,
	combout => \dp_inst|mux_b[5]~567_combout\);

-- Location: LCFF_X21_Y11_N19
\dp_inst|reg[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][4]~regout\);

-- Location: LCFF_X22_Y11_N9
\dp_inst|reg[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][4]~regout\);

-- Location: LCFF_X22_Y11_N23
\dp_inst|reg[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][4]~regout\);

-- Location: LCCOMB_X22_Y11_N28
\dp_inst|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[22][4]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][4]~regout\,
	datab => \dp_inst|reg[18][4]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux59~2_combout\);

-- Location: LCFF_X21_Y11_N17
\dp_inst|reg[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][4]~regout\);

-- Location: LCCOMB_X21_Y11_N6
\dp_inst|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux59~2_combout\ & (\dp_inst|reg[30][4]~regout\)) # (!\dp_inst|Mux59~2_combout\ & ((\dp_inst|reg[26][4]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][4]~regout\,
	datab => \dp_inst|reg[26][4]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux59~2_combout\,
	combout => \dp_inst|Mux59~3_combout\);

-- Location: LCFF_X25_Y13_N3
\dp_inst|reg[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][4]~regout\);

-- Location: LCFF_X26_Y13_N3
\dp_inst|reg[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][4]~regout\);

-- Location: LCFF_X26_Y14_N5
\dp_inst|reg[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][4]~regout\);

-- Location: LCCOMB_X26_Y13_N2
\dp_inst|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][4]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][4]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[20][4]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux59~4_combout\);

-- Location: LCFF_X25_Y13_N21
\dp_inst|reg[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][4]~regout\);

-- Location: LCCOMB_X25_Y13_N14
\dp_inst|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux59~4_combout\ & ((\dp_inst|reg[28][4]~regout\))) # (!\dp_inst|Mux59~4_combout\ & (\dp_inst|reg[24][4]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[24][4]~regout\,
	datac => \dp_inst|reg[28][4]~regout\,
	datad => \dp_inst|Mux59~4_combout\,
	combout => \dp_inst|Mux59~5_combout\);

-- Location: LCCOMB_X20_Y13_N20
\dp_inst|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|Mux59~3_combout\))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux59~5_combout\,
	datad => \dp_inst|Mux59~3_combout\,
	combout => \dp_inst|Mux59~6_combout\);

-- Location: LCFF_X30_Y18_N17
\dp_inst|reg[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][4]~regout\);

-- Location: LCFF_X30_Y18_N7
\dp_inst|reg[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][4]~regout\);

-- Location: LCFF_X20_Y19_N9
\dp_inst|reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][4]~regout\);

-- Location: LCFF_X21_Y13_N11
\dp_inst|reg[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][4]~regout\);

-- Location: LCFF_X20_Y13_N13
\dp_inst|reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][4]~regout\);

-- Location: LCFF_X29_Y17_N1
\dp_inst|reg[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][4]~regout\);

-- Location: LCCOMB_X20_Y19_N8
\dp_inst|mux_b[4]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~568_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][4]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][4]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][4]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][4]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[4]~568_combout\);

-- Location: LCCOMB_X20_Y19_N28
\dp_inst|mux_b[4]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~569_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[4]~568_combout\ & ((\dp_inst|reg[7][4]~regout\))) # (!\dp_inst|mux_b[4]~568_combout\ & (\dp_inst|reg[6][4]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[4]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][4]~regout\,
	datac => \dp_inst|mux_b[4]~568_combout\,
	datad => \dp_inst|reg[7][4]~regout\,
	combout => \dp_inst|mux_b[4]~569_combout\);

-- Location: LCCOMB_X21_Y13_N24
\dp_inst|mux_b[4]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~570_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[10][4]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][4]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][4]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[4]~570_combout\);

-- Location: LCCOMB_X22_Y13_N0
\dp_inst|mux_b[4]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~571_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[4]~570_combout\ & (\dp_inst|reg[11][4]~regout\)) # (!\dp_inst|mux_b[4]~570_combout\ & ((\dp_inst|reg[9][4]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[4]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][4]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][4]~regout\,
	datad => \dp_inst|mux_b[4]~570_combout\,
	combout => \dp_inst|mux_b[4]~571_combout\);

-- Location: LCCOMB_X20_Y16_N30
\dp_inst|mux_b[4]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~572_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[2][4]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[0][4]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][4]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[0][4]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[4]~572_combout\);

-- Location: LCCOMB_X20_Y13_N28
\dp_inst|mux_b[4]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~573_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[4]~572_combout\ & ((\dp_inst|reg[3][4]~regout\))) # (!\dp_inst|mux_b[4]~572_combout\ & (\dp_inst|reg[1][4]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[4]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][4]~regout\,
	datab => \dp_inst|reg[3][4]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[4]~572_combout\,
	combout => \dp_inst|mux_b[4]~573_combout\);

-- Location: LCCOMB_X20_Y13_N22
\dp_inst|mux_b[4]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~574_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|mux_b[4]~571_combout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[4]~573_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[4]~571_combout\,
	datad => \dp_inst|mux_b[4]~573_combout\,
	combout => \dp_inst|mux_b[4]~574_combout\);

-- Location: LCCOMB_X29_Y17_N0
\dp_inst|mux_b[4]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~575_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][4]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][4]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][4]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[4]~575_combout\);

-- Location: LCCOMB_X29_Y17_N26
\dp_inst|mux_b[4]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~576_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[4]~575_combout\ & (\dp_inst|reg[15][4]~regout\)) # (!\dp_inst|mux_b[4]~575_combout\ & ((\dp_inst|reg[14][4]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[4]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][4]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[14][4]~regout\,
	datad => \dp_inst|mux_b[4]~575_combout\,
	combout => \dp_inst|mux_b[4]~576_combout\);

-- Location: LCCOMB_X20_Y15_N8
\dp_inst|mux_b[4]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~577_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[4]~574_combout\ & ((\dp_inst|mux_b[4]~576_combout\))) # (!\dp_inst|mux_b[4]~574_combout\ & (\dp_inst|mux_b[4]~569_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[4]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[4]~569_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[4]~576_combout\,
	datad => \dp_inst|mux_b[4]~574_combout\,
	combout => \dp_inst|mux_b[4]~577_combout\);

-- Location: LCCOMB_X24_Y12_N0
\dp_inst|mux_b[4]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~578_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][4]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][4]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][4]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[4]~578_combout\);

-- Location: LCCOMB_X24_Y12_N18
\dp_inst|mux_b[4]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~579_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[4]~578_combout\ & ((\dp_inst|reg[29][4]~regout\))) # (!\dp_inst|mux_b[4]~578_combout\ & (\dp_inst|reg[21][4]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[4]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[21][4]~regout\,
	datac => \dp_inst|reg[29][4]~regout\,
	datad => \dp_inst|mux_b[4]~578_combout\,
	combout => \dp_inst|mux_b[4]~579_combout\);

-- Location: LCCOMB_X22_Y11_N30
\dp_inst|mux_b[4]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~580_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][4]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][4]~regout\,
	datab => \dp_inst|reg[18][4]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[4]~580_combout\);

-- Location: LCCOMB_X21_Y11_N28
\dp_inst|mux_b[4]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~581_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[4]~580_combout\ & (\dp_inst|reg[30][4]~regout\)) # (!\dp_inst|mux_b[4]~580_combout\ & ((\dp_inst|reg[26][4]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[4]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][4]~regout\,
	datab => \dp_inst|reg[26][4]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[4]~580_combout\,
	combout => \dp_inst|mux_b[4]~581_combout\);

-- Location: LCCOMB_X26_Y14_N4
\dp_inst|mux_b[4]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~582_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|reg[20][4]~regout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|reg[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][4]~regout\,
	datad => \dp_inst|reg[20][4]~regout\,
	combout => \dp_inst|mux_b[4]~582_combout\);

-- Location: LCCOMB_X25_Y13_N4
\dp_inst|mux_b[4]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~583_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[4]~582_combout\ & (\dp_inst|reg[28][4]~regout\)) # (!\dp_inst|mux_b[4]~582_combout\ & ((\dp_inst|reg[24][4]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[4]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][4]~regout\,
	datab => \dp_inst|reg[24][4]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[4]~582_combout\,
	combout => \dp_inst|mux_b[4]~583_combout\);

-- Location: LCCOMB_X20_Y15_N2
\dp_inst|mux_b[4]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~584_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[4]~581_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[4]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[4]~581_combout\,
	datad => \dp_inst|mux_b[4]~583_combout\,
	combout => \dp_inst|mux_b[4]~584_combout\);

-- Location: LCCOMB_X29_Y18_N12
\dp_inst|mux_b[4]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~585_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[27][4]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][4]~regout\,
	datab => \dp_inst|reg[19][4]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[4]~585_combout\);

-- Location: LCCOMB_X29_Y18_N22
\dp_inst|mux_b[4]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~586_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[4]~585_combout\ & ((\dp_inst|reg[31][4]~regout\))) # (!\dp_inst|mux_b[4]~585_combout\ & (\dp_inst|reg[23][4]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[4]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][4]~regout\,
	datab => \dp_inst|reg[31][4]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[4]~585_combout\,
	combout => \dp_inst|mux_b[4]~586_combout\);

-- Location: LCCOMB_X20_Y15_N12
\dp_inst|mux_b[4]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~587_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[4]~584_combout\ & (\dp_inst|mux_b[4]~586_combout\)) # (!\dp_inst|mux_b[4]~584_combout\ & ((\dp_inst|mux_b[4]~579_combout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[4]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[4]~586_combout\,
	datac => \dp_inst|mux_b[4]~579_combout\,
	datad => \dp_inst|mux_b[4]~584_combout\,
	combout => \dp_inst|mux_b[4]~587_combout\);

-- Location: LCCOMB_X20_Y15_N14
\dp_inst|mux_b[4]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[4]~588_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[4]~587_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[4]~577_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|mux_b[4]~577_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[4]~577_combout\,
	datad => \dp_inst|mux_b[4]~587_combout\,
	combout => \dp_inst|mux_b[4]~588_combout\);

-- Location: LCFF_X26_Y10_N5
\dp_inst|reg[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][3]~regout\);

-- Location: LCFF_X26_Y10_N19
\dp_inst|reg[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][3]~regout\);

-- Location: LCFF_X25_Y12_N15
\dp_inst|reg[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][3]~regout\);

-- Location: LCFF_X29_Y18_N21
\dp_inst|reg[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][3]~regout\);

-- Location: LCFF_X29_Y18_N15
\dp_inst|reg[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][3]~regout\);

-- Location: LCFF_X21_Y17_N23
\dp_inst|reg[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][3]~regout\);

-- Location: LCFF_X20_Y17_N21
\dp_inst|reg[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][3]~regout\);

-- Location: LCFF_X21_Y17_N25
\dp_inst|reg[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][3]~regout\);

-- Location: LCCOMB_X20_Y17_N20
\dp_inst|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[9][3]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[8][3]~regout\,
	datac => \dp_inst|reg[9][3]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux60~10_combout\);

-- Location: LCFF_X22_Y18_N19
\dp_inst|reg[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][3]~regout\);

-- Location: LCCOMB_X21_Y17_N22
\dp_inst|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~11_combout\ = (\dp_inst|Mux60~10_combout\ & (((\dp_inst|reg[11][3]~regout\)) # (!\dp_inst|ir\(17)))) # (!\dp_inst|Mux60~10_combout\ & (\dp_inst|ir\(17) & (\dp_inst|reg[10][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux60~10_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][3]~regout\,
	datad => \dp_inst|reg[11][3]~regout\,
	combout => \dp_inst|Mux60~11_combout\);

-- Location: LCFF_X29_Y17_N9
\dp_inst|reg[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][3]~regout\);

-- Location: LCCOMB_X21_Y17_N24
\dp_inst|mux_b[3]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~589_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[9][3]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][3]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][3]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[3]~589_combout\);

-- Location: LCCOMB_X22_Y18_N18
\dp_inst|mux_b[3]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~590_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[3]~589_combout\ & ((\dp_inst|reg[11][3]~regout\))) # (!\dp_inst|mux_b[3]~589_combout\ & (\dp_inst|reg[10][3]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[3]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][3]~regout\,
	datac => \dp_inst|reg[11][3]~regout\,
	datad => \dp_inst|mux_b[3]~589_combout\,
	combout => \dp_inst|mux_b[3]~590_combout\);

-- Location: LCCOMB_X19_Y18_N14
\dp_inst|mux_b[3]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~591_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][3]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][3]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][3]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[3]~591_combout\);

-- Location: LCCOMB_X20_Y18_N0
\dp_inst|mux_b[3]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~592_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[3]~591_combout\ & (\dp_inst|reg[7][3]~regout\)) # (!\dp_inst|mux_b[3]~591_combout\ & ((\dp_inst|reg[5][3]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[3]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[7][3]~regout\,
	datac => \dp_inst|reg[5][3]~regout\,
	datad => \dp_inst|mux_b[3]~591_combout\,
	combout => \dp_inst|mux_b[3]~592_combout\);

-- Location: LCCOMB_X21_Y18_N16
\dp_inst|mux_b[3]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~593_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][3]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][3]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][3]~regout\,
	datac => \dp_inst|reg[0][3]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[3]~593_combout\);

-- Location: LCCOMB_X22_Y18_N8
\dp_inst|mux_b[3]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~594_combout\ = (\dp_inst|mux_b[3]~593_combout\ & (((\dp_inst|reg[3][3]~regout\) # (!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[3]~593_combout\ & (\dp_inst|reg[2][3]~regout\ & (\dp_inst|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|mux_b[3]~593_combout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|reg[3][3]~regout\,
	combout => \dp_inst|mux_b[3]~594_combout\);

-- Location: LCCOMB_X22_Y18_N10
\dp_inst|mux_b[3]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~595_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|mux_b[3]~592_combout\))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[3]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[3]~594_combout\,
	datad => \dp_inst|mux_b[3]~592_combout\,
	combout => \dp_inst|mux_b[3]~595_combout\);

-- Location: LCCOMB_X29_Y17_N8
\dp_inst|mux_b[3]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~596_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][3]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][3]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][3]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[12][3]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[3]~596_combout\);

-- Location: LCCOMB_X30_Y17_N0
\dp_inst|mux_b[3]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~597_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[3]~596_combout\ & (\dp_inst|reg[15][3]~regout\)) # (!\dp_inst|mux_b[3]~596_combout\ & ((\dp_inst|reg[13][3]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[3]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][3]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[13][3]~regout\,
	datad => \dp_inst|mux_b[3]~596_combout\,
	combout => \dp_inst|mux_b[3]~597_combout\);

-- Location: LCCOMB_X22_Y18_N4
\dp_inst|mux_b[3]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~598_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[3]~595_combout\ & ((\dp_inst|mux_b[3]~597_combout\))) # (!\dp_inst|mux_b[3]~595_combout\ & (\dp_inst|mux_b[3]~590_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[3]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[3]~590_combout\,
	datac => \dp_inst|mux_b[3]~597_combout\,
	datad => \dp_inst|mux_b[3]~595_combout\,
	combout => \dp_inst|mux_b[3]~598_combout\);

-- Location: LCCOMB_X26_Y10_N18
\dp_inst|mux_b[3]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~599_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][3]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][3]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][3]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][3]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[3]~599_combout\);

-- Location: LCCOMB_X25_Y10_N4
\dp_inst|mux_b[3]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~600_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[3]~599_combout\ & (\dp_inst|reg[30][3]~regout\)) # (!\dp_inst|mux_b[3]~599_combout\ & ((\dp_inst|reg[22][3]~regout\))))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[3]~599_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[3]~599_combout\,
	datac => \dp_inst|reg[30][3]~regout\,
	datad => \dp_inst|reg[22][3]~regout\,
	combout => \dp_inst|mux_b[3]~600_combout\);

-- Location: LCCOMB_X25_Y12_N14
\dp_inst|mux_b[3]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~601_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][3]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[17][3]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][3]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][3]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[3]~601_combout\);

-- Location: LCCOMB_X26_Y12_N22
\dp_inst|mux_b[3]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~602_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[3]~601_combout\ & ((\dp_inst|reg[29][3]~regout\))) # (!\dp_inst|mux_b[3]~601_combout\ & (\dp_inst|reg[25][3]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[3]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][3]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[29][3]~regout\,
	datad => \dp_inst|mux_b[3]~601_combout\,
	combout => \dp_inst|mux_b[3]~602_combout\);

-- Location: LCCOMB_X26_Y14_N10
\dp_inst|mux_b[3]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~603_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[24][3]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][3]~regout\,
	datad => \dp_inst|reg[24][3]~regout\,
	combout => \dp_inst|mux_b[3]~603_combout\);

-- Location: LCCOMB_X27_Y17_N18
\dp_inst|mux_b[3]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~604_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[3]~603_combout\ & ((\dp_inst|reg[28][3]~regout\))) # (!\dp_inst|mux_b[3]~603_combout\ & (\dp_inst|reg[20][3]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[3]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][3]~regout\,
	datac => \dp_inst|reg[28][3]~regout\,
	datad => \dp_inst|mux_b[3]~603_combout\,
	combout => \dp_inst|mux_b[3]~604_combout\);

-- Location: LCCOMB_X20_Y15_N0
\dp_inst|mux_b[3]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~605_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|mux_b[3]~602_combout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[3]~604_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[3]~602_combout\,
	datad => \dp_inst|mux_b[3]~604_combout\,
	combout => \dp_inst|mux_b[3]~605_combout\);

-- Location: LCCOMB_X29_Y18_N28
\dp_inst|mux_b[3]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~606_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[23][3]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[19][3]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][3]~regout\,
	datab => \dp_inst|reg[23][3]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[3]~606_combout\);

-- Location: LCCOMB_X29_Y18_N2
\dp_inst|mux_b[3]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~607_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[3]~606_combout\ & (\dp_inst|reg[31][3]~regout\)) # (!\dp_inst|mux_b[3]~606_combout\ & ((\dp_inst|reg[27][3]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[3]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[31][3]~regout\,
	datac => \dp_inst|reg[27][3]~regout\,
	datad => \dp_inst|mux_b[3]~606_combout\,
	combout => \dp_inst|mux_b[3]~607_combout\);

-- Location: LCCOMB_X20_Y15_N10
\dp_inst|mux_b[3]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~608_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[3]~605_combout\ & (\dp_inst|mux_b[3]~607_combout\)) # (!\dp_inst|mux_b[3]~605_combout\ & ((\dp_inst|mux_b[3]~600_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[3]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[3]~607_combout\,
	datac => \dp_inst|mux_b[3]~600_combout\,
	datad => \dp_inst|mux_b[3]~605_combout\,
	combout => \dp_inst|mux_b[3]~608_combout\);

-- Location: LCCOMB_X23_Y15_N10
\dp_inst|mux_b[3]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[3]~609_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[3]~598_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[3]~608_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & ((\dp_inst|mux_b[3]~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[3]~598_combout\,
	datad => \dp_inst|mux_b[3]~608_combout\,
	combout => \dp_inst|mux_b[3]~609_combout\);

-- Location: LCFF_X23_Y12_N7
\dp_inst|reg[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][2]~regout\);

-- Location: LCFF_X26_Y19_N7
\dp_inst|reg[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][2]~regout\);

-- Location: LCFF_X25_Y19_N13
\dp_inst|reg[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][2]~regout\);

-- Location: LCFF_X26_Y16_N15
\dp_inst|reg[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][2]~regout\);

-- Location: LCFF_X27_Y16_N5
\dp_inst|reg[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][2]~regout\);

-- Location: LCFF_X27_Y16_N19
\dp_inst|reg[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][2]~regout\);

-- Location: LCCOMB_X27_Y16_N4
\dp_inst|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[27][2]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][2]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][2]~regout\,
	datac => \dp_inst|reg[27][2]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux61~7_combout\);

-- Location: LCFF_X26_Y16_N21
\dp_inst|reg[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][2]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\dp_inst|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux61~7_combout\ & ((\dp_inst|reg[31][2]~regout\))) # (!\dp_inst|Mux61~7_combout\ & (\dp_inst|reg[23][2]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[23][2]~regout\,
	datac => \dp_inst|reg[31][2]~regout\,
	datad => \dp_inst|Mux61~7_combout\,
	combout => \dp_inst|Mux61~8_combout\);

-- Location: LCFF_X20_Y19_N17
\dp_inst|reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][2]~regout\);

-- Location: LCFF_X21_Y19_N5
\dp_inst|reg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[7][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][2]~regout\);

-- Location: LCFF_X19_Y14_N21
\dp_inst|reg[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][2]~regout\);

-- Location: LCFF_X19_Y13_N21
\dp_inst|reg[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][2]~regout\);

-- Location: LCFF_X18_Y15_N31
\dp_inst|reg[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][2]~regout\);

-- Location: LCFF_X18_Y18_N1
\dp_inst|reg[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][2]~regout\);

-- Location: LCFF_X18_Y18_N31
\dp_inst|reg[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][2]~regout\);

-- Location: LCCOMB_X18_Y18_N0
\dp_inst|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][2]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][2]~regout\,
	datac => \dp_inst|reg[13][2]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux61~17_combout\);

-- Location: LCFF_X18_Y15_N21
\dp_inst|reg[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][2]~regout\);

-- Location: LCCOMB_X18_Y19_N20
\dp_inst|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux61~17_combout\ & (\dp_inst|reg[15][2]~regout\)) # (!\dp_inst|Mux61~17_combout\ & ((\dp_inst|reg[14][2]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][2]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][2]~regout\,
	datad => \dp_inst|Mux61~17_combout\,
	combout => \dp_inst|Mux61~18_combout\);

-- Location: LCCOMB_X20_Y19_N16
\dp_inst|mux_b[2]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~610_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][2]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][2]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][2]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][2]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[2]~610_combout\);

-- Location: LCCOMB_X21_Y19_N22
\dp_inst|mux_b[2]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~611_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[2]~610_combout\ & ((\dp_inst|reg[7][2]~regout\))) # (!\dp_inst|mux_b[2]~610_combout\ & (\dp_inst|reg[6][2]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[2]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][2]~regout\,
	datac => \dp_inst|reg[7][2]~regout\,
	datad => \dp_inst|mux_b[2]~610_combout\,
	combout => \dp_inst|mux_b[2]~611_combout\);

-- Location: LCCOMB_X19_Y13_N10
\dp_inst|mux_b[2]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~612_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|reg[10][2]~regout\) # (\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[8][2]~regout\ & ((!\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][2]~regout\,
	datab => \dp_inst|reg[10][2]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[2]~612_combout\);

-- Location: LCCOMB_X19_Y14_N14
\dp_inst|mux_b[2]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~613_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[2]~612_combout\ & ((\dp_inst|reg[11][2]~regout\))) # (!\dp_inst|mux_b[2]~612_combout\ & (\dp_inst|reg[9][2]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[2]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][2]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[11][2]~regout\,
	datad => \dp_inst|mux_b[2]~612_combout\,
	combout => \dp_inst|mux_b[2]~613_combout\);

-- Location: LCCOMB_X20_Y15_N28
\dp_inst|mux_b[2]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~614_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[2][2]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[0][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[2][2]~regout\,
	combout => \dp_inst|mux_b[2]~614_combout\);

-- Location: LCCOMB_X22_Y18_N14
\dp_inst|mux_b[2]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~615_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[2]~614_combout\ & (\dp_inst|reg[3][2]~regout\)) # (!\dp_inst|mux_b[2]~614_combout\ & ((\dp_inst|reg[1][2]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[2]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[1][2]~regout\,
	datad => \dp_inst|mux_b[2]~614_combout\,
	combout => \dp_inst|mux_b[2]~615_combout\);

-- Location: LCCOMB_X22_Y18_N12
\dp_inst|mux_b[2]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~616_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|mux_b[2]~613_combout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|mux_b[2]~615_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[2]~615_combout\,
	datad => \dp_inst|mux_b[2]~613_combout\,
	combout => \dp_inst|mux_b[2]~616_combout\);

-- Location: LCCOMB_X18_Y18_N30
\dp_inst|mux_b[2]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~617_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][2]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[13][2]~regout\,
	datac => \dp_inst|reg[12][2]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[2]~617_combout\);

-- Location: LCCOMB_X18_Y15_N6
\dp_inst|mux_b[2]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~618_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[2]~617_combout\ & ((\dp_inst|reg[15][2]~regout\))) # (!\dp_inst|mux_b[2]~617_combout\ & (\dp_inst|reg[14][2]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[2]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][2]~regout\,
	datac => \dp_inst|reg[15][2]~regout\,
	datad => \dp_inst|mux_b[2]~617_combout\,
	combout => \dp_inst|mux_b[2]~618_combout\);

-- Location: LCCOMB_X22_Y18_N22
\dp_inst|mux_b[2]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~619_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[2]~616_combout\ & ((\dp_inst|mux_b[2]~618_combout\))) # (!\dp_inst|mux_b[2]~616_combout\ & (\dp_inst|mux_b[2]~611_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[2]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[2]~611_combout\,
	datac => \dp_inst|mux_b[2]~618_combout\,
	datad => \dp_inst|mux_b[2]~616_combout\,
	combout => \dp_inst|mux_b[2]~619_combout\);

-- Location: LCCOMB_X23_Y12_N28
\dp_inst|mux_b[2]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~620_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[25][2]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][2]~regout\,
	datab => \dp_inst|reg[25][2]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[2]~620_combout\);

-- Location: LCCOMB_X23_Y12_N10
\dp_inst|mux_b[2]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~621_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[2]~620_combout\ & ((\dp_inst|reg[29][2]~regout\))) # (!\dp_inst|mux_b[2]~620_combout\ & (\dp_inst|reg[21][2]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[2]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][2]~regout\,
	datab => \dp_inst|reg[29][2]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[2]~620_combout\,
	combout => \dp_inst|mux_b[2]~621_combout\);

-- Location: LCCOMB_X26_Y19_N28
\dp_inst|mux_b[2]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~622_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[22][2]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][2]~regout\,
	datab => \dp_inst|reg[22][2]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[2]~622_combout\);

-- Location: LCCOMB_X26_Y19_N10
\dp_inst|mux_b[2]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~623_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[2]~622_combout\ & (\dp_inst|reg[30][2]~regout\)) # (!\dp_inst|mux_b[2]~622_combout\ & ((\dp_inst|reg[26][2]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[2]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][2]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[26][2]~regout\,
	datad => \dp_inst|mux_b[2]~622_combout\,
	combout => \dp_inst|mux_b[2]~623_combout\);

-- Location: LCCOMB_X26_Y14_N24
\dp_inst|mux_b[2]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~624_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|reg[20][2]~regout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|reg[16][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][2]~regout\,
	datad => \dp_inst|reg[20][2]~regout\,
	combout => \dp_inst|mux_b[2]~624_combout\);

-- Location: LCCOMB_X26_Y18_N10
\dp_inst|mux_b[2]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~625_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[2]~624_combout\ & ((\dp_inst|reg[28][2]~regout\))) # (!\dp_inst|mux_b[2]~624_combout\ & (\dp_inst|reg[24][2]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[2]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][2]~regout\,
	datab => \dp_inst|reg[28][2]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[2]~624_combout\,
	combout => \dp_inst|mux_b[2]~625_combout\);

-- Location: LCCOMB_X20_Y15_N26
\dp_inst|mux_b[2]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~626_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[2]~623_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[2]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[2]~623_combout\,
	datad => \dp_inst|mux_b[2]~625_combout\,
	combout => \dp_inst|mux_b[2]~626_combout\);

-- Location: LCCOMB_X27_Y16_N18
\dp_inst|mux_b[2]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~627_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[27][2]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[27][2]~regout\,
	datac => \dp_inst|reg[19][2]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[2]~627_combout\);

-- Location: LCCOMB_X26_Y16_N22
\dp_inst|mux_b[2]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~628_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[2]~627_combout\ & (\dp_inst|reg[31][2]~regout\)) # (!\dp_inst|mux_b[2]~627_combout\ & ((\dp_inst|reg[23][2]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[2]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][2]~regout\,
	datab => \dp_inst|reg[23][2]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[2]~627_combout\,
	combout => \dp_inst|mux_b[2]~628_combout\);

-- Location: LCCOMB_X20_Y15_N16
\dp_inst|mux_b[2]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~629_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[2]~626_combout\ & ((\dp_inst|mux_b[2]~628_combout\))) # (!\dp_inst|mux_b[2]~626_combout\ & (\dp_inst|mux_b[2]~621_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[2]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[2]~621_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[2]~628_combout\,
	datad => \dp_inst|mux_b[2]~626_combout\,
	combout => \dp_inst|mux_b[2]~629_combout\);

-- Location: LCCOMB_X23_Y15_N12
\dp_inst|mux_b[2]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[2]~630_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[2]~619_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[2]~629_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & ((\dp_inst|mux_b[2]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[2]~619_combout\,
	datad => \dp_inst|mux_b[2]~629_combout\,
	combout => \dp_inst|mux_b[2]~630_combout\);

-- Location: LCFF_X27_Y14_N7
\dp_inst|reg[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][1]~regout\);

-- Location: LCFF_X29_Y15_N7
\dp_inst|reg[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][1]~regout\);

-- Location: LCFF_X29_Y11_N17
\dp_inst|reg[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][1]~regout\);

-- Location: LCFF_X29_Y13_N5
\dp_inst|reg[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][1]~regout\);

-- Location: LCFF_X20_Y14_N11
\dp_inst|reg[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][1]~regout\);

-- Location: LCFF_X19_Y17_N9
\dp_inst|reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[4][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][1]~regout\);

-- Location: LCFF_X18_Y16_N19
\dp_inst|reg[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][1]~regout\);

-- Location: LCFF_X19_Y16_N7
\dp_inst|reg[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][1]~regout\);

-- Location: LCCOMB_X21_Y17_N10
\dp_inst|mux_b[1]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~631_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][1]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][1]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[9][1]~regout\,
	datac => \dp_inst|reg[8][1]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[1]~631_combout\);

-- Location: LCCOMB_X19_Y19_N16
\dp_inst|mux_b[1]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~632_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[1]~631_combout\ & ((\dp_inst|reg[11][1]~regout\))) # (!\dp_inst|mux_b[1]~631_combout\ & (\dp_inst|reg[10][1]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[1]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][1]~regout\,
	datac => \dp_inst|reg[11][1]~regout\,
	datad => \dp_inst|mux_b[1]~631_combout\,
	combout => \dp_inst|mux_b[1]~632_combout\);

-- Location: LCCOMB_X20_Y15_N20
\dp_inst|mux_b[1]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~633_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[6][1]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][1]~regout\,
	datad => \dp_inst|reg[6][1]~regout\,
	combout => \dp_inst|mux_b[1]~633_combout\);

-- Location: LCCOMB_X20_Y15_N18
\dp_inst|mux_b[1]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~634_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[1]~633_combout\ & (\dp_inst|reg[7][1]~regout\)) # (!\dp_inst|mux_b[1]~633_combout\ & ((\dp_inst|reg[5][1]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[1]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][1]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[1]~633_combout\,
	datad => \dp_inst|reg[5][1]~regout\,
	combout => \dp_inst|mux_b[1]~634_combout\);

-- Location: LCCOMB_X19_Y19_N10
\dp_inst|mux_b[1]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~635_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[1][1]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[0][1]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[1]~635_combout\);

-- Location: LCCOMB_X19_Y19_N14
\dp_inst|mux_b[1]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~636_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[1]~635_combout\ & (!\dp_inst|reg[3][1]~regout\)) # (!\dp_inst|mux_b[1]~635_combout\ & ((!\dp_inst|reg[2][1]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[1]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[3][1]~regout\,
	datac => \dp_inst|reg[2][1]~regout\,
	datad => \dp_inst|mux_b[1]~635_combout\,
	combout => \dp_inst|mux_b[1]~636_combout\);

-- Location: LCCOMB_X19_Y19_N20
\dp_inst|mux_b[1]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~637_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14)) # (\dp_inst|mux_b[1]~634_combout\)))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[1]~636_combout\ & (!\dp_inst|ir\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[1]~636_combout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[1]~634_combout\,
	combout => \dp_inst|mux_b[1]~637_combout\);

-- Location: LCCOMB_X18_Y16_N18
\dp_inst|mux_b[1]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~638_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[14][1]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[12][1]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][1]~regout\,
	datac => \dp_inst|reg[12][1]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[1]~638_combout\);

-- Location: LCCOMB_X19_Y16_N6
\dp_inst|mux_b[1]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~639_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[1]~638_combout\ & ((\dp_inst|reg[15][1]~regout\))) # (!\dp_inst|mux_b[1]~638_combout\ & (\dp_inst|reg[13][1]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[1]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][1]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[15][1]~regout\,
	datad => \dp_inst|mux_b[1]~638_combout\,
	combout => \dp_inst|mux_b[1]~639_combout\);

-- Location: LCCOMB_X19_Y19_N26
\dp_inst|mux_b[1]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~640_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[1]~637_combout\ & ((\dp_inst|mux_b[1]~639_combout\))) # (!\dp_inst|mux_b[1]~637_combout\ & (\dp_inst|mux_b[1]~632_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[1]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[1]~632_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[1]~637_combout\,
	datad => \dp_inst|mux_b[1]~639_combout\,
	combout => \dp_inst|mux_b[1]~640_combout\);

-- Location: LCCOMB_X26_Y10_N30
\dp_inst|mux_b[1]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~641_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][1]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][1]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][1]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][1]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[1]~641_combout\);

-- Location: LCCOMB_X25_Y10_N18
\dp_inst|mux_b[1]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~642_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[1]~641_combout\ & ((\dp_inst|reg[30][1]~regout\))) # (!\dp_inst|mux_b[1]~641_combout\ & (\dp_inst|reg[22][1]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[1]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][1]~regout\,
	datac => \dp_inst|reg[30][1]~regout\,
	datad => \dp_inst|mux_b[1]~641_combout\,
	combout => \dp_inst|mux_b[1]~642_combout\);

-- Location: LCCOMB_X26_Y14_N14
\dp_inst|mux_b[1]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~643_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][1]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((!\dp_inst|ir\(14) & \dp_inst|reg[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][1]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[17][1]~regout\,
	combout => \dp_inst|mux_b[1]~643_combout\);

-- Location: LCCOMB_X29_Y15_N18
\dp_inst|mux_b[1]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~644_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[1]~643_combout\ & (\dp_inst|reg[29][1]~regout\)) # (!\dp_inst|mux_b[1]~643_combout\ & ((\dp_inst|reg[25][1]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[1]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][1]~regout\,
	datab => \dp_inst|reg[25][1]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[1]~643_combout\,
	combout => \dp_inst|mux_b[1]~644_combout\);

-- Location: LCCOMB_X26_Y14_N2
\dp_inst|mux_b[1]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~645_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][1]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][1]~regout\,
	datad => \dp_inst|reg[24][1]~regout\,
	combout => \dp_inst|mux_b[1]~645_combout\);

-- Location: LCCOMB_X27_Y15_N20
\dp_inst|mux_b[1]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~646_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[1]~645_combout\ & ((\dp_inst|reg[28][1]~regout\))) # (!\dp_inst|mux_b[1]~645_combout\ & (\dp_inst|reg[20][1]~regout\)))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[1]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][1]~regout\,
	datac => \dp_inst|reg[28][1]~regout\,
	datad => \dp_inst|mux_b[1]~645_combout\,
	combout => \dp_inst|mux_b[1]~646_combout\);

-- Location: LCCOMB_X27_Y15_N22
\dp_inst|mux_b[1]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~647_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[1]~644_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|mux_b[1]~646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[1]~646_combout\,
	datad => \dp_inst|mux_b[1]~644_combout\,
	combout => \dp_inst|mux_b[1]~647_combout\);

-- Location: LCCOMB_X29_Y13_N4
\dp_inst|mux_b[1]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~648_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][1]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][1]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][1]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[19][1]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[1]~648_combout\);

-- Location: LCCOMB_X29_Y11_N10
\dp_inst|mux_b[1]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~649_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[1]~648_combout\ & ((\dp_inst|reg[31][1]~regout\))) # (!\dp_inst|mux_b[1]~648_combout\ & (\dp_inst|reg[27][1]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[1]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][1]~regout\,
	datab => \dp_inst|reg[31][1]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[1]~648_combout\,
	combout => \dp_inst|mux_b[1]~649_combout\);

-- Location: LCCOMB_X27_Y15_N16
\dp_inst|mux_b[1]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~650_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[1]~647_combout\ & ((\dp_inst|mux_b[1]~649_combout\))) # (!\dp_inst|mux_b[1]~647_combout\ & (\dp_inst|mux_b[1]~642_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[1]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[1]~642_combout\,
	datac => \dp_inst|mux_b[1]~649_combout\,
	datad => \dp_inst|mux_b[1]~647_combout\,
	combout => \dp_inst|mux_b[1]~650_combout\);

-- Location: LCCOMB_X23_Y15_N8
\dp_inst|mux_b[1]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[1]~651_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[1]~640_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[1]~650_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & ((\dp_inst|mux_b[1]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[1]~640_combout\,
	datad => \dp_inst|mux_b[1]~650_combout\,
	combout => \dp_inst|mux_b[1]~651_combout\);

-- Location: LCFF_X26_Y11_N25
\dp_inst|reg[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[25][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][0]~regout\);

-- Location: LCFF_X29_Y12_N15
\dp_inst|reg[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][0]~regout\);

-- Location: LCFF_X27_Y10_N19
\dp_inst|reg[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][0]~regout\);

-- Location: LCFF_X30_Y12_N7
\dp_inst|reg[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][0]~regout\);

-- Location: LCFF_X30_Y16_N13
\dp_inst|reg[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][0]~regout\);

-- Location: LCFF_X21_Y19_N25
\dp_inst|reg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][0]~regout\);

-- Location: LCFF_X20_Y19_N15
\dp_inst|reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][0]~regout\);

-- Location: LCFF_X19_Y13_N3
\dp_inst|reg[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][0]~regout\);

-- Location: LCFF_X16_Y15_N21
\dp_inst|reg[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][0]~regout\);

-- Location: LCFF_X16_Y13_N25
\dp_inst|reg[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][0]~regout\);

-- Location: LCCOMB_X20_Y19_N14
\dp_inst|mux_b[0]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~652_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][0]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][0]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][0]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][0]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[0]~652_combout\);

-- Location: LCCOMB_X21_Y19_N30
\dp_inst|mux_b[0]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~653_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[0]~652_combout\ & ((\dp_inst|reg[7][0]~regout\))) # (!\dp_inst|mux_b[0]~652_combout\ & (\dp_inst|reg[6][0]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[0]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][0]~regout\,
	datab => \dp_inst|reg[7][0]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[0]~652_combout\,
	combout => \dp_inst|mux_b[0]~653_combout\);

-- Location: LCCOMB_X19_Y13_N2
\dp_inst|mux_b[0]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~654_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][0]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][0]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][0]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][0]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[0]~654_combout\);

-- Location: LCCOMB_X19_Y19_N0
\dp_inst|mux_b[0]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~655_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[0]~654_combout\ & ((\dp_inst|reg[11][0]~regout\))) # (!\dp_inst|mux_b[0]~654_combout\ & (\dp_inst|reg[9][0]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[0]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][0]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[11][0]~regout\,
	datad => \dp_inst|mux_b[0]~654_combout\,
	combout => \dp_inst|mux_b[0]~655_combout\);

-- Location: LCCOMB_X19_Y19_N12
\dp_inst|mux_b[0]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~656_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[2][0]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][0]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \dp_inst|mux_b[0]~656_combout\);

-- Location: LCCOMB_X19_Y19_N30
\dp_inst|mux_b[0]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~657_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[0]~656_combout\ & ((!\dp_inst|reg[3][0]~regout\))) # (!\dp_inst|mux_b[0]~656_combout\ & (!\dp_inst|reg[1][0]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[0]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][0]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[3][0]~regout\,
	datad => \dp_inst|mux_b[0]~656_combout\,
	combout => \dp_inst|mux_b[0]~657_combout\);

-- Location: LCCOMB_X19_Y19_N24
\dp_inst|mux_b[0]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~658_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13)) # (\dp_inst|mux_b[0]~655_combout\)))) # (!\dp_inst|ir\(14) & (\dp_inst|mux_b[0]~657_combout\ & (!\dp_inst|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[0]~657_combout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[0]~655_combout\,
	combout => \dp_inst|mux_b[0]~658_combout\);

-- Location: LCCOMB_X16_Y15_N26
\dp_inst|mux_b[0]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~659_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[13][0]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[12][0]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][0]~regout\,
	datab => \dp_inst|reg[12][0]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[0]~659_combout\);

-- Location: LCCOMB_X16_Y13_N24
\dp_inst|mux_b[0]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~660_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[0]~659_combout\ & ((\dp_inst|reg[15][0]~regout\))) # (!\dp_inst|mux_b[0]~659_combout\ & (\dp_inst|reg[14][0]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[0]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][0]~regout\,
	datac => \dp_inst|reg[15][0]~regout\,
	datad => \dp_inst|mux_b[0]~659_combout\,
	combout => \dp_inst|mux_b[0]~660_combout\);

-- Location: LCCOMB_X19_Y19_N6
\dp_inst|mux_b[0]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~661_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[0]~658_combout\ & ((\dp_inst|mux_b[0]~660_combout\))) # (!\dp_inst|mux_b[0]~658_combout\ & (\dp_inst|mux_b[0]~653_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[0]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[0]~653_combout\,
	datac => \dp_inst|mux_b[0]~658_combout\,
	datad => \dp_inst|mux_b[0]~660_combout\,
	combout => \dp_inst|mux_b[0]~661_combout\);

-- Location: LCCOMB_X27_Y11_N10
\dp_inst|mux_b[0]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~662_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[25][0]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[17][0]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[25][0]~regout\,
	datac => \dp_inst|reg[17][0]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[0]~662_combout\);

-- Location: LCCOMB_X27_Y12_N6
\dp_inst|mux_b[0]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~663_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[0]~662_combout\ & (\dp_inst|reg[29][0]~regout\)) # (!\dp_inst|mux_b[0]~662_combout\ & ((\dp_inst|reg[21][0]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[0]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][0]~regout\,
	datab => \dp_inst|reg[21][0]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[0]~662_combout\,
	combout => \dp_inst|mux_b[0]~663_combout\);

-- Location: LCCOMB_X26_Y14_N0
\dp_inst|mux_b[0]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~664_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][0]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[22][0]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|reg[18][0]~regout\,
	combout => \dp_inst|mux_b[0]~664_combout\);

-- Location: LCCOMB_X29_Y12_N6
\dp_inst|mux_b[0]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~665_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[0]~664_combout\ & (\dp_inst|reg[30][0]~regout\)) # (!\dp_inst|mux_b[0]~664_combout\ & ((\dp_inst|reg[26][0]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[0]~664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][0]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[26][0]~regout\,
	datad => \dp_inst|mux_b[0]~664_combout\,
	combout => \dp_inst|mux_b[0]~665_combout\);

-- Location: LCCOMB_X26_Y14_N20
\dp_inst|mux_b[0]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~666_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|reg[20][0]~regout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|reg[16][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][0]~regout\,
	datad => \dp_inst|reg[20][0]~regout\,
	combout => \dp_inst|mux_b[0]~666_combout\);

-- Location: LCCOMB_X29_Y12_N20
\dp_inst|mux_b[0]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~667_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[0]~666_combout\ & (\dp_inst|reg[28][0]~regout\)) # (!\dp_inst|mux_b[0]~666_combout\ & ((\dp_inst|reg[24][0]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[0]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][0]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[24][0]~regout\,
	datad => \dp_inst|mux_b[0]~666_combout\,
	combout => \dp_inst|mux_b[0]~667_combout\);

-- Location: LCCOMB_X29_Y12_N10
\dp_inst|mux_b[0]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~668_combout\ = (\dp_inst|ir\(11) & (\dp_inst|ir\(12))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & ((\dp_inst|mux_b[0]~665_combout\))) # (!\dp_inst|ir\(12) & (\dp_inst|mux_b[0]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[0]~667_combout\,
	datad => \dp_inst|mux_b[0]~665_combout\,
	combout => \dp_inst|mux_b[0]~668_combout\);

-- Location: LCCOMB_X27_Y16_N6
\dp_inst|mux_b[0]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~669_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[27][0]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[19][0]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[27][0]~regout\,
	datac => \dp_inst|reg[19][0]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[0]~669_combout\);

-- Location: LCCOMB_X30_Y16_N14
\dp_inst|mux_b[0]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~670_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[0]~669_combout\ & (\dp_inst|reg[31][0]~regout\)) # (!\dp_inst|mux_b[0]~669_combout\ & ((\dp_inst|reg[23][0]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[0]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][0]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[23][0]~regout\,
	datad => \dp_inst|mux_b[0]~669_combout\,
	combout => \dp_inst|mux_b[0]~670_combout\);

-- Location: LCCOMB_X29_Y12_N0
\dp_inst|mux_b[0]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~671_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[0]~668_combout\ & (\dp_inst|mux_b[0]~670_combout\)) # (!\dp_inst|mux_b[0]~668_combout\ & ((\dp_inst|mux_b[0]~663_combout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[0]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[0]~670_combout\,
	datac => \dp_inst|mux_b[0]~663_combout\,
	datad => \dp_inst|mux_b[0]~668_combout\,
	combout => \dp_inst|mux_b[0]~671_combout\);

-- Location: LCCOMB_X23_Y15_N6
\dp_inst|mux_b[0]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[0]~672_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[0]~661_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[0]~671_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & (\dp_inst|mux_b[0]~671_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[0]~671_combout\,
	datad => \dp_inst|mux_b[0]~661_combout\,
	combout => \dp_inst|mux_b[0]~672_combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_24~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_24,
	combout => \CLOCK_24~combout\);

-- Location: LCCOMB_X16_Y15_N20
\dp_inst|reg[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[13][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N24
\dp_inst|reg[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[6][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N24
\dp_inst|reg[25][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[25][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[25][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N14
\dp_inst|reg[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[26][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N10
\dp_inst|reg[10][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[10][1]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N8
\dp_inst|reg[4][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[4][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[4][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N16
\dp_inst|reg[27][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[27][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N12
\dp_inst|reg[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[30][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N20
\dp_inst|reg[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[9][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N4
\dp_inst|reg[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[7][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[7][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N4
\dp_inst|reg[22][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[22][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N20
\dp_inst|reg[19][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[19][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N14
\dp_inst|reg[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[31][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N4
\dp_inst|reg[10][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[10][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N8
\dp_inst|reg[26][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[26][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N18
\dp_inst|reg[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[22][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N16
\dp_inst|reg[26][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[26][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N12
\dp_inst|reg[28][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[28][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N24
\dp_inst|reg[24][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[24][7]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N24
\dp_inst|reg[17][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[17][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[17][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N20
\dp_inst|reg[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[0][8]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	combout => \dp_inst|reg[0][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N20
\dp_inst|reg[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[1][8]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	combout => \dp_inst|reg[1][8]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N30
\dp_inst|reg[9][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][9]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	combout => \dp_inst|reg[9][9]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N20
\dp_inst|reg[2][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[2][9]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	combout => \dp_inst|reg[2][9]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N20
\dp_inst|reg[30][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[30][31]~feeder_combout\);

-- Location: LCCOMB_X30_Y11_N6
\dp_inst|reg[19][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[19][31]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N24
\dp_inst|reg[3][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[3][31]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N4
\dp_inst|reg[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[13][31]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N10
\dp_inst|reg[17][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[17][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[17][18]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N4
\dp_inst|reg[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[27][18]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N6
\dp_inst|reg[19][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[19][18]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N12
\dp_inst|reg[2][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[2][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[2][19]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N2
\dp_inst|reg[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[3][19]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N22
\dp_inst|reg[25][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[25][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[25][19]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N10
\dp_inst|reg[24][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[24][19]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N14
\dp_inst|reg[22][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[22][19]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N6
\dp_inst|reg[20][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][17]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	combout => \dp_inst|reg[20][17]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N26
\dp_inst|reg[31][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[31][16]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N28
\dp_inst|reg[27][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[27][16]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N20
\dp_inst|reg[19][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[19][16]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N0
\dp_inst|reg[23][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[23][16]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N16
\dp_inst|reg[22][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][20]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	combout => \dp_inst|reg[22][20]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N10
\dp_inst|reg[23][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][20]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	combout => \dp_inst|reg[23][20]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N14
\dp_inst|reg[27][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][20]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	combout => \dp_inst|reg[27][20]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N0
\dp_inst|reg[15][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[15][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N20
\dp_inst|reg[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[23][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N26
\dp_inst|reg[12][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[12][13]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N2
\dp_inst|reg[3][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[3][14]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N16
\dp_inst|reg[27][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[27][14]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N16
\dp_inst|reg[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[15][14]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N10
\dp_inst|reg[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[24][14]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N26
\dp_inst|reg[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][12]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	combout => \dp_inst|reg[6][12]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N28
\dp_inst|reg[11][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[11][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N8
\dp_inst|reg[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[14][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N10
\dp_inst|reg[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[3][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N16
\dp_inst|reg[26][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[26][11]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N28
\dp_inst|reg[18][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[18][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N14
\dp_inst|reg[31][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][15]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	combout => \dp_inst|reg[31][15]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N4
\dp_inst|reg[19][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][15]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	combout => \dp_inst|reg[19][15]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N22
\dp_inst|reg[2][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[2][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[2][30]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N4
\dp_inst|reg[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[14][30]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N28
\dp_inst|reg[21][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[21][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[21][30]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N20
\dp_inst|reg[27][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[27][30]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N26
\dp_inst|reg[19][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[19][30]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N30
\dp_inst|reg[9][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[9][29]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N10
\dp_inst|reg[27][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[27][29]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N14
\dp_inst|reg[26][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[26][29]~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N8
\dp_inst|reg[24][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[24][29]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N0
\dp_inst|reg[24][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[24][28]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N30
\dp_inst|reg[31][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[31][28]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N0
\dp_inst|reg[13][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[13][28]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N18
\dp_inst|reg[12][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[12][28]~feeder_combout\);

-- Location: LCCOMB_X27_Y11_N8
\dp_inst|reg[17][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[17][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[17][28]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N26
\dp_inst|reg[16][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[16][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[16][28]~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N4
\dp_inst|reg[26][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[26][28]~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N30
\dp_inst|reg[18][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[18][28]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N24
\dp_inst|reg[14][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[14][27]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N16
\dp_inst|reg[9][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[9][27]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N30
\dp_inst|reg[28][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[28][27]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N2
\dp_inst|reg[19][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[19][27]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N14
\dp_inst|reg[30][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[30][27]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N10
\dp_inst|reg[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[13][26]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N16
\dp_inst|reg[26][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[26][26]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N8
\dp_inst|reg[0][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[0][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[0][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N26
\dp_inst|reg[27][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[27][25]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N12
\dp_inst|reg[26][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[26][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N16
\dp_inst|reg[28][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[28][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N16
\dp_inst|reg[19][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[19][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N26
\dp_inst|reg[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[23][25]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N10
\dp_inst|reg[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[5][24]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	combout => \dp_inst|reg[5][24]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N14
\dp_inst|reg[18][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][23]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	combout => \dp_inst|reg[18][23]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N4
\dp_inst|reg[26][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][23]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	combout => \dp_inst|reg[26][23]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N6
\dp_inst|reg[22][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][23]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	combout => \dp_inst|reg[22][23]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N4
\dp_inst|reg[30][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][23]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	combout => \dp_inst|reg[30][23]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N26
\dp_inst|reg[18][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][22]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	combout => \dp_inst|reg[18][22]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N16
\dp_inst|reg[22][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][22]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	combout => \dp_inst|reg[22][22]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N30
\dp_inst|reg[28][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[28][21]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N4
\dp_inst|reg[16][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[16][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[16][21]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N12
\dp_inst|reg[30][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[30][21]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N10
\dp_inst|reg[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[28][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N20
\dp_inst|reg[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[27][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N8
\dp_inst|reg[11][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[11][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N12
\dp_inst|reg[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[9][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N18
\dp_inst|reg[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[26][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N16
\dp_inst|reg[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[30][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N2
\dp_inst|reg[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[24][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N20
\dp_inst|reg[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[28][4]~feeder_combout\);

-- Location: LCCOMB_X1_Y13_N28
\cnt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cnt[0]~0_combout\ = !cnt(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => cnt(0),
	combout => \cnt[0]~0_combout\);

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3),
	combout => \KEY~combout\(3));

-- Location: LCFF_X1_Y13_N29
\cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_24~combout\,
	datain => \cnt[0]~0_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(0));

-- Location: CLKCTRL_G0
\clock_inst|clock_altclkctrl_6df_component|clkctrl1\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	ena => VCC,
	inclk => \clock_inst|clock_altclkctrl_6df_component|clkctrl1_INCLK_bus\,
	clkselect => \clock_inst|clock_altclkctrl_6df_component|clkctrl1_CLKSELECT_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\);

-- Location: LCCOMB_X18_Y15_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y15_N10
\KEY[3]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \KEY[3]~_wirecell_combout\ = !\KEY~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(3),
	combout => \KEY[3]~_wirecell_combout\);

-- Location: M4K_X17_Y15
\dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"11111111FFFF004A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "proc_q.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dp:dp_inst|bram:mem_inst|altsyncram:altsyncram_component|altsyncram_4fq1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 1,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	portadatain => \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dp_inst|mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y14_N28
\dp_inst|ir[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|ir[10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|ir[10]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N26
\curr_state.start~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \curr_state.start~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \curr_state.start~feeder_combout\);

-- Location: LCFF_X24_Y19_N27
\curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \curr_state.start~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.start~regout\);

-- Location: LCCOMB_X24_Y19_N8
\curr_state.s0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \curr_state.s0~0_combout\ = !\curr_state.start~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \curr_state.start~regout\,
	combout => \curr_state.s0~0_combout\);

-- Location: LCFF_X24_Y19_N9
\curr_state.s0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \curr_state.s0~0_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s0~regout\);

-- Location: LCFF_X24_Y19_N17
\curr_state.s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \curr_state.s0~regout\,
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s1~regout\);

-- Location: LCFF_X18_Y14_N29
\dp_inst|ir[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|ir[10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(10));

-- Location: LCFF_X18_Y14_N27
\dp_inst|ir[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(9));

-- Location: LCCOMB_X18_Y14_N24
\dp_inst|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~1_combout\ = (\dp_inst|Decoder0~0_combout\ & (!\dp_inst|ir\(10) & !\dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Decoder0~0_combout\,
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~1_combout\);

-- Location: LCFF_X19_Y19_N13
\dp_inst|reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][0]~regout\);

-- Location: LCFF_X19_Y19_N11
\dp_inst|reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][1]~regout\);

-- Location: LCFF_X19_Y19_N9
\dp_inst|reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][2]~regout\);

-- Location: LCFF_X21_Y18_N17
\dp_inst|reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][3]~regout\);

-- Location: LCCOMB_X1_Y19_N16
\Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\dp_inst|reg[0][2]~regout\ & (!\dp_inst|reg[0][1]~regout\ & (\dp_inst|reg[0][0]~regout\ $ (!\dp_inst|reg[0][3]~regout\)))) # (!\dp_inst|reg[0][2]~regout\ & (\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][1]~regout\ $ 
-- (!\dp_inst|reg[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X1_Y19_N10
\Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\dp_inst|reg[0][1]~regout\ & ((\dp_inst|reg[0][0]~regout\ & ((\dp_inst|reg[0][3]~regout\))) # (!\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][2]~regout\)))) # (!\dp_inst|reg[0][1]~regout\ & (\dp_inst|reg[0][2]~regout\ & 
-- (\dp_inst|reg[0][0]~regout\ $ (\dp_inst|reg[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X1_Y19_N28
\Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\dp_inst|reg[0][2]~regout\ & (\dp_inst|reg[0][3]~regout\ & ((\dp_inst|reg[0][1]~regout\) # (!\dp_inst|reg[0][0]~regout\)))) # (!\dp_inst|reg[0][2]~regout\ & (!\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][1]~regout\ & 
-- !\dp_inst|reg[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X1_Y19_N22
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\dp_inst|reg[0][1]~regout\ & ((\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][2]~regout\)) # (!\dp_inst|reg[0][0]~regout\ & (!\dp_inst|reg[0][2]~regout\ & \dp_inst|reg[0][3]~regout\)))) # (!\dp_inst|reg[0][1]~regout\ & 
-- (!\dp_inst|reg[0][3]~regout\ & (\dp_inst|reg[0][0]~regout\ $ (\dp_inst|reg[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X1_Y19_N24
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\dp_inst|reg[0][1]~regout\ & (\dp_inst|reg[0][0]~regout\ & ((!\dp_inst|reg[0][3]~regout\)))) # (!\dp_inst|reg[0][1]~regout\ & ((\dp_inst|reg[0][2]~regout\ & ((!\dp_inst|reg[0][3]~regout\))) # (!\dp_inst|reg[0][2]~regout\ & 
-- (\dp_inst|reg[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X1_Y19_N2
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][3]~regout\ $ (((\dp_inst|reg[0][1]~regout\) # (!\dp_inst|reg[0][2]~regout\))))) # (!\dp_inst|reg[0][0]~regout\ & (\dp_inst|reg[0][1]~regout\ & (!\dp_inst|reg[0][2]~regout\ & 
-- !\dp_inst|reg[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X1_Y19_N0
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\dp_inst|reg[0][0]~regout\ & ((\dp_inst|reg[0][3]~regout\) # (\dp_inst|reg[0][1]~regout\ $ (\dp_inst|reg[0][2]~regout\)))) # (!\dp_inst|reg[0][0]~regout\ & ((\dp_inst|reg[0][1]~regout\) # (\dp_inst|reg[0][2]~regout\ $ 
-- (\dp_inst|reg[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][0]~regout\,
	datab => \dp_inst|reg[0][1]~regout\,
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|reg[0][3]~regout\,
	combout => \Mux0~0_combout\);

-- Location: LCFF_X24_Y19_N23
\dp_inst|ir[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(8));

-- Location: LCFF_X24_Y19_N29
\dp_inst|ir[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(7));

-- Location: LCCOMB_X24_Y19_N0
\curr_state.s2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \curr_state.s2~feeder_combout\ = \curr_state.s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \curr_state.s1~regout\,
	combout => \curr_state.s2~feeder_combout\);

-- Location: LCFF_X24_Y19_N1
\curr_state.s2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \curr_state.s2~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s2~regout\);

-- Location: LCCOMB_X24_Y19_N28
\dp_inst|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~2_combout\ = (\dp_inst|ir\(6) & (!\dp_inst|ir\(8) & (!\dp_inst|ir\(7) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(6),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(7),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~2_combout\);

-- Location: LCCOMB_X18_Y14_N2
\dp_inst|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~3_combout\ = (!\dp_inst|ir\(9) & (\dp_inst|Decoder0~2_combout\ & !\dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~2_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~3_combout\);

-- Location: LCFF_X18_Y19_N17
\dp_inst|reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][2]~regout\);

-- Location: LCCOMB_X18_Y19_N28
\dp_inst|reg[1][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[1][0]~0_combout\ = !\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[1][0]~0_combout\);

-- Location: LCFF_X18_Y19_N29
\dp_inst|reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[1][0]~0_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][0]~regout\);

-- Location: LCFF_X18_Y19_N19
\dp_inst|reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][1]~regout\);

-- Location: LCFF_X21_Y18_N27
\dp_inst|reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][3]~regout\);

-- Location: LCCOMB_X18_Y19_N18
\Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\dp_inst|reg[1][2]~regout\ & (!\dp_inst|reg[1][1]~regout\ & (\dp_inst|reg[1][0]~regout\ $ (\dp_inst|reg[1][3]~regout\)))) # (!\dp_inst|reg[1][2]~regout\ & (!\dp_inst|reg[1][0]~regout\ & (\dp_inst|reg[1][1]~regout\ $ 
-- (!\dp_inst|reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][0]~regout\,
	datac => \dp_inst|reg[1][1]~regout\,
	datad => \dp_inst|reg[1][3]~regout\,
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X18_Y19_N16
\Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\dp_inst|reg[1][3]~regout\ & ((\dp_inst|reg[1][0]~regout\ & ((\dp_inst|reg[1][2]~regout\))) # (!\dp_inst|reg[1][0]~regout\ & (\dp_inst|reg[1][1]~regout\)))) # (!\dp_inst|reg[1][3]~regout\ & (\dp_inst|reg[1][2]~regout\ & 
-- (\dp_inst|reg[1][1]~regout\ $ (!\dp_inst|reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][3]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][2]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X18_Y19_N14
\Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\dp_inst|reg[1][2]~regout\ & (\dp_inst|reg[1][3]~regout\ & ((\dp_inst|reg[1][1]~regout\) # (\dp_inst|reg[1][0]~regout\)))) # (!\dp_inst|reg[1][2]~regout\ & (\dp_inst|reg[1][1]~regout\ & (!\dp_inst|reg[1][3]~regout\ & 
-- \dp_inst|reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\dp_inst|reg[1][1]~regout\ & ((\dp_inst|reg[1][2]~regout\ & ((!\dp_inst|reg[1][0]~regout\))) # (!\dp_inst|reg[1][2]~regout\ & (\dp_inst|reg[1][3]~regout\ & \dp_inst|reg[1][0]~regout\)))) # (!\dp_inst|reg[1][1]~regout\ & 
-- (!\dp_inst|reg[1][3]~regout\ & (\dp_inst|reg[1][2]~regout\ $ (!\dp_inst|reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X18_Y19_N22
\Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\dp_inst|reg[1][1]~regout\ & (((!\dp_inst|reg[1][3]~regout\ & !\dp_inst|reg[1][0]~regout\)))) # (!\dp_inst|reg[1][1]~regout\ & ((\dp_inst|reg[1][2]~regout\ & (!\dp_inst|reg[1][3]~regout\)) # (!\dp_inst|reg[1][2]~regout\ & 
-- ((!\dp_inst|reg[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X18_Y19_N8
\Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\dp_inst|reg[1][2]~regout\ & (!\dp_inst|reg[1][0]~regout\ & (\dp_inst|reg[1][1]~regout\ $ (\dp_inst|reg[1][3]~regout\)))) # (!\dp_inst|reg[1][2]~regout\ & (!\dp_inst|reg[1][3]~regout\ & ((\dp_inst|reg[1][1]~regout\) # 
-- (!\dp_inst|reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X18_Y19_N26
\Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\dp_inst|reg[1][0]~regout\ & ((\dp_inst|reg[1][1]~regout\) # (\dp_inst|reg[1][2]~regout\ $ (\dp_inst|reg[1][3]~regout\)))) # (!\dp_inst|reg[1][0]~regout\ & ((\dp_inst|reg[1][3]~regout\) # (\dp_inst|reg[1][2]~regout\ $ 
-- (\dp_inst|reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\dp_inst|reg[2][1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[2][1]~1_combout\ = !\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[2][1]~1_combout\);

-- Location: LCFF_X24_Y19_N3
\dp_inst|ir[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(6));

-- Location: LCCOMB_X24_Y19_N14
\dp_inst|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~4_combout\ = (\dp_inst|ir\(7) & (!\dp_inst|ir\(8) & (!\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~4_combout\);

-- Location: LCCOMB_X21_Y12_N8
\dp_inst|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~5_combout\ = (!\dp_inst|ir\(10) & (!\dp_inst|ir\(9) & \dp_inst|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~4_combout\,
	combout => \dp_inst|Decoder0~5_combout\);

-- Location: LCFF_X16_Y19_N13
\dp_inst|reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[2][1]~1_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][1]~regout\);

-- Location: LCFF_X23_Y18_N1
\dp_inst|reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][2]~regout\);

-- Location: LCFF_X25_Y18_N27
\dp_inst|reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][3]~regout\);

-- Location: LCFF_X25_Y18_N25
\dp_inst|reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][0]~regout\);

-- Location: LCCOMB_X25_Y18_N26
\Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\dp_inst|reg[2][2]~regout\ & (\dp_inst|reg[2][1]~regout\ & (\dp_inst|reg[2][3]~regout\ $ (!\dp_inst|reg[2][0]~regout\)))) # (!\dp_inst|reg[2][2]~regout\ & (\dp_inst|reg[2][0]~regout\ & (\dp_inst|reg[2][1]~regout\ $ 
-- (\dp_inst|reg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][1]~regout\,
	datab => \dp_inst|reg[2][2]~regout\,
	datac => \dp_inst|reg[2][3]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X19_Y19_N18
\Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\dp_inst|reg[2][3]~regout\ & ((\dp_inst|reg[2][0]~regout\ & (!\dp_inst|reg[2][1]~regout\)) # (!\dp_inst|reg[2][0]~regout\ & ((\dp_inst|reg[2][2]~regout\))))) # (!\dp_inst|reg[2][3]~regout\ & (\dp_inst|reg[2][2]~regout\ & 
-- (\dp_inst|reg[2][1]~regout\ $ (!\dp_inst|reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|reg[2][1]~regout\,
	datac => \dp_inst|reg[2][2]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X19_Y19_N28
\Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\dp_inst|reg[2][3]~regout\ & (\dp_inst|reg[2][2]~regout\ & ((!\dp_inst|reg[2][0]~regout\) # (!\dp_inst|reg[2][1]~regout\)))) # (!\dp_inst|reg[2][3]~regout\ & (!\dp_inst|reg[2][1]~regout\ & (!\dp_inst|reg[2][2]~regout\ & 
-- !\dp_inst|reg[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|reg[2][1]~regout\,
	datac => \dp_inst|reg[2][2]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X19_Y19_N2
\Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\dp_inst|reg[2][1]~regout\ & (!\dp_inst|reg[2][3]~regout\ & (\dp_inst|reg[2][2]~regout\ $ (\dp_inst|reg[2][0]~regout\)))) # (!\dp_inst|reg[2][1]~regout\ & ((\dp_inst|reg[2][2]~regout\ & ((\dp_inst|reg[2][0]~regout\))) # 
-- (!\dp_inst|reg[2][2]~regout\ & (\dp_inst|reg[2][3]~regout\ & !\dp_inst|reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|reg[2][1]~regout\,
	datac => \dp_inst|reg[2][2]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X19_Y19_N4
\Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\dp_inst|reg[2][1]~regout\ & ((\dp_inst|reg[2][2]~regout\ & (!\dp_inst|reg[2][3]~regout\)) # (!\dp_inst|reg[2][2]~regout\ & ((\dp_inst|reg[2][0]~regout\))))) # (!\dp_inst|reg[2][1]~regout\ & (!\dp_inst|reg[2][3]~regout\ & 
-- ((\dp_inst|reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|reg[2][1]~regout\,
	datac => \dp_inst|reg[2][2]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X19_Y19_N22
\Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\dp_inst|reg[2][1]~regout\ & (\dp_inst|reg[2][0]~regout\ & (\dp_inst|reg[2][3]~regout\ $ (!\dp_inst|reg[2][2]~regout\)))) # (!\dp_inst|reg[2][1]~regout\ & (!\dp_inst|reg[2][3]~regout\ & ((\dp_inst|reg[2][0]~regout\) # 
-- (!\dp_inst|reg[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][3]~regout\,
	datab => \dp_inst|reg[2][1]~regout\,
	datac => \dp_inst|reg[2][2]~regout\,
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X25_Y18_N28
\Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\dp_inst|reg[2][0]~regout\ & ((\dp_inst|reg[2][3]~regout\) # (\dp_inst|reg[2][2]~regout\ $ (!\dp_inst|reg[2][1]~regout\)))) # (!\dp_inst|reg[2][0]~regout\ & ((\dp_inst|reg[2][2]~regout\ $ (\dp_inst|reg[2][3]~regout\)) # 
-- (!\dp_inst|reg[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][0]~regout\,
	datab => \dp_inst|reg[2][2]~regout\,
	datac => \dp_inst|reg[2][1]~regout\,
	datad => \dp_inst|reg[2][3]~regout\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\dp_inst|reg[3][1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][1]~3_combout\ = !\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[3][1]~3_combout\);

-- Location: LCCOMB_X24_Y19_N4
\dp_inst|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~6_combout\ = (\dp_inst|ir\(7) & (!\dp_inst|ir\(8) & (\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~6_combout\);

-- Location: LCCOMB_X21_Y12_N10
\dp_inst|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~7_combout\ = (!\dp_inst|ir\(10) & (!\dp_inst|ir\(9) & \dp_inst|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~6_combout\,
	combout => \dp_inst|Decoder0~7_combout\);

-- Location: LCFF_X16_Y19_N15
\dp_inst|reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][1]~3_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][1]~regout\);

-- Location: LCCOMB_X22_Y19_N4
\dp_inst|reg[3][0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][0]~2_combout\ = !\dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[3][0]~2_combout\);

-- Location: LCFF_X22_Y19_N5
\dp_inst|reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][0]~2_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][0]~regout\);

-- Location: LCFF_X22_Y18_N1
\dp_inst|reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][2]~regout\);

-- Location: LCFF_X22_Y18_N7
\dp_inst|reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][3]~regout\);

-- Location: LCCOMB_X22_Y18_N0
\Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\dp_inst|reg[3][2]~regout\ & (\dp_inst|reg[3][1]~regout\ & (\dp_inst|reg[3][0]~regout\ $ (\dp_inst|reg[3][3]~regout\)))) # (!\dp_inst|reg[3][2]~regout\ & (!\dp_inst|reg[3][0]~regout\ & (\dp_inst|reg[3][1]~regout\ $ 
-- (\dp_inst|reg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][1]~regout\,
	datab => \dp_inst|reg[3][0]~regout\,
	datac => \dp_inst|reg[3][2]~regout\,
	datad => \dp_inst|reg[3][3]~regout\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X22_Y18_N6
\Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\dp_inst|reg[3][1]~regout\ & (\dp_inst|reg[3][2]~regout\ & (\dp_inst|reg[3][0]~regout\ $ (!\dp_inst|reg[3][3]~regout\)))) # (!\dp_inst|reg[3][1]~regout\ & ((\dp_inst|reg[3][0]~regout\ & ((\dp_inst|reg[3][2]~regout\))) # 
-- (!\dp_inst|reg[3][0]~regout\ & (\dp_inst|reg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][1]~regout\,
	datab => \dp_inst|reg[3][0]~regout\,
	datac => \dp_inst|reg[3][3]~regout\,
	datad => \dp_inst|reg[3][2]~regout\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\dp_inst|reg[3][3]~regout\ & (\dp_inst|reg[3][2]~regout\ & ((\dp_inst|reg[3][0]~regout\) # (!\dp_inst|reg[3][1]~regout\)))) # (!\dp_inst|reg[3][3]~regout\ & (!\dp_inst|reg[3][2]~regout\ & (!\dp_inst|reg[3][1]~regout\ & 
-- \dp_inst|reg[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][3]~regout\,
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[3][1]~regout\,
	datad => \dp_inst|reg[3][0]~regout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\dp_inst|reg[3][1]~regout\ & (!\dp_inst|reg[3][3]~regout\ & (\dp_inst|reg[3][2]~regout\ $ (!\dp_inst|reg[3][0]~regout\)))) # (!\dp_inst|reg[3][1]~regout\ & ((\dp_inst|reg[3][2]~regout\ & ((!\dp_inst|reg[3][0]~regout\))) # 
-- (!\dp_inst|reg[3][2]~regout\ & (\dp_inst|reg[3][3]~regout\ & \dp_inst|reg[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][3]~regout\,
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[3][1]~regout\,
	datad => \dp_inst|reg[3][0]~regout\,
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X22_Y18_N20
\Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\dp_inst|reg[3][1]~regout\ & ((\dp_inst|reg[3][2]~regout\ & (!\dp_inst|reg[3][3]~regout\)) # (!\dp_inst|reg[3][2]~regout\ & ((!\dp_inst|reg[3][0]~regout\))))) # (!\dp_inst|reg[3][1]~regout\ & (!\dp_inst|reg[3][3]~regout\ & 
-- ((!\dp_inst|reg[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][3]~regout\,
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[3][1]~regout\,
	datad => \dp_inst|reg[3][0]~regout\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X22_Y18_N26
\Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\dp_inst|reg[3][2]~regout\ & (!\dp_inst|reg[3][0]~regout\ & (\dp_inst|reg[3][3]~regout\ $ (!\dp_inst|reg[3][1]~regout\)))) # (!\dp_inst|reg[3][2]~regout\ & (!\dp_inst|reg[3][3]~regout\ & ((!\dp_inst|reg[3][0]~regout\) # 
-- (!\dp_inst|reg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][3]~regout\,
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[3][1]~regout\,
	datad => \dp_inst|reg[3][0]~regout\,
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X22_Y18_N24
\Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\dp_inst|reg[3][0]~regout\ & ((\dp_inst|reg[3][3]~regout\ $ (\dp_inst|reg[3][2]~regout\)) # (!\dp_inst|reg[3][1]~regout\))) # (!\dp_inst|reg[3][0]~regout\ & ((\dp_inst|reg[3][3]~regout\) # (\dp_inst|reg[3][2]~regout\ $ 
-- (!\dp_inst|reg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][3]~regout\,
	datab => \dp_inst|reg[3][2]~regout\,
	datac => \dp_inst|reg[3][1]~regout\,
	datad => \dp_inst|reg[3][0]~regout\,
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X49_Y10_N0
\LEDR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~7_combout\ = (\curr_state.s0~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \curr_state.start~regout\,
	datad => \curr_state.s0~regout\,
	combout => \LEDR~7_combout\);

-- Location: LCCOMB_X24_Y19_N10
\LEDR~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~8_combout\ = (\curr_state.s1~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \curr_state.s1~regout\,
	datad => \curr_state.start~regout\,
	combout => \LEDR~8_combout\);

-- Location: LCCOMB_X27_Y4_N12
\LEDR~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~9_combout\ = (\curr_state.s2~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \curr_state.s2~regout\,
	datad => \curr_state.start~regout\,
	combout => \LEDR~9_combout\);

-- Location: LCFF_X23_Y13_N27
\curr_state.s3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \curr_state.s2~regout\,
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s3~regout\);

-- Location: LCCOMB_X23_Y13_N28
\LEDR~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~10_combout\ = (\curr_state.s3~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \curr_state.start~regout\,
	datab => \curr_state.s3~regout\,
	combout => \LEDR~10_combout\);

-- Location: LCFF_X20_Y12_N25
\dp_inst|reg[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][31]~regout\);

-- Location: LCFF_X20_Y17_N29
\dp_inst|ir[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(17));

-- Location: LCFF_X20_Y17_N23
\dp_inst|ir[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(16));

-- Location: LCFF_X19_Y15_N5
\dp_inst|reg[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][31]~regout\);

-- Location: LCFF_X19_Y15_N19
\dp_inst|reg[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][31]~regout\);

-- Location: LCCOMB_X19_Y15_N4
\dp_inst|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~14_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[1][31]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[0][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][31]~regout\,
	datad => \dp_inst|reg[0][31]~regout\,
	combout => \dp_inst|Mux32~14_combout\);

-- Location: LCCOMB_X20_Y13_N14
\dp_inst|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux32~14_combout\ & (\dp_inst|reg[3][31]~regout\)) # (!\dp_inst|Mux32~14_combout\ & ((\dp_inst|reg[2][31]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][31]~regout\,
	datab => \dp_inst|reg[2][31]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux32~14_combout\,
	combout => \dp_inst|Mux32~15_combout\);

-- Location: LCFF_X26_Y14_N7
\dp_inst|ir[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(19));

-- Location: LCCOMB_X24_Y19_N22
\dp_inst|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~24_combout\ = (\dp_inst|ir\(6) & (\dp_inst|ir\(7) & (\dp_inst|ir\(8) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(6),
	datab => \dp_inst|ir\(7),
	datac => \dp_inst|ir\(8),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~24_combout\);

-- Location: LCCOMB_X23_Y16_N0
\dp_inst|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~35_combout\ = (!\dp_inst|ir\(9) & (!\dp_inst|ir\(10) & \dp_inst|Decoder0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|Decoder0~24_combout\,
	combout => \dp_inst|Decoder0~35_combout\);

-- Location: LCFF_X20_Y18_N15
\dp_inst|reg[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][31]~regout\);

-- Location: LCCOMB_X27_Y15_N2
\dp_inst|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~32_combout\ = (\dp_inst|Decoder0~14_combout\ & (!\dp_inst|ir\(10) & !\dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Decoder0~14_combout\,
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~32_combout\);

-- Location: LCFF_X20_Y18_N13
\dp_inst|reg[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][31]~regout\);

-- Location: LCCOMB_X23_Y16_N14
\dp_inst|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~34_combout\ = (\dp_inst|Decoder0~18_combout\ & (!\dp_inst|ir\(10) & !\dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Decoder0~18_combout\,
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~34_combout\);

-- Location: LCFF_X19_Y18_N31
\dp_inst|reg[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][31]~regout\);

-- Location: LCCOMB_X24_Y19_N30
\dp_inst|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~8_combout\ = (\dp_inst|ir\(7) & (\dp_inst|ir\(8) & (!\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~8_combout\);

-- Location: LCCOMB_X18_Y14_N12
\dp_inst|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~33_combout\ = (!\dp_inst|ir\(9) & (\dp_inst|Decoder0~8_combout\ & !\dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~8_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~33_combout\);

-- Location: LCFF_X19_Y18_N13
\dp_inst|reg[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][31]~regout\);

-- Location: LCCOMB_X19_Y18_N12
\dp_inst|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[6][31]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][31]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[4][31]~regout\,
	datac => \dp_inst|reg[6][31]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux32~12_combout\);

-- Location: LCCOMB_X20_Y18_N12
\dp_inst|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux32~12_combout\ & (\dp_inst|reg[7][31]~regout\)) # (!\dp_inst|Mux32~12_combout\ & ((\dp_inst|reg[5][31]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[7][31]~regout\,
	datac => \dp_inst|reg[5][31]~regout\,
	datad => \dp_inst|Mux32~12_combout\,
	combout => \dp_inst|Mux32~13_combout\);

-- Location: LCCOMB_X19_Y13_N26
\dp_inst|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19)) # (\dp_inst|Mux32~13_combout\)))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux32~15_combout\ & (!\dp_inst|ir\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux32~15_combout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux32~13_combout\,
	combout => \dp_inst|Mux32~16_combout\);

-- Location: LCCOMB_X16_Y11_N12
\dp_inst|reg[10][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[10][31]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N2
\dp_inst|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~28_combout\ = (!\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~4_combout\,
	combout => \dp_inst|Decoder0~28_combout\);

-- Location: LCFF_X16_Y11_N13
\dp_inst|reg[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][31]~regout\);

-- Location: LCCOMB_X18_Y11_N4
\dp_inst|reg[11][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[11][31]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N16
\dp_inst|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~31_combout\ = (!\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~6_combout\,
	combout => \dp_inst|Decoder0~31_combout\);

-- Location: LCFF_X18_Y11_N5
\dp_inst|reg[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][31]~regout\);

-- Location: LCCOMB_X18_Y14_N20
\dp_inst|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~29_combout\ = (\dp_inst|ir\(9) & (\dp_inst|Decoder0~2_combout\ & !\dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~2_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~29_combout\);

-- Location: LCFF_X19_Y11_N9
\dp_inst|reg[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][31]~regout\);

-- Location: LCCOMB_X18_Y14_N18
\dp_inst|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~30_combout\ = (\dp_inst|Decoder0~0_combout\ & (!\dp_inst|ir\(10) & \dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Decoder0~0_combout\,
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~30_combout\);

-- Location: LCFF_X19_Y11_N19
\dp_inst|reg[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][31]~regout\);

-- Location: LCCOMB_X19_Y11_N18
\dp_inst|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][31]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[9][31]~regout\,
	datac => \dp_inst|reg[8][31]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux32~10_combout\);

-- Location: LCCOMB_X18_Y11_N22
\dp_inst|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux32~10_combout\ & ((\dp_inst|reg[11][31]~regout\))) # (!\dp_inst|Mux32~10_combout\ & (\dp_inst|reg[10][31]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[10][31]~regout\,
	datac => \dp_inst|reg[11][31]~regout\,
	datad => \dp_inst|Mux32~10_combout\,
	combout => \dp_inst|Mux32~11_combout\);

-- Location: LCCOMB_X19_Y13_N0
\dp_inst|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~19_combout\ = (\dp_inst|Mux32~16_combout\ & ((\dp_inst|Mux32~18_combout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux32~16_combout\ & (((\dp_inst|ir\(19) & \dp_inst|Mux32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux32~18_combout\,
	datab => \dp_inst|Mux32~16_combout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux32~11_combout\,
	combout => \dp_inst|Mux32~19_combout\);

-- Location: LCCOMB_X27_Y15_N10
\dp_inst|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~27_combout\ = (\dp_inst|Decoder0~24_combout\ & (\dp_inst|ir\(10) & \dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Decoder0~24_combout\,
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~27_combout\);

-- Location: LCFF_X29_Y11_N27
\dp_inst|reg[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][31]~regout\);

-- Location: LCCOMB_X27_Y15_N18
\dp_inst|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~23_combout\ = (\dp_inst|ir\(9) & (\dp_inst|Decoder0~6_combout\ & \dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|Decoder0~6_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~23_combout\);

-- Location: LCFF_X29_Y11_N25
\dp_inst|reg[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][31]~regout\);

-- Location: LCCOMB_X30_Y11_N8
\dp_inst|reg[23][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[23][31]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N12
\dp_inst|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~25_combout\ = (!\dp_inst|ir\(9) & (\dp_inst|ir\(10) & \dp_inst|Decoder0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|Decoder0~24_combout\,
	combout => \dp_inst|Decoder0~25_combout\);

-- Location: LCFF_X30_Y11_N9
\dp_inst|reg[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][31]~regout\);

-- Location: LCFF_X26_Y14_N29
\dp_inst|ir[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(18));

-- Location: LCCOMB_X30_Y11_N4
\dp_inst|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[23][31]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][31]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][31]~regout\,
	datab => \dp_inst|reg[23][31]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux32~7_combout\);

-- Location: LCCOMB_X29_Y11_N24
\dp_inst|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux32~7_combout\ & (\dp_inst|reg[31][31]~regout\)) # (!\dp_inst|Mux32~7_combout\ & ((\dp_inst|reg[27][31]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[31][31]~regout\,
	datac => \dp_inst|reg[27][31]~regout\,
	datad => \dp_inst|Mux32~7_combout\,
	combout => \dp_inst|Mux32~8_combout\);

-- Location: LCCOMB_X23_Y16_N24
\dp_inst|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~9_combout\ = (!\dp_inst|ir\(9) & (\dp_inst|ir\(10) & \dp_inst|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|Decoder0~8_combout\,
	combout => \dp_inst|Decoder0~9_combout\);

-- Location: LCFF_X26_Y10_N9
\dp_inst|reg[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][31]~regout\);

-- Location: LCCOMB_X29_Y12_N28
\dp_inst|reg[26][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][31]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	combout => \dp_inst|reg[26][31]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N26
\dp_inst|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~10_combout\ = (\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~4_combout\,
	combout => \dp_inst|Decoder0~10_combout\);

-- Location: LCFF_X29_Y12_N29
\dp_inst|reg[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][31]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][31]~regout\);

-- Location: LCCOMB_X21_Y12_N28
\dp_inst|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~11_combout\ = (\dp_inst|ir\(10) & (!\dp_inst|ir\(9) & \dp_inst|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~4_combout\,
	combout => \dp_inst|Decoder0~11_combout\);

-- Location: LCFF_X26_Y10_N23
\dp_inst|reg[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][31]~regout\);

-- Location: LCCOMB_X29_Y12_N22
\dp_inst|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~0_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[26][31]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[18][31]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[26][31]~regout\,
	datac => \dp_inst|reg[18][31]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux32~0_combout\);

-- Location: LCCOMB_X30_Y12_N26
\dp_inst|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux32~0_combout\ & (\dp_inst|reg[30][31]~regout\)) # (!\dp_inst|Mux32~0_combout\ & ((\dp_inst|reg[22][31]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][31]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][31]~regout\,
	datad => \dp_inst|Mux32~0_combout\,
	combout => \dp_inst|Mux32~1_combout\);

-- Location: LCCOMB_X24_Y19_N24
\dp_inst|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~0_combout\ = (!\dp_inst|ir\(7) & (!\dp_inst|ir\(8) & (!\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y16_N26
\dp_inst|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~21_combout\ = (\dp_inst|ir\(10) & (\dp_inst|Decoder0~0_combout\ & !\dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(10),
	datac => \dp_inst|Decoder0~0_combout\,
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~21_combout\);

-- Location: LCFF_X26_Y13_N13
\dp_inst|reg[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][31]~regout\);

-- Location: LCCOMB_X25_Y16_N30
\dp_inst|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~4_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[24][31]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[16][31]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][31]~regout\,
	datab => \dp_inst|reg[16][31]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux32~4_combout\);

-- Location: LCCOMB_X24_Y19_N6
\dp_inst|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~18_combout\ = (!\dp_inst|ir\(7) & (\dp_inst|ir\(8) & (!\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~18_combout\);

-- Location: LCCOMB_X27_Y15_N4
\dp_inst|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~19_combout\ = (\dp_inst|ir\(10) & (\dp_inst|Decoder0~18_combout\ & !\dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|Decoder0~18_combout\,
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~19_combout\);

-- Location: LCFF_X27_Y15_N25
\dp_inst|reg[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][31]~regout\);

-- Location: LCCOMB_X27_Y15_N8
\dp_inst|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~5_combout\ = (\dp_inst|Mux32~4_combout\ & ((\dp_inst|reg[28][31]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux32~4_combout\ & (((\dp_inst|reg[20][31]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][31]~regout\,
	datab => \dp_inst|Mux32~4_combout\,
	datac => \dp_inst|reg[20][31]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux32~5_combout\);

-- Location: LCCOMB_X24_Y19_N12
\dp_inst|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~14_combout\ = (!\dp_inst|ir\(7) & (\dp_inst|ir\(8) & (\dp_inst|ir\(6) & \curr_state.s2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(7),
	datab => \dp_inst|ir\(8),
	datac => \dp_inst|ir\(6),
	datad => \curr_state.s2~regout\,
	combout => \dp_inst|Decoder0~14_combout\);

-- Location: LCCOMB_X29_Y15_N8
\dp_inst|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~17_combout\ = (\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~14_combout\,
	combout => \dp_inst|Decoder0~17_combout\);

-- Location: LCFF_X29_Y15_N23
\dp_inst|reg[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][31]~regout\);

-- Location: LCCOMB_X29_Y15_N10
\dp_inst|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~16_combout\ = (\dp_inst|ir\(10) & (!\dp_inst|ir\(9) & \dp_inst|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~2_combout\,
	combout => \dp_inst|Decoder0~16_combout\);

-- Location: LCFF_X25_Y12_N19
\dp_inst|reg[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][31]~regout\);

-- Location: LCCOMB_X29_Y15_N4
\dp_inst|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~15_combout\ = (\dp_inst|ir\(10) & (!\dp_inst|ir\(9) & \dp_inst|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~14_combout\,
	combout => \dp_inst|Decoder0~15_combout\);

-- Location: LCFF_X25_Y12_N1
\dp_inst|reg[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(31),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][31]~regout\);

-- Location: LCCOMB_X25_Y12_N0
\dp_inst|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][31]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][31]~regout\,
	datac => \dp_inst|reg[21][31]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux32~2_combout\);

-- Location: LCCOMB_X29_Y15_N22
\dp_inst|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux32~2_combout\ & ((\dp_inst|reg[29][31]~regout\))) # (!\dp_inst|Mux32~2_combout\ & (\dp_inst|reg[25][31]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][31]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[29][31]~regout\,
	datad => \dp_inst|Mux32~2_combout\,
	combout => \dp_inst|Mux32~3_combout\);

-- Location: LCCOMB_X27_Y15_N6
\dp_inst|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux32~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux32~5_combout\,
	datad => \dp_inst|Mux32~3_combout\,
	combout => \dp_inst|Mux32~6_combout\);

-- Location: LCCOMB_X19_Y13_N28
\dp_inst|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux32~6_combout\ & (\dp_inst|Mux32~8_combout\)) # (!\dp_inst|Mux32~6_combout\ & ((\dp_inst|Mux32~1_combout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux32~8_combout\,
	datac => \dp_inst|Mux32~1_combout\,
	datad => \dp_inst|Mux32~6_combout\,
	combout => \dp_inst|Mux32~9_combout\);

-- Location: LCCOMB_X19_Y13_N22
\dp_inst|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux32~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux32~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datab => \dp_inst|Mux32~19_combout\,
	datad => \dp_inst|Mux32~9_combout\,
	combout => \dp_inst|Mux32~20_combout\);

-- Location: LCFF_X26_Y14_N1
\dp_inst|ir[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(13));

-- Location: LCCOMB_X20_Y15_N24
\dp_inst|ir[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|ir[12]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	combout => \dp_inst|ir[12]~feeder_combout\);

-- Location: LCFF_X20_Y15_N25
\dp_inst|ir[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|ir[12]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(12));

-- Location: LCCOMB_X16_Y13_N14
\dp_inst|reg[15][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[15][30]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N30
\dp_inst|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~39_combout\ = (\dp_inst|ir\(9) & (!\dp_inst|ir\(10) & \dp_inst|Decoder0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|Decoder0~24_combout\,
	combout => \dp_inst|Decoder0~39_combout\);

-- Location: LCFF_X16_Y13_N15
\dp_inst|reg[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][30]~regout\);

-- Location: LCCOMB_X29_Y15_N20
\dp_inst|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~36_combout\ = (!\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~14_combout\,
	combout => \dp_inst|Decoder0~36_combout\);

-- Location: LCFF_X15_Y13_N15
\dp_inst|reg[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][30]~regout\);

-- Location: LCCOMB_X27_Y15_N26
\dp_inst|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~38_combout\ = (\dp_inst|ir\(9) & (\dp_inst|Decoder0~18_combout\ & !\dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~18_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~38_combout\);

-- Location: LCFF_X15_Y13_N21
\dp_inst|reg[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][30]~regout\);

-- Location: LCFF_X20_Y15_N31
\dp_inst|ir[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(11));

-- Location: LCCOMB_X15_Y13_N20
\dp_inst|mux_b[30]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~38_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][30]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[13][30]~regout\,
	datac => \dp_inst|reg[12][30]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[30]~38_combout\);

-- Location: LCCOMB_X15_Y13_N16
\dp_inst|mux_b[30]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~39_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[30]~38_combout\ & ((\dp_inst|reg[15][30]~regout\))) # (!\dp_inst|mux_b[30]~38_combout\ & (\dp_inst|reg[14][30]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[30]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][30]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[15][30]~regout\,
	datad => \dp_inst|mux_b[30]~38_combout\,
	combout => \dp_inst|mux_b[30]~39_combout\);

-- Location: LCFF_X18_Y17_N7
\dp_inst|reg[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][30]~regout\);

-- Location: LCFF_X18_Y17_N5
\dp_inst|reg[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][30]~regout\);

-- Location: LCFF_X19_Y17_N19
\dp_inst|reg[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][30]~regout\);

-- Location: LCCOMB_X19_Y17_N18
\dp_inst|mux_b[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~31_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][30]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[5][30]~regout\,
	datac => \dp_inst|reg[4][30]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[30]~31_combout\);

-- Location: LCCOMB_X18_Y17_N6
\dp_inst|mux_b[30]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~32_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[30]~31_combout\ & ((\dp_inst|reg[7][30]~regout\))) # (!\dp_inst|mux_b[30]~31_combout\ & (\dp_inst|reg[6][30]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[30]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][30]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[7][30]~regout\,
	datad => \dp_inst|mux_b[30]~31_combout\,
	combout => \dp_inst|mux_b[30]~32_combout\);

-- Location: LCCOMB_X22_Y12_N14
\dp_inst|mux_b[30]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~40_combout\ = (\dp_inst|mux_b[30]~37_combout\ & (((\dp_inst|mux_b[30]~39_combout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[30]~37_combout\ & (\dp_inst|ir\(13) & ((\dp_inst|mux_b[30]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[30]~37_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[30]~39_combout\,
	datad => \dp_inst|mux_b[30]~32_combout\,
	combout => \dp_inst|mux_b[30]~40_combout\);

-- Location: LCFF_X26_Y14_N15
\dp_inst|ir[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(14));

-- Location: LCFF_X24_Y19_N11
\dp_inst|ir[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(15));

-- Location: LCCOMB_X24_Y19_N18
\dp_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Equal0~0_combout\ = (!\dp_inst|ir\(13) & (!\dp_inst|ir\(12) & (!\dp_inst|ir\(14) & !\dp_inst|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(15),
	combout => \dp_inst|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\dp_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Equal0~1_combout\ = (!\dp_inst|ir\(11) & \dp_inst|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|Equal0~0_combout\,
	combout => \dp_inst|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y15_N24
\dp_inst|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~22_combout\ = (\dp_inst|ir\(10) & (\dp_inst|Decoder0~18_combout\ & \dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|Decoder0~18_combout\,
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~22_combout\);

-- Location: LCFF_X26_Y18_N3
\dp_inst|reg[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][30]~regout\);

-- Location: LCFF_X26_Y13_N31
\dp_inst|reg[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][30]~regout\);

-- Location: LCCOMB_X26_Y13_N30
\dp_inst|mux_b[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~25_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[20][30]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][30]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][30]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[30]~25_combout\);

-- Location: LCCOMB_X26_Y18_N6
\dp_inst|mux_b[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~26_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[30]~25_combout\ & ((\dp_inst|reg[28][30]~regout\))) # (!\dp_inst|mux_b[30]~25_combout\ & (\dp_inst|reg[24][30]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[30]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][30]~regout\,
	datab => \dp_inst|reg[28][30]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[30]~25_combout\,
	combout => \dp_inst|mux_b[30]~26_combout\);

-- Location: LCCOMB_X31_Y12_N16
\dp_inst|reg[26][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][30]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	combout => \dp_inst|reg[26][30]~feeder_combout\);

-- Location: LCFF_X31_Y12_N17
\dp_inst|reg[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][30]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][30]~regout\);

-- Location: LCCOMB_X18_Y14_N22
\dp_inst|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~12_combout\ = (\dp_inst|ir\(9) & (\dp_inst|Decoder0~8_combout\ & \dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~8_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~12_combout\);

-- Location: LCFF_X30_Y12_N9
\dp_inst|reg[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][30]~regout\);

-- Location: LCCOMB_X29_Y12_N8
\dp_inst|mux_b[30]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~24_combout\ = (\dp_inst|mux_b[30]~23_combout\ & (((\dp_inst|reg[30][30]~regout\) # (!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[30]~23_combout\ & (\dp_inst|reg[26][30]~regout\ & ((\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[30]~23_combout\,
	datab => \dp_inst|reg[26][30]~regout\,
	datac => \dp_inst|reg[30][30]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[30]~24_combout\);

-- Location: LCCOMB_X22_Y12_N20
\dp_inst|mux_b[30]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~27_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[30]~24_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|mux_b[30]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[30]~26_combout\,
	datad => \dp_inst|mux_b[30]~24_combout\,
	combout => \dp_inst|mux_b[30]~27_combout\);

-- Location: LCFF_X30_Y16_N5
\dp_inst|reg[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][30]~regout\);

-- Location: LCFF_X30_Y13_N9
\dp_inst|reg[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(30),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][30]~regout\);

-- Location: LCCOMB_X30_Y16_N4
\dp_inst|mux_b[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~29_combout\ = (\dp_inst|mux_b[30]~28_combout\ & (((\dp_inst|reg[31][30]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[30]~28_combout\ & (\dp_inst|ir\(13) & (\dp_inst|reg[23][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[30]~28_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[23][30]~regout\,
	datad => \dp_inst|reg[31][30]~regout\,
	combout => \dp_inst|mux_b[30]~29_combout\);

-- Location: LCCOMB_X22_Y12_N26
\dp_inst|mux_b[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~30_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[30]~27_combout\ & ((\dp_inst|mux_b[30]~29_combout\))) # (!\dp_inst|mux_b[30]~27_combout\ & (\dp_inst|mux_b[30]~22_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[30]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[30]~22_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[30]~27_combout\,
	datad => \dp_inst|mux_b[30]~29_combout\,
	combout => \dp_inst|mux_b[30]~30_combout\);

-- Location: LCCOMB_X22_Y12_N0
\dp_inst|mux_b[30]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[30]~41_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[30]~30_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[30]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[30]~40_combout\,
	datac => \dp_inst|Equal0~1_combout\,
	datad => \dp_inst|mux_b[30]~30_combout\,
	combout => \dp_inst|mux_b[30]~41_combout\);

-- Location: LCFF_X15_Y13_N27
\dp_inst|reg[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][29]~regout\);

-- Location: LCFF_X15_Y13_N9
\dp_inst|reg[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][29]~regout\);

-- Location: LCCOMB_X18_Y14_N14
\dp_inst|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~37_combout\ = (\dp_inst|ir\(9) & (\dp_inst|Decoder0~8_combout\ & !\dp_inst|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(9),
	datac => \dp_inst|Decoder0~8_combout\,
	datad => \dp_inst|ir\(10),
	combout => \dp_inst|Decoder0~37_combout\);

-- Location: LCFF_X16_Y13_N13
\dp_inst|reg[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][29]~regout\);

-- Location: LCCOMB_X15_Y13_N2
\dp_inst|mux_b[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~59_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|reg[14][29]~regout\) # (\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[12][29]~regout\ & ((!\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[12][29]~regout\,
	datac => \dp_inst|reg[14][29]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[29]~59_combout\);

-- Location: LCCOMB_X15_Y13_N26
\dp_inst|mux_b[29]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~60_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[29]~59_combout\ & (\dp_inst|reg[15][29]~regout\)) # (!\dp_inst|mux_b[29]~59_combout\ & ((\dp_inst|reg[13][29]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[29]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][29]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[13][29]~regout\,
	datad => \dp_inst|mux_b[29]~59_combout\,
	combout => \dp_inst|mux_b[29]~60_combout\);

-- Location: LCFF_X19_Y11_N15
\dp_inst|reg[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][29]~regout\);

-- Location: LCCOMB_X19_Y11_N14
\dp_inst|mux_b[29]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~52_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][29]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][29]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][29]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][29]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[29]~52_combout\);

-- Location: LCCOMB_X18_Y11_N26
\dp_inst|reg[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[11][29]~feeder_combout\);

-- Location: LCFF_X18_Y11_N27
\dp_inst|reg[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][29]~regout\);

-- Location: LCCOMB_X18_Y11_N2
\dp_inst|mux_b[29]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~53_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[29]~52_combout\ & ((\dp_inst|reg[11][29]~regout\))) # (!\dp_inst|mux_b[29]~52_combout\ & (\dp_inst|reg[10][29]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[29]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][29]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[29]~52_combout\,
	datad => \dp_inst|reg[11][29]~regout\,
	combout => \dp_inst|mux_b[29]~53_combout\);

-- Location: LCFF_X20_Y18_N31
\dp_inst|reg[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][29]~regout\);

-- Location: LCFF_X20_Y18_N21
\dp_inst|reg[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][29]~regout\);

-- Location: LCFF_X19_Y18_N5
\dp_inst|reg[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][29]~regout\);

-- Location: LCFF_X19_Y18_N19
\dp_inst|reg[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][29]~regout\);

-- Location: LCCOMB_X19_Y18_N18
\dp_inst|mux_b[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~54_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][29]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][29]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][29]~regout\,
	datac => \dp_inst|reg[4][29]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[29]~54_combout\);

-- Location: LCCOMB_X20_Y18_N20
\dp_inst|mux_b[29]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~55_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[29]~54_combout\ & (\dp_inst|reg[7][29]~regout\)) # (!\dp_inst|mux_b[29]~54_combout\ & ((\dp_inst|reg[5][29]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[7][29]~regout\,
	datac => \dp_inst|reg[5][29]~regout\,
	datad => \dp_inst|mux_b[29]~54_combout\,
	combout => \dp_inst|mux_b[29]~55_combout\);

-- Location: LCCOMB_X22_Y12_N30
\dp_inst|mux_b[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~58_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14)) # (\dp_inst|mux_b[29]~55_combout\)))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[29]~57_combout\ & (!\dp_inst|ir\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[29]~57_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[29]~55_combout\,
	combout => \dp_inst|mux_b[29]~58_combout\);

-- Location: LCCOMB_X22_Y12_N4
\dp_inst|mux_b[29]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~61_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[29]~58_combout\ & (\dp_inst|mux_b[29]~60_combout\)) # (!\dp_inst|mux_b[29]~58_combout\ & ((\dp_inst|mux_b[29]~53_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[29]~60_combout\,
	datac => \dp_inst|mux_b[29]~53_combout\,
	datad => \dp_inst|mux_b[29]~58_combout\,
	combout => \dp_inst|mux_b[29]~61_combout\);

-- Location: LCCOMB_X30_Y15_N24
\dp_inst|reg[31][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[31][29]~feeder_combout\);

-- Location: LCFF_X30_Y15_N25
\dp_inst|reg[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][29]~regout\);

-- Location: LCFF_X30_Y16_N17
\dp_inst|reg[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][29]~regout\);

-- Location: LCCOMB_X29_Y16_N0
\dp_inst|reg[19][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[19][29]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N12
\dp_inst|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~26_combout\ = (!\dp_inst|ir\(9) & (\dp_inst|ir\(10) & \dp_inst|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(9),
	datab => \dp_inst|ir\(10),
	datad => \dp_inst|Decoder0~6_combout\,
	combout => \dp_inst|Decoder0~26_combout\);

-- Location: LCFF_X29_Y16_N1
\dp_inst|reg[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][29]~regout\);

-- Location: LCCOMB_X30_Y16_N18
\dp_inst|mux_b[29]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~49_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][29]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][29]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[23][29]~regout\,
	datac => \dp_inst|reg[19][29]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[29]~49_combout\);

-- Location: LCCOMB_X30_Y15_N12
\dp_inst|mux_b[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~50_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[29]~49_combout\ & ((\dp_inst|reg[31][29]~regout\))) # (!\dp_inst|mux_b[29]~49_combout\ & (\dp_inst|reg[27][29]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[29]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][29]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[31][29]~regout\,
	datad => \dp_inst|mux_b[29]~49_combout\,
	combout => \dp_inst|mux_b[29]~50_combout\);

-- Location: LCCOMB_X31_Y12_N2
\dp_inst|reg[30][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[30][29]~feeder_combout\);

-- Location: LCFF_X31_Y12_N3
\dp_inst|reg[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][29]~regout\);

-- Location: LCCOMB_X27_Y10_N20
\dp_inst|reg[22][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[22][29]~feeder_combout\);

-- Location: LCFF_X27_Y10_N21
\dp_inst|reg[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][29]~regout\);

-- Location: LCCOMB_X32_Y12_N24
\dp_inst|reg[18][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[18][29]~feeder_combout\);

-- Location: LCFF_X32_Y12_N25
\dp_inst|reg[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][29]~regout\);

-- Location: LCCOMB_X32_Y12_N30
\dp_inst|mux_b[29]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~42_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[26][29]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][29]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][29]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[29]~42_combout\);

-- Location: LCCOMB_X31_Y12_N10
\dp_inst|mux_b[29]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~43_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[29]~42_combout\ & (\dp_inst|reg[30][29]~regout\)) # (!\dp_inst|mux_b[29]~42_combout\ & ((\dp_inst|reg[22][29]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[29]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[30][29]~regout\,
	datac => \dp_inst|reg[22][29]~regout\,
	datad => \dp_inst|mux_b[29]~42_combout\,
	combout => \dp_inst|mux_b[29]~43_combout\);

-- Location: LCCOMB_X26_Y18_N20
\dp_inst|reg[28][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][29]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	combout => \dp_inst|reg[28][29]~feeder_combout\);

-- Location: LCFF_X26_Y18_N21
\dp_inst|reg[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][29]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][29]~regout\);

-- Location: LCFF_X25_Y17_N17
\dp_inst|reg[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][29]~regout\);

-- Location: LCFF_X26_Y13_N21
\dp_inst|reg[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][29]~regout\);

-- Location: LCCOMB_X26_Y13_N20
\dp_inst|mux_b[29]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~46_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][29]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][29]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][29]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][29]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[29]~46_combout\);

-- Location: LCCOMB_X25_Y17_N16
\dp_inst|mux_b[29]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~47_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[29]~46_combout\ & (\dp_inst|reg[28][29]~regout\)) # (!\dp_inst|mux_b[29]~46_combout\ & ((\dp_inst|reg[20][29]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[28][29]~regout\,
	datac => \dp_inst|reg[20][29]~regout\,
	datad => \dp_inst|mux_b[29]~46_combout\,
	combout => \dp_inst|mux_b[29]~47_combout\);

-- Location: LCFF_X29_Y15_N15
\dp_inst|reg[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][29]~regout\);

-- Location: LCCOMB_X29_Y15_N6
\dp_inst|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~13_combout\ = (\dp_inst|ir\(10) & (\dp_inst|ir\(9) & \dp_inst|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|ir\(9),
	datad => \dp_inst|Decoder0~2_combout\,
	combout => \dp_inst|Decoder0~13_combout\);

-- Location: LCFF_X29_Y15_N17
\dp_inst|reg[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][29]~regout\);

-- Location: LCFF_X25_Y12_N7
\dp_inst|reg[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(29),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][29]~regout\);

-- Location: LCCOMB_X25_Y12_N6
\dp_inst|mux_b[29]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~44_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][29]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][29]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][29]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[29]~44_combout\);

-- Location: LCCOMB_X29_Y15_N16
\dp_inst|mux_b[29]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~45_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[29]~44_combout\ & (\dp_inst|reg[29][29]~regout\)) # (!\dp_inst|mux_b[29]~44_combout\ & ((\dp_inst|reg[25][29]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[29]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[29][29]~regout\,
	datac => \dp_inst|reg[25][29]~regout\,
	datad => \dp_inst|mux_b[29]~44_combout\,
	combout => \dp_inst|mux_b[29]~45_combout\);

-- Location: LCCOMB_X22_Y12_N6
\dp_inst|mux_b[29]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~48_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|mux_b[29]~45_combout\))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[29]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[29]~47_combout\,
	datad => \dp_inst|mux_b[29]~45_combout\,
	combout => \dp_inst|mux_b[29]~48_combout\);

-- Location: LCCOMB_X22_Y12_N12
\dp_inst|mux_b[29]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~51_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[29]~48_combout\ & (\dp_inst|mux_b[29]~50_combout\)) # (!\dp_inst|mux_b[29]~48_combout\ & ((\dp_inst|mux_b[29]~43_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[29]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[29]~50_combout\,
	datac => \dp_inst|mux_b[29]~43_combout\,
	datad => \dp_inst|mux_b[29]~48_combout\,
	combout => \dp_inst|mux_b[29]~51_combout\);

-- Location: LCCOMB_X22_Y12_N2
\dp_inst|mux_b[29]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[29]~62_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[29]~51_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[29]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[29]~61_combout\,
	datac => \dp_inst|Equal0~1_combout\,
	datad => \dp_inst|mux_b[29]~51_combout\,
	combout => \dp_inst|mux_b[29]~62_combout\);

-- Location: LCFF_X27_Y18_N13
\dp_inst|reg[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][28]~regout\);

-- Location: LCFF_X27_Y16_N31
\dp_inst|reg[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][28]~regout\);

-- Location: LCFF_X27_Y16_N13
\dp_inst|reg[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][28]~regout\);

-- Location: LCCOMB_X27_Y16_N30
\dp_inst|mux_b[28]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~70_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[27][28]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[19][28]~regout\,
	datad => \dp_inst|reg[27][28]~regout\,
	combout => \dp_inst|mux_b[28]~70_combout\);

-- Location: LCCOMB_X26_Y19_N18
\dp_inst|mux_b[28]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~71_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[28]~70_combout\ & (\dp_inst|reg[31][28]~regout\)) # (!\dp_inst|mux_b[28]~70_combout\ & ((\dp_inst|reg[23][28]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[28]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][28]~regout\,
	datab => \dp_inst|reg[23][28]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[28]~70_combout\,
	combout => \dp_inst|mux_b[28]~71_combout\);

-- Location: LCFF_X27_Y12_N5
\dp_inst|reg[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][28]~regout\);

-- Location: LCFF_X27_Y14_N17
\dp_inst|reg[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][28]~regout\);

-- Location: LCCOMB_X27_Y12_N4
\dp_inst|mux_b[28]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~64_combout\ = (\dp_inst|mux_b[28]~63_combout\ & (((\dp_inst|reg[29][28]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[28]~63_combout\ & (\dp_inst|ir\(13) & ((\dp_inst|reg[21][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[28]~63_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[29][28]~regout\,
	datad => \dp_inst|reg[21][28]~regout\,
	combout => \dp_inst|mux_b[28]~64_combout\);

-- Location: LCCOMB_X26_Y19_N24
\dp_inst|mux_b[28]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~72_combout\ = (\dp_inst|mux_b[28]~69_combout\ & ((\dp_inst|mux_b[28]~71_combout\) # ((!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[28]~69_combout\ & (((\dp_inst|ir\(11) & \dp_inst|mux_b[28]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[28]~69_combout\,
	datab => \dp_inst|mux_b[28]~71_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[28]~64_combout\,
	combout => \dp_inst|mux_b[28]~72_combout\);

-- Location: LCFF_X19_Y17_N25
\dp_inst|reg[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][28]~regout\);

-- Location: LCFF_X18_Y17_N25
\dp_inst|reg[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][28]~regout\);

-- Location: LCFF_X19_Y17_N11
\dp_inst|reg[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][28]~regout\);

-- Location: LCCOMB_X18_Y17_N30
\dp_inst|mux_b[28]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~73_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][28]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][28]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][28]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][28]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[28]~73_combout\);

-- Location: LCCOMB_X18_Y17_N24
\dp_inst|mux_b[28]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~74_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[28]~73_combout\ & ((\dp_inst|reg[7][28]~regout\))) # (!\dp_inst|mux_b[28]~73_combout\ & (\dp_inst|reg[6][28]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[28]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][28]~regout\,
	datac => \dp_inst|reg[7][28]~regout\,
	datad => \dp_inst|mux_b[28]~73_combout\,
	combout => \dp_inst|mux_b[28]~74_combout\);

-- Location: LCFF_X22_Y13_N9
\dp_inst|reg[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][28]~regout\);

-- Location: LCFF_X22_Y13_N31
\dp_inst|reg[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][28]~regout\);

-- Location: LCCOMB_X22_Y13_N30
\dp_inst|mux_b[28]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~76_combout\ = (\dp_inst|mux_b[28]~75_combout\ & (((\dp_inst|reg[11][28]~regout\) # (!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[28]~75_combout\ & (\dp_inst|reg[9][28]~regout\ & ((\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[28]~75_combout\,
	datab => \dp_inst|reg[9][28]~regout\,
	datac => \dp_inst|reg[11][28]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[28]~76_combout\);

-- Location: LCFF_X21_Y16_N19
\dp_inst|reg[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][28]~regout\);

-- Location: LCCOMB_X22_Y19_N8
\dp_inst|reg[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][28]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	combout => \dp_inst|reg[3][28]~feeder_combout\);

-- Location: LCFF_X22_Y19_N9
\dp_inst|reg[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][28]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][28]~regout\);

-- Location: LCFF_X21_Y16_N1
\dp_inst|reg[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][28]~regout\);

-- Location: LCFF_X20_Y16_N11
\dp_inst|reg[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(28),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][28]~regout\);

-- Location: LCCOMB_X20_Y16_N10
\dp_inst|mux_b[28]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~77_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][28]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[2][28]~regout\,
	datac => \dp_inst|reg[0][28]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[28]~77_combout\);

-- Location: LCCOMB_X22_Y19_N14
\dp_inst|mux_b[28]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~78_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[28]~77_combout\ & ((\dp_inst|reg[3][28]~regout\))) # (!\dp_inst|mux_b[28]~77_combout\ & (\dp_inst|reg[1][28]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[28]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][28]~regout\,
	datac => \dp_inst|reg[3][28]~regout\,
	datad => \dp_inst|mux_b[28]~77_combout\,
	combout => \dp_inst|mux_b[28]~78_combout\);

-- Location: LCCOMB_X26_Y19_N22
\dp_inst|mux_b[28]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~79_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|mux_b[28]~76_combout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[28]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[28]~76_combout\,
	datad => \dp_inst|mux_b[28]~78_combout\,
	combout => \dp_inst|mux_b[28]~79_combout\);

-- Location: LCCOMB_X26_Y19_N12
\dp_inst|mux_b[28]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~82_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[28]~79_combout\ & (\dp_inst|mux_b[28]~81_combout\)) # (!\dp_inst|mux_b[28]~79_combout\ & ((\dp_inst|mux_b[28]~74_combout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[28]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[28]~81_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[28]~74_combout\,
	datad => \dp_inst|mux_b[28]~79_combout\,
	combout => \dp_inst|mux_b[28]~82_combout\);

-- Location: LCCOMB_X26_Y19_N14
\dp_inst|mux_b[28]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[28]~83_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & (\dp_inst|mux_b[28]~72_combout\)) # (!\dp_inst|ir\(15) & ((\dp_inst|mux_b[28]~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Equal0~1_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[28]~72_combout\,
	datad => \dp_inst|mux_b[28]~82_combout\,
	combout => \dp_inst|mux_b[28]~83_combout\);

-- Location: LCCOMB_X16_Y14_N22
\dp_inst|reg[12][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[12][27]~feeder_combout\);

-- Location: LCFF_X16_Y14_N23
\dp_inst|reg[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][27]~regout\);

-- Location: LCCOMB_X16_Y14_N8
\dp_inst|mux_b[27]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~101_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][27]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][27]~regout\,
	datab => \dp_inst|reg[12][27]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[27]~101_combout\);

-- Location: LCFF_X16_Y13_N21
\dp_inst|reg[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][27]~regout\);

-- Location: LCFF_X15_Y13_N13
\dp_inst|reg[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][27]~regout\);

-- Location: LCCOMB_X16_Y13_N20
\dp_inst|mux_b[27]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~102_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[27]~101_combout\ & (\dp_inst|reg[15][27]~regout\)) # (!\dp_inst|mux_b[27]~101_combout\ & ((\dp_inst|reg[13][27]~regout\))))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[27]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[27]~101_combout\,
	datac => \dp_inst|reg[15][27]~regout\,
	datad => \dp_inst|reg[13][27]~regout\,
	combout => \dp_inst|mux_b[27]~102_combout\);

-- Location: LCFF_X21_Y13_N29
\dp_inst|reg[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][27]~regout\);

-- Location: LCFF_X21_Y13_N15
\dp_inst|reg[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][27]~regout\);

-- Location: LCCOMB_X21_Y13_N14
\dp_inst|mux_b[27]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~94_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][27]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[8][27]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][27]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[8][27]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[27]~94_combout\);

-- Location: LCCOMB_X18_Y11_N6
\dp_inst|mux_b[27]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~95_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[27]~94_combout\ & (\dp_inst|reg[11][27]~regout\)) # (!\dp_inst|mux_b[27]~94_combout\ & ((\dp_inst|reg[10][27]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[27]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][27]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[10][27]~regout\,
	datad => \dp_inst|mux_b[27]~94_combout\,
	combout => \dp_inst|mux_b[27]~95_combout\);

-- Location: LCFF_X19_Y18_N7
\dp_inst|reg[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][27]~regout\);

-- Location: LCCOMB_X19_Y18_N6
\dp_inst|mux_b[27]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~96_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][27]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][27]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][27]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[27]~96_combout\);

-- Location: LCFF_X20_Y18_N27
\dp_inst|reg[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][27]~regout\);

-- Location: LCCOMB_X20_Y18_N26
\dp_inst|mux_b[27]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~97_combout\ = (\dp_inst|mux_b[27]~96_combout\ & (((\dp_inst|reg[7][27]~regout\) # (!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[27]~96_combout\ & (\dp_inst|reg[5][27]~regout\ & ((\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][27]~regout\,
	datab => \dp_inst|mux_b[27]~96_combout\,
	datac => \dp_inst|reg[7][27]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[27]~97_combout\);

-- Location: LCCOMB_X22_Y12_N10
\dp_inst|mux_b[27]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~100_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14)) # (\dp_inst|mux_b[27]~97_combout\)))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[27]~99_combout\ & (!\dp_inst|ir\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[27]~99_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|mux_b[27]~97_combout\,
	combout => \dp_inst|mux_b[27]~100_combout\);

-- Location: LCCOMB_X22_Y12_N8
\dp_inst|mux_b[27]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~103_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[27]~100_combout\ & (\dp_inst|mux_b[27]~102_combout\)) # (!\dp_inst|mux_b[27]~100_combout\ & ((\dp_inst|mux_b[27]~95_combout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[27]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|mux_b[27]~102_combout\,
	datac => \dp_inst|mux_b[27]~95_combout\,
	datad => \dp_inst|mux_b[27]~100_combout\,
	combout => \dp_inst|mux_b[27]~103_combout\);

-- Location: LCFF_X22_Y11_N5
\dp_inst|reg[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][27]~regout\);

-- Location: LCFF_X22_Y11_N11
\dp_inst|reg[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][27]~regout\);

-- Location: LCCOMB_X21_Y11_N8
\dp_inst|reg[26][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[26][27]~feeder_combout\);

-- Location: LCFF_X21_Y11_N9
\dp_inst|reg[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][27]~regout\);

-- Location: LCCOMB_X22_Y11_N10
\dp_inst|mux_b[27]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~84_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[26][27]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[18][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][27]~regout\,
	datad => \dp_inst|reg[26][27]~regout\,
	combout => \dp_inst|mux_b[27]~84_combout\);

-- Location: LCCOMB_X22_Y11_N6
\dp_inst|mux_b[27]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~85_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[27]~84_combout\ & (\dp_inst|reg[30][27]~regout\)) # (!\dp_inst|mux_b[27]~84_combout\ & ((\dp_inst|reg[22][27]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[27]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][27]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[22][27]~regout\,
	datad => \dp_inst|mux_b[27]~84_combout\,
	combout => \dp_inst|mux_b[27]~85_combout\);

-- Location: LCFF_X27_Y13_N29
\dp_inst|reg[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][27]~regout\);

-- Location: LCFF_X26_Y13_N17
\dp_inst|reg[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][27]~regout\);

-- Location: LCCOMB_X26_Y13_N16
\dp_inst|mux_b[27]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~88_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][27]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][27]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][27]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][27]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[27]~88_combout\);

-- Location: LCCOMB_X27_Y13_N28
\dp_inst|mux_b[27]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~89_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[27]~88_combout\ & (\dp_inst|reg[28][27]~regout\)) # (!\dp_inst|mux_b[27]~88_combout\ & ((\dp_inst|reg[20][27]~regout\))))) # (!\dp_inst|ir\(13) & (((\dp_inst|mux_b[27]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][27]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[20][27]~regout\,
	datad => \dp_inst|mux_b[27]~88_combout\,
	combout => \dp_inst|mux_b[27]~89_combout\);

-- Location: LCFF_X25_Y12_N3
\dp_inst|reg[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][27]~regout\);

-- Location: LCCOMB_X25_Y12_N2
\dp_inst|mux_b[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~86_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][27]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[17][27]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][27]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][27]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[27]~86_combout\);

-- Location: LCCOMB_X23_Y11_N28
\dp_inst|reg[29][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[29][27]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	combout => \dp_inst|reg[29][27]~feeder_combout\);

-- Location: LCFF_X23_Y11_N29
\dp_inst|reg[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[29][27]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][27]~regout\);

-- Location: LCCOMB_X23_Y11_N6
\dp_inst|mux_b[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~87_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[27]~86_combout\ & ((\dp_inst|reg[29][27]~regout\))) # (!\dp_inst|mux_b[27]~86_combout\ & (\dp_inst|reg[25][27]~regout\)))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[27]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][27]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[27]~86_combout\,
	datad => \dp_inst|reg[29][27]~regout\,
	combout => \dp_inst|mux_b[27]~87_combout\);

-- Location: LCCOMB_X23_Y11_N16
\dp_inst|mux_b[27]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~90_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|mux_b[27]~87_combout\))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[27]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[27]~89_combout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|mux_b[27]~87_combout\,
	combout => \dp_inst|mux_b[27]~90_combout\);

-- Location: LCFF_X30_Y13_N5
\dp_inst|reg[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][27]~regout\);

-- Location: LCFF_X30_Y13_N7
\dp_inst|reg[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][27]~regout\);

-- Location: LCFF_X30_Y16_N29
\dp_inst|reg[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(27),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][27]~regout\);

-- Location: LCCOMB_X30_Y16_N22
\dp_inst|mux_b[27]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~91_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|reg[23][27]~regout\) # (\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[19][27]~regout\ & ((!\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][27]~regout\,
	datab => \dp_inst|reg[23][27]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[27]~91_combout\);

-- Location: LCCOMB_X30_Y13_N6
\dp_inst|mux_b[27]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~92_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[27]~91_combout\ & (\dp_inst|reg[31][27]~regout\)) # (!\dp_inst|mux_b[27]~91_combout\ & ((\dp_inst|reg[27][27]~regout\))))) # (!\dp_inst|ir\(14) & (((\dp_inst|mux_b[27]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[31][27]~regout\,
	datac => \dp_inst|reg[27][27]~regout\,
	datad => \dp_inst|mux_b[27]~91_combout\,
	combout => \dp_inst|mux_b[27]~92_combout\);

-- Location: LCCOMB_X22_Y12_N28
\dp_inst|mux_b[27]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~93_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[27]~90_combout\ & ((\dp_inst|mux_b[27]~92_combout\))) # (!\dp_inst|mux_b[27]~90_combout\ & (\dp_inst|mux_b[27]~85_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[27]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[27]~85_combout\,
	datac => \dp_inst|mux_b[27]~90_combout\,
	datad => \dp_inst|mux_b[27]~92_combout\,
	combout => \dp_inst|mux_b[27]~93_combout\);

-- Location: LCCOMB_X22_Y12_N18
\dp_inst|mux_b[27]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[27]~104_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[27]~93_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[27]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[27]~103_combout\,
	datac => \dp_inst|Equal0~1_combout\,
	datad => \dp_inst|mux_b[27]~93_combout\,
	combout => \dp_inst|mux_b[27]~104_combout\);

-- Location: LCFF_X24_Y18_N29
\dp_inst|reg[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][26]~regout\);

-- Location: LCFF_X24_Y18_N5
\dp_inst|reg[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][26]~regout\);

-- Location: LCCOMB_X24_Y18_N18
\dp_inst|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][26]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][26]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][26]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux37~10_combout\);

-- Location: LCCOMB_X24_Y18_N28
\dp_inst|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux37~10_combout\ & ((\dp_inst|reg[7][26]~regout\))) # (!\dp_inst|Mux37~10_combout\ & (\dp_inst|reg[6][26]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][26]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[7][26]~regout\,
	datad => \dp_inst|Mux37~10_combout\,
	combout => \dp_inst|Mux37~11_combout\);

-- Location: LCFF_X21_Y16_N21
\dp_inst|reg[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][26]~regout\);

-- Location: LCFF_X20_Y16_N19
\dp_inst|reg[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][26]~regout\);

-- Location: LCFF_X20_Y16_N5
\dp_inst|reg[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][26]~regout\);

-- Location: LCCOMB_X20_Y16_N4
\dp_inst|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][26]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[0][26]~regout\,
	datac => \dp_inst|reg[2][26]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux37~14_combout\);

-- Location: LCFF_X21_Y12_N3
\dp_inst|reg[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][26]~regout\);

-- Location: LCCOMB_X21_Y12_N24
\dp_inst|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux37~14_combout\ & ((\dp_inst|reg[3][26]~regout\))) # (!\dp_inst|Mux37~14_combout\ & (\dp_inst|reg[1][26]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[1][26]~regout\,
	datac => \dp_inst|Mux37~14_combout\,
	datad => \dp_inst|reg[3][26]~regout\,
	combout => \dp_inst|Mux37~15_combout\);

-- Location: LCFF_X22_Y13_N25
\dp_inst|reg[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][26]~regout\);

-- Location: LCFF_X22_Y13_N27
\dp_inst|reg[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][26]~regout\);

-- Location: LCFF_X21_Y13_N27
\dp_inst|reg[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][26]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\dp_inst|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][26]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][26]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][26]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][26]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux37~12_combout\);

-- Location: LCCOMB_X21_Y13_N6
\dp_inst|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux37~12_combout\ & ((\dp_inst|reg[11][26]~regout\))) # (!\dp_inst|Mux37~12_combout\ & (\dp_inst|reg[9][26]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][26]~regout\,
	datac => \dp_inst|reg[11][26]~regout\,
	datad => \dp_inst|Mux37~12_combout\,
	combout => \dp_inst|Mux37~13_combout\);

-- Location: LCCOMB_X25_Y19_N20
\dp_inst|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~16_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux37~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux37~15_combout\,
	datad => \dp_inst|Mux37~13_combout\,
	combout => \dp_inst|Mux37~16_combout\);

-- Location: LCCOMB_X16_Y16_N30
\dp_inst|reg[15][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[15][26]~feeder_combout\);

-- Location: LCFF_X16_Y16_N31
\dp_inst|reg[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][26]~regout\);

-- Location: LCCOMB_X15_Y13_N28
\dp_inst|reg[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[12][26]~feeder_combout\);

-- Location: LCFF_X15_Y13_N29
\dp_inst|reg[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][26]~regout\);

-- Location: LCCOMB_X15_Y13_N30
\dp_inst|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[13][26]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][26]~regout\,
	datab => \dp_inst|reg[12][26]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux37~17_combout\);

-- Location: LCCOMB_X16_Y16_N28
\dp_inst|reg[14][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[14][26]~feeder_combout\);

-- Location: LCFF_X16_Y16_N29
\dp_inst|reg[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][26]~regout\);

-- Location: LCCOMB_X16_Y16_N20
\dp_inst|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux37~17_combout\ & (\dp_inst|reg[15][26]~regout\)) # (!\dp_inst|Mux37~17_combout\ & ((\dp_inst|reg[14][26]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[15][26]~regout\,
	datac => \dp_inst|Mux37~17_combout\,
	datad => \dp_inst|reg[14][26]~regout\,
	combout => \dp_inst|Mux37~18_combout\);

-- Location: LCCOMB_X25_Y19_N30
\dp_inst|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux37~16_combout\ & ((\dp_inst|Mux37~18_combout\))) # (!\dp_inst|Mux37~16_combout\ & (\dp_inst|Mux37~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux37~11_combout\,
	datac => \dp_inst|Mux37~16_combout\,
	datad => \dp_inst|Mux37~18_combout\,
	combout => \dp_inst|Mux37~19_combout\);

-- Location: LCFF_X26_Y12_N15
\dp_inst|reg[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][26]~regout\);

-- Location: LCFF_X26_Y12_N1
\dp_inst|reg[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][26]~regout\);

-- Location: LCCOMB_X26_Y12_N0
\dp_inst|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~0_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[25][26]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][26]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][26]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][26]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux37~0_combout\);

-- Location: LCCOMB_X26_Y12_N14
\dp_inst|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux37~0_combout\ & ((\dp_inst|reg[29][26]~regout\))) # (!\dp_inst|Mux37~0_combout\ & (\dp_inst|reg[21][26]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][26]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[29][26]~regout\,
	datad => \dp_inst|Mux37~0_combout\,
	combout => \dp_inst|Mux37~1_combout\);

-- Location: LCFF_X29_Y18_N7
\dp_inst|reg[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][26]~regout\);

-- Location: LCFF_X30_Y18_N25
\dp_inst|reg[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][26]~regout\);

-- Location: LCFF_X30_Y18_N31
\dp_inst|reg[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][26]~regout\);

-- Location: LCCOMB_X29_Y18_N16
\dp_inst|reg[19][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[19][26]~feeder_combout\);

-- Location: LCFF_X29_Y18_N17
\dp_inst|reg[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][26]~regout\);

-- Location: LCCOMB_X30_Y18_N30
\dp_inst|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~7_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[27][26]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[27][26]~regout\,
	datad => \dp_inst|reg[19][26]~regout\,
	combout => \dp_inst|Mux37~7_combout\);

-- Location: LCCOMB_X30_Y18_N24
\dp_inst|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux37~7_combout\ & (\dp_inst|reg[31][26]~regout\)) # (!\dp_inst|Mux37~7_combout\ & ((\dp_inst|reg[23][26]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[31][26]~regout\,
	datac => \dp_inst|reg[23][26]~regout\,
	datad => \dp_inst|Mux37~7_combout\,
	combout => \dp_inst|Mux37~8_combout\);

-- Location: LCFF_X25_Y19_N23
\dp_inst|reg[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][26]~regout\);

-- Location: LCCOMB_X24_Y20_N18
\dp_inst|reg[18][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][26]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	combout => \dp_inst|reg[18][26]~feeder_combout\);

-- Location: LCFF_X24_Y20_N19
\dp_inst|reg[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][26]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][26]~regout\);

-- Location: LCCOMB_X25_Y19_N8
\dp_inst|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~2_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[22][26]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((\dp_inst|reg[18][26]~regout\ & !\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[22][26]~regout\,
	datac => \dp_inst|reg[18][26]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux37~2_combout\);

-- Location: LCFF_X25_Y19_N15
\dp_inst|reg[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][26]~regout\);

-- Location: LCCOMB_X25_Y19_N14
\dp_inst|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~3_combout\ = (\dp_inst|Mux37~2_combout\ & (((\dp_inst|reg[30][26]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux37~2_combout\ & (\dp_inst|reg[26][26]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][26]~regout\,
	datab => \dp_inst|Mux37~2_combout\,
	datac => \dp_inst|reg[30][26]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux37~3_combout\);

-- Location: LCFF_X24_Y10_N23
\dp_inst|reg[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][26]~regout\);

-- Location: LCFF_X29_Y10_N1
\dp_inst|reg[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(26),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][26]~regout\);

-- Location: LCCOMB_X29_Y10_N20
\dp_inst|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][26]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][26]~regout\,
	datab => \dp_inst|reg[20][26]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux37~4_combout\);

-- Location: LCCOMB_X24_Y10_N22
\dp_inst|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux37~4_combout\ & ((\dp_inst|reg[28][26]~regout\))) # (!\dp_inst|Mux37~4_combout\ & (\dp_inst|reg[24][26]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][26]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[28][26]~regout\,
	datad => \dp_inst|Mux37~4_combout\,
	combout => \dp_inst|Mux37~5_combout\);

-- Location: LCCOMB_X25_Y19_N28
\dp_inst|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux37~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux37~3_combout\,
	datad => \dp_inst|Mux37~5_combout\,
	combout => \dp_inst|Mux37~6_combout\);

-- Location: LCCOMB_X25_Y19_N26
\dp_inst|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux37~6_combout\ & ((\dp_inst|Mux37~8_combout\))) # (!\dp_inst|Mux37~6_combout\ & (\dp_inst|Mux37~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux37~1_combout\,
	datac => \dp_inst|Mux37~8_combout\,
	datad => \dp_inst|Mux37~6_combout\,
	combout => \dp_inst|Mux37~9_combout\);

-- Location: LCCOMB_X25_Y19_N16
\dp_inst|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux37~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux37~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datab => \dp_inst|Mux37~19_combout\,
	datad => \dp_inst|Mux37~9_combout\,
	combout => \dp_inst|Mux37~20_combout\);

-- Location: LCCOMB_X21_Y17_N26
\dp_inst|reg[10][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[10][25]~feeder_combout\);

-- Location: LCFF_X21_Y17_N27
\dp_inst|reg[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][25]~regout\);

-- Location: LCFF_X18_Y13_N1
\dp_inst|reg[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][25]~regout\);

-- Location: LCFF_X19_Y13_N23
\dp_inst|reg[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][25]~regout\);

-- Location: LCCOMB_X18_Y13_N6
\dp_inst|mux_b[25]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~136_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[9][25]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((!\dp_inst|ir\(12) & \dp_inst|reg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[9][25]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|reg[8][25]~regout\,
	combout => \dp_inst|mux_b[25]~136_combout\);

-- Location: LCCOMB_X18_Y13_N12
\dp_inst|mux_b[25]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~137_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[25]~136_combout\ & (\dp_inst|reg[11][25]~regout\)) # (!\dp_inst|mux_b[25]~136_combout\ & ((\dp_inst|reg[10][25]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[25]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][25]~regout\,
	datab => \dp_inst|reg[10][25]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[25]~136_combout\,
	combout => \dp_inst|mux_b[25]~137_combout\);

-- Location: LCFF_X16_Y13_N9
\dp_inst|reg[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][25]~regout\);

-- Location: LCFF_X15_Y13_N25
\dp_inst|reg[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][25]~regout\);

-- Location: LCCOMB_X15_Y13_N24
\dp_inst|mux_b[25]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~144_combout\ = (\dp_inst|mux_b[25]~143_combout\ & ((\dp_inst|reg[15][25]~regout\) # ((!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[25]~143_combout\ & (((\dp_inst|reg[13][25]~regout\ & \dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[25]~143_combout\,
	datab => \dp_inst|reg[15][25]~regout\,
	datac => \dp_inst|reg[13][25]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[25]~144_combout\);

-- Location: LCCOMB_X24_Y20_N2
\dp_inst|mux_b[25]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~145_combout\ = (\dp_inst|mux_b[25]~142_combout\ & (((\dp_inst|mux_b[25]~144_combout\)) # (!\dp_inst|ir\(14)))) # (!\dp_inst|mux_b[25]~142_combout\ & (\dp_inst|ir\(14) & (\dp_inst|mux_b[25]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[25]~142_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[25]~137_combout\,
	datad => \dp_inst|mux_b[25]~144_combout\,
	combout => \dp_inst|mux_b[25]~145_combout\);

-- Location: LCFF_X22_Y11_N1
\dp_inst|reg[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][25]~regout\);

-- Location: LCFF_X23_Y16_N21
\dp_inst|reg[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][25]~regout\);

-- Location: LCFF_X22_Y11_N19
\dp_inst|reg[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][25]~regout\);

-- Location: LCCOMB_X22_Y11_N2
\dp_inst|mux_b[25]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~126_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[26][25]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[18][25]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][25]~regout\,
	datab => \dp_inst|reg[18][25]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[25]~126_combout\);

-- Location: LCCOMB_X23_Y16_N6
\dp_inst|mux_b[25]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~127_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[25]~126_combout\ & ((\dp_inst|reg[30][25]~regout\))) # (!\dp_inst|mux_b[25]~126_combout\ & (\dp_inst|reg[22][25]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[25]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][25]~regout\,
	datac => \dp_inst|reg[30][25]~regout\,
	datad => \dp_inst|mux_b[25]~126_combout\,
	combout => \dp_inst|mux_b[25]~127_combout\);

-- Location: LCCOMB_X27_Y17_N10
\dp_inst|reg[20][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][25]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	combout => \dp_inst|reg[20][25]~feeder_combout\);

-- Location: LCFF_X27_Y17_N11
\dp_inst|reg[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][25]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][25]~regout\);

-- Location: LCFF_X26_Y13_N23
\dp_inst|reg[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][25]~regout\);

-- Location: LCCOMB_X23_Y16_N20
\dp_inst|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Decoder0~20_combout\ = (\dp_inst|ir\(10) & (\dp_inst|Decoder0~0_combout\ & \dp_inst|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(10),
	datab => \dp_inst|Decoder0~0_combout\,
	datad => \dp_inst|ir\(9),
	combout => \dp_inst|Decoder0~20_combout\);

-- Location: LCFF_X25_Y16_N17
\dp_inst|reg[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][25]~regout\);

-- Location: LCCOMB_X26_Y13_N22
\dp_inst|mux_b[25]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~130_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][25]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][25]~regout\,
	datad => \dp_inst|reg[24][25]~regout\,
	combout => \dp_inst|mux_b[25]~130_combout\);

-- Location: LCCOMB_X27_Y17_N26
\dp_inst|mux_b[25]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~131_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[25]~130_combout\ & (\dp_inst|reg[28][25]~regout\)) # (!\dp_inst|mux_b[25]~130_combout\ & ((\dp_inst|reg[20][25]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[25]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][25]~regout\,
	datab => \dp_inst|reg[20][25]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[25]~130_combout\,
	combout => \dp_inst|mux_b[25]~131_combout\);

-- Location: LCFF_X24_Y11_N1
\dp_inst|reg[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][25]~regout\);

-- Location: LCFF_X24_Y11_N11
\dp_inst|reg[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][25]~regout\);

-- Location: LCFF_X25_Y12_N31
\dp_inst|reg[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(25),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][25]~regout\);

-- Location: LCCOMB_X25_Y12_N30
\dp_inst|mux_b[25]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~128_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][25]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][25]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][25]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[25]~128_combout\);

-- Location: LCCOMB_X24_Y11_N10
\dp_inst|mux_b[25]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~129_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[25]~128_combout\ & (\dp_inst|reg[29][25]~regout\)) # (!\dp_inst|mux_b[25]~128_combout\ & ((\dp_inst|reg[25][25]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[25]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[29][25]~regout\,
	datac => \dp_inst|reg[25][25]~regout\,
	datad => \dp_inst|mux_b[25]~128_combout\,
	combout => \dp_inst|mux_b[25]~129_combout\);

-- Location: LCCOMB_X24_Y20_N0
\dp_inst|mux_b[25]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~132_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[25]~129_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|mux_b[25]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[25]~131_combout\,
	datad => \dp_inst|mux_b[25]~129_combout\,
	combout => \dp_inst|mux_b[25]~132_combout\);

-- Location: LCCOMB_X24_Y20_N30
\dp_inst|mux_b[25]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~135_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[25]~132_combout\ & (\dp_inst|mux_b[25]~134_combout\)) # (!\dp_inst|mux_b[25]~132_combout\ & ((\dp_inst|mux_b[25]~127_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[25]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[25]~134_combout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[25]~127_combout\,
	datad => \dp_inst|mux_b[25]~132_combout\,
	combout => \dp_inst|mux_b[25]~135_combout\);

-- Location: LCCOMB_X24_Y20_N28
\dp_inst|mux_b[25]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[25]~146_combout\ = (!\dp_inst|Equal0~1_combout\ & ((\dp_inst|ir\(15) & ((\dp_inst|mux_b[25]~135_combout\))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[25]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[25]~145_combout\,
	datac => \dp_inst|Equal0~1_combout\,
	datad => \dp_inst|mux_b[25]~135_combout\,
	combout => \dp_inst|mux_b[25]~146_combout\);

-- Location: LCFF_X24_Y15_N15
\dp_inst|reg[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][24]~regout\);

-- Location: LCCOMB_X24_Y18_N8
\dp_inst|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[5][24]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][24]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[4][24]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux39~10_combout\);

-- Location: LCCOMB_X24_Y18_N30
\dp_inst|reg[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[7][24]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	combout => \dp_inst|reg[7][24]~feeder_combout\);

-- Location: LCFF_X24_Y18_N31
\dp_inst|reg[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[7][24]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][24]~regout\);

-- Location: LCCOMB_X24_Y18_N20
\dp_inst|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux39~10_combout\ & ((\dp_inst|reg[7][24]~regout\))) # (!\dp_inst|Mux39~10_combout\ & (\dp_inst|reg[6][24]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][24]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux39~10_combout\,
	datad => \dp_inst|reg[7][24]~regout\,
	combout => \dp_inst|Mux39~11_combout\);

-- Location: LCCOMB_X21_Y12_N30
\dp_inst|reg[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][24]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	combout => \dp_inst|reg[3][24]~feeder_combout\);

-- Location: LCFF_X21_Y12_N31
\dp_inst|reg[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][24]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][24]~regout\);

-- Location: LCFF_X20_Y16_N23
\dp_inst|reg[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][24]~regout\);

-- Location: LCCOMB_X20_Y16_N22
\dp_inst|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[2][24]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][24]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][24]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[2][24]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux39~14_combout\);

-- Location: LCCOMB_X21_Y16_N12
\dp_inst|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux39~14_combout\ & ((\dp_inst|reg[3][24]~regout\))) # (!\dp_inst|Mux39~14_combout\ & (\dp_inst|reg[1][24]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][24]~regout\,
	datab => \dp_inst|reg[3][24]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux39~14_combout\,
	combout => \dp_inst|Mux39~15_combout\);

-- Location: LCCOMB_X24_Y13_N2
\dp_inst|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|Mux39~13_combout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|Mux39~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux39~13_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux39~15_combout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux39~16_combout\);

-- Location: LCCOMB_X24_Y13_N24
\dp_inst|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux39~16_combout\ & (\dp_inst|Mux39~18_combout\)) # (!\dp_inst|Mux39~16_combout\ & ((\dp_inst|Mux39~11_combout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux39~18_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux39~11_combout\,
	datad => \dp_inst|Mux39~16_combout\,
	combout => \dp_inst|Mux39~19_combout\);

-- Location: LCFF_X22_Y10_N29
\dp_inst|reg[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][24]~regout\);

-- Location: LCCOMB_X22_Y11_N16
\dp_inst|reg[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][24]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	combout => \dp_inst|reg[18][24]~feeder_combout\);

-- Location: LCFF_X22_Y11_N17
\dp_inst|reg[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][24]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][24]~regout\);

-- Location: LCCOMB_X23_Y10_N26
\dp_inst|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~2_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[22][24]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((\dp_inst|reg[18][24]~regout\ & !\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[22][24]~regout\,
	datac => \dp_inst|reg[18][24]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux39~2_combout\);

-- Location: LCFF_X23_Y10_N29
\dp_inst|reg[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][24]~regout\);

-- Location: LCCOMB_X23_Y10_N28
\dp_inst|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~3_combout\ = (\dp_inst|Mux39~2_combout\ & ((\dp_inst|reg[30][24]~regout\) # ((!\dp_inst|ir\(19))))) # (!\dp_inst|Mux39~2_combout\ & (((\dp_inst|reg[26][24]~regout\ & \dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][24]~regout\,
	datab => \dp_inst|Mux39~2_combout\,
	datac => \dp_inst|reg[26][24]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux39~3_combout\);

-- Location: LCFF_X25_Y16_N13
\dp_inst|reg[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][24]~regout\);

-- Location: LCFF_X25_Y16_N15
\dp_inst|reg[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][24]~regout\);

-- Location: LCCOMB_X27_Y13_N2
\dp_inst|reg[20][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][24]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	combout => \dp_inst|reg[20][24]~feeder_combout\);

-- Location: LCFF_X27_Y13_N3
\dp_inst|reg[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][24]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][24]~regout\);

-- Location: LCCOMB_X27_Y13_N20
\dp_inst|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][24]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][24]~regout\,
	datab => \dp_inst|reg[20][24]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux39~4_combout\);

-- Location: LCCOMB_X25_Y13_N30
\dp_inst|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux39~4_combout\ & (\dp_inst|reg[28][24]~regout\)) # (!\dp_inst|Mux39~4_combout\ & ((\dp_inst|reg[24][24]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[28][24]~regout\,
	datac => \dp_inst|reg[24][24]~regout\,
	datad => \dp_inst|Mux39~4_combout\,
	combout => \dp_inst|Mux39~5_combout\);

-- Location: LCCOMB_X25_Y13_N12
\dp_inst|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~6_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux39~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux39~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux39~3_combout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux39~5_combout\,
	combout => \dp_inst|Mux39~6_combout\);

-- Location: LCFF_X30_Y16_N9
\dp_inst|reg[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][24]~regout\);

-- Location: LCFF_X30_Y16_N11
\dp_inst|reg[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][24]~regout\);

-- Location: LCFF_X27_Y16_N27
\dp_inst|reg[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][24]~regout\);

-- Location: LCFF_X27_Y16_N9
\dp_inst|reg[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(24),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][24]~regout\);

-- Location: LCCOMB_X27_Y16_N8
\dp_inst|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[27][24]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[19][24]~regout\,
	datac => \dp_inst|reg[27][24]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux39~7_combout\);

-- Location: LCCOMB_X30_Y16_N10
\dp_inst|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux39~7_combout\ & (\dp_inst|reg[31][24]~regout\)) # (!\dp_inst|Mux39~7_combout\ & ((\dp_inst|reg[23][24]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[31][24]~regout\,
	datac => \dp_inst|reg[23][24]~regout\,
	datad => \dp_inst|Mux39~7_combout\,
	combout => \dp_inst|Mux39~8_combout\);

-- Location: LCCOMB_X24_Y13_N12
\dp_inst|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~9_combout\ = (\dp_inst|Mux39~6_combout\ & (((\dp_inst|Mux39~8_combout\) # (!\dp_inst|ir\(16))))) # (!\dp_inst|Mux39~6_combout\ & (\dp_inst|Mux39~1_combout\ & (\dp_inst|ir\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux39~1_combout\,
	datab => \dp_inst|Mux39~6_combout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux39~8_combout\,
	combout => \dp_inst|Mux39~9_combout\);

-- Location: LCCOMB_X24_Y13_N30
\dp_inst|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux39~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux39~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux39~19_combout\,
	datad => \dp_inst|Mux39~9_combout\,
	combout => \dp_inst|Mux39~20_combout\);

-- Location: LCFF_X21_Y13_N1
\dp_inst|reg[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][23]~regout\);

-- Location: LCFF_X19_Y14_N31
\dp_inst|reg[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][23]~regout\);

-- Location: LCFF_X19_Y14_N29
\dp_inst|reg[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][23]~regout\);

-- Location: LCFF_X20_Y14_N29
\dp_inst|reg[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][23]~regout\);

-- Location: LCCOMB_X19_Y14_N28
\dp_inst|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][23]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][23]~regout\,
	datad => \dp_inst|reg[8][23]~regout\,
	combout => \dp_inst|Mux40~10_combout\);

-- Location: LCCOMB_X19_Y14_N30
\dp_inst|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux40~10_combout\ & ((\dp_inst|reg[11][23]~regout\))) # (!\dp_inst|Mux40~10_combout\ & (\dp_inst|reg[10][23]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[10][23]~regout\,
	datac => \dp_inst|reg[11][23]~regout\,
	datad => \dp_inst|Mux40~10_combout\,
	combout => \dp_inst|Mux40~11_combout\);

-- Location: LCFF_X23_Y17_N25
\dp_inst|reg[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][23]~regout\);

-- Location: LCFF_X24_Y15_N7
\dp_inst|reg[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][23]~regout\);

-- Location: LCFF_X24_Y15_N29
\dp_inst|reg[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][23]~regout\);

-- Location: LCCOMB_X24_Y15_N28
\dp_inst|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][23]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][23]~regout\,
	datac => \dp_inst|reg[6][23]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux40~12_combout\);

-- Location: LCCOMB_X23_Y17_N24
\dp_inst|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux40~12_combout\ & (\dp_inst|reg[7][23]~regout\)) # (!\dp_inst|Mux40~12_combout\ & ((\dp_inst|reg[5][23]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][23]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[5][23]~regout\,
	datad => \dp_inst|Mux40~12_combout\,
	combout => \dp_inst|Mux40~13_combout\);

-- Location: LCFF_X21_Y15_N15
\dp_inst|reg[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][23]~regout\);

-- Location: LCFF_X21_Y18_N13
\dp_inst|reg[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][23]~regout\);

-- Location: LCCOMB_X21_Y18_N12
\dp_inst|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][23]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][23]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][23]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][23]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux40~14_combout\);

-- Location: LCCOMB_X21_Y15_N14
\dp_inst|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux40~14_combout\ & (\dp_inst|reg[3][23]~regout\)) # (!\dp_inst|Mux40~14_combout\ & ((\dp_inst|reg[2][23]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][23]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[2][23]~regout\,
	datad => \dp_inst|Mux40~14_combout\,
	combout => \dp_inst|Mux40~15_combout\);

-- Location: LCCOMB_X27_Y13_N16
\dp_inst|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~16_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|ir\(19)) # ((\dp_inst|Mux40~13_combout\)))) # (!\dp_inst|ir\(18) & (!\dp_inst|ir\(19) & ((\dp_inst|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux40~13_combout\,
	datad => \dp_inst|Mux40~15_combout\,
	combout => \dp_inst|Mux40~16_combout\);

-- Location: LCFF_X19_Y16_N21
\dp_inst|reg[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][23]~regout\);

-- Location: LCFF_X18_Y16_N5
\dp_inst|reg[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][23]~regout\);

-- Location: LCFF_X18_Y16_N27
\dp_inst|reg[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][23]~regout\);

-- Location: LCCOMB_X18_Y16_N26
\dp_inst|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[14][23]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[12][23]~regout\,
	datac => \dp_inst|reg[14][23]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux40~17_combout\);

-- Location: LCCOMB_X19_Y16_N20
\dp_inst|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux40~17_combout\ & ((\dp_inst|reg[15][23]~regout\))) # (!\dp_inst|Mux40~17_combout\ & (\dp_inst|reg[13][23]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][23]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[15][23]~regout\,
	datad => \dp_inst|Mux40~17_combout\,
	combout => \dp_inst|Mux40~18_combout\);

-- Location: LCCOMB_X27_Y13_N6
\dp_inst|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux40~16_combout\ & ((\dp_inst|Mux40~18_combout\))) # (!\dp_inst|Mux40~16_combout\ & (\dp_inst|Mux40~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux40~11_combout\,
	datac => \dp_inst|Mux40~16_combout\,
	datad => \dp_inst|Mux40~18_combout\,
	combout => \dp_inst|Mux40~19_combout\);

-- Location: LCFF_X25_Y11_N3
\dp_inst|reg[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][23]~regout\);

-- Location: LCFF_X25_Y11_N13
\dp_inst|reg[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][23]~regout\);

-- Location: LCCOMB_X25_Y11_N12
\dp_inst|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][23]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][23]~regout\,
	datac => \dp_inst|reg[21][23]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux40~2_combout\);

-- Location: LCFF_X24_Y11_N15
\dp_inst|reg[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][23]~regout\);

-- Location: LCCOMB_X25_Y11_N8
\dp_inst|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux40~2_combout\ & (\dp_inst|reg[29][23]~regout\)) # (!\dp_inst|Mux40~2_combout\ & ((\dp_inst|reg[25][23]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][23]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux40~2_combout\,
	datad => \dp_inst|reg[25][23]~regout\,
	combout => \dp_inst|Mux40~3_combout\);

-- Location: LCFF_X24_Y10_N9
\dp_inst|reg[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][23]~regout\);

-- Location: LCFF_X26_Y13_N15
\dp_inst|reg[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][23]~regout\);

-- Location: LCCOMB_X24_Y10_N8
\dp_inst|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~4_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[24][23]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][23]~regout\,
	datad => \dp_inst|reg[16][23]~regout\,
	combout => \dp_inst|Mux40~4_combout\);

-- Location: LCFF_X24_Y10_N27
\dp_inst|reg[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][23]~regout\);

-- Location: LCFF_X27_Y13_N19
\dp_inst|reg[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][23]~regout\);

-- Location: LCCOMB_X24_Y10_N26
\dp_inst|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux40~4_combout\ & (\dp_inst|reg[28][23]~regout\)) # (!\dp_inst|Mux40~4_combout\ & ((\dp_inst|reg[20][23]~regout\))))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux40~4_combout\,
	datac => \dp_inst|reg[28][23]~regout\,
	datad => \dp_inst|reg[20][23]~regout\,
	combout => \dp_inst|Mux40~5_combout\);

-- Location: LCCOMB_X24_Y10_N20
\dp_inst|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux40~3_combout\) # ((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (((!\dp_inst|ir\(17) & \dp_inst|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux40~3_combout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux40~5_combout\,
	combout => \dp_inst|Mux40~6_combout\);

-- Location: LCFF_X29_Y11_N13
\dp_inst|reg[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][23]~regout\);

-- Location: LCFF_X29_Y11_N19
\dp_inst|reg[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][23]~regout\);

-- Location: LCFF_X29_Y13_N27
\dp_inst|reg[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][23]~regout\);

-- Location: LCFF_X29_Y13_N17
\dp_inst|reg[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(23),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][23]~regout\);

-- Location: LCCOMB_X29_Y13_N16
\dp_inst|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][23]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][23]~regout\,
	datac => \dp_inst|reg[23][23]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux40~7_combout\);

-- Location: LCCOMB_X29_Y11_N18
\dp_inst|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux40~7_combout\ & (\dp_inst|reg[31][23]~regout\)) # (!\dp_inst|Mux40~7_combout\ & ((\dp_inst|reg[27][23]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[31][23]~regout\,
	datac => \dp_inst|reg[27][23]~regout\,
	datad => \dp_inst|Mux40~7_combout\,
	combout => \dp_inst|Mux40~8_combout\);

-- Location: LCCOMB_X24_Y10_N18
\dp_inst|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux40~6_combout\ & ((\dp_inst|Mux40~8_combout\))) # (!\dp_inst|Mux40~6_combout\ & (\dp_inst|Mux40~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux40~1_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux40~6_combout\,
	datad => \dp_inst|Mux40~8_combout\,
	combout => \dp_inst|Mux40~9_combout\);

-- Location: LCCOMB_X24_Y10_N24
\dp_inst|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux40~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux40~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux40~19_combout\,
	datad => \dp_inst|Mux40~9_combout\,
	combout => \dp_inst|Mux40~20_combout\);

-- Location: LCFF_X23_Y15_N5
\dp_inst|ir[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \curr_state.s1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|ir\(20));

-- Location: LCFF_X19_Y16_N15
\dp_inst|reg[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][22]~regout\);

-- Location: LCFF_X18_Y16_N13
\dp_inst|reg[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][22]~regout\);

-- Location: LCCOMB_X19_Y16_N14
\dp_inst|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~17_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[13][22]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[13][22]~regout\,
	datad => \dp_inst|reg[12][22]~regout\,
	combout => \dp_inst|Mux41~17_combout\);

-- Location: LCFF_X19_Y16_N25
\dp_inst|reg[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][22]~regout\);

-- Location: LCCOMB_X19_Y16_N24
\dp_inst|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~18_combout\ = (\dp_inst|Mux41~17_combout\ & (((\dp_inst|reg[15][22]~regout\) # (!\dp_inst|ir\(17))))) # (!\dp_inst|Mux41~17_combout\ & (\dp_inst|reg[14][22]~regout\ & ((\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][22]~regout\,
	datab => \dp_inst|Mux41~17_combout\,
	datac => \dp_inst|reg[15][22]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux41~18_combout\);

-- Location: LCFF_X24_Y15_N11
\dp_inst|reg[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][22]~regout\);

-- Location: LCFF_X22_Y17_N25
\dp_inst|reg[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][22]~regout\);

-- Location: LCFF_X18_Y17_N13
\dp_inst|reg[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(22),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][22]~regout\);

-- Location: LCCOMB_X18_Y17_N12
\dp_inst|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~10_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[5][22]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][22]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][22]~regout\,
	datac => \dp_inst|reg[5][22]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux41~10_combout\);

-- Location: LCCOMB_X24_Y15_N10
\dp_inst|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux41~10_combout\ & (\dp_inst|reg[7][22]~regout\)) # (!\dp_inst|Mux41~10_combout\ & ((\dp_inst|reg[6][22]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][22]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[6][22]~regout\,
	datad => \dp_inst|Mux41~10_combout\,
	combout => \dp_inst|Mux41~11_combout\);

-- Location: LCCOMB_X24_Y15_N18
\dp_inst|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~19_combout\ = (\dp_inst|Mux41~16_combout\ & (((\dp_inst|Mux41~18_combout\)) # (!\dp_inst|ir\(18)))) # (!\dp_inst|Mux41~16_combout\ & (\dp_inst|ir\(18) & ((\dp_inst|Mux41~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux41~16_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux41~18_combout\,
	datad => \dp_inst|Mux41~11_combout\,
	combout => \dp_inst|Mux41~19_combout\);

-- Location: LCCOMB_X24_Y15_N16
\dp_inst|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux41~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux41~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux41~9_combout\,
	datab => \dp_inst|ir\(20),
	datad => \dp_inst|Mux41~19_combout\,
	combout => \dp_inst|Mux41~20_combout\);

-- Location: LCCOMB_X16_Y11_N18
\dp_inst|reg[10][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[10][21]~feeder_combout\);

-- Location: LCFF_X16_Y11_N19
\dp_inst|reg[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][21]~regout\);

-- Location: LCFF_X19_Y11_N21
\dp_inst|reg[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][21]~regout\);

-- Location: LCCOMB_X16_Y11_N0
\dp_inst|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[9][21]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][21]~regout\,
	datab => \dp_inst|reg[9][21]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux42~10_combout\);

-- Location: LCCOMB_X16_Y11_N22
\dp_inst|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux42~10_combout\ & (\dp_inst|reg[11][21]~regout\)) # (!\dp_inst|Mux42~10_combout\ & ((\dp_inst|reg[10][21]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][21]~regout\,
	datab => \dp_inst|reg[10][21]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux42~10_combout\,
	combout => \dp_inst|Mux42~11_combout\);

-- Location: LCFF_X23_Y17_N27
\dp_inst|reg[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][21]~regout\);

-- Location: LCFF_X23_Y17_N17
\dp_inst|reg[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][21]~regout\);

-- Location: LCFF_X24_Y15_N31
\dp_inst|reg[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][21]~regout\);

-- Location: LCFF_X24_Y15_N1
\dp_inst|reg[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][21]~regout\);

-- Location: LCCOMB_X24_Y15_N0
\dp_inst|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][21]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][21]~regout\,
	datac => \dp_inst|reg[6][21]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux42~12_combout\);

-- Location: LCCOMB_X23_Y17_N16
\dp_inst|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux42~12_combout\ & ((\dp_inst|reg[7][21]~regout\))) # (!\dp_inst|Mux42~12_combout\ & (\dp_inst|reg[5][21]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[5][21]~regout\,
	datac => \dp_inst|reg[7][21]~regout\,
	datad => \dp_inst|Mux42~12_combout\,
	combout => \dp_inst|Mux42~13_combout\);

-- Location: LCCOMB_X24_Y17_N26
\dp_inst|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~16_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux42~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux42~15_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux42~13_combout\,
	combout => \dp_inst|Mux42~16_combout\);

-- Location: LCCOMB_X24_Y17_N24
\dp_inst|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux42~16_combout\ & (\dp_inst|Mux42~18_combout\)) # (!\dp_inst|Mux42~16_combout\ & ((\dp_inst|Mux42~11_combout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux42~18_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux42~11_combout\,
	datad => \dp_inst|Mux42~16_combout\,
	combout => \dp_inst|Mux42~19_combout\);

-- Location: LCCOMB_X24_Y17_N0
\dp_inst|reg[20][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[20][21]~feeder_combout\);

-- Location: LCFF_X24_Y17_N1
\dp_inst|reg[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][21]~regout\);

-- Location: LCCOMB_X25_Y16_N22
\dp_inst|reg[24][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[24][21]~feeder_combout\);

-- Location: LCFF_X25_Y16_N23
\dp_inst|reg[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][21]~regout\);

-- Location: LCCOMB_X25_Y16_N0
\dp_inst|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][21]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][21]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][21]~regout\,
	datab => \dp_inst|reg[24][21]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux42~4_combout\);

-- Location: LCCOMB_X24_Y17_N16
\dp_inst|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux42~4_combout\ & (\dp_inst|reg[28][21]~regout\)) # (!\dp_inst|Mux42~4_combout\ & ((\dp_inst|reg[20][21]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][21]~regout\,
	datab => \dp_inst|reg[20][21]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux42~4_combout\,
	combout => \dp_inst|Mux42~5_combout\);

-- Location: LCFF_X29_Y15_N9
\dp_inst|reg[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][21]~regout\);

-- Location: LCFF_X25_Y11_N23
\dp_inst|reg[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][21]~regout\);

-- Location: LCCOMB_X25_Y11_N22
\dp_inst|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[21][21]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][21]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][21]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[21][21]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux42~2_combout\);

-- Location: LCCOMB_X29_Y15_N24
\dp_inst|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux42~2_combout\ & (\dp_inst|reg[29][21]~regout\)) # (!\dp_inst|Mux42~2_combout\ & ((\dp_inst|reg[25][21]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][21]~regout\,
	datab => \dp_inst|reg[25][21]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux42~2_combout\,
	combout => \dp_inst|Mux42~3_combout\);

-- Location: LCCOMB_X24_Y17_N2
\dp_inst|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux42~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux42~5_combout\,
	datad => \dp_inst|Mux42~3_combout\,
	combout => \dp_inst|Mux42~6_combout\);

-- Location: LCCOMB_X22_Y10_N2
\dp_inst|reg[22][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[22][21]~feeder_combout\);

-- Location: LCFF_X22_Y10_N3
\dp_inst|reg[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][21]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\dp_inst|reg[18][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[18][21]~feeder_combout\);

-- Location: LCFF_X24_Y13_N29
\dp_inst|reg[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][21]~regout\);

-- Location: LCCOMB_X23_Y10_N8
\dp_inst|reg[26][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][21]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	combout => \dp_inst|reg[26][21]~feeder_combout\);

-- Location: LCFF_X23_Y10_N9
\dp_inst|reg[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][21]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][21]~regout\);

-- Location: LCCOMB_X23_Y10_N30
\dp_inst|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][21]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][21]~regout\,
	datac => \dp_inst|reg[26][21]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux42~0_combout\);

-- Location: LCCOMB_X22_Y10_N10
\dp_inst|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux42~0_combout\ & (\dp_inst|reg[30][21]~regout\)) # (!\dp_inst|Mux42~0_combout\ & ((\dp_inst|reg[22][21]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][21]~regout\,
	datab => \dp_inst|reg[22][21]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux42~0_combout\,
	combout => \dp_inst|Mux42~1_combout\);

-- Location: LCFF_X29_Y11_N23
\dp_inst|reg[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][21]~regout\);

-- Location: LCFF_X29_Y11_N5
\dp_inst|reg[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][21]~regout\);

-- Location: LCFF_X29_Y13_N1
\dp_inst|reg[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][21]~regout\);

-- Location: LCFF_X29_Y13_N19
\dp_inst|reg[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(21),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][21]~regout\);

-- Location: LCCOMB_X29_Y13_N18
\dp_inst|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[23][21]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][21]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[19][21]~regout\,
	datac => \dp_inst|reg[23][21]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux42~7_combout\);

-- Location: LCCOMB_X29_Y11_N4
\dp_inst|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux42~7_combout\ & ((\dp_inst|reg[31][21]~regout\))) # (!\dp_inst|Mux42~7_combout\ & (\dp_inst|reg[27][21]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][21]~regout\,
	datac => \dp_inst|reg[31][21]~regout\,
	datad => \dp_inst|Mux42~7_combout\,
	combout => \dp_inst|Mux42~8_combout\);

-- Location: LCCOMB_X24_Y17_N12
\dp_inst|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux42~6_combout\ & ((\dp_inst|Mux42~8_combout\))) # (!\dp_inst|Mux42~6_combout\ & (\dp_inst|Mux42~1_combout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux42~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux42~6_combout\,
	datac => \dp_inst|Mux42~1_combout\,
	datad => \dp_inst|Mux42~8_combout\,
	combout => \dp_inst|Mux42~9_combout\);

-- Location: LCCOMB_X24_Y17_N14
\dp_inst|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux42~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux42~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux42~19_combout\,
	datad => \dp_inst|Mux42~9_combout\,
	combout => \dp_inst|Mux42~20_combout\);

-- Location: LCCOMB_X24_Y15_N24
\dp_inst|mux_b[23]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[23]~178_combout\ = (!\dp_inst|ir\(15) & ((\dp_inst|ir\(11)) # (!\dp_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|ir\(15),
	datad => \dp_inst|Equal0~0_combout\,
	combout => \dp_inst|mux_b[23]~178_combout\);

-- Location: LCFF_X22_Y19_N19
\dp_inst|reg[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][20]~regout\);

-- Location: LCFF_X21_Y16_N31
\dp_inst|reg[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][20]~regout\);

-- Location: LCCOMB_X22_Y19_N22
\dp_inst|mux_b[20]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~237_combout\ = (\dp_inst|mux_b[20]~236_combout\ & ((\dp_inst|reg[3][20]~regout\) # ((!\dp_inst|ir\(11))))) # (!\dp_inst|mux_b[20]~236_combout\ & (((\dp_inst|ir\(11) & \dp_inst|reg[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[20]~236_combout\,
	datab => \dp_inst|reg[3][20]~regout\,
	datac => \dp_inst|ir\(11),
	datad => \dp_inst|reg[1][20]~regout\,
	combout => \dp_inst|mux_b[20]~237_combout\);

-- Location: LCCOMB_X21_Y11_N30
\dp_inst|mux_b[20]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~238_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[20]~235_combout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((!\dp_inst|ir\(13) & \dp_inst|mux_b[20]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[20]~235_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|mux_b[20]~237_combout\,
	combout => \dp_inst|mux_b[20]~238_combout\);

-- Location: LCFF_X18_Y16_N21
\dp_inst|reg[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][20]~regout\);

-- Location: LCFF_X19_Y16_N19
\dp_inst|reg[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][20]~regout\);

-- Location: LCFF_X18_Y16_N3
\dp_inst|reg[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][20]~regout\);

-- Location: LCCOMB_X18_Y16_N2
\dp_inst|mux_b[20]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~239_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][20]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[13][20]~regout\,
	datac => \dp_inst|reg[12][20]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[20]~239_combout\);

-- Location: LCCOMB_X18_Y16_N20
\dp_inst|mux_b[20]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~240_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[20]~239_combout\ & (\dp_inst|reg[15][20]~regout\)) # (!\dp_inst|mux_b[20]~239_combout\ & ((\dp_inst|reg[14][20]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[20]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][20]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[14][20]~regout\,
	datad => \dp_inst|mux_b[20]~239_combout\,
	combout => \dp_inst|mux_b[20]~240_combout\);

-- Location: LCFF_X21_Y19_N19
\dp_inst|reg[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][20]~regout\);

-- Location: LCFF_X20_Y19_N5
\dp_inst|reg[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][20]~regout\);

-- Location: LCFF_X22_Y17_N11
\dp_inst|reg[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][20]~regout\);

-- Location: LCCOMB_X22_Y17_N10
\dp_inst|mux_b[20]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~232_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][20]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[5][20]~regout\,
	datac => \dp_inst|reg[4][20]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[20]~232_combout\);

-- Location: LCCOMB_X21_Y19_N18
\dp_inst|mux_b[20]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~233_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[20]~232_combout\ & ((\dp_inst|reg[7][20]~regout\))) # (!\dp_inst|mux_b[20]~232_combout\ & (\dp_inst|reg[6][20]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[20]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][20]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[7][20]~regout\,
	datad => \dp_inst|mux_b[20]~232_combout\,
	combout => \dp_inst|mux_b[20]~233_combout\);

-- Location: LCCOMB_X21_Y11_N4
\dp_inst|mux_b[20]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~241_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[20]~238_combout\ & (\dp_inst|mux_b[20]~240_combout\)) # (!\dp_inst|mux_b[20]~238_combout\ & ((\dp_inst|mux_b[20]~233_combout\))))) # (!\dp_inst|ir\(13) & 
-- (\dp_inst|mux_b[20]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[20]~238_combout\,
	datac => \dp_inst|mux_b[20]~240_combout\,
	datad => \dp_inst|mux_b[20]~233_combout\,
	combout => \dp_inst|mux_b[20]~241_combout\);

-- Location: LCFF_X25_Y11_N7
\dp_inst|reg[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][20]~regout\);

-- Location: LCFF_X26_Y11_N27
\dp_inst|reg[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][20]~regout\);

-- Location: LCCOMB_X26_Y11_N26
\dp_inst|mux_b[20]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~243_combout\ = (\dp_inst|mux_b[20]~242_combout\ & (((\dp_inst|reg[29][20]~regout\) # (!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[20]~242_combout\ & (\dp_inst|reg[21][20]~regout\ & ((\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[20]~242_combout\,
	datab => \dp_inst|reg[21][20]~regout\,
	datac => \dp_inst|reg[29][20]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[20]~243_combout\);

-- Location: LCFF_X25_Y15_N9
\dp_inst|reg[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][20]~regout\);

-- Location: LCFF_X25_Y15_N3
\dp_inst|reg[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][20]~regout\);

-- Location: LCFF_X26_Y13_N1
\dp_inst|reg[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][20]~regout\);

-- Location: LCCOMB_X26_Y13_N0
\dp_inst|mux_b[20]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~246_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][20]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][20]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][20]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][20]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[20]~246_combout\);

-- Location: LCCOMB_X25_Y15_N2
\dp_inst|mux_b[20]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~247_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[20]~246_combout\ & ((\dp_inst|reg[28][20]~regout\))) # (!\dp_inst|mux_b[20]~246_combout\ & (\dp_inst|reg[24][20]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[20]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[24][20]~regout\,
	datac => \dp_inst|reg[28][20]~regout\,
	datad => \dp_inst|mux_b[20]~246_combout\,
	combout => \dp_inst|mux_b[20]~247_combout\);

-- Location: LCFF_X23_Y16_N25
\dp_inst|reg[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][20]~regout\);

-- Location: LCCOMB_X23_Y16_N18
\dp_inst|mux_b[20]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~244_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][20]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][20]~regout\,
	datab => \dp_inst|reg[18][20]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[20]~244_combout\);

-- Location: LCFF_X21_Y11_N3
\dp_inst|reg[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(20),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][20]~regout\);

-- Location: LCCOMB_X21_Y11_N22
\dp_inst|mux_b[20]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~245_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[20]~244_combout\ & (\dp_inst|reg[30][20]~regout\)) # (!\dp_inst|mux_b[20]~244_combout\ & ((\dp_inst|reg[26][20]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[20]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][20]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[20]~244_combout\,
	datad => \dp_inst|reg[26][20]~regout\,
	combout => \dp_inst|mux_b[20]~245_combout\);

-- Location: LCCOMB_X21_Y11_N0
\dp_inst|mux_b[20]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~248_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[20]~245_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|mux_b[20]~247_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[20]~247_combout\,
	datad => \dp_inst|mux_b[20]~245_combout\,
	combout => \dp_inst|mux_b[20]~248_combout\);

-- Location: LCCOMB_X21_Y11_N26
\dp_inst|mux_b[20]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~251_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[20]~248_combout\ & (\dp_inst|mux_b[20]~250_combout\)) # (!\dp_inst|mux_b[20]~248_combout\ & ((\dp_inst|mux_b[20]~243_combout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[20]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[20]~250_combout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[20]~243_combout\,
	datad => \dp_inst|mux_b[20]~248_combout\,
	combout => \dp_inst|mux_b[20]~251_combout\);

-- Location: LCCOMB_X21_Y11_N24
\dp_inst|mux_b[20]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[20]~252_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[20]~251_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[20]~241_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & 
-- (\dp_inst|mux_b[20]~241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[20]~241_combout\,
	datad => \dp_inst|mux_b[20]~251_combout\,
	combout => \dp_inst|mux_b[20]~252_combout\);

-- Location: LCFF_X23_Y17_N21
\dp_inst|reg[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][19]~regout\);

-- Location: LCFF_X23_Y17_N19
\dp_inst|reg[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][19]~regout\);

-- Location: LCFF_X22_Y17_N31
\dp_inst|reg[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][19]~regout\);

-- Location: LCFF_X22_Y17_N17
\dp_inst|reg[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][19]~regout\);

-- Location: LCCOMB_X22_Y17_N16
\dp_inst|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][19]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][19]~regout\,
	datac => \dp_inst|reg[6][19]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux44~12_combout\);

-- Location: LCCOMB_X23_Y17_N18
\dp_inst|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux44~12_combout\ & (\dp_inst|reg[7][19]~regout\)) # (!\dp_inst|Mux44~12_combout\ & ((\dp_inst|reg[5][19]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[7][19]~regout\,
	datac => \dp_inst|reg[5][19]~regout\,
	datad => \dp_inst|Mux44~12_combout\,
	combout => \dp_inst|Mux44~13_combout\);

-- Location: LCCOMB_X24_Y13_N8
\dp_inst|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~16_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|Mux44~13_combout\))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux44~15_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux44~13_combout\,
	combout => \dp_inst|Mux44~16_combout\);

-- Location: LCFF_X18_Y16_N29
\dp_inst|reg[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][19]~regout\);

-- Location: LCCOMB_X19_Y16_N0
\dp_inst|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][19]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][19]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][19]~regout\,
	datab => \dp_inst|reg[14][19]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux44~17_combout\);

-- Location: LCFF_X19_Y16_N23
\dp_inst|reg[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][19]~regout\);

-- Location: LCFF_X19_Y16_N31
\dp_inst|reg[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][19]~regout\);

-- Location: LCCOMB_X19_Y16_N22
\dp_inst|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux44~17_combout\ & ((\dp_inst|reg[15][19]~regout\))) # (!\dp_inst|Mux44~17_combout\ & (\dp_inst|reg[13][19]~regout\)))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux44~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux44~17_combout\,
	datac => \dp_inst|reg[13][19]~regout\,
	datad => \dp_inst|reg[15][19]~regout\,
	combout => \dp_inst|Mux44~18_combout\);

-- Location: LCCOMB_X24_Y13_N14
\dp_inst|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux44~16_combout\ & ((\dp_inst|Mux44~18_combout\))) # (!\dp_inst|Mux44~16_combout\ & (\dp_inst|Mux44~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux44~11_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux44~16_combout\,
	datad => \dp_inst|Mux44~18_combout\,
	combout => \dp_inst|Mux44~19_combout\);

-- Location: LCFF_X23_Y10_N25
\dp_inst|reg[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][19]~regout\);

-- Location: LCCOMB_X26_Y10_N20
\dp_inst|reg[18][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[18][19]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	combout => \dp_inst|reg[18][19]~feeder_combout\);

-- Location: LCFF_X26_Y10_N21
\dp_inst|reg[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[18][19]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][19]~regout\);

-- Location: LCFF_X23_Y10_N3
\dp_inst|reg[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][19]~regout\);

-- Location: LCCOMB_X23_Y10_N2
\dp_inst|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][19]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][19]~regout\,
	datac => \dp_inst|reg[26][19]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux44~0_combout\);

-- Location: LCCOMB_X23_Y10_N24
\dp_inst|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux44~0_combout\ & ((\dp_inst|reg[30][19]~regout\))) # (!\dp_inst|Mux44~0_combout\ & (\dp_inst|reg[22][19]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][19]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[30][19]~regout\,
	datad => \dp_inst|Mux44~0_combout\,
	combout => \dp_inst|Mux44~1_combout\);

-- Location: LCFF_X25_Y17_N27
\dp_inst|reg[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][19]~regout\);

-- Location: LCFF_X25_Y17_N9
\dp_inst|reg[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][19]~regout\);

-- Location: LCFF_X26_Y14_N13
\dp_inst|reg[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][19]~regout\);

-- Location: LCCOMB_X25_Y13_N24
\dp_inst|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~4_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[24][19]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((!\dp_inst|ir\(18) & \dp_inst|reg[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][19]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|reg[16][19]~regout\,
	combout => \dp_inst|Mux44~4_combout\);

-- Location: LCCOMB_X25_Y17_N8
\dp_inst|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux44~4_combout\ & ((\dp_inst|reg[28][19]~regout\))) # (!\dp_inst|Mux44~4_combout\ & (\dp_inst|reg[20][19]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][19]~regout\,
	datac => \dp_inst|reg[28][19]~regout\,
	datad => \dp_inst|Mux44~4_combout\,
	combout => \dp_inst|Mux44~5_combout\);

-- Location: LCCOMB_X24_Y13_N20
\dp_inst|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux44~3_combout\) # ((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (((!\dp_inst|ir\(17) & \dp_inst|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux44~3_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux44~5_combout\,
	combout => \dp_inst|Mux44~6_combout\);

-- Location: LCFF_X30_Y13_N13
\dp_inst|reg[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][19]~regout\);

-- Location: LCFF_X30_Y13_N27
\dp_inst|reg[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][19]~regout\);

-- Location: LCFF_X30_Y11_N29
\dp_inst|reg[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(19),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][19]~regout\);

-- Location: LCCOMB_X30_Y11_N22
\dp_inst|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~7_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[23][19]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((\dp_inst|reg[19][19]~regout\ & !\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][19]~regout\,
	datab => \dp_inst|reg[19][19]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux44~7_combout\);

-- Location: LCCOMB_X30_Y13_N26
\dp_inst|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux44~7_combout\ & ((\dp_inst|reg[31][19]~regout\))) # (!\dp_inst|Mux44~7_combout\ & (\dp_inst|reg[27][19]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][19]~regout\,
	datac => \dp_inst|reg[31][19]~regout\,
	datad => \dp_inst|Mux44~7_combout\,
	combout => \dp_inst|Mux44~8_combout\);

-- Location: LCCOMB_X24_Y13_N10
\dp_inst|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux44~6_combout\ & ((\dp_inst|Mux44~8_combout\))) # (!\dp_inst|Mux44~6_combout\ & (\dp_inst|Mux44~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux44~1_combout\,
	datac => \dp_inst|Mux44~6_combout\,
	datad => \dp_inst|Mux44~8_combout\,
	combout => \dp_inst|Mux44~9_combout\);

-- Location: LCCOMB_X24_Y13_N0
\dp_inst|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux44~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux44~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux44~19_combout\,
	datad => \dp_inst|Mux44~9_combout\,
	combout => \dp_inst|Mux44~20_combout\);

-- Location: LCFF_X21_Y15_N31
\dp_inst|reg[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][18]~regout\);

-- Location: LCFF_X19_Y15_N9
\dp_inst|reg[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][18]~regout\);

-- Location: LCFF_X20_Y16_N13
\dp_inst|reg[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][18]~regout\);

-- Location: LCCOMB_X20_Y16_N12
\dp_inst|mux_b[18]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~278_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[2][18]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[0][18]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][18]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[0][18]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[18]~278_combout\);

-- Location: LCCOMB_X19_Y15_N8
\dp_inst|mux_b[18]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~279_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[18]~278_combout\ & (\dp_inst|reg[3][18]~regout\)) # (!\dp_inst|mux_b[18]~278_combout\ & ((\dp_inst|reg[1][18]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[18]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[3][18]~regout\,
	datac => \dp_inst|reg[1][18]~regout\,
	datad => \dp_inst|mux_b[18]~278_combout\,
	combout => \dp_inst|mux_b[18]~279_combout\);

-- Location: LCFF_X19_Y11_N17
\dp_inst|reg[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][18]~regout\);

-- Location: LCFF_X20_Y11_N19
\dp_inst|reg[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][18]~regout\);

-- Location: LCFF_X19_Y11_N31
\dp_inst|reg[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][18]~regout\);

-- Location: LCCOMB_X19_Y11_N30
\dp_inst|mux_b[18]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~276_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[10][18]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[8][18]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[10][18]~regout\,
	datac => \dp_inst|reg[8][18]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[18]~276_combout\);

-- Location: LCCOMB_X19_Y11_N16
\dp_inst|mux_b[18]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~277_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[18]~276_combout\ & (\dp_inst|reg[11][18]~regout\)) # (!\dp_inst|mux_b[18]~276_combout\ & ((\dp_inst|reg[9][18]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[18]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][18]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[9][18]~regout\,
	datad => \dp_inst|mux_b[18]~276_combout\,
	combout => \dp_inst|mux_b[18]~277_combout\);

-- Location: LCCOMB_X19_Y15_N2
\dp_inst|mux_b[18]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~280_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|mux_b[18]~277_combout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|mux_b[18]~279_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[18]~279_combout\,
	datad => \dp_inst|mux_b[18]~277_combout\,
	combout => \dp_inst|mux_b[18]~280_combout\);

-- Location: LCFF_X18_Y15_N1
\dp_inst|reg[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][18]~regout\);

-- Location: LCFF_X18_Y18_N7
\dp_inst|reg[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][18]~regout\);

-- Location: LCCOMB_X18_Y18_N6
\dp_inst|mux_b[18]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~281_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[13][18]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[12][18]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][18]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][18]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[18]~281_combout\);

-- Location: LCCOMB_X18_Y15_N14
\dp_inst|reg[15][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[15][18]~feeder_combout\);

-- Location: LCFF_X18_Y15_N15
\dp_inst|reg[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][18]~regout\);

-- Location: LCCOMB_X19_Y15_N16
\dp_inst|mux_b[18]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~282_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[18]~281_combout\ & ((\dp_inst|reg[15][18]~regout\))) # (!\dp_inst|mux_b[18]~281_combout\ & (\dp_inst|reg[14][18]~regout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[18]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][18]~regout\,
	datac => \dp_inst|mux_b[18]~281_combout\,
	datad => \dp_inst|reg[15][18]~regout\,
	combout => \dp_inst|mux_b[18]~282_combout\);

-- Location: LCCOMB_X22_Y17_N0
\dp_inst|reg[6][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[6][18]~feeder_combout\);

-- Location: LCFF_X22_Y17_N1
\dp_inst|reg[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][18]~regout\);

-- Location: LCFF_X18_Y17_N9
\dp_inst|reg[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][18]~regout\);

-- Location: LCFF_X19_Y17_N17
\dp_inst|reg[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][18]~regout\);

-- Location: LCCOMB_X18_Y17_N10
\dp_inst|mux_b[18]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~274_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[5][18]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][18]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[4][18]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[18]~274_combout\);

-- Location: LCCOMB_X18_Y17_N8
\dp_inst|mux_b[18]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~275_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[18]~274_combout\ & ((\dp_inst|reg[7][18]~regout\))) # (!\dp_inst|mux_b[18]~274_combout\ & (\dp_inst|reg[6][18]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[18]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][18]~regout\,
	datac => \dp_inst|reg[7][18]~regout\,
	datad => \dp_inst|mux_b[18]~274_combout\,
	combout => \dp_inst|mux_b[18]~275_combout\);

-- Location: LCCOMB_X19_Y15_N6
\dp_inst|mux_b[18]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~283_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[18]~280_combout\ & (\dp_inst|mux_b[18]~282_combout\)) # (!\dp_inst|mux_b[18]~280_combout\ & ((\dp_inst|mux_b[18]~275_combout\))))) # (!\dp_inst|ir\(13) & 
-- (\dp_inst|mux_b[18]~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[18]~280_combout\,
	datac => \dp_inst|mux_b[18]~282_combout\,
	datad => \dp_inst|mux_b[18]~275_combout\,
	combout => \dp_inst|mux_b[18]~283_combout\);

-- Location: LCFF_X23_Y16_N15
\dp_inst|reg[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][18]~regout\);

-- Location: LCFF_X24_Y16_N5
\dp_inst|reg[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][18]~regout\);

-- Location: LCCOMB_X23_Y16_N2
\dp_inst|mux_b[18]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~287_combout\ = (\dp_inst|mux_b[18]~286_combout\ & ((\dp_inst|reg[30][18]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[18]~286_combout\ & (((\dp_inst|ir\(14) & \dp_inst|reg[26][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[18]~286_combout\,
	datab => \dp_inst|reg[30][18]~regout\,
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[26][18]~regout\,
	combout => \dp_inst|mux_b[18]~287_combout\);

-- Location: LCFF_X25_Y15_N5
\dp_inst|reg[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][18]~regout\);

-- Location: LCFF_X25_Y15_N11
\dp_inst|reg[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][18]~regout\);

-- Location: LCFF_X26_Y14_N27
\dp_inst|reg[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][18]~regout\);

-- Location: LCCOMB_X27_Y13_N0
\dp_inst|reg[20][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][18]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	combout => \dp_inst|reg[20][18]~feeder_combout\);

-- Location: LCFF_X27_Y13_N1
\dp_inst|reg[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][18]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][18]~regout\);

-- Location: LCCOMB_X26_Y14_N26
\dp_inst|mux_b[18]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~288_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[20][18]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][18]~regout\,
	datad => \dp_inst|reg[20][18]~regout\,
	combout => \dp_inst|mux_b[18]~288_combout\);

-- Location: LCCOMB_X25_Y15_N10
\dp_inst|mux_b[18]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~289_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[18]~288_combout\ & (\dp_inst|reg[28][18]~regout\)) # (!\dp_inst|mux_b[18]~288_combout\ & ((\dp_inst|reg[24][18]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[18]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[28][18]~regout\,
	datac => \dp_inst|reg[24][18]~regout\,
	datad => \dp_inst|mux_b[18]~288_combout\,
	combout => \dp_inst|mux_b[18]~289_combout\);

-- Location: LCCOMB_X23_Y16_N4
\dp_inst|mux_b[18]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~290_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|mux_b[18]~287_combout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|mux_b[18]~289_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[18]~287_combout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[18]~289_combout\,
	combout => \dp_inst|mux_b[18]~290_combout\);

-- Location: LCFF_X26_Y11_N1
\dp_inst|reg[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][18]~regout\);

-- Location: LCFF_X26_Y11_N19
\dp_inst|reg[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][18]~regout\);

-- Location: LCCOMB_X26_Y11_N30
\dp_inst|mux_b[18]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~284_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[25][18]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][18]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|ir\(14),
	datad => \dp_inst|reg[25][18]~regout\,
	combout => \dp_inst|mux_b[18]~284_combout\);

-- Location: LCCOMB_X26_Y11_N0
\dp_inst|mux_b[18]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~285_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[18]~284_combout\ & ((\dp_inst|reg[29][18]~regout\))) # (!\dp_inst|mux_b[18]~284_combout\ & (\dp_inst|reg[21][18]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[18]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][18]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[29][18]~regout\,
	datad => \dp_inst|mux_b[18]~284_combout\,
	combout => \dp_inst|mux_b[18]~285_combout\);

-- Location: LCFF_X30_Y16_N7
\dp_inst|reg[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][18]~regout\);

-- Location: LCFF_X30_Y16_N3
\dp_inst|reg[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(18),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][18]~regout\);

-- Location: LCCOMB_X30_Y16_N6
\dp_inst|mux_b[18]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~292_combout\ = (\dp_inst|mux_b[18]~291_combout\ & (((\dp_inst|reg[31][18]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[18]~291_combout\ & (\dp_inst|ir\(13) & (\dp_inst|reg[23][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[18]~291_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[23][18]~regout\,
	datad => \dp_inst|reg[31][18]~regout\,
	combout => \dp_inst|mux_b[18]~292_combout\);

-- Location: LCCOMB_X23_Y16_N10
\dp_inst|mux_b[18]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~293_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[18]~290_combout\ & ((\dp_inst|mux_b[18]~292_combout\))) # (!\dp_inst|mux_b[18]~290_combout\ & (\dp_inst|mux_b[18]~285_combout\)))) # (!\dp_inst|ir\(11) & 
-- (\dp_inst|mux_b[18]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[18]~290_combout\,
	datac => \dp_inst|mux_b[18]~285_combout\,
	datad => \dp_inst|mux_b[18]~292_combout\,
	combout => \dp_inst|mux_b[18]~293_combout\);

-- Location: LCCOMB_X23_Y16_N28
\dp_inst|mux_b[18]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[18]~294_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[18]~283_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[18]~293_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- ((\dp_inst|mux_b[18]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[18]~283_combout\,
	datad => \dp_inst|mux_b[18]~293_combout\,
	combout => \dp_inst|mux_b[18]~294_combout\);

-- Location: LCFF_X20_Y11_N23
\dp_inst|reg[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][17]~regout\);

-- Location: LCFF_X19_Y14_N11
\dp_inst|reg[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][17]~regout\);

-- Location: LCFF_X19_Y13_N5
\dp_inst|reg[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][17]~regout\);

-- Location: LCCOMB_X19_Y14_N10
\dp_inst|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|reg[9][17]~regout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|reg[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[9][17]~regout\,
	datad => \dp_inst|reg[8][17]~regout\,
	combout => \dp_inst|Mux46~10_combout\);

-- Location: LCCOMB_X20_Y11_N22
\dp_inst|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux46~10_combout\ & (\dp_inst|reg[11][17]~regout\)) # (!\dp_inst|Mux46~10_combout\ & ((\dp_inst|reg[10][17]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][17]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][17]~regout\,
	datad => \dp_inst|Mux46~10_combout\,
	combout => \dp_inst|Mux46~11_combout\);

-- Location: LCFF_X19_Y16_N29
\dp_inst|reg[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][17]~regout\);

-- Location: LCFF_X19_Y16_N3
\dp_inst|reg[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][17]~regout\);

-- Location: LCFF_X18_Y16_N23
\dp_inst|reg[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][17]~regout\);

-- Location: LCFF_X18_Y16_N25
\dp_inst|reg[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][17]~regout\);

-- Location: LCCOMB_X18_Y16_N24
\dp_inst|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][17]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][17]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[12][17]~regout\,
	datac => \dp_inst|reg[14][17]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux46~17_combout\);

-- Location: LCCOMB_X19_Y16_N2
\dp_inst|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux46~17_combout\ & ((\dp_inst|reg[15][17]~regout\))) # (!\dp_inst|Mux46~17_combout\ & (\dp_inst|reg[13][17]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][17]~regout\,
	datac => \dp_inst|reg[15][17]~regout\,
	datad => \dp_inst|Mux46~17_combout\,
	combout => \dp_inst|Mux46~18_combout\);

-- Location: LCFF_X23_Y17_N7
\dp_inst|reg[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][17]~regout\);

-- Location: LCFF_X23_Y17_N1
\dp_inst|reg[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][17]~regout\);

-- Location: LCFF_X22_Y17_N5
\dp_inst|reg[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][17]~regout\);

-- Location: LCFF_X22_Y17_N27
\dp_inst|reg[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][17]~regout\);

-- Location: LCCOMB_X22_Y17_N26
\dp_inst|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][17]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][17]~regout\,
	datac => \dp_inst|reg[6][17]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux46~12_combout\);

-- Location: LCCOMB_X23_Y17_N0
\dp_inst|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux46~12_combout\ & ((\dp_inst|reg[7][17]~regout\))) # (!\dp_inst|Mux46~12_combout\ & (\dp_inst|reg[5][17]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[5][17]~regout\,
	datac => \dp_inst|reg[7][17]~regout\,
	datad => \dp_inst|Mux46~12_combout\,
	combout => \dp_inst|Mux46~13_combout\);

-- Location: LCFF_X19_Y15_N13
\dp_inst|reg[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][17]~regout\);

-- Location: LCCOMB_X19_Y15_N12
\dp_inst|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][17]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][17]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][17]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][17]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux46~14_combout\);

-- Location: LCFF_X21_Y15_N29
\dp_inst|reg[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][17]~regout\);

-- Location: LCCOMB_X21_Y15_N28
\dp_inst|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~15_combout\ = (\dp_inst|Mux46~14_combout\ & ((\dp_inst|reg[3][17]~regout\) # ((!\dp_inst|ir\(17))))) # (!\dp_inst|Mux46~14_combout\ & (((\dp_inst|reg[2][17]~regout\ & \dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][17]~regout\,
	datab => \dp_inst|Mux46~14_combout\,
	datac => \dp_inst|reg[2][17]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux46~15_combout\);

-- Location: LCCOMB_X20_Y11_N26
\dp_inst|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~16_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|Mux46~13_combout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|Mux46~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux46~13_combout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux46~15_combout\,
	combout => \dp_inst|Mux46~16_combout\);

-- Location: LCCOMB_X20_Y11_N8
\dp_inst|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux46~16_combout\ & ((\dp_inst|Mux46~18_combout\))) # (!\dp_inst|Mux46~16_combout\ & (\dp_inst|Mux46~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux46~11_combout\,
	datac => \dp_inst|Mux46~18_combout\,
	datad => \dp_inst|Mux46~16_combout\,
	combout => \dp_inst|Mux46~19_combout\);

-- Location: LCCOMB_X26_Y17_N6
\dp_inst|reg[31][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][17]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	combout => \dp_inst|reg[31][17]~feeder_combout\);

-- Location: LCFF_X26_Y17_N7
\dp_inst|reg[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][17]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][17]~regout\);

-- Location: LCFF_X29_Y13_N9
\dp_inst|reg[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][17]~regout\);

-- Location: LCCOMB_X29_Y13_N8
\dp_inst|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][17]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][17]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[23][17]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux46~7_combout\);

-- Location: LCCOMB_X27_Y13_N22
\dp_inst|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux46~7_combout\ & ((\dp_inst|reg[31][17]~regout\))) # (!\dp_inst|Mux46~7_combout\ & (\dp_inst|reg[27][17]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][17]~regout\,
	datab => \dp_inst|reg[31][17]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux46~7_combout\,
	combout => \dp_inst|Mux46~8_combout\);

-- Location: LCFF_X25_Y19_N5
\dp_inst|reg[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][17]~regout\);

-- Location: LCFF_X25_Y19_N11
\dp_inst|reg[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][17]~regout\);

-- Location: LCFF_X25_Y14_N1
\dp_inst|reg[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][17]~regout\);

-- Location: LCCOMB_X24_Y16_N14
\dp_inst|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[26][17]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][17]~regout\,
	datab => \dp_inst|reg[18][17]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux46~0_combout\);

-- Location: LCCOMB_X25_Y19_N10
\dp_inst|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux46~0_combout\ & ((\dp_inst|reg[30][17]~regout\))) # (!\dp_inst|Mux46~0_combout\ & (\dp_inst|reg[22][17]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[22][17]~regout\,
	datac => \dp_inst|reg[30][17]~regout\,
	datad => \dp_inst|Mux46~0_combout\,
	combout => \dp_inst|Mux46~1_combout\);

-- Location: LCFF_X24_Y11_N29
\dp_inst|reg[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][17]~regout\);

-- Location: LCFF_X25_Y12_N5
\dp_inst|reg[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][17]~regout\);

-- Location: LCCOMB_X25_Y12_N4
\dp_inst|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][17]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][17]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[21][17]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux46~2_combout\);

-- Location: LCCOMB_X24_Y11_N28
\dp_inst|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux46~2_combout\ & (\dp_inst|reg[29][17]~regout\)) # (!\dp_inst|Mux46~2_combout\ & ((\dp_inst|reg[25][17]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][17]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][17]~regout\,
	datad => \dp_inst|Mux46~2_combout\,
	combout => \dp_inst|Mux46~3_combout\);

-- Location: LCCOMB_X25_Y17_N24
\dp_inst|reg[28][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][17]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	combout => \dp_inst|reg[28][17]~feeder_combout\);

-- Location: LCFF_X25_Y17_N25
\dp_inst|reg[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][17]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][17]~regout\);

-- Location: LCFF_X29_Y14_N3
\dp_inst|reg[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][17]~regout\);

-- Location: LCFF_X29_Y14_N21
\dp_inst|reg[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(17),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][17]~regout\);

-- Location: LCCOMB_X29_Y14_N20
\dp_inst|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][17]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][17]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][17]~regout\,
	datac => \dp_inst|reg[24][17]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux46~4_combout\);

-- Location: LCCOMB_X25_Y17_N18
\dp_inst|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux46~4_combout\ & ((\dp_inst|reg[28][17]~regout\))) # (!\dp_inst|Mux46~4_combout\ & (\dp_inst|reg[20][17]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[20][17]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[28][17]~regout\,
	datad => \dp_inst|Mux46~4_combout\,
	combout => \dp_inst|Mux46~5_combout\);

-- Location: LCCOMB_X20_Y11_N2
\dp_inst|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & (\dp_inst|Mux46~3_combout\)) # (!\dp_inst|ir\(16) & ((\dp_inst|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux46~3_combout\,
	datad => \dp_inst|Mux46~5_combout\,
	combout => \dp_inst|Mux46~6_combout\);

-- Location: LCCOMB_X20_Y11_N28
\dp_inst|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux46~6_combout\ & (\dp_inst|Mux46~8_combout\)) # (!\dp_inst|Mux46~6_combout\ & ((\dp_inst|Mux46~1_combout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux46~8_combout\,
	datac => \dp_inst|Mux46~1_combout\,
	datad => \dp_inst|Mux46~6_combout\,
	combout => \dp_inst|Mux46~9_combout\);

-- Location: LCCOMB_X20_Y11_N6
\dp_inst|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux46~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux46~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux46~19_combout\,
	datad => \dp_inst|Mux46~9_combout\,
	combout => \dp_inst|Mux46~20_combout\);

-- Location: LCFF_X22_Y17_N7
\dp_inst|reg[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][16]~regout\);

-- Location: LCFF_X24_Y18_N17
\dp_inst|reg[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][16]~regout\);

-- Location: LCCOMB_X24_Y18_N2
\dp_inst|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~11_combout\ = (\dp_inst|Mux47~10_combout\ & (((\dp_inst|reg[7][16]~regout\) # (!\dp_inst|ir\(17))))) # (!\dp_inst|Mux47~10_combout\ & (\dp_inst|reg[6][16]~regout\ & ((\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux47~10_combout\,
	datab => \dp_inst|reg[6][16]~regout\,
	datac => \dp_inst|reg[7][16]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux47~11_combout\);

-- Location: LCFF_X18_Y15_N5
\dp_inst|reg[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][16]~regout\);

-- Location: LCCOMB_X16_Y15_N0
\dp_inst|reg[13][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[13][16]~feeder_combout\);

-- Location: LCFF_X16_Y15_N1
\dp_inst|reg[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][16]~regout\);

-- Location: LCCOMB_X16_Y15_N30
\dp_inst|reg[12][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[12][16]~feeder_combout\);

-- Location: LCFF_X16_Y15_N31
\dp_inst|reg[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][16]~regout\);

-- Location: LCCOMB_X16_Y15_N12
\dp_inst|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~17_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|reg[13][16]~regout\) # ((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (((!\dp_inst|ir\(17) & \dp_inst|reg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][16]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|reg[12][16]~regout\,
	combout => \dp_inst|Mux47~17_combout\);

-- Location: LCCOMB_X18_Y15_N8
\dp_inst|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux47~17_combout\ & (\dp_inst|reg[15][16]~regout\)) # (!\dp_inst|Mux47~17_combout\ & ((\dp_inst|reg[14][16]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][16]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][16]~regout\,
	datad => \dp_inst|Mux47~17_combout\,
	combout => \dp_inst|Mux47~18_combout\);

-- Location: LCFF_X19_Y12_N5
\dp_inst|reg[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][16]~regout\);

-- Location: LCFF_X20_Y12_N31
\dp_inst|reg[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][16]~regout\);

-- Location: LCCOMB_X20_Y12_N30
\dp_inst|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][16]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][16]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][16]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux47~14_combout\);

-- Location: LCCOMB_X20_Y12_N22
\dp_inst|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux47~14_combout\ & (\dp_inst|reg[3][16]~regout\)) # (!\dp_inst|Mux47~14_combout\ & ((\dp_inst|reg[1][16]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][16]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][16]~regout\,
	datad => \dp_inst|Mux47~14_combout\,
	combout => \dp_inst|Mux47~15_combout\);

-- Location: LCFF_X19_Y14_N5
\dp_inst|reg[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][16]~regout\);

-- Location: LCFF_X19_Y14_N7
\dp_inst|reg[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][16]~regout\);

-- Location: LCFF_X20_Y14_N3
\dp_inst|reg[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][16]~regout\);

-- Location: LCCOMB_X20_Y14_N2
\dp_inst|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][16]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][16]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][16]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][16]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux47~12_combout\);

-- Location: LCCOMB_X19_Y14_N6
\dp_inst|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux47~12_combout\ & ((\dp_inst|reg[11][16]~regout\))) # (!\dp_inst|Mux47~12_combout\ & (\dp_inst|reg[9][16]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][16]~regout\,
	datac => \dp_inst|reg[11][16]~regout\,
	datad => \dp_inst|Mux47~12_combout\,
	combout => \dp_inst|Mux47~13_combout\);

-- Location: LCCOMB_X24_Y18_N12
\dp_inst|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~16_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux47~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux47~15_combout\,
	datad => \dp_inst|Mux47~13_combout\,
	combout => \dp_inst|Mux47~16_combout\);

-- Location: LCCOMB_X24_Y18_N14
\dp_inst|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux47~16_combout\ & ((\dp_inst|Mux47~18_combout\))) # (!\dp_inst|Mux47~16_combout\ & (\dp_inst|Mux47~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux47~11_combout\,
	datac => \dp_inst|Mux47~18_combout\,
	datad => \dp_inst|Mux47~16_combout\,
	combout => \dp_inst|Mux47~19_combout\);

-- Location: LCFF_X27_Y11_N15
\dp_inst|reg[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][16]~regout\);

-- Location: LCCOMB_X27_Y11_N14
\dp_inst|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~0_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[25][16]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[17][16]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][16]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[17][16]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux47~0_combout\);

-- Location: LCFF_X27_Y14_N15
\dp_inst|reg[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][16]~regout\);

-- Location: LCCOMB_X27_Y14_N14
\dp_inst|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~1_combout\ = (\dp_inst|Mux47~0_combout\ & ((\dp_inst|reg[29][16]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux47~0_combout\ & (((\dp_inst|reg[21][16]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][16]~regout\,
	datab => \dp_inst|Mux47~0_combout\,
	datac => \dp_inst|reg[21][16]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux47~1_combout\);

-- Location: LCCOMB_X32_Y14_N0
\dp_inst|reg[26][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][16]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	combout => \dp_inst|reg[26][16]~feeder_combout\);

-- Location: LCFF_X32_Y14_N1
\dp_inst|reg[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][16]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][16]~regout\);

-- Location: LCFF_X26_Y15_N29
\dp_inst|reg[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][16]~regout\);

-- Location: LCFF_X25_Y14_N17
\dp_inst|reg[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][16]~regout\);

-- Location: LCCOMB_X25_Y14_N16
\dp_inst|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][16]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][16]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][16]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][16]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux47~2_combout\);

-- Location: LCCOMB_X32_Y14_N30
\dp_inst|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux47~2_combout\ & ((\dp_inst|reg[30][16]~regout\))) # (!\dp_inst|Mux47~2_combout\ & (\dp_inst|reg[26][16]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[26][16]~regout\,
	datac => \dp_inst|reg[30][16]~regout\,
	datad => \dp_inst|Mux47~2_combout\,
	combout => \dp_inst|Mux47~3_combout\);

-- Location: LCFF_X25_Y13_N19
\dp_inst|reg[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][16]~regout\);

-- Location: LCFF_X24_Y14_N29
\dp_inst|reg[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][16]~regout\);

-- Location: LCFF_X24_Y14_N19
\dp_inst|reg[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(16),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][16]~regout\);

-- Location: LCCOMB_X24_Y14_N18
\dp_inst|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[20][16]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][16]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[16][16]~regout\,
	datac => \dp_inst|reg[20][16]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux47~4_combout\);

-- Location: LCCOMB_X25_Y13_N18
\dp_inst|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux47~4_combout\ & (\dp_inst|reg[28][16]~regout\)) # (!\dp_inst|Mux47~4_combout\ & ((\dp_inst|reg[24][16]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][16]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][16]~regout\,
	datad => \dp_inst|Mux47~4_combout\,
	combout => \dp_inst|Mux47~5_combout\);

-- Location: LCCOMB_X27_Y14_N28
\dp_inst|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux47~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux47~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux47~3_combout\,
	datad => \dp_inst|Mux47~5_combout\,
	combout => \dp_inst|Mux47~6_combout\);

-- Location: LCCOMB_X27_Y14_N10
\dp_inst|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux47~6_combout\ & (\dp_inst|Mux47~8_combout\)) # (!\dp_inst|Mux47~6_combout\ & ((\dp_inst|Mux47~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux47~8_combout\,
	datab => \dp_inst|Mux47~1_combout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux47~6_combout\,
	combout => \dp_inst|Mux47~9_combout\);

-- Location: LCCOMB_X24_Y18_N0
\dp_inst|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux47~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux47~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux47~19_combout\,
	datad => \dp_inst|Mux47~9_combout\,
	combout => \dp_inst|Mux47~20_combout\);

-- Location: LCFF_X16_Y18_N29
\dp_inst|reg[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][15]~regout\);

-- Location: LCFF_X16_Y18_N15
\dp_inst|reg[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][15]~regout\);

-- Location: LCCOMB_X16_Y18_N10
\dp_inst|mux_b[15]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~344_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][15]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[14][15]~regout\,
	datac => \dp_inst|reg[12][15]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[15]~344_combout\);

-- Location: LCFF_X18_Y15_N25
\dp_inst|reg[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][15]~regout\);

-- Location: LCCOMB_X18_Y18_N14
\dp_inst|mux_b[15]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~345_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[15]~344_combout\ & ((\dp_inst|reg[15][15]~regout\))) # (!\dp_inst|mux_b[15]~344_combout\ & (\dp_inst|reg[13][15]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[15]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][15]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[15]~344_combout\,
	datad => \dp_inst|reg[15][15]~regout\,
	combout => \dp_inst|mux_b[15]~345_combout\);

-- Location: LCCOMB_X22_Y16_N28
\dp_inst|reg[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][15]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	combout => \dp_inst|reg[3][15]~feeder_combout\);

-- Location: LCFF_X22_Y16_N29
\dp_inst|reg[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][15]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][15]~regout\);

-- Location: LCFF_X20_Y16_N27
\dp_inst|reg[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][15]~regout\);

-- Location: LCFF_X20_Y12_N7
\dp_inst|reg[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][15]~regout\);

-- Location: LCCOMB_X20_Y12_N6
\dp_inst|mux_b[15]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~341_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][15]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][15]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][15]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][15]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[15]~341_combout\);

-- Location: LCCOMB_X22_Y16_N6
\dp_inst|mux_b[15]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~342_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[15]~341_combout\ & (\dp_inst|reg[3][15]~regout\)) # (!\dp_inst|mux_b[15]~341_combout\ & ((\dp_inst|reg[2][15]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[15]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[3][15]~regout\,
	datac => \dp_inst|reg[2][15]~regout\,
	datad => \dp_inst|mux_b[15]~341_combout\,
	combout => \dp_inst|mux_b[15]~342_combout\);

-- Location: LCFF_X20_Y18_N23
\dp_inst|reg[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][15]~regout\);

-- Location: LCFF_X22_Y17_N23
\dp_inst|reg[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][15]~regout\);

-- Location: LCFF_X22_Y17_N9
\dp_inst|reg[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][15]~regout\);

-- Location: LCCOMB_X22_Y17_N8
\dp_inst|mux_b[15]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~339_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|reg[6][15]~regout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|reg[4][15]~regout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][15]~regout\,
	datac => \dp_inst|reg[4][15]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[15]~339_combout\);

-- Location: LCCOMB_X20_Y18_N22
\dp_inst|mux_b[15]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~340_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[15]~339_combout\ & ((\dp_inst|reg[7][15]~regout\))) # (!\dp_inst|mux_b[15]~339_combout\ & (\dp_inst|reg[5][15]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[15]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][15]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[7][15]~regout\,
	datad => \dp_inst|mux_b[15]~339_combout\,
	combout => \dp_inst|mux_b[15]~340_combout\);

-- Location: LCCOMB_X21_Y18_N10
\dp_inst|mux_b[15]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~343_combout\ = (\dp_inst|ir\(14) & (\dp_inst|ir\(13))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|mux_b[15]~340_combout\))) # (!\dp_inst|ir\(13) & (\dp_inst|mux_b[15]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[15]~342_combout\,
	datad => \dp_inst|mux_b[15]~340_combout\,
	combout => \dp_inst|mux_b[15]~343_combout\);

-- Location: LCCOMB_X22_Y17_N14
\dp_inst|mux_b[15]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~346_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[15]~343_combout\ & ((\dp_inst|mux_b[15]~345_combout\))) # (!\dp_inst|mux_b[15]~343_combout\ & (\dp_inst|mux_b[15]~338_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[15]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[15]~338_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[15]~345_combout\,
	datad => \dp_inst|mux_b[15]~343_combout\,
	combout => \dp_inst|mux_b[15]~346_combout\);

-- Location: LCFF_X25_Y14_N5
\dp_inst|reg[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][15]~regout\);

-- Location: LCFF_X23_Y10_N15
\dp_inst|reg[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][15]~regout\);

-- Location: LCFF_X26_Y10_N7
\dp_inst|reg[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][15]~regout\);

-- Location: LCCOMB_X24_Y13_N22
\dp_inst|reg[26][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[26][15]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	combout => \dp_inst|reg[26][15]~feeder_combout\);

-- Location: LCFF_X24_Y13_N23
\dp_inst|reg[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[26][15]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][15]~regout\);

-- Location: LCCOMB_X26_Y10_N6
\dp_inst|mux_b[15]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~347_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[26][15]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][15]~regout\,
	datad => \dp_inst|reg[26][15]~regout\,
	combout => \dp_inst|mux_b[15]~347_combout\);

-- Location: LCCOMB_X23_Y10_N14
\dp_inst|mux_b[15]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~348_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[15]~347_combout\ & ((\dp_inst|reg[30][15]~regout\))) # (!\dp_inst|mux_b[15]~347_combout\ & (\dp_inst|reg[22][15]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[15]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[22][15]~regout\,
	datac => \dp_inst|reg[30][15]~regout\,
	datad => \dp_inst|mux_b[15]~347_combout\,
	combout => \dp_inst|mux_b[15]~348_combout\);

-- Location: LCFF_X30_Y14_N19
\dp_inst|reg[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][15]~regout\);

-- Location: LCFF_X30_Y14_N21
\dp_inst|reg[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][15]~regout\);

-- Location: LCFF_X29_Y14_N27
\dp_inst|reg[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][15]~regout\);

-- Location: LCCOMB_X29_Y14_N26
\dp_inst|mux_b[15]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~351_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][15]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][15]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][15]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][15]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[15]~351_combout\);

-- Location: LCCOMB_X30_Y14_N20
\dp_inst|mux_b[15]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~352_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[15]~351_combout\ & (\dp_inst|reg[28][15]~regout\)) # (!\dp_inst|mux_b[15]~351_combout\ & ((\dp_inst|reg[20][15]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[28][15]~regout\,
	datac => \dp_inst|reg[20][15]~regout\,
	datad => \dp_inst|mux_b[15]~351_combout\,
	combout => \dp_inst|mux_b[15]~352_combout\);

-- Location: LCFF_X24_Y11_N19
\dp_inst|reg[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][15]~regout\);

-- Location: LCFF_X25_Y12_N27
\dp_inst|reg[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(15),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][15]~regout\);

-- Location: LCCOMB_X25_Y12_N26
\dp_inst|mux_b[15]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~349_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[21][15]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[17][15]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][15]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][15]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[15]~349_combout\);

-- Location: LCCOMB_X24_Y11_N18
\dp_inst|mux_b[15]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~350_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[15]~349_combout\ & ((\dp_inst|reg[29][15]~regout\))) # (!\dp_inst|mux_b[15]~349_combout\ & (\dp_inst|reg[25][15]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[15]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][15]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[29][15]~regout\,
	datad => \dp_inst|mux_b[15]~349_combout\,
	combout => \dp_inst|mux_b[15]~350_combout\);

-- Location: LCCOMB_X27_Y17_N24
\dp_inst|mux_b[15]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~353_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|mux_b[15]~350_combout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|mux_b[15]~352_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[15]~352_combout\,
	datad => \dp_inst|mux_b[15]~350_combout\,
	combout => \dp_inst|mux_b[15]~353_combout\);

-- Location: LCCOMB_X22_Y17_N28
\dp_inst|mux_b[15]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~356_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[15]~353_combout\ & (\dp_inst|mux_b[15]~355_combout\)) # (!\dp_inst|mux_b[15]~353_combout\ & ((\dp_inst|mux_b[15]~348_combout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[15]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[15]~355_combout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|mux_b[15]~348_combout\,
	datad => \dp_inst|mux_b[15]~353_combout\,
	combout => \dp_inst|mux_b[15]~356_combout\);

-- Location: LCCOMB_X22_Y17_N18
\dp_inst|mux_b[15]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[15]~357_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[15]~346_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[15]~356_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- ((\dp_inst|mux_b[15]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[15]~346_combout\,
	datad => \dp_inst|mux_b[15]~356_combout\,
	combout => \dp_inst|mux_b[15]~357_combout\);

-- Location: LCFF_X27_Y11_N21
\dp_inst|reg[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][14]~regout\);

-- Location: LCFF_X27_Y11_N19
\dp_inst|reg[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][14]~regout\);

-- Location: LCCOMB_X27_Y11_N18
\dp_inst|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~0_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[25][14]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[17][14]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][14]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[17][14]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux49~0_combout\);

-- Location: LCCOMB_X27_Y11_N20
\dp_inst|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux49~0_combout\ & (\dp_inst|reg[29][14]~regout\)) # (!\dp_inst|Mux49~0_combout\ & ((\dp_inst|reg[21][14]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][14]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[21][14]~regout\,
	datad => \dp_inst|Mux49~0_combout\,
	combout => \dp_inst|Mux49~1_combout\);

-- Location: LCFF_X24_Y14_N13
\dp_inst|reg[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][14]~regout\);

-- Location: LCFF_X24_Y14_N31
\dp_inst|reg[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][14]~regout\);

-- Location: LCCOMB_X24_Y14_N30
\dp_inst|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][14]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][14]~regout\,
	datac => \dp_inst|reg[20][14]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux49~4_combout\);

-- Location: LCCOMB_X24_Y10_N28
\dp_inst|reg[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[28][14]~feeder_combout\);

-- Location: LCFF_X24_Y10_N29
\dp_inst|reg[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][14]~regout\);

-- Location: LCCOMB_X24_Y10_N30
\dp_inst|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux49~4_combout\ & ((\dp_inst|reg[28][14]~regout\))) # (!\dp_inst|Mux49~4_combout\ & (\dp_inst|reg[24][14]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][14]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux49~4_combout\,
	datad => \dp_inst|reg[28][14]~regout\,
	combout => \dp_inst|Mux49~5_combout\);

-- Location: LCFF_X25_Y14_N27
\dp_inst|reg[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][14]~regout\);

-- Location: LCCOMB_X25_Y14_N26
\dp_inst|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][14]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][14]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][14]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][14]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux49~2_combout\);

-- Location: LCFF_X25_Y10_N31
\dp_inst|reg[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][14]~regout\);

-- Location: LCCOMB_X25_Y10_N30
\dp_inst|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~3_combout\ = (\dp_inst|Mux49~2_combout\ & (((\dp_inst|reg[30][14]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux49~2_combout\ & (\dp_inst|reg[26][14]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][14]~regout\,
	datab => \dp_inst|Mux49~2_combout\,
	datac => \dp_inst|reg[30][14]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux49~3_combout\);

-- Location: LCCOMB_X24_Y10_N4
\dp_inst|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~6_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|Mux49~3_combout\))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux49~5_combout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux49~3_combout\,
	combout => \dp_inst|Mux49~6_combout\);

-- Location: LCFF_X26_Y16_N25
\dp_inst|reg[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][14]~regout\);

-- Location: LCCOMB_X29_Y16_N18
\dp_inst|reg[19][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[19][14]~feeder_combout\);

-- Location: LCFF_X29_Y16_N19
\dp_inst|reg[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][14]~regout\);

-- Location: LCCOMB_X29_Y16_N28
\dp_inst|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~7_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[27][14]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[19][14]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][14]~regout\,
	datab => \dp_inst|reg[19][14]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux49~7_combout\);

-- Location: LCCOMB_X25_Y16_N28
\dp_inst|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~8_combout\ = (\dp_inst|Mux49~7_combout\ & ((\dp_inst|reg[31][14]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux49~7_combout\ & (((\dp_inst|reg[23][14]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][14]~regout\,
	datab => \dp_inst|reg[23][14]~regout\,
	datac => \dp_inst|Mux49~7_combout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux49~8_combout\);

-- Location: LCCOMB_X24_Y10_N14
\dp_inst|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux49~6_combout\ & ((\dp_inst|Mux49~8_combout\))) # (!\dp_inst|Mux49~6_combout\ & (\dp_inst|Mux49~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux49~1_combout\,
	datac => \dp_inst|Mux49~6_combout\,
	datad => \dp_inst|Mux49~8_combout\,
	combout => \dp_inst|Mux49~9_combout\);

-- Location: LCFF_X18_Y17_N27
\dp_inst|reg[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][14]~regout\);

-- Location: LCFF_X19_Y17_N31
\dp_inst|reg[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][14]~regout\);

-- Location: LCFF_X19_Y17_N29
\dp_inst|reg[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][14]~regout\);

-- Location: LCFF_X18_Y17_N29
\dp_inst|reg[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][14]~regout\);

-- Location: LCCOMB_X19_Y17_N28
\dp_inst|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~10_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][14]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[4][14]~regout\,
	datad => \dp_inst|reg[5][14]~regout\,
	combout => \dp_inst|Mux49~10_combout\);

-- Location: LCCOMB_X19_Y17_N30
\dp_inst|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux49~10_combout\ & (\dp_inst|reg[7][14]~regout\)) # (!\dp_inst|Mux49~10_combout\ & ((\dp_inst|reg[6][14]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[7][14]~regout\,
	datac => \dp_inst|reg[6][14]~regout\,
	datad => \dp_inst|Mux49~10_combout\,
	combout => \dp_inst|Mux49~11_combout\);

-- Location: LCCOMB_X18_Y15_N2
\dp_inst|reg[14][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[14][14]~feeder_combout\);

-- Location: LCFF_X18_Y15_N3
\dp_inst|reg[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][14]~regout\);

-- Location: LCFF_X18_Y18_N25
\dp_inst|reg[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][14]~regout\);

-- Location: LCCOMB_X18_Y18_N24
\dp_inst|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][14]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][14]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[13][14]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux49~17_combout\);

-- Location: LCCOMB_X18_Y15_N26
\dp_inst|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux49~17_combout\ & (\dp_inst|reg[15][14]~regout\)) # (!\dp_inst|Mux49~17_combout\ & ((\dp_inst|reg[14][14]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][14]~regout\,
	datab => \dp_inst|reg[14][14]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux49~17_combout\,
	combout => \dp_inst|Mux49~18_combout\);

-- Location: LCCOMB_X19_Y12_N0
\dp_inst|reg[1][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[1][14]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	combout => \dp_inst|reg[1][14]~feeder_combout\);

-- Location: LCFF_X19_Y12_N1
\dp_inst|reg[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[1][14]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][14]~regout\);

-- Location: LCFF_X20_Y12_N29
\dp_inst|reg[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][14]~regout\);

-- Location: LCCOMB_X20_Y12_N28
\dp_inst|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][14]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][14]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][14]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux49~14_combout\);

-- Location: LCCOMB_X20_Y12_N16
\dp_inst|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux49~14_combout\ & (\dp_inst|reg[3][14]~regout\)) # (!\dp_inst|Mux49~14_combout\ & ((\dp_inst|reg[1][14]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][14]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][14]~regout\,
	datad => \dp_inst|Mux49~14_combout\,
	combout => \dp_inst|Mux49~15_combout\);

-- Location: LCFF_X22_Y13_N3
\dp_inst|reg[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][14]~regout\);

-- Location: LCFF_X20_Y14_N1
\dp_inst|reg[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][14]~regout\);

-- Location: LCFF_X20_Y14_N27
\dp_inst|reg[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(14),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][14]~regout\);

-- Location: LCCOMB_X20_Y14_N26
\dp_inst|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][14]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][14]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[8][14]~regout\,
	datac => \dp_inst|reg[10][14]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux49~12_combout\);

-- Location: LCCOMB_X22_Y13_N2
\dp_inst|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux49~12_combout\ & ((\dp_inst|reg[11][14]~regout\))) # (!\dp_inst|Mux49~12_combout\ & (\dp_inst|reg[9][14]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][14]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[11][14]~regout\,
	datad => \dp_inst|Mux49~12_combout\,
	combout => \dp_inst|Mux49~13_combout\);

-- Location: LCCOMB_X24_Y10_N0
\dp_inst|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~16_combout\ = (\dp_inst|ir\(18) & (\dp_inst|ir\(19))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|Mux49~13_combout\))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux49~15_combout\,
	datad => \dp_inst|Mux49~13_combout\,
	combout => \dp_inst|Mux49~16_combout\);

-- Location: LCCOMB_X24_Y10_N2
\dp_inst|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux49~16_combout\ & ((\dp_inst|Mux49~18_combout\))) # (!\dp_inst|Mux49~16_combout\ & (\dp_inst|Mux49~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux49~11_combout\,
	datac => \dp_inst|Mux49~18_combout\,
	datad => \dp_inst|Mux49~16_combout\,
	combout => \dp_inst|Mux49~19_combout\);

-- Location: LCCOMB_X24_Y10_N12
\dp_inst|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux49~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux49~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux49~9_combout\,
	datad => \dp_inst|Mux49~19_combout\,
	combout => \dp_inst|Mux49~20_combout\);

-- Location: LCFF_X25_Y14_N9
\dp_inst|reg[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][13]~regout\);

-- Location: LCCOMB_X25_Y14_N8
\dp_inst|mux_b[13]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~389_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[26][13]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][13]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[18][13]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[13]~389_combout\);

-- Location: LCFF_X25_Y14_N3
\dp_inst|reg[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][13]~regout\);

-- Location: LCCOMB_X25_Y14_N2
\dp_inst|mux_b[13]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~390_combout\ = (\dp_inst|mux_b[13]~389_combout\ & ((\dp_inst|reg[30][13]~regout\) # ((!\dp_inst|ir\(13))))) # (!\dp_inst|mux_b[13]~389_combout\ & (((\dp_inst|reg[22][13]~regout\ & \dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][13]~regout\,
	datab => \dp_inst|mux_b[13]~389_combout\,
	datac => \dp_inst|reg[22][13]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[13]~390_combout\);

-- Location: LCFF_X27_Y11_N5
\dp_inst|reg[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][13]~regout\);

-- Location: LCFF_X27_Y11_N3
\dp_inst|reg[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][13]~regout\);

-- Location: LCCOMB_X27_Y11_N2
\dp_inst|mux_b[13]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~391_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][13]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[21][13]~regout\,
	datac => \dp_inst|reg[17][13]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[13]~391_combout\);

-- Location: LCFF_X26_Y12_N17
\dp_inst|reg[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][13]~regout\);

-- Location: LCCOMB_X26_Y12_N16
\dp_inst|mux_b[13]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~392_combout\ = (\dp_inst|mux_b[13]~391_combout\ & ((\dp_inst|reg[29][13]~regout\) # ((!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[13]~391_combout\ & (((\dp_inst|reg[25][13]~regout\ & \dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][13]~regout\,
	datab => \dp_inst|mux_b[13]~391_combout\,
	datac => \dp_inst|reg[25][13]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[13]~392_combout\);

-- Location: LCFF_X30_Y14_N17
\dp_inst|reg[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][13]~regout\);

-- Location: LCFF_X30_Y14_N31
\dp_inst|reg[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][13]~regout\);

-- Location: LCFF_X26_Y14_N9
\dp_inst|reg[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][13]~regout\);

-- Location: LCFF_X29_Y14_N29
\dp_inst|reg[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][13]~regout\);

-- Location: LCCOMB_X26_Y14_N8
\dp_inst|mux_b[13]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~393_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[24][13]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[16][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[16][13]~regout\,
	datad => \dp_inst|reg[24][13]~regout\,
	combout => \dp_inst|mux_b[13]~393_combout\);

-- Location: LCCOMB_X30_Y14_N30
\dp_inst|mux_b[13]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~394_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[13]~393_combout\ & (\dp_inst|reg[28][13]~regout\)) # (!\dp_inst|mux_b[13]~393_combout\ & ((\dp_inst|reg[20][13]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[13]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[28][13]~regout\,
	datac => \dp_inst|reg[20][13]~regout\,
	datad => \dp_inst|mux_b[13]~393_combout\,
	combout => \dp_inst|mux_b[13]~394_combout\);

-- Location: LCCOMB_X23_Y11_N20
\dp_inst|mux_b[13]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~395_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|mux_b[13]~392_combout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|mux_b[13]~394_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[13]~392_combout\,
	datad => \dp_inst|mux_b[13]~394_combout\,
	combout => \dp_inst|mux_b[13]~395_combout\);

-- Location: LCFF_X30_Y13_N3
\dp_inst|reg[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][13]~regout\);

-- Location: LCFF_X30_Y13_N21
\dp_inst|reg[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][13]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\dp_inst|reg[19][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[19][13]~feeder_combout\);

-- Location: LCFF_X31_Y14_N3
\dp_inst|reg[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][13]~regout\);

-- Location: LCCOMB_X31_Y14_N22
\dp_inst|mux_b[13]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~396_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][13]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][13]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][13]~regout\,
	datab => \dp_inst|reg[19][13]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[13]~396_combout\);

-- Location: LCCOMB_X30_Y13_N20
\dp_inst|mux_b[13]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~397_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[13]~396_combout\ & (\dp_inst|reg[31][13]~regout\)) # (!\dp_inst|mux_b[13]~396_combout\ & ((\dp_inst|reg[27][13]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[13]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[31][13]~regout\,
	datac => \dp_inst|reg[27][13]~regout\,
	datad => \dp_inst|mux_b[13]~396_combout\,
	combout => \dp_inst|mux_b[13]~397_combout\);

-- Location: LCCOMB_X23_Y11_N14
\dp_inst|mux_b[13]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~398_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[13]~395_combout\ & ((\dp_inst|mux_b[13]~397_combout\))) # (!\dp_inst|mux_b[13]~395_combout\ & (\dp_inst|mux_b[13]~390_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[13]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[13]~390_combout\,
	datac => \dp_inst|mux_b[13]~395_combout\,
	datad => \dp_inst|mux_b[13]~397_combout\,
	combout => \dp_inst|mux_b[13]~398_combout\);

-- Location: LCFF_X21_Y12_N29
\dp_inst|reg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][13]~regout\);

-- Location: LCCOMB_X19_Y12_N22
\dp_inst|reg[1][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[1][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[1][13]~feeder_combout\);

-- Location: LCFF_X19_Y12_N23
\dp_inst|reg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[1][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][13]~regout\);

-- Location: LCFF_X20_Y12_N9
\dp_inst|reg[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][13]~regout\);

-- Location: LCCOMB_X20_Y12_N8
\dp_inst|mux_b[13]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~383_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[1][13]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[0][13]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[1][13]~regout\,
	datac => \dp_inst|reg[0][13]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[13]~383_combout\);

-- Location: LCCOMB_X21_Y12_N12
\dp_inst|mux_b[13]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~384_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[13]~383_combout\ & (\dp_inst|reg[3][13]~regout\)) # (!\dp_inst|mux_b[13]~383_combout\ & ((\dp_inst|reg[2][13]~regout\))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[13]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][13]~regout\,
	datab => \dp_inst|reg[2][13]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[13]~383_combout\,
	combout => \dp_inst|mux_b[13]~384_combout\);

-- Location: LCFF_X20_Y18_N19
\dp_inst|reg[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][13]~regout\);

-- Location: LCFF_X20_Y18_N5
\dp_inst|reg[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][13]~regout\);

-- Location: LCFF_X19_Y17_N1
\dp_inst|reg[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][13]~regout\);

-- Location: LCCOMB_X19_Y17_N0
\dp_inst|mux_b[13]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~381_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[6][13]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][13]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][13]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[13]~381_combout\);

-- Location: LCCOMB_X20_Y18_N4
\dp_inst|mux_b[13]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~382_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[13]~381_combout\ & (\dp_inst|reg[7][13]~regout\)) # (!\dp_inst|mux_b[13]~381_combout\ & ((\dp_inst|reg[5][13]~regout\))))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[13]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[7][13]~regout\,
	datac => \dp_inst|reg[5][13]~regout\,
	datad => \dp_inst|mux_b[13]~381_combout\,
	combout => \dp_inst|mux_b[13]~382_combout\);

-- Location: LCCOMB_X22_Y10_N20
\dp_inst|mux_b[13]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~385_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|ir\(14)) # ((\dp_inst|mux_b[13]~382_combout\)))) # (!\dp_inst|ir\(13) & (!\dp_inst|ir\(14) & (\dp_inst|mux_b[13]~384_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[13]~384_combout\,
	datad => \dp_inst|mux_b[13]~382_combout\,
	combout => \dp_inst|mux_b[13]~385_combout\);

-- Location: LCFF_X18_Y18_N21
\dp_inst|reg[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][13]~regout\);

-- Location: LCCOMB_X16_Y18_N4
\dp_inst|reg[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][13]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(13),
	combout => \dp_inst|reg[14][13]~feeder_combout\);

-- Location: LCFF_X16_Y18_N5
\dp_inst|reg[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][13]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][13]~regout\);

-- Location: LCCOMB_X16_Y18_N18
\dp_inst|mux_b[13]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~386_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|reg[14][13]~regout\) # (\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[12][13]~regout\ & ((!\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][13]~regout\,
	datab => \dp_inst|reg[14][13]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[13]~386_combout\);

-- Location: LCCOMB_X18_Y14_N10
\dp_inst|mux_b[13]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~387_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[13]~386_combout\ & (\dp_inst|reg[15][13]~regout\)) # (!\dp_inst|mux_b[13]~386_combout\ & ((\dp_inst|reg[13][13]~regout\))))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[13]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][13]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[13][13]~regout\,
	datad => \dp_inst|mux_b[13]~386_combout\,
	combout => \dp_inst|mux_b[13]~387_combout\);

-- Location: LCCOMB_X22_Y10_N30
\dp_inst|mux_b[13]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~388_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[13]~385_combout\ & ((\dp_inst|mux_b[13]~387_combout\))) # (!\dp_inst|mux_b[13]~385_combout\ & (\dp_inst|mux_b[13]~380_combout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[13]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[13]~380_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[13]~385_combout\,
	datad => \dp_inst|mux_b[13]~387_combout\,
	combout => \dp_inst|mux_b[13]~388_combout\);

-- Location: LCCOMB_X23_Y11_N12
\dp_inst|mux_b[13]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[13]~399_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[13]~388_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[13]~398_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- (\dp_inst|mux_b[13]~398_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[13]~398_combout\,
	datad => \dp_inst|mux_b[13]~388_combout\,
	combout => \dp_inst|mux_b[13]~399_combout\);

-- Location: LCFF_X27_Y12_N21
\dp_inst|reg[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][12]~regout\);

-- Location: LCFF_X24_Y12_N17
\dp_inst|reg[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][12]~regout\);

-- Location: LCFF_X24_Y12_N11
\dp_inst|reg[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][12]~regout\);

-- Location: LCCOMB_X24_Y12_N10
\dp_inst|mux_b[12]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~410_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|reg[25][12]~regout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][12]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][12]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[12]~410_combout\);

-- Location: LCCOMB_X24_Y12_N16
\dp_inst|mux_b[12]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~411_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[12]~410_combout\ & (\dp_inst|reg[29][12]~regout\)) # (!\dp_inst|mux_b[12]~410_combout\ & ((\dp_inst|reg[21][12]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[12]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[29][12]~regout\,
	datac => \dp_inst|reg[21][12]~regout\,
	datad => \dp_inst|mux_b[12]~410_combout\,
	combout => \dp_inst|mux_b[12]~411_combout\);

-- Location: LCFF_X25_Y10_N1
\dp_inst|reg[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][12]~regout\);

-- Location: LCFF_X25_Y10_N23
\dp_inst|reg[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][12]~regout\);

-- Location: LCCOMB_X25_Y10_N22
\dp_inst|mux_b[12]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~413_combout\ = (\dp_inst|mux_b[12]~412_combout\ & (((\dp_inst|reg[30][12]~regout\) # (!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[12]~412_combout\ & (\dp_inst|reg[26][12]~regout\ & ((\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[12]~412_combout\,
	datab => \dp_inst|reg[26][12]~regout\,
	datac => \dp_inst|reg[30][12]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[12]~413_combout\);

-- Location: LCFF_X29_Y14_N19
\dp_inst|reg[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][12]~regout\);

-- Location: LCFF_X30_Y14_N5
\dp_inst|reg[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][12]~regout\);

-- Location: LCFF_X29_Y14_N25
\dp_inst|reg[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][12]~regout\);

-- Location: LCFF_X30_Y14_N7
\dp_inst|reg[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][12]~regout\);

-- Location: LCCOMB_X30_Y14_N6
\dp_inst|mux_b[12]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~414_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & ((\dp_inst|reg[20][12]~regout\))) # (!\dp_inst|ir\(13) & (\dp_inst|reg[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[16][12]~regout\,
	datac => \dp_inst|reg[20][12]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[12]~414_combout\);

-- Location: LCCOMB_X30_Y14_N4
\dp_inst|mux_b[12]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~415_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[12]~414_combout\ & ((\dp_inst|reg[28][12]~regout\))) # (!\dp_inst|mux_b[12]~414_combout\ & (\dp_inst|reg[24][12]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[12]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[24][12]~regout\,
	datac => \dp_inst|reg[28][12]~regout\,
	datad => \dp_inst|mux_b[12]~414_combout\,
	combout => \dp_inst|mux_b[12]~415_combout\);

-- Location: LCCOMB_X24_Y14_N24
\dp_inst|mux_b[12]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~416_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[12]~413_combout\) # ((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[12]~415_combout\ & !\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[12]~413_combout\,
	datac => \dp_inst|mux_b[12]~415_combout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[12]~416_combout\);

-- Location: LCFF_X26_Y16_N5
\dp_inst|reg[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][12]~regout\);

-- Location: LCFF_X26_Y16_N3
\dp_inst|reg[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][12]~regout\);

-- Location: LCCOMB_X26_Y16_N4
\dp_inst|mux_b[12]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~418_combout\ = (\dp_inst|mux_b[12]~417_combout\ & (((\dp_inst|reg[31][12]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[12]~417_combout\ & (\dp_inst|ir\(13) & (\dp_inst|reg[23][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[12]~417_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[23][12]~regout\,
	datad => \dp_inst|reg[31][12]~regout\,
	combout => \dp_inst|mux_b[12]~418_combout\);

-- Location: LCCOMB_X24_Y14_N14
\dp_inst|mux_b[12]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~419_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[12]~416_combout\ & ((\dp_inst|mux_b[12]~418_combout\))) # (!\dp_inst|mux_b[12]~416_combout\ & (\dp_inst|mux_b[12]~411_combout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[12]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[12]~411_combout\,
	datac => \dp_inst|mux_b[12]~416_combout\,
	datad => \dp_inst|mux_b[12]~418_combout\,
	combout => \dp_inst|mux_b[12]~419_combout\);

-- Location: LCFF_X18_Y17_N19
\dp_inst|reg[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][12]~regout\);

-- Location: LCCOMB_X19_Y17_N12
\dp_inst|reg[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[4][12]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	combout => \dp_inst|reg[4][12]~feeder_combout\);

-- Location: LCFF_X19_Y17_N13
\dp_inst|reg[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[4][12]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][12]~regout\);

-- Location: LCCOMB_X18_Y17_N16
\dp_inst|mux_b[12]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~400_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][12]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][12]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][12]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][12]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[12]~400_combout\);

-- Location: LCCOMB_X18_Y17_N2
\dp_inst|mux_b[12]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~401_combout\ = (\dp_inst|mux_b[12]~400_combout\ & (((\dp_inst|reg[7][12]~regout\) # (!\dp_inst|ir\(12))))) # (!\dp_inst|mux_b[12]~400_combout\ & (\dp_inst|reg[6][12]~regout\ & ((\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][12]~regout\,
	datab => \dp_inst|reg[7][12]~regout\,
	datac => \dp_inst|mux_b[12]~400_combout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[12]~401_combout\);

-- Location: LCFF_X16_Y16_N3
\dp_inst|reg[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][12]~regout\);

-- Location: LCFF_X18_Y18_N23
\dp_inst|reg[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][12]~regout\);

-- Location: LCCOMB_X18_Y18_N26
\dp_inst|mux_b[12]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~407_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|reg[13][12]~regout\))) # (!\dp_inst|ir\(11) & (\dp_inst|reg[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][12]~regout\,
	datab => \dp_inst|reg[13][12]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[12]~407_combout\);

-- Location: LCCOMB_X16_Y16_N16
\dp_inst|mux_b[12]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~408_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[12]~407_combout\ & (\dp_inst|reg[15][12]~regout\)) # (!\dp_inst|mux_b[12]~407_combout\ & ((\dp_inst|reg[14][12]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[12]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][12]~regout\,
	datab => \dp_inst|reg[14][12]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|mux_b[12]~407_combout\,
	combout => \dp_inst|mux_b[12]~408_combout\);

-- Location: LCFF_X20_Y12_N27
\dp_inst|reg[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][12]~regout\);

-- Location: LCCOMB_X20_Y12_N26
\dp_inst|mux_b[12]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~404_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[2][12]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[0][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][12]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][12]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[12]~404_combout\);

-- Location: LCFF_X21_Y12_N27
\dp_inst|reg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][12]~regout\);

-- Location: LCCOMB_X19_Y12_N6
\dp_inst|mux_b[12]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~405_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[12]~404_combout\ & ((\dp_inst|reg[3][12]~regout\))) # (!\dp_inst|mux_b[12]~404_combout\ & (\dp_inst|reg[1][12]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[12]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][12]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[12]~404_combout\,
	datad => \dp_inst|reg[3][12]~regout\,
	combout => \dp_inst|mux_b[12]~405_combout\);

-- Location: LCFF_X22_Y13_N5
\dp_inst|reg[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][12]~regout\);

-- Location: LCFF_X22_Y13_N7
\dp_inst|reg[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][12]~regout\);

-- Location: LCFF_X21_Y17_N29
\dp_inst|reg[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(12),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][12]~regout\);

-- Location: LCCOMB_X21_Y17_N12
\dp_inst|mux_b[12]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~402_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|reg[10][12]~regout\) # (\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[8][12]~regout\ & ((!\dp_inst|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][12]~regout\,
	datab => \dp_inst|reg[10][12]~regout\,
	datac => \dp_inst|ir\(12),
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[12]~402_combout\);

-- Location: LCCOMB_X22_Y13_N6
\dp_inst|mux_b[12]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~403_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[12]~402_combout\ & ((\dp_inst|reg[11][12]~regout\))) # (!\dp_inst|mux_b[12]~402_combout\ & (\dp_inst|reg[9][12]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[12]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[9][12]~regout\,
	datac => \dp_inst|reg[11][12]~regout\,
	datad => \dp_inst|mux_b[12]~402_combout\,
	combout => \dp_inst|mux_b[12]~403_combout\);

-- Location: LCCOMB_X25_Y14_N18
\dp_inst|mux_b[12]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~406_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|mux_b[12]~403_combout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|mux_b[12]~405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|mux_b[12]~405_combout\,
	datad => \dp_inst|mux_b[12]~403_combout\,
	combout => \dp_inst|mux_b[12]~406_combout\);

-- Location: LCCOMB_X24_Y14_N2
\dp_inst|mux_b[12]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~409_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[12]~406_combout\ & ((\dp_inst|mux_b[12]~408_combout\))) # (!\dp_inst|mux_b[12]~406_combout\ & (\dp_inst|mux_b[12]~401_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[12]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[12]~401_combout\,
	datac => \dp_inst|mux_b[12]~408_combout\,
	datad => \dp_inst|mux_b[12]~406_combout\,
	combout => \dp_inst|mux_b[12]~409_combout\);

-- Location: LCCOMB_X24_Y14_N8
\dp_inst|mux_b[12]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[12]~420_combout\ = (\dp_inst|mux_b[23]~178_combout\ & ((\dp_inst|mux_b[12]~409_combout\) # ((\dp_inst|ir\(15) & \dp_inst|mux_b[12]~419_combout\)))) # (!\dp_inst|mux_b[23]~178_combout\ & (\dp_inst|ir\(15) & 
-- (\dp_inst|mux_b[12]~419_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~178_combout\,
	datab => \dp_inst|ir\(15),
	datac => \dp_inst|mux_b[12]~419_combout\,
	datad => \dp_inst|mux_b[12]~409_combout\,
	combout => \dp_inst|mux_b[12]~420_combout\);

-- Location: LCFF_X18_Y18_N3
\dp_inst|reg[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][11]~regout\);

-- Location: LCCOMB_X18_Y18_N2
\dp_inst|mux_b[11]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~428_combout\ = (\dp_inst|ir\(11) & (((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & (\dp_inst|reg[14][11]~regout\)) # (!\dp_inst|ir\(12) & ((\dp_inst|reg[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[14][11]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[12][11]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[11]~428_combout\);

-- Location: LCFF_X18_Y14_N25
\dp_inst|reg[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][11]~regout\);

-- Location: LCCOMB_X18_Y14_N8
\dp_inst|mux_b[11]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~429_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[11]~428_combout\ & ((\dp_inst|reg[15][11]~regout\))) # (!\dp_inst|mux_b[11]~428_combout\ & (\dp_inst|reg[13][11]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[11]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][11]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[11]~428_combout\,
	datad => \dp_inst|reg[15][11]~regout\,
	combout => \dp_inst|mux_b[11]~429_combout\);

-- Location: LCFF_X19_Y13_N19
\dp_inst|reg[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][11]~regout\);

-- Location: LCFF_X19_Y13_N13
\dp_inst|reg[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][11]~regout\);

-- Location: LCCOMB_X18_Y11_N8
\dp_inst|reg[9][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[9][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[9][11]~feeder_combout\);

-- Location: LCFF_X18_Y11_N9
\dp_inst|reg[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[9][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][11]~regout\);

-- Location: LCCOMB_X19_Y13_N12
\dp_inst|mux_b[11]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~421_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|ir\(12)) # ((\dp_inst|reg[9][11]~regout\)))) # (!\dp_inst|ir\(11) & (!\dp_inst|ir\(12) & (\dp_inst|reg[8][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][11]~regout\,
	datad => \dp_inst|reg[9][11]~regout\,
	combout => \dp_inst|mux_b[11]~421_combout\);

-- Location: LCCOMB_X19_Y13_N18
\dp_inst|mux_b[11]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~422_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[11]~421_combout\ & (\dp_inst|reg[11][11]~regout\)) # (!\dp_inst|mux_b[11]~421_combout\ & ((\dp_inst|reg[10][11]~regout\))))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[11]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[11][11]~regout\,
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[10][11]~regout\,
	datad => \dp_inst|mux_b[11]~421_combout\,
	combout => \dp_inst|mux_b[11]~422_combout\);

-- Location: LCCOMB_X21_Y14_N22
\dp_inst|mux_b[11]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~430_combout\ = (\dp_inst|mux_b[11]~427_combout\ & (((\dp_inst|mux_b[11]~429_combout\)) # (!\dp_inst|ir\(14)))) # (!\dp_inst|mux_b[11]~427_combout\ & (\dp_inst|ir\(14) & ((\dp_inst|mux_b[11]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[11]~427_combout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[11]~429_combout\,
	datad => \dp_inst|mux_b[11]~422_combout\,
	combout => \dp_inst|mux_b[11]~430_combout\);

-- Location: LCCOMB_X21_Y14_N28
\dp_inst|reg[30][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[30][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[30][11]~feeder_combout\);

-- Location: LCFF_X21_Y14_N29
\dp_inst|reg[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[30][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][11]~regout\);

-- Location: LCFF_X22_Y15_N29
\dp_inst|reg[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][11]~regout\);

-- Location: LCCOMB_X21_Y14_N18
\dp_inst|mux_b[11]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~432_combout\ = (\dp_inst|mux_b[11]~431_combout\ & (((\dp_inst|reg[30][11]~regout\)) # (!\dp_inst|ir\(13)))) # (!\dp_inst|mux_b[11]~431_combout\ & (\dp_inst|ir\(13) & ((\dp_inst|reg[22][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[11]~431_combout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[30][11]~regout\,
	datad => \dp_inst|reg[22][11]~regout\,
	combout => \dp_inst|mux_b[11]~432_combout\);

-- Location: LCFF_X26_Y16_N7
\dp_inst|reg[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][11]~regout\);

-- Location: LCFF_X29_Y16_N31
\dp_inst|reg[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][11]~regout\);

-- Location: LCCOMB_X29_Y16_N8
\dp_inst|mux_b[11]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~438_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[23][11]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[19][11]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][11]~regout\,
	datab => \dp_inst|reg[19][11]~regout\,
	datac => \dp_inst|ir\(13),
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[11]~438_combout\);

-- Location: LCCOMB_X29_Y16_N10
\dp_inst|mux_b[11]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~439_combout\ = (\dp_inst|mux_b[11]~438_combout\ & (((\dp_inst|reg[31][11]~regout\) # (!\dp_inst|ir\(14))))) # (!\dp_inst|mux_b[11]~438_combout\ & (\dp_inst|reg[27][11]~regout\ & ((\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][11]~regout\,
	datab => \dp_inst|reg[31][11]~regout\,
	datac => \dp_inst|mux_b[11]~438_combout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[11]~439_combout\);

-- Location: LCCOMB_X24_Y14_N10
\dp_inst|reg[20][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][11]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	combout => \dp_inst|reg[20][11]~feeder_combout\);

-- Location: LCFF_X24_Y14_N11
\dp_inst|reg[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][11]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][11]~regout\);

-- Location: LCFF_X25_Y16_N11
\dp_inst|reg[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][11]~regout\);

-- Location: LCFF_X29_Y14_N7
\dp_inst|reg[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][11]~regout\);

-- Location: LCCOMB_X29_Y14_N6
\dp_inst|mux_b[11]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~435_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|reg[24][11]~regout\) # ((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & (((\dp_inst|reg[16][11]~regout\ & !\dp_inst|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][11]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[16][11]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[11]~435_combout\);

-- Location: LCCOMB_X25_Y16_N10
\dp_inst|mux_b[11]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~436_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[11]~435_combout\ & ((\dp_inst|reg[28][11]~regout\))) # (!\dp_inst|mux_b[11]~435_combout\ & (\dp_inst|reg[20][11]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[11]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][11]~regout\,
	datac => \dp_inst|reg[28][11]~regout\,
	datad => \dp_inst|mux_b[11]~435_combout\,
	combout => \dp_inst|mux_b[11]~436_combout\);

-- Location: LCFF_X26_Y12_N3
\dp_inst|reg[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][11]~regout\);

-- Location: LCFF_X26_Y12_N21
\dp_inst|reg[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][11]~regout\);

-- Location: LCFF_X27_Y11_N23
\dp_inst|reg[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(11),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][11]~regout\);

-- Location: LCCOMB_X27_Y11_N22
\dp_inst|mux_b[11]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~433_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[21][11]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][11]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[17][11]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[11]~433_combout\);

-- Location: LCCOMB_X26_Y12_N20
\dp_inst|mux_b[11]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~434_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[11]~433_combout\ & (\dp_inst|reg[29][11]~regout\)) # (!\dp_inst|mux_b[11]~433_combout\ & ((\dp_inst|reg[25][11]~regout\))))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[11]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|reg[29][11]~regout\,
	datac => \dp_inst|reg[25][11]~regout\,
	datad => \dp_inst|mux_b[11]~433_combout\,
	combout => \dp_inst|mux_b[11]~434_combout\);

-- Location: LCCOMB_X21_Y14_N12
\dp_inst|mux_b[11]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~437_combout\ = (\dp_inst|ir\(12) & (\dp_inst|ir\(11))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & ((\dp_inst|mux_b[11]~434_combout\))) # (!\dp_inst|ir\(11) & (\dp_inst|mux_b[11]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[11]~436_combout\,
	datad => \dp_inst|mux_b[11]~434_combout\,
	combout => \dp_inst|mux_b[11]~437_combout\);

-- Location: LCCOMB_X21_Y14_N30
\dp_inst|mux_b[11]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~440_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[11]~437_combout\ & ((\dp_inst|mux_b[11]~439_combout\))) # (!\dp_inst|mux_b[11]~437_combout\ & (\dp_inst|mux_b[11]~432_combout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[11]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|mux_b[11]~432_combout\,
	datac => \dp_inst|mux_b[11]~439_combout\,
	datad => \dp_inst|mux_b[11]~437_combout\,
	combout => \dp_inst|mux_b[11]~440_combout\);

-- Location: LCCOMB_X21_Y14_N8
\dp_inst|mux_b[11]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[11]~441_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[11]~440_combout\) # ((\dp_inst|mux_b[11]~430_combout\ & \dp_inst|mux_b[23]~178_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[11]~430_combout\ & 
-- (\dp_inst|mux_b[23]~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[11]~430_combout\,
	datac => \dp_inst|mux_b[23]~178_combout\,
	datad => \dp_inst|mux_b[11]~440_combout\,
	combout => \dp_inst|mux_b[11]~441_combout\);

-- Location: LCFF_X25_Y16_N27
\dp_inst|reg[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][10]~regout\);

-- Location: LCFF_X24_Y14_N5
\dp_inst|reg[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][10]~regout\);

-- Location: LCFF_X24_Y14_N23
\dp_inst|reg[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][10]~regout\);

-- Location: LCCOMB_X24_Y14_N22
\dp_inst|mux_b[10]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~456_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|reg[20][10]~regout\) # ((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & (((\dp_inst|reg[16][10]~regout\ & !\dp_inst|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[20][10]~regout\,
	datac => \dp_inst|reg[16][10]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[10]~456_combout\);

-- Location: LCCOMB_X25_Y16_N26
\dp_inst|mux_b[10]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~457_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[10]~456_combout\ & ((\dp_inst|reg[28][10]~regout\))) # (!\dp_inst|mux_b[10]~456_combout\ & (\dp_inst|reg[24][10]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[10]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][10]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[28][10]~regout\,
	datad => \dp_inst|mux_b[10]~456_combout\,
	combout => \dp_inst|mux_b[10]~457_combout\);

-- Location: LCFF_X23_Y10_N23
\dp_inst|reg[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][10]~regout\);

-- Location: LCFF_X26_Y10_N11
\dp_inst|reg[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][10]~regout\);

-- Location: LCCOMB_X26_Y10_N10
\dp_inst|mux_b[10]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~454_combout\ = (\dp_inst|ir\(14) & (((\dp_inst|ir\(13))))) # (!\dp_inst|ir\(14) & ((\dp_inst|ir\(13) & (\dp_inst|reg[22][10]~regout\)) # (!\dp_inst|ir\(13) & ((\dp_inst|reg[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][10]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[18][10]~regout\,
	datad => \dp_inst|ir\(13),
	combout => \dp_inst|mux_b[10]~454_combout\);

-- Location: LCCOMB_X23_Y10_N22
\dp_inst|mux_b[10]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~455_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|mux_b[10]~454_combout\ & ((\dp_inst|reg[30][10]~regout\))) # (!\dp_inst|mux_b[10]~454_combout\ & (\dp_inst|reg[26][10]~regout\)))) # (!\dp_inst|ir\(14) & 
-- (((\dp_inst|mux_b[10]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][10]~regout\,
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|reg[30][10]~regout\,
	datad => \dp_inst|mux_b[10]~454_combout\,
	combout => \dp_inst|mux_b[10]~455_combout\);

-- Location: LCCOMB_X24_Y12_N26
\dp_inst|mux_b[10]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~458_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|mux_b[10]~455_combout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|mux_b[10]~457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|mux_b[10]~457_combout\,
	datad => \dp_inst|mux_b[10]~455_combout\,
	combout => \dp_inst|mux_b[10]~458_combout\);

-- Location: LCFF_X26_Y12_N31
\dp_inst|reg[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][10]~regout\);

-- Location: LCFF_X24_Y12_N5
\dp_inst|reg[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][10]~regout\);

-- Location: LCFF_X24_Y12_N23
\dp_inst|reg[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][10]~regout\);

-- Location: LCFF_X26_Y12_N5
\dp_inst|reg[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][10]~regout\);

-- Location: LCCOMB_X24_Y12_N22
\dp_inst|mux_b[10]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~452_combout\ = (\dp_inst|ir\(14) & ((\dp_inst|ir\(13)) # ((\dp_inst|reg[25][10]~regout\)))) # (!\dp_inst|ir\(14) & (!\dp_inst|ir\(13) & (\dp_inst|reg[17][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(14),
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[17][10]~regout\,
	datad => \dp_inst|reg[25][10]~regout\,
	combout => \dp_inst|mux_b[10]~452_combout\);

-- Location: LCCOMB_X24_Y12_N4
\dp_inst|mux_b[10]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~453_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[10]~452_combout\ & (\dp_inst|reg[29][10]~regout\)) # (!\dp_inst|mux_b[10]~452_combout\ & ((\dp_inst|reg[21][10]~regout\))))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[10]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[29][10]~regout\,
	datac => \dp_inst|reg[21][10]~regout\,
	datad => \dp_inst|mux_b[10]~452_combout\,
	combout => \dp_inst|mux_b[10]~453_combout\);

-- Location: LCFF_X26_Y16_N1
\dp_inst|reg[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][10]~regout\);

-- Location: LCFF_X27_Y16_N23
\dp_inst|reg[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][10]~regout\);

-- Location: LCFF_X27_Y16_N29
\dp_inst|reg[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][10]~regout\);

-- Location: LCCOMB_X27_Y16_N28
\dp_inst|mux_b[10]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~459_combout\ = (\dp_inst|ir\(13) & (((\dp_inst|ir\(14))))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & ((\dp_inst|reg[27][10]~regout\))) # (!\dp_inst|ir\(14) & (\dp_inst|reg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|reg[19][10]~regout\,
	datac => \dp_inst|reg[27][10]~regout\,
	datad => \dp_inst|ir\(14),
	combout => \dp_inst|mux_b[10]~459_combout\);

-- Location: LCCOMB_X26_Y16_N0
\dp_inst|mux_b[10]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~460_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[10]~459_combout\ & ((\dp_inst|reg[31][10]~regout\))) # (!\dp_inst|mux_b[10]~459_combout\ & (\dp_inst|reg[23][10]~regout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[10]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][10]~regout\,
	datab => \dp_inst|ir\(13),
	datac => \dp_inst|reg[31][10]~regout\,
	datad => \dp_inst|mux_b[10]~459_combout\,
	combout => \dp_inst|mux_b[10]~460_combout\);

-- Location: LCCOMB_X24_Y12_N24
\dp_inst|mux_b[10]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~461_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[10]~458_combout\ & ((\dp_inst|mux_b[10]~460_combout\))) # (!\dp_inst|mux_b[10]~458_combout\ & (\dp_inst|mux_b[10]~453_combout\)))) # (!\dp_inst|ir\(11) & 
-- (\dp_inst|mux_b[10]~458_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|mux_b[10]~458_combout\,
	datac => \dp_inst|mux_b[10]~453_combout\,
	datad => \dp_inst|mux_b[10]~460_combout\,
	combout => \dp_inst|mux_b[10]~461_combout\);

-- Location: LCCOMB_X21_Y20_N0
\dp_inst|reg[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|reg[6][10]~feeder_combout\);

-- Location: LCFF_X21_Y20_N1
\dp_inst|reg[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][10]~regout\);

-- Location: LCFF_X20_Y19_N1
\dp_inst|reg[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][10]~regout\);

-- Location: LCCOMB_X20_Y19_N0
\dp_inst|mux_b[10]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~442_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|reg[5][10]~regout\) # ((\dp_inst|ir\(12))))) # (!\dp_inst|ir\(11) & (((\dp_inst|reg[4][10]~regout\ & !\dp_inst|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[5][10]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[4][10]~regout\,
	datad => \dp_inst|ir\(12),
	combout => \dp_inst|mux_b[10]~442_combout\);

-- Location: LCCOMB_X21_Y20_N2
\dp_inst|reg[7][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[7][10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|reg[7][10]~feeder_combout\);

-- Location: LCFF_X21_Y20_N3
\dp_inst|reg[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[7][10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][10]~regout\);

-- Location: LCCOMB_X21_Y20_N22
\dp_inst|mux_b[10]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~443_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[10]~442_combout\ & ((\dp_inst|reg[7][10]~regout\))) # (!\dp_inst|mux_b[10]~442_combout\ & (\dp_inst|reg[6][10]~regout\)))) # (!\dp_inst|ir\(12) & (((\dp_inst|mux_b[10]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[6][10]~regout\,
	datac => \dp_inst|mux_b[10]~442_combout\,
	datad => \dp_inst|reg[7][10]~regout\,
	combout => \dp_inst|mux_b[10]~443_combout\);

-- Location: LCFF_X22_Y13_N29
\dp_inst|reg[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][10]~regout\);

-- Location: LCFF_X22_Y13_N23
\dp_inst|reg[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][10]~regout\);

-- Location: LCFF_X21_Y17_N5
\dp_inst|reg[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][10]~regout\);

-- Location: LCFF_X21_Y17_N19
\dp_inst|reg[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][10]~regout\);

-- Location: LCCOMB_X21_Y17_N4
\dp_inst|mux_b[10]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~444_combout\ = (\dp_inst|ir\(11) & (\dp_inst|ir\(12))) # (!\dp_inst|ir\(11) & ((\dp_inst|ir\(12) & ((\dp_inst|reg[10][10]~regout\))) # (!\dp_inst|ir\(12) & (\dp_inst|reg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|ir\(12),
	datac => \dp_inst|reg[8][10]~regout\,
	datad => \dp_inst|reg[10][10]~regout\,
	combout => \dp_inst|mux_b[10]~444_combout\);

-- Location: LCCOMB_X22_Y13_N22
\dp_inst|mux_b[10]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~445_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[10]~444_combout\ & ((\dp_inst|reg[11][10]~regout\))) # (!\dp_inst|mux_b[10]~444_combout\ & (\dp_inst|reg[9][10]~regout\)))) # (!\dp_inst|ir\(11) & 
-- (((\dp_inst|mux_b[10]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(11),
	datab => \dp_inst|reg[9][10]~regout\,
	datac => \dp_inst|reg[11][10]~regout\,
	datad => \dp_inst|mux_b[10]~444_combout\,
	combout => \dp_inst|mux_b[10]~445_combout\);

-- Location: LCFF_X19_Y12_N27
\dp_inst|reg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][10]~regout\);

-- Location: LCCOMB_X19_Y15_N24
\dp_inst|reg[0][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[0][10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|reg[0][10]~feeder_combout\);

-- Location: LCFF_X19_Y15_N25
\dp_inst|reg[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[0][10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][10]~regout\);

-- Location: LCFF_X20_Y16_N1
\dp_inst|reg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][10]~regout\);

-- Location: LCCOMB_X19_Y15_N14
\dp_inst|mux_b[10]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~446_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|ir\(11)) # ((\dp_inst|reg[2][10]~regout\)))) # (!\dp_inst|ir\(12) & (!\dp_inst|ir\(11) & (\dp_inst|reg[0][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[0][10]~regout\,
	datad => \dp_inst|reg[2][10]~regout\,
	combout => \dp_inst|mux_b[10]~446_combout\);

-- Location: LCCOMB_X19_Y12_N26
\dp_inst|mux_b[10]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~447_combout\ = (\dp_inst|ir\(11) & ((\dp_inst|mux_b[10]~446_combout\ & ((\dp_inst|reg[3][10]~regout\))) # (!\dp_inst|mux_b[10]~446_combout\ & (\dp_inst|reg[1][10]~regout\)))) # (!\dp_inst|ir\(11) & (((\dp_inst|mux_b[10]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][10]~regout\,
	datab => \dp_inst|ir\(11),
	datac => \dp_inst|reg[3][10]~regout\,
	datad => \dp_inst|mux_b[10]~446_combout\,
	combout => \dp_inst|mux_b[10]~447_combout\);

-- Location: LCCOMB_X23_Y12_N30
\dp_inst|mux_b[10]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~448_combout\ = (\dp_inst|ir\(13) & (\dp_inst|ir\(14))) # (!\dp_inst|ir\(13) & ((\dp_inst|ir\(14) & (\dp_inst|mux_b[10]~445_combout\)) # (!\dp_inst|ir\(14) & ((\dp_inst|mux_b[10]~447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|ir\(14),
	datac => \dp_inst|mux_b[10]~445_combout\,
	datad => \dp_inst|mux_b[10]~447_combout\,
	combout => \dp_inst|mux_b[10]~448_combout\);

-- Location: LCCOMB_X16_Y16_N26
\dp_inst|reg[14][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[14][10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|reg[14][10]~feeder_combout\);

-- Location: LCFF_X16_Y16_N27
\dp_inst|reg[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[14][10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][10]~regout\);

-- Location: LCCOMB_X16_Y16_N8
\dp_inst|reg[15][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][10]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	combout => \dp_inst|reg[15][10]~feeder_combout\);

-- Location: LCFF_X16_Y16_N9
\dp_inst|reg[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][10]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][10]~regout\);

-- Location: LCFF_X18_Y18_N5
\dp_inst|reg[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][10]~regout\);

-- Location: LCFF_X18_Y18_N19
\dp_inst|reg[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(10),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][10]~regout\);

-- Location: LCCOMB_X18_Y18_N18
\dp_inst|mux_b[10]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~449_combout\ = (\dp_inst|ir\(12) & (((\dp_inst|ir\(11))))) # (!\dp_inst|ir\(12) & ((\dp_inst|ir\(11) & (\dp_inst|reg[13][10]~regout\)) # (!\dp_inst|ir\(11) & ((\dp_inst|reg[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[13][10]~regout\,
	datac => \dp_inst|reg[12][10]~regout\,
	datad => \dp_inst|ir\(11),
	combout => \dp_inst|mux_b[10]~449_combout\);

-- Location: LCCOMB_X16_Y16_N24
\dp_inst|mux_b[10]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~450_combout\ = (\dp_inst|ir\(12) & ((\dp_inst|mux_b[10]~449_combout\ & ((\dp_inst|reg[15][10]~regout\))) # (!\dp_inst|mux_b[10]~449_combout\ & (\dp_inst|reg[14][10]~regout\)))) # (!\dp_inst|ir\(12) & 
-- (((\dp_inst|mux_b[10]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(12),
	datab => \dp_inst|reg[14][10]~regout\,
	datac => \dp_inst|reg[15][10]~regout\,
	datad => \dp_inst|mux_b[10]~449_combout\,
	combout => \dp_inst|mux_b[10]~450_combout\);

-- Location: LCCOMB_X24_Y12_N12
\dp_inst|mux_b[10]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~451_combout\ = (\dp_inst|ir\(13) & ((\dp_inst|mux_b[10]~448_combout\ & ((\dp_inst|mux_b[10]~450_combout\))) # (!\dp_inst|mux_b[10]~448_combout\ & (\dp_inst|mux_b[10]~443_combout\)))) # (!\dp_inst|ir\(13) & 
-- (((\dp_inst|mux_b[10]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(13),
	datab => \dp_inst|mux_b[10]~443_combout\,
	datac => \dp_inst|mux_b[10]~448_combout\,
	datad => \dp_inst|mux_b[10]~450_combout\,
	combout => \dp_inst|mux_b[10]~451_combout\);

-- Location: LCCOMB_X24_Y12_N2
\dp_inst|mux_b[10]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|mux_b[10]~462_combout\ = (\dp_inst|ir\(15) & ((\dp_inst|mux_b[10]~461_combout\) # ((\dp_inst|mux_b[23]~178_combout\ & \dp_inst|mux_b[10]~451_combout\)))) # (!\dp_inst|ir\(15) & (\dp_inst|mux_b[23]~178_combout\ & 
-- ((\dp_inst|mux_b[10]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(15),
	datab => \dp_inst|mux_b[23]~178_combout\,
	datac => \dp_inst|mux_b[10]~461_combout\,
	datad => \dp_inst|mux_b[10]~451_combout\,
	combout => \dp_inst|mux_b[10]~462_combout\);

-- Location: LCFF_X20_Y18_N29
\dp_inst|reg[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][9]~regout\);

-- Location: LCFF_X19_Y18_N27
\dp_inst|reg[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][9]~regout\);

-- Location: LCFF_X19_Y18_N9
\dp_inst|reg[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][9]~regout\);

-- Location: LCCOMB_X19_Y18_N8
\dp_inst|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][9]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][9]~regout\,
	datac => \dp_inst|reg[6][9]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux54~12_combout\);

-- Location: LCCOMB_X20_Y18_N28
\dp_inst|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux54~12_combout\ & (\dp_inst|reg[7][9]~regout\)) # (!\dp_inst|Mux54~12_combout\ & ((\dp_inst|reg[5][9]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][9]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[5][9]~regout\,
	datad => \dp_inst|Mux54~12_combout\,
	combout => \dp_inst|Mux54~13_combout\);

-- Location: LCFF_X19_Y15_N1
\dp_inst|reg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][9]~regout\);

-- Location: LCCOMB_X19_Y15_N0
\dp_inst|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][9]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][9]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][9]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][9]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux54~14_combout\);

-- Location: LCCOMB_X23_Y18_N6
\dp_inst|reg[3][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][9]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	combout => \dp_inst|reg[3][9]~feeder_combout\);

-- Location: LCFF_X23_Y18_N7
\dp_inst|reg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][9]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][9]~regout\);

-- Location: LCCOMB_X23_Y18_N12
\dp_inst|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux54~14_combout\ & ((\dp_inst|reg[3][9]~regout\))) # (!\dp_inst|Mux54~14_combout\ & (\dp_inst|reg[2][9]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][9]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux54~14_combout\,
	datad => \dp_inst|reg[3][9]~regout\,
	combout => \dp_inst|Mux54~15_combout\);

-- Location: LCCOMB_X23_Y18_N18
\dp_inst|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|Mux54~13_combout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|Mux54~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux54~13_combout\,
	datad => \dp_inst|Mux54~15_combout\,
	combout => \dp_inst|Mux54~16_combout\);

-- Location: LCFF_X21_Y17_N3
\dp_inst|reg[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][9]~regout\);

-- Location: LCCOMB_X20_Y10_N24
\dp_inst|reg[11][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][9]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	combout => \dp_inst|reg[11][9]~feeder_combout\);

-- Location: LCFF_X20_Y10_N25
\dp_inst|reg[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][9]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][9]~regout\);

-- Location: LCCOMB_X21_Y17_N2
\dp_inst|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~11_combout\ = (\dp_inst|Mux54~10_combout\ & (((\dp_inst|reg[11][9]~regout\)) # (!\dp_inst|ir\(17)))) # (!\dp_inst|Mux54~10_combout\ & (\dp_inst|ir\(17) & (\dp_inst|reg[10][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux54~10_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][9]~regout\,
	datad => \dp_inst|reg[11][9]~regout\,
	combout => \dp_inst|Mux54~11_combout\);

-- Location: LCFF_X30_Y17_N23
\dp_inst|reg[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][9]~regout\);

-- Location: LCFF_X29_Y17_N23
\dp_inst|reg[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][9]~regout\);

-- Location: LCFF_X29_Y17_N13
\dp_inst|reg[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][9]~regout\);

-- Location: LCCOMB_X29_Y17_N12
\dp_inst|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[14][9]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[12][9]~regout\,
	datac => \dp_inst|reg[14][9]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux54~17_combout\);

-- Location: LCCOMB_X30_Y17_N22
\dp_inst|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux54~17_combout\ & ((\dp_inst|reg[15][9]~regout\))) # (!\dp_inst|Mux54~17_combout\ & (\dp_inst|reg[13][9]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][9]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[15][9]~regout\,
	datad => \dp_inst|Mux54~17_combout\,
	combout => \dp_inst|Mux54~18_combout\);

-- Location: LCCOMB_X23_Y18_N4
\dp_inst|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux54~16_combout\ & ((\dp_inst|Mux54~18_combout\))) # (!\dp_inst|Mux54~16_combout\ & (\dp_inst|Mux54~11_combout\)))) # (!\dp_inst|ir\(19) & (\dp_inst|Mux54~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux54~16_combout\,
	datac => \dp_inst|Mux54~11_combout\,
	datad => \dp_inst|Mux54~18_combout\,
	combout => \dp_inst|Mux54~19_combout\);

-- Location: LCFF_X25_Y10_N15
\dp_inst|reg[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][9]~regout\);

-- Location: LCFF_X26_Y10_N15
\dp_inst|reg[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][9]~regout\);

-- Location: LCFF_X25_Y10_N25
\dp_inst|reg[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][9]~regout\);

-- Location: LCCOMB_X25_Y10_N24
\dp_inst|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][9]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][9]~regout\,
	datac => \dp_inst|reg[26][9]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux54~0_combout\);

-- Location: LCCOMB_X25_Y10_N14
\dp_inst|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux54~0_combout\ & ((\dp_inst|reg[30][9]~regout\))) # (!\dp_inst|Mux54~0_combout\ & (\dp_inst|reg[22][9]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][9]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[30][9]~regout\,
	datad => \dp_inst|Mux54~0_combout\,
	combout => \dp_inst|Mux54~1_combout\);

-- Location: LCFF_X27_Y16_N1
\dp_inst|reg[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][9]~regout\);

-- Location: LCFF_X26_Y16_N29
\dp_inst|reg[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][9]~regout\);

-- Location: LCFF_X27_Y16_N11
\dp_inst|reg[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][9]~regout\);

-- Location: LCFF_X26_Y16_N31
\dp_inst|reg[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][9]~regout\);

-- Location: LCCOMB_X26_Y16_N30
\dp_inst|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][9]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][9]~regout\,
	datac => \dp_inst|reg[23][9]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux54~7_combout\);

-- Location: LCCOMB_X26_Y16_N28
\dp_inst|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux54~7_combout\ & ((\dp_inst|reg[31][9]~regout\))) # (!\dp_inst|Mux54~7_combout\ & (\dp_inst|reg[27][9]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][9]~regout\,
	datac => \dp_inst|reg[31][9]~regout\,
	datad => \dp_inst|Mux54~7_combout\,
	combout => \dp_inst|Mux54~8_combout\);

-- Location: LCFF_X29_Y14_N23
\dp_inst|reg[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][9]~regout\);

-- Location: LCFF_X29_Y14_N5
\dp_inst|reg[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][9]~regout\);

-- Location: LCCOMB_X29_Y14_N4
\dp_inst|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][9]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][9]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][9]~regout\,
	datac => \dp_inst|reg[24][9]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux54~4_combout\);

-- Location: LCFF_X30_Y14_N23
\dp_inst|reg[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][9]~regout\);

-- Location: LCCOMB_X30_Y14_N14
\dp_inst|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux54~4_combout\ & (\dp_inst|reg[28][9]~regout\)) # (!\dp_inst|Mux54~4_combout\ & ((\dp_inst|reg[20][9]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][9]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux54~4_combout\,
	datad => \dp_inst|reg[20][9]~regout\,
	combout => \dp_inst|Mux54~5_combout\);

-- Location: LCFF_X24_Y11_N27
\dp_inst|reg[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][9]~regout\);

-- Location: LCFF_X24_Y11_N13
\dp_inst|reg[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][9]~regout\);

-- Location: LCFF_X27_Y11_N27
\dp_inst|reg[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][9]~regout\);

-- Location: LCFF_X27_Y11_N29
\dp_inst|reg[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(9),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][9]~regout\);

-- Location: LCCOMB_X27_Y11_N28
\dp_inst|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][9]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[17][9]~regout\,
	datac => \dp_inst|reg[21][9]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux54~2_combout\);

-- Location: LCCOMB_X24_Y11_N12
\dp_inst|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux54~2_combout\ & (\dp_inst|reg[29][9]~regout\)) # (!\dp_inst|Mux54~2_combout\ & ((\dp_inst|reg[25][9]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[29][9]~regout\,
	datac => \dp_inst|reg[25][9]~regout\,
	datad => \dp_inst|Mux54~2_combout\,
	combout => \dp_inst|Mux54~3_combout\);

-- Location: LCCOMB_X30_Y14_N28
\dp_inst|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~6_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|ir\(17)) # ((\dp_inst|Mux54~3_combout\)))) # (!\dp_inst|ir\(16) & (!\dp_inst|ir\(17) & (\dp_inst|Mux54~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux54~5_combout\,
	datad => \dp_inst|Mux54~3_combout\,
	combout => \dp_inst|Mux54~6_combout\);

-- Location: LCCOMB_X30_Y14_N10
\dp_inst|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux54~6_combout\ & ((\dp_inst|Mux54~8_combout\))) # (!\dp_inst|Mux54~6_combout\ & (\dp_inst|Mux54~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux54~1_combout\,
	datac => \dp_inst|Mux54~8_combout\,
	datad => \dp_inst|Mux54~6_combout\,
	combout => \dp_inst|Mux54~9_combout\);

-- Location: LCCOMB_X27_Y14_N12
\dp_inst|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux54~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux54~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux54~19_combout\,
	datad => \dp_inst|Mux54~9_combout\,
	combout => \dp_inst|Mux54~20_combout\);

-- Location: LCFF_X26_Y16_N19
\dp_inst|reg[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][8]~regout\);

-- Location: LCFF_X26_Y16_N9
\dp_inst|reg[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][8]~regout\);

-- Location: LCFF_X27_Y16_N15
\dp_inst|reg[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][8]~regout\);

-- Location: LCFF_X27_Y16_N21
\dp_inst|reg[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][8]~regout\);

-- Location: LCCOMB_X27_Y16_N20
\dp_inst|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~7_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[27][8]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[19][8]~regout\,
	datac => \dp_inst|reg[27][8]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux55~7_combout\);

-- Location: LCCOMB_X26_Y16_N8
\dp_inst|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux55~7_combout\ & ((\dp_inst|reg[31][8]~regout\))) # (!\dp_inst|Mux55~7_combout\ & (\dp_inst|reg[23][8]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[23][8]~regout\,
	datac => \dp_inst|reg[31][8]~regout\,
	datad => \dp_inst|Mux55~7_combout\,
	combout => \dp_inst|Mux55~8_combout\);

-- Location: LCFF_X27_Y11_N25
\dp_inst|reg[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][8]~regout\);

-- Location: LCFF_X27_Y12_N1
\dp_inst|reg[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][8]~regout\);

-- Location: LCFF_X27_Y11_N7
\dp_inst|reg[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][8]~regout\);

-- Location: LCFF_X27_Y12_N27
\dp_inst|reg[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][8]~regout\);

-- Location: LCCOMB_X27_Y12_N26
\dp_inst|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][8]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[17][8]~regout\,
	datac => \dp_inst|reg[25][8]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux55~0_combout\);

-- Location: LCCOMB_X27_Y12_N0
\dp_inst|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux55~0_combout\ & ((\dp_inst|reg[29][8]~regout\))) # (!\dp_inst|Mux55~0_combout\ & (\dp_inst|reg[21][8]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[21][8]~regout\,
	datac => \dp_inst|reg[29][8]~regout\,
	datad => \dp_inst|Mux55~0_combout\,
	combout => \dp_inst|Mux55~1_combout\);

-- Location: LCFF_X25_Y13_N27
\dp_inst|reg[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][8]~regout\);

-- Location: LCFF_X25_Y13_N29
\dp_inst|reg[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][8]~regout\);

-- Location: LCCOMB_X25_Y13_N28
\dp_inst|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~5_combout\ = (\dp_inst|Mux55~4_combout\ & (((\dp_inst|reg[28][8]~regout\) # (!\dp_inst|ir\(19))))) # (!\dp_inst|Mux55~4_combout\ & (\dp_inst|reg[24][8]~regout\ & ((\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux55~4_combout\,
	datab => \dp_inst|reg[24][8]~regout\,
	datac => \dp_inst|reg[28][8]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux55~5_combout\);

-- Location: LCFF_X21_Y14_N5
\dp_inst|reg[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][8]~regout\);

-- Location: LCFF_X25_Y14_N11
\dp_inst|reg[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][8]~regout\);

-- Location: LCCOMB_X25_Y14_N10
\dp_inst|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][8]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][8]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][8]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[22][8]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux55~2_combout\);

-- Location: LCCOMB_X21_Y14_N6
\dp_inst|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux55~2_combout\ & ((\dp_inst|reg[30][8]~regout\))) # (!\dp_inst|Mux55~2_combout\ & (\dp_inst|reg[26][8]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][8]~regout\,
	datab => \dp_inst|reg[30][8]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux55~2_combout\,
	combout => \dp_inst|Mux55~3_combout\);

-- Location: LCCOMB_X25_Y13_N6
\dp_inst|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~6_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|Mux55~3_combout\))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux55~5_combout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux55~3_combout\,
	combout => \dp_inst|Mux55~6_combout\);

-- Location: LCCOMB_X25_Y13_N0
\dp_inst|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux55~6_combout\ & (\dp_inst|Mux55~8_combout\)) # (!\dp_inst|Mux55~6_combout\ & ((\dp_inst|Mux55~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux55~8_combout\,
	datac => \dp_inst|Mux55~1_combout\,
	datad => \dp_inst|Mux55~6_combout\,
	combout => \dp_inst|Mux55~9_combout\);

-- Location: LCFF_X21_Y19_N29
\dp_inst|reg[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][8]~regout\);

-- Location: LCFF_X21_Y19_N27
\dp_inst|reg[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][8]~regout\);

-- Location: LCFF_X20_Y19_N3
\dp_inst|reg[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][8]~regout\);

-- Location: LCCOMB_X20_Y19_N2
\dp_inst|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][8]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][8]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][8]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux55~10_combout\);

-- Location: LCCOMB_X21_Y19_N26
\dp_inst|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux55~10_combout\ & ((\dp_inst|reg[7][8]~regout\))) # (!\dp_inst|Mux55~10_combout\ & (\dp_inst|reg[6][8]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[6][8]~regout\,
	datac => \dp_inst|reg[7][8]~regout\,
	datad => \dp_inst|Mux55~10_combout\,
	combout => \dp_inst|Mux55~11_combout\);

-- Location: LCFF_X29_Y17_N17
\dp_inst|reg[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][8]~regout\);

-- Location: LCFF_X30_Y17_N17
\dp_inst|reg[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][8]~regout\);

-- Location: LCCOMB_X30_Y17_N4
\dp_inst|reg[13][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[13][8]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	combout => \dp_inst|reg[13][8]~feeder_combout\);

-- Location: LCFF_X30_Y17_N5
\dp_inst|reg[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[13][8]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][8]~regout\);

-- Location: LCCOMB_X30_Y17_N18
\dp_inst|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][8]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][8]~regout\,
	datab => \dp_inst|reg[13][8]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux55~17_combout\);

-- Location: LCCOMB_X30_Y17_N16
\dp_inst|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux55~17_combout\ & ((\dp_inst|reg[15][8]~regout\))) # (!\dp_inst|Mux55~17_combout\ & (\dp_inst|reg[14][8]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[14][8]~regout\,
	datac => \dp_inst|reg[15][8]~regout\,
	datad => \dp_inst|Mux55~17_combout\,
	combout => \dp_inst|Mux55~18_combout\);

-- Location: LCFF_X19_Y14_N3
\dp_inst|reg[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][8]~regout\);

-- Location: LCFF_X19_Y14_N1
\dp_inst|reg[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][8]~regout\);

-- Location: LCFF_X20_Y14_N31
\dp_inst|reg[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][8]~regout\);

-- Location: LCCOMB_X20_Y14_N30
\dp_inst|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~12_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[10][8]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][8]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][8]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][8]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux55~12_combout\);

-- Location: LCCOMB_X19_Y14_N0
\dp_inst|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux55~12_combout\ & (\dp_inst|reg[11][8]~regout\)) # (!\dp_inst|Mux55~12_combout\ & ((\dp_inst|reg[9][8]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[11][8]~regout\,
	datac => \dp_inst|reg[9][8]~regout\,
	datad => \dp_inst|Mux55~12_combout\,
	combout => \dp_inst|Mux55~13_combout\);

-- Location: LCCOMB_X22_Y16_N18
\dp_inst|reg[3][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[3][8]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	combout => \dp_inst|reg[3][8]~feeder_combout\);

-- Location: LCFF_X22_Y16_N19
\dp_inst|reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[3][8]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][8]~regout\);

-- Location: LCFF_X21_Y12_N9
\dp_inst|reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(8),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][8]~regout\);

-- Location: LCCOMB_X21_Y12_N18
\dp_inst|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][8]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][8]~regout\,
	datab => \dp_inst|reg[2][8]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux55~14_combout\);

-- Location: LCCOMB_X22_Y16_N0
\dp_inst|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux55~14_combout\ & ((\dp_inst|reg[3][8]~regout\))) # (!\dp_inst|Mux55~14_combout\ & (\dp_inst|reg[1][8]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][8]~regout\,
	datab => \dp_inst|reg[3][8]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux55~14_combout\,
	combout => \dp_inst|Mux55~15_combout\);

-- Location: LCCOMB_X22_Y16_N26
\dp_inst|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux55~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & ((\dp_inst|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux55~13_combout\,
	datad => \dp_inst|Mux55~15_combout\,
	combout => \dp_inst|Mux55~16_combout\);

-- Location: LCCOMB_X22_Y16_N16
\dp_inst|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux55~16_combout\ & ((\dp_inst|Mux55~18_combout\))) # (!\dp_inst|Mux55~16_combout\ & (\dp_inst|Mux55~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux55~11_combout\,
	datac => \dp_inst|Mux55~18_combout\,
	datad => \dp_inst|Mux55~16_combout\,
	combout => \dp_inst|Mux55~19_combout\);

-- Location: LCCOMB_X24_Y13_N26
\dp_inst|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux55~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux55~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(20),
	datac => \dp_inst|Mux55~9_combout\,
	datad => \dp_inst|Mux55~19_combout\,
	combout => \dp_inst|Mux55~20_combout\);

-- Location: LCCOMB_X25_Y17_N22
\dp_inst|reg[20][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[20][7]~feeder_combout\);

-- Location: LCFF_X25_Y17_N23
\dp_inst|reg[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][7]~regout\);

-- Location: LCFF_X26_Y14_N31
\dp_inst|reg[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][7]~regout\);

-- Location: LCCOMB_X26_Y17_N18
\dp_inst|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[24][7]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[24][7]~regout\,
	datab => \dp_inst|reg[16][7]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux56~4_combout\);

-- Location: LCCOMB_X25_Y17_N2
\dp_inst|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux56~4_combout\ & (\dp_inst|reg[28][7]~regout\)) # (!\dp_inst|Mux56~4_combout\ & ((\dp_inst|reg[20][7]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][7]~regout\,
	datab => \dp_inst|reg[20][7]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux56~4_combout\,
	combout => \dp_inst|Mux56~5_combout\);

-- Location: LCFF_X26_Y12_N27
\dp_inst|reg[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][7]~regout\);

-- Location: LCCOMB_X27_Y14_N30
\dp_inst|reg[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[21][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[21][7]~feeder_combout\);

-- Location: LCFF_X27_Y14_N31
\dp_inst|reg[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[21][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][7]~regout\);

-- Location: LCCOMB_X27_Y14_N2
\dp_inst|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[21][7]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][7]~regout\,
	datab => \dp_inst|reg[21][7]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux56~2_combout\);

-- Location: LCCOMB_X26_Y17_N22
\dp_inst|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux56~2_combout\ & ((\dp_inst|reg[29][7]~regout\))) # (!\dp_inst|Mux56~2_combout\ & (\dp_inst|reg[25][7]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][7]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[29][7]~regout\,
	datad => \dp_inst|Mux56~2_combout\,
	combout => \dp_inst|Mux56~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\dp_inst|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~6_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux56~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux56~5_combout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux56~3_combout\,
	combout => \dp_inst|Mux56~6_combout\);

-- Location: LCFF_X26_Y15_N7
\dp_inst|reg[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][7]~regout\);

-- Location: LCFF_X25_Y14_N23
\dp_inst|reg[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][7]~regout\);

-- Location: LCCOMB_X22_Y14_N22
\dp_inst|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[26][7]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][7]~regout\,
	datab => \dp_inst|reg[18][7]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux56~0_combout\);

-- Location: LCCOMB_X22_Y15_N20
\dp_inst|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux56~0_combout\ & ((\dp_inst|reg[30][7]~regout\))) # (!\dp_inst|Mux56~0_combout\ & (\dp_inst|reg[22][7]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][7]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[30][7]~regout\,
	datad => \dp_inst|Mux56~0_combout\,
	combout => \dp_inst|Mux56~1_combout\);

-- Location: LCFF_X26_Y15_N9
\dp_inst|reg[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][7]~regout\);

-- Location: LCCOMB_X30_Y13_N16
\dp_inst|reg[31][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[31][7]~feeder_combout\);

-- Location: LCFF_X30_Y13_N17
\dp_inst|reg[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][7]~regout\);

-- Location: LCFF_X29_Y13_N15
\dp_inst|reg[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][7]~regout\);

-- Location: LCCOMB_X29_Y13_N14
\dp_inst|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][7]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][7]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[23][7]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux56~7_combout\);

-- Location: LCCOMB_X30_Y13_N22
\dp_inst|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux56~7_combout\ & ((\dp_inst|reg[31][7]~regout\))) # (!\dp_inst|Mux56~7_combout\ & (\dp_inst|reg[27][7]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[27][7]~regout\,
	datac => \dp_inst|reg[31][7]~regout\,
	datad => \dp_inst|Mux56~7_combout\,
	combout => \dp_inst|Mux56~8_combout\);

-- Location: LCCOMB_X25_Y17_N14
\dp_inst|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux56~6_combout\ & ((\dp_inst|Mux56~8_combout\))) # (!\dp_inst|Mux56~6_combout\ & (\dp_inst|Mux56~1_combout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux56~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux56~6_combout\,
	datac => \dp_inst|Mux56~1_combout\,
	datad => \dp_inst|Mux56~8_combout\,
	combout => \dp_inst|Mux56~9_combout\);

-- Location: LCFF_X21_Y17_N15
\dp_inst|reg[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][7]~regout\);

-- Location: LCCOMB_X22_Y14_N0
\dp_inst|reg[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][7]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \dp_inst|reg[11][7]~feeder_combout\);

-- Location: LCFF_X22_Y14_N1
\dp_inst|reg[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][7]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][7]~regout\);

-- Location: LCCOMB_X21_Y17_N14
\dp_inst|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~11_combout\ = (\dp_inst|Mux56~10_combout\ & (((\dp_inst|reg[11][7]~regout\)) # (!\dp_inst|ir\(17)))) # (!\dp_inst|Mux56~10_combout\ & (\dp_inst|ir\(17) & (\dp_inst|reg[10][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux56~10_combout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[10][7]~regout\,
	datad => \dp_inst|reg[11][7]~regout\,
	combout => \dp_inst|Mux56~11_combout\);

-- Location: LCFF_X30_Y17_N9
\dp_inst|reg[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][7]~regout\);

-- Location: LCFF_X30_Y17_N15
\dp_inst|reg[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][7]~regout\);

-- Location: LCFF_X29_Y17_N19
\dp_inst|reg[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][7]~regout\);

-- Location: LCFF_X29_Y17_N25
\dp_inst|reg[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][7]~regout\);

-- Location: LCCOMB_X29_Y17_N24
\dp_inst|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[14][7]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[12][7]~regout\,
	datac => \dp_inst|reg[14][7]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux56~17_combout\);

-- Location: LCCOMB_X30_Y17_N14
\dp_inst|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux56~17_combout\ & (\dp_inst|reg[15][7]~regout\)) # (!\dp_inst|Mux56~17_combout\ & ((\dp_inst|reg[13][7]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[15][7]~regout\,
	datac => \dp_inst|reg[13][7]~regout\,
	datad => \dp_inst|Mux56~17_combout\,
	combout => \dp_inst|Mux56~18_combout\);

-- Location: LCFF_X23_Y17_N5
\dp_inst|reg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][7]~regout\);

-- Location: LCFF_X23_Y17_N3
\dp_inst|reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][7]~regout\);

-- Location: LCCOMB_X23_Y17_N30
\dp_inst|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~13_combout\ = (\dp_inst|Mux56~12_combout\ & ((\dp_inst|reg[7][7]~regout\) # ((!\dp_inst|ir\(16))))) # (!\dp_inst|Mux56~12_combout\ & (((\dp_inst|ir\(16) & \dp_inst|reg[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux56~12_combout\,
	datab => \dp_inst|reg[7][7]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|reg[5][7]~regout\,
	combout => \dp_inst|Mux56~13_combout\);

-- Location: LCFF_X21_Y15_N3
\dp_inst|reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][7]~regout\);

-- Location: LCFF_X21_Y15_N9
\dp_inst|reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(7),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][7]~regout\);

-- Location: LCCOMB_X21_Y15_N8
\dp_inst|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~15_combout\ = (\dp_inst|Mux56~14_combout\ & (((\dp_inst|reg[3][7]~regout\) # (!\dp_inst|ir\(17))))) # (!\dp_inst|Mux56~14_combout\ & (\dp_inst|reg[2][7]~regout\ & ((\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux56~14_combout\,
	datab => \dp_inst|reg[2][7]~regout\,
	datac => \dp_inst|reg[3][7]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux56~15_combout\);

-- Location: LCCOMB_X25_Y17_N0
\dp_inst|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|Mux56~13_combout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|Mux56~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux56~13_combout\,
	datad => \dp_inst|Mux56~15_combout\,
	combout => \dp_inst|Mux56~16_combout\);

-- Location: LCCOMB_X25_Y17_N10
\dp_inst|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux56~16_combout\ & ((\dp_inst|Mux56~18_combout\))) # (!\dp_inst|Mux56~16_combout\ & (\dp_inst|Mux56~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux56~11_combout\,
	datac => \dp_inst|Mux56~18_combout\,
	datad => \dp_inst|Mux56~16_combout\,
	combout => \dp_inst|Mux56~19_combout\);

-- Location: LCCOMB_X25_Y17_N20
\dp_inst|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux56~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux56~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux56~9_combout\,
	datad => \dp_inst|Mux56~19_combout\,
	combout => \dp_inst|Mux56~20_combout\);

-- Location: LCFF_X29_Y17_N5
\dp_inst|reg[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][6]~regout\);

-- Location: LCFF_X30_Y17_N25
\dp_inst|reg[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][6]~regout\);

-- Location: LCFF_X30_Y17_N27
\dp_inst|reg[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][6]~regout\);

-- Location: LCCOMB_X30_Y17_N26
\dp_inst|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[13][6]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][6]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][6]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[13][6]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux57~17_combout\);

-- Location: LCCOMB_X30_Y17_N24
\dp_inst|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux57~17_combout\ & ((\dp_inst|reg[15][6]~regout\))) # (!\dp_inst|Mux57~17_combout\ & (\dp_inst|reg[14][6]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[14][6]~regout\,
	datac => \dp_inst|reg[15][6]~regout\,
	datad => \dp_inst|Mux57~17_combout\,
	combout => \dp_inst|Mux57~18_combout\);

-- Location: LCFF_X22_Y19_N11
\dp_inst|reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][6]~regout\);

-- Location: LCFF_X21_Y16_N7
\dp_inst|reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][6]~regout\);

-- Location: LCFF_X22_Y19_N29
\dp_inst|reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][6]~regout\);

-- Location: LCCOMB_X21_Y16_N6
\dp_inst|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~14_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|reg[2][6]~regout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & ((\dp_inst|reg[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[2][6]~regout\,
	datad => \dp_inst|reg[0][6]~regout\,
	combout => \dp_inst|Mux57~14_combout\);

-- Location: LCCOMB_X22_Y15_N8
\dp_inst|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux57~14_combout\ & ((\dp_inst|reg[3][6]~regout\))) # (!\dp_inst|Mux57~14_combout\ & (\dp_inst|reg[1][6]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][6]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[3][6]~regout\,
	datad => \dp_inst|Mux57~14_combout\,
	combout => \dp_inst|Mux57~15_combout\);

-- Location: LCFF_X19_Y11_N1
\dp_inst|reg[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][6]~regout\);

-- Location: LCCOMB_X20_Y11_N16
\dp_inst|reg[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[11][6]~feeder_combout\);

-- Location: LCFF_X20_Y11_N17
\dp_inst|reg[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][6]~regout\);

-- Location: LCFF_X19_Y11_N7
\dp_inst|reg[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][6]~regout\);

-- Location: LCCOMB_X20_Y11_N10
\dp_inst|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~12_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|reg[10][6]~regout\) # ((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (((\dp_inst|reg[8][6]~regout\ & !\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][6]~regout\,
	datab => \dp_inst|reg[8][6]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux57~12_combout\);

-- Location: LCCOMB_X20_Y11_N14
\dp_inst|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux57~12_combout\ & ((\dp_inst|reg[11][6]~regout\))) # (!\dp_inst|Mux57~12_combout\ & (\dp_inst|reg[9][6]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][6]~regout\,
	datac => \dp_inst|reg[11][6]~regout\,
	datad => \dp_inst|Mux57~12_combout\,
	combout => \dp_inst|Mux57~13_combout\);

-- Location: LCCOMB_X25_Y15_N0
\dp_inst|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux57~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & (\dp_inst|Mux57~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux57~15_combout\,
	datad => \dp_inst|Mux57~13_combout\,
	combout => \dp_inst|Mux57~16_combout\);

-- Location: LCCOMB_X25_Y15_N14
\dp_inst|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux57~16_combout\ & ((\dp_inst|Mux57~18_combout\))) # (!\dp_inst|Mux57~16_combout\ & (\dp_inst|Mux57~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux57~11_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux57~18_combout\,
	datad => \dp_inst|Mux57~16_combout\,
	combout => \dp_inst|Mux57~19_combout\);

-- Location: LCCOMB_X30_Y18_N0
\dp_inst|reg[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[23][6]~feeder_combout\);

-- Location: LCFF_X30_Y18_N1
\dp_inst|reg[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][6]~regout\);

-- Location: LCCOMB_X30_Y18_N26
\dp_inst|reg[27][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[27][6]~feeder_combout\);

-- Location: LCFF_X30_Y18_N27
\dp_inst|reg[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][6]~regout\);

-- Location: LCCOMB_X30_Y18_N4
\dp_inst|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[27][6]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][6]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][6]~regout\,
	datab => \dp_inst|reg[27][6]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux57~7_combout\);

-- Location: LCFF_X29_Y18_N25
\dp_inst|reg[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][6]~regout\);

-- Location: LCCOMB_X30_Y18_N14
\dp_inst|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux57~7_combout\ & ((\dp_inst|reg[31][6]~regout\))) # (!\dp_inst|Mux57~7_combout\ & (\dp_inst|reg[23][6]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[23][6]~regout\,
	datac => \dp_inst|Mux57~7_combout\,
	datad => \dp_inst|reg[31][6]~regout\,
	combout => \dp_inst|Mux57~8_combout\);

-- Location: LCFF_X23_Y16_N1
\dp_inst|reg[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][6]~regout\);

-- Location: LCCOMB_X24_Y16_N30
\dp_inst|reg[22][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][6]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \dp_inst|reg[22][6]~feeder_combout\);

-- Location: LCFF_X24_Y16_N31
\dp_inst|reg[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][6]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][6]~regout\);

-- Location: LCCOMB_X24_Y16_N28
\dp_inst|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][6]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][6]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][6]~regout\,
	datab => \dp_inst|reg[22][6]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux57~2_combout\);

-- Location: LCCOMB_X24_Y16_N22
\dp_inst|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux57~2_combout\ & ((\dp_inst|reg[30][6]~regout\))) # (!\dp_inst|Mux57~2_combout\ & (\dp_inst|reg[26][6]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][6]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[30][6]~regout\,
	datad => \dp_inst|Mux57~2_combout\,
	combout => \dp_inst|Mux57~3_combout\);

-- Location: LCFF_X25_Y15_N27
\dp_inst|reg[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][6]~regout\);

-- Location: LCFF_X27_Y13_N5
\dp_inst|reg[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][6]~regout\);

-- Location: LCCOMB_X27_Y13_N14
\dp_inst|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][6]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][6]~regout\,
	datab => \dp_inst|reg[20][6]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux57~4_combout\);

-- Location: LCCOMB_X25_Y15_N18
\dp_inst|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux57~4_combout\ & (\dp_inst|reg[28][6]~regout\)) # (!\dp_inst|Mux57~4_combout\ & ((\dp_inst|reg[24][6]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][6]~regout\,
	datab => \dp_inst|reg[24][6]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux57~4_combout\,
	combout => \dp_inst|Mux57~5_combout\);

-- Location: LCCOMB_X25_Y15_N20
\dp_inst|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~6_combout\ = (\dp_inst|ir\(16) & (\dp_inst|ir\(17))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|Mux57~3_combout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|Mux57~3_combout\,
	datad => \dp_inst|Mux57~5_combout\,
	combout => \dp_inst|Mux57~6_combout\);

-- Location: LCFF_X24_Y12_N21
\dp_inst|reg[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][6]~regout\);

-- Location: LCFF_X26_Y12_N7
\dp_inst|reg[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][6]~regout\);

-- Location: LCFF_X26_Y12_N29
\dp_inst|reg[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(6),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][6]~regout\);

-- Location: LCCOMB_X26_Y12_N28
\dp_inst|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~0_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[25][6]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][6]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][6]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[25][6]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux57~0_combout\);

-- Location: LCCOMB_X26_Y12_N6
\dp_inst|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux57~0_combout\ & ((\dp_inst|reg[29][6]~regout\))) # (!\dp_inst|Mux57~0_combout\ & (\dp_inst|reg[21][6]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[21][6]~regout\,
	datac => \dp_inst|reg[29][6]~regout\,
	datad => \dp_inst|Mux57~0_combout\,
	combout => \dp_inst|Mux57~1_combout\);

-- Location: LCCOMB_X25_Y15_N22
\dp_inst|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux57~6_combout\ & (\dp_inst|Mux57~8_combout\)) # (!\dp_inst|Mux57~6_combout\ & ((\dp_inst|Mux57~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux57~8_combout\,
	datac => \dp_inst|Mux57~6_combout\,
	datad => \dp_inst|Mux57~1_combout\,
	combout => \dp_inst|Mux57~9_combout\);

-- Location: LCCOMB_X25_Y15_N12
\dp_inst|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux57~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux57~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux57~19_combout\,
	datad => \dp_inst|Mux57~9_combout\,
	combout => \dp_inst|Mux57~20_combout\);

-- Location: LCFF_X30_Y17_N31
\dp_inst|reg[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][5]~regout\);

-- Location: LCFF_X30_Y17_N13
\dp_inst|reg[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][5]~regout\);

-- Location: LCFF_X29_Y17_N15
\dp_inst|reg[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][5]~regout\);

-- Location: LCFF_X29_Y17_N21
\dp_inst|reg[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][5]~regout\);

-- Location: LCCOMB_X29_Y17_N20
\dp_inst|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~17_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[14][5]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[12][5]~regout\,
	datac => \dp_inst|reg[14][5]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux58~17_combout\);

-- Location: LCCOMB_X29_Y17_N28
\dp_inst|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux58~17_combout\ & ((\dp_inst|reg[15][5]~regout\))) # (!\dp_inst|Mux58~17_combout\ & (\dp_inst|reg[13][5]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][5]~regout\,
	datac => \dp_inst|reg[15][5]~regout\,
	datad => \dp_inst|Mux58~17_combout\,
	combout => \dp_inst|Mux58~18_combout\);

-- Location: LCFF_X23_Y19_N27
\dp_inst|reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][5]~regout\);

-- Location: LCFF_X21_Y18_N19
\dp_inst|reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][5]~regout\);

-- Location: LCFF_X21_Y18_N1
\dp_inst|reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[1][5]~regout\);

-- Location: LCCOMB_X21_Y18_N0
\dp_inst|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~14_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[1][5]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[0][5]~regout\,
	datac => \dp_inst|reg[1][5]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux58~14_combout\);

-- Location: LCCOMB_X23_Y19_N20
\dp_inst|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~15_combout\ = (\dp_inst|Mux58~14_combout\ & (((\dp_inst|reg[3][5]~regout\) # (!\dp_inst|ir\(17))))) # (!\dp_inst|Mux58~14_combout\ & (\dp_inst|reg[2][5]~regout\ & ((\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][5]~regout\,
	datab => \dp_inst|reg[3][5]~regout\,
	datac => \dp_inst|Mux58~14_combout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux58~15_combout\);

-- Location: LCFF_X23_Y17_N29
\dp_inst|reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][5]~regout\);

-- Location: LCFF_X24_Y15_N5
\dp_inst|reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][5]~regout\);

-- Location: LCCOMB_X24_Y15_N22
\dp_inst|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & (\dp_inst|reg[6][5]~regout\)) # (!\dp_inst|ir\(17) & ((\dp_inst|reg[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][5]~regout\,
	datab => \dp_inst|reg[4][5]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux58~12_combout\);

-- Location: LCCOMB_X23_Y17_N28
\dp_inst|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux58~12_combout\ & (\dp_inst|reg[7][5]~regout\)) # (!\dp_inst|Mux58~12_combout\ & ((\dp_inst|reg[5][5]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][5]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[5][5]~regout\,
	datad => \dp_inst|Mux58~12_combout\,
	combout => \dp_inst|Mux58~13_combout\);

-- Location: LCCOMB_X23_Y19_N10
\dp_inst|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~16_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|ir\(19)) # ((\dp_inst|Mux58~13_combout\)))) # (!\dp_inst|ir\(18) & (!\dp_inst|ir\(19) & (\dp_inst|Mux58~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux58~15_combout\,
	datad => \dp_inst|Mux58~13_combout\,
	combout => \dp_inst|Mux58~16_combout\);

-- Location: LCCOMB_X23_Y19_N28
\dp_inst|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux58~16_combout\ & ((\dp_inst|Mux58~18_combout\))) # (!\dp_inst|Mux58~16_combout\ & (\dp_inst|Mux58~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux58~11_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux58~18_combout\,
	datad => \dp_inst|Mux58~16_combout\,
	combout => \dp_inst|Mux58~19_combout\);

-- Location: LCFF_X25_Y10_N11
\dp_inst|reg[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][5]~regout\);

-- Location: LCFF_X26_Y10_N29
\dp_inst|reg[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][5]~regout\);

-- Location: LCCOMB_X25_Y10_N10
\dp_inst|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~1_combout\ = (\dp_inst|Mux58~0_combout\ & (((\dp_inst|reg[30][5]~regout\)) # (!\dp_inst|ir\(18)))) # (!\dp_inst|Mux58~0_combout\ & (\dp_inst|ir\(18) & ((\dp_inst|reg[22][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux58~0_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[30][5]~regout\,
	datad => \dp_inst|reg[22][5]~regout\,
	combout => \dp_inst|Mux58~1_combout\);

-- Location: LCCOMB_X29_Y18_N18
\dp_inst|reg[31][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[31][5]~feeder_combout\);

-- Location: LCFF_X29_Y18_N19
\dp_inst|reg[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][5]~regout\);

-- Location: LCFF_X27_Y18_N15
\dp_inst|reg[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][5]~regout\);

-- Location: LCCOMB_X27_Y18_N20
\dp_inst|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[23][5]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][5]~regout\,
	datab => \dp_inst|reg[19][5]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux58~7_combout\);

-- Location: LCCOMB_X30_Y18_N2
\dp_inst|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux58~7_combout\ & ((\dp_inst|reg[31][5]~regout\))) # (!\dp_inst|Mux58~7_combout\ & (\dp_inst|reg[27][5]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][5]~regout\,
	datab => \dp_inst|reg[31][5]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux58~7_combout\,
	combout => \dp_inst|Mux58~8_combout\);

-- Location: LCCOMB_X24_Y17_N8
\dp_inst|reg[20][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[20][5]~feeder_combout\);

-- Location: LCFF_X24_Y17_N9
\dp_inst|reg[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][5]~regout\);

-- Location: LCCOMB_X25_Y16_N4
\dp_inst|reg[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][5]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \dp_inst|reg[24][5]~feeder_combout\);

-- Location: LCFF_X25_Y16_N5
\dp_inst|reg[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][5]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][5]~regout\);

-- Location: LCCOMB_X25_Y16_N2
\dp_inst|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[24][5]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][5]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[16][5]~regout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|reg[24][5]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux58~4_combout\);

-- Location: LCCOMB_X24_Y17_N4
\dp_inst|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~5_combout\ = (\dp_inst|Mux58~4_combout\ & ((\dp_inst|reg[28][5]~regout\) # ((!\dp_inst|ir\(18))))) # (!\dp_inst|Mux58~4_combout\ & (((\dp_inst|reg[20][5]~regout\ & \dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][5]~regout\,
	datab => \dp_inst|reg[20][5]~regout\,
	datac => \dp_inst|Mux58~4_combout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux58~5_combout\);

-- Location: LCFF_X24_Y11_N3
\dp_inst|reg[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][5]~regout\);

-- Location: LCFF_X24_Y11_N9
\dp_inst|reg[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][5]~regout\);

-- Location: LCFF_X25_Y11_N29
\dp_inst|reg[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(5),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][5]~regout\);

-- Location: LCCOMB_X25_Y11_N28
\dp_inst|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[21][5]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][5]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][5]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[21][5]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux58~2_combout\);

-- Location: LCCOMB_X24_Y11_N8
\dp_inst|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux58~2_combout\ & (\dp_inst|reg[29][5]~regout\)) # (!\dp_inst|Mux58~2_combout\ & ((\dp_inst|reg[25][5]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[29][5]~regout\,
	datac => \dp_inst|reg[25][5]~regout\,
	datad => \dp_inst|Mux58~2_combout\,
	combout => \dp_inst|Mux58~3_combout\);

-- Location: LCCOMB_X24_Y17_N18
\dp_inst|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux58~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux58~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux58~5_combout\,
	datad => \dp_inst|Mux58~3_combout\,
	combout => \dp_inst|Mux58~6_combout\);

-- Location: LCCOMB_X24_Y17_N20
\dp_inst|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux58~6_combout\ & ((\dp_inst|Mux58~8_combout\))) # (!\dp_inst|Mux58~6_combout\ & (\dp_inst|Mux58~1_combout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux58~1_combout\,
	datac => \dp_inst|Mux58~8_combout\,
	datad => \dp_inst|Mux58~6_combout\,
	combout => \dp_inst|Mux58~9_combout\);

-- Location: LCCOMB_X23_Y15_N14
\dp_inst|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux58~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux58~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux58~19_combout\,
	datad => \dp_inst|Mux58~9_combout\,
	combout => \dp_inst|Mux58~20_combout\);

-- Location: LCFF_X20_Y16_N31
\dp_inst|reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[0][4]~regout\);

-- Location: LCFF_X20_Y16_N29
\dp_inst|reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[2][4]~regout\);

-- Location: LCCOMB_X20_Y16_N28
\dp_inst|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][4]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[0][4]~regout\,
	datac => \dp_inst|reg[2][4]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux59~14_combout\);

-- Location: LCFF_X20_Y13_N19
\dp_inst|reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[3][4]~regout\);

-- Location: LCCOMB_X20_Y13_N4
\dp_inst|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux59~14_combout\ & ((\dp_inst|reg[3][4]~regout\))) # (!\dp_inst|Mux59~14_combout\ & (\dp_inst|reg[1][4]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][4]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux59~14_combout\,
	datad => \dp_inst|reg[3][4]~regout\,
	combout => \dp_inst|Mux59~15_combout\);

-- Location: LCFF_X22_Y13_N1
\dp_inst|reg[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][4]~regout\);

-- Location: LCFF_X22_Y13_N11
\dp_inst|reg[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][4]~regout\);

-- Location: LCFF_X21_Y13_N25
\dp_inst|reg[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][4]~regout\);

-- Location: LCCOMB_X21_Y13_N22
\dp_inst|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~12_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|reg[10][4]~regout\) # ((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (((\dp_inst|reg[8][4]~regout\ & !\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][4]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[8][4]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux59~12_combout\);

-- Location: LCCOMB_X22_Y13_N10
\dp_inst|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux59~12_combout\ & ((\dp_inst|reg[11][4]~regout\))) # (!\dp_inst|Mux59~12_combout\ & (\dp_inst|reg[9][4]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[9][4]~regout\,
	datac => \dp_inst|reg[11][4]~regout\,
	datad => \dp_inst|Mux59~12_combout\,
	combout => \dp_inst|Mux59~13_combout\);

-- Location: LCCOMB_X20_Y13_N2
\dp_inst|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux59~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & (\dp_inst|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux59~15_combout\,
	datad => \dp_inst|Mux59~13_combout\,
	combout => \dp_inst|Mux59~16_combout\);

-- Location: LCFF_X21_Y19_N21
\dp_inst|reg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][4]~regout\);

-- Location: LCFF_X21_Y19_N11
\dp_inst|reg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][4]~regout\);

-- Location: LCFF_X20_Y19_N19
\dp_inst|reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][4]~regout\);

-- Location: LCCOMB_X20_Y19_N18
\dp_inst|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][4]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][4]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][4]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux59~10_combout\);

-- Location: LCCOMB_X20_Y19_N22
\dp_inst|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux59~10_combout\ & (\dp_inst|reg[7][4]~regout\)) # (!\dp_inst|Mux59~10_combout\ & ((\dp_inst|reg[6][4]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[7][4]~regout\,
	datac => \dp_inst|reg[6][4]~regout\,
	datad => \dp_inst|Mux59~10_combout\,
	combout => \dp_inst|Mux59~11_combout\);

-- Location: LCFF_X29_Y17_N27
\dp_inst|reg[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][4]~regout\);

-- Location: LCFF_X30_Y17_N7
\dp_inst|reg[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][4]~regout\);

-- Location: LCFF_X30_Y17_N3
\dp_inst|reg[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][4]~regout\);

-- Location: LCCOMB_X30_Y17_N28
\dp_inst|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[13][4]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][4]~regout\,
	datab => \dp_inst|reg[13][4]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux59~17_combout\);

-- Location: LCCOMB_X30_Y17_N6
\dp_inst|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux59~17_combout\ & ((\dp_inst|reg[15][4]~regout\))) # (!\dp_inst|Mux59~17_combout\ & (\dp_inst|reg[14][4]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[14][4]~regout\,
	datac => \dp_inst|reg[15][4]~regout\,
	datad => \dp_inst|Mux59~17_combout\,
	combout => \dp_inst|Mux59~18_combout\);

-- Location: LCCOMB_X20_Y13_N8
\dp_inst|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux59~16_combout\ & ((\dp_inst|Mux59~18_combout\))) # (!\dp_inst|Mux59~16_combout\ & (\dp_inst|Mux59~11_combout\)))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux59~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux59~16_combout\,
	datac => \dp_inst|Mux59~11_combout\,
	datad => \dp_inst|Mux59~18_combout\,
	combout => \dp_inst|Mux59~19_combout\);

-- Location: LCCOMB_X29_Y18_N30
\dp_inst|reg[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[31][4]~feeder_combout\);

-- Location: LCFF_X29_Y18_N31
\dp_inst|reg[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][4]~regout\);

-- Location: LCCOMB_X29_Y18_N4
\dp_inst|reg[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[19][4]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	combout => \dp_inst|reg[19][4]~feeder_combout\);

-- Location: LCFF_X29_Y18_N5
\dp_inst|reg[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[19][4]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][4]~regout\);

-- Location: LCCOMB_X30_Y18_N28
\dp_inst|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~7_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|reg[27][4]~regout\) # ((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (((\dp_inst|reg[19][4]~regout\ & !\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][4]~regout\,
	datab => \dp_inst|reg[19][4]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux59~7_combout\);

-- Location: LCCOMB_X30_Y18_N10
\dp_inst|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux59~7_combout\ & ((\dp_inst|reg[31][4]~regout\))) # (!\dp_inst|Mux59~7_combout\ & (\dp_inst|reg[23][4]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[23][4]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[31][4]~regout\,
	datad => \dp_inst|Mux59~7_combout\,
	combout => \dp_inst|Mux59~8_combout\);

-- Location: LCFF_X24_Y12_N15
\dp_inst|reg[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][4]~regout\);

-- Location: LCFF_X27_Y12_N3
\dp_inst|reg[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][4]~regout\);

-- Location: LCCOMB_X27_Y12_N2
\dp_inst|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][4]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[17][4]~regout\,
	datac => \dp_inst|reg[25][4]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux59~0_combout\);

-- Location: LCFF_X27_Y12_N13
\dp_inst|reg[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][4]~regout\);

-- Location: LCFF_X24_Y12_N9
\dp_inst|reg[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(4),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][4]~regout\);

-- Location: LCCOMB_X27_Y12_N12
\dp_inst|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux59~0_combout\ & (\dp_inst|reg[29][4]~regout\)) # (!\dp_inst|Mux59~0_combout\ & ((\dp_inst|reg[21][4]~regout\))))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux59~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux59~0_combout\,
	datac => \dp_inst|reg[29][4]~regout\,
	datad => \dp_inst|reg[21][4]~regout\,
	combout => \dp_inst|Mux59~1_combout\);

-- Location: LCCOMB_X20_Y13_N30
\dp_inst|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~9_combout\ = (\dp_inst|Mux59~6_combout\ & (((\dp_inst|Mux59~8_combout\)) # (!\dp_inst|ir\(16)))) # (!\dp_inst|Mux59~6_combout\ & (\dp_inst|ir\(16) & ((\dp_inst|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux59~6_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux59~8_combout\,
	datad => \dp_inst|Mux59~1_combout\,
	combout => \dp_inst|Mux59~9_combout\);

-- Location: LCCOMB_X20_Y13_N10
\dp_inst|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux59~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux59~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux59~19_combout\,
	datad => \dp_inst|Mux59~9_combout\,
	combout => \dp_inst|Mux59~20_combout\);

-- Location: LCCOMB_X21_Y18_N26
\dp_inst|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][3]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][3]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][3]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[1][3]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux60~14_combout\);

-- Location: LCCOMB_X25_Y18_N14
\dp_inst|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux60~14_combout\ & ((\dp_inst|reg[3][3]~regout\))) # (!\dp_inst|Mux60~14_combout\ & (\dp_inst|reg[2][3]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[2][3]~regout\,
	datac => \dp_inst|Mux60~14_combout\,
	datad => \dp_inst|reg[3][3]~regout\,
	combout => \dp_inst|Mux60~15_combout\);

-- Location: LCFF_X20_Y18_N1
\dp_inst|reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][3]~regout\);

-- Location: LCFF_X20_Y18_N3
\dp_inst|reg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][3]~regout\);

-- Location: LCFF_X19_Y18_N15
\dp_inst|reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[4][3]~regout\);

-- Location: LCFF_X19_Y18_N25
\dp_inst|reg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][3]~regout\);

-- Location: LCCOMB_X19_Y18_N24
\dp_inst|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][3]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[4][3]~regout\,
	datac => \dp_inst|reg[6][3]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux60~12_combout\);

-- Location: LCCOMB_X20_Y18_N2
\dp_inst|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux60~12_combout\ & ((\dp_inst|reg[7][3]~regout\))) # (!\dp_inst|Mux60~12_combout\ & (\dp_inst|reg[5][3]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[5][3]~regout\,
	datac => \dp_inst|reg[7][3]~regout\,
	datad => \dp_inst|Mux60~12_combout\,
	combout => \dp_inst|Mux60~13_combout\);

-- Location: LCCOMB_X25_Y18_N20
\dp_inst|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19)) # (\dp_inst|Mux60~13_combout\)))) # (!\dp_inst|ir\(18) & (\dp_inst|Mux60~15_combout\ & (!\dp_inst|ir\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux60~15_combout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux60~13_combout\,
	combout => \dp_inst|Mux60~16_combout\);

-- Location: LCFF_X30_Y17_N1
\dp_inst|reg[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][3]~regout\);

-- Location: LCCOMB_X30_Y17_N10
\dp_inst|reg[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[15][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[15][3]~feeder_combout\);

-- Location: LCFF_X30_Y17_N11
\dp_inst|reg[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[15][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[15][3]~regout\);

-- Location: LCFF_X29_Y17_N7
\dp_inst|reg[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][3]~regout\);

-- Location: LCCOMB_X29_Y17_N6
\dp_inst|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][3]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][3]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][3]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][3]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux60~17_combout\);

-- Location: LCCOMB_X29_Y17_N10
\dp_inst|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux60~17_combout\ & ((\dp_inst|reg[15][3]~regout\))) # (!\dp_inst|Mux60~17_combout\ & (\dp_inst|reg[13][3]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[13][3]~regout\,
	datac => \dp_inst|reg[15][3]~regout\,
	datad => \dp_inst|Mux60~17_combout\,
	combout => \dp_inst|Mux60~18_combout\);

-- Location: LCCOMB_X25_Y18_N2
\dp_inst|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux60~16_combout\ & ((\dp_inst|Mux60~18_combout\))) # (!\dp_inst|Mux60~16_combout\ & (\dp_inst|Mux60~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux60~11_combout\,
	datab => \dp_inst|ir\(19),
	datac => \dp_inst|Mux60~16_combout\,
	datad => \dp_inst|Mux60~18_combout\,
	combout => \dp_inst|Mux60~19_combout\);

-- Location: LCCOMB_X30_Y18_N8
\dp_inst|reg[27][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[27][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[27][3]~feeder_combout\);

-- Location: LCFF_X30_Y18_N9
\dp_inst|reg[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[27][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][3]~regout\);

-- Location: LCCOMB_X30_Y18_N22
\dp_inst|reg[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[23][3]~feeder_combout\);

-- Location: LCFF_X30_Y18_N23
\dp_inst|reg[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][3]~regout\);

-- Location: LCCOMB_X30_Y18_N12
\dp_inst|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][3]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][3]~regout\,
	datab => \dp_inst|reg[23][3]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux60~7_combout\);

-- Location: LCCOMB_X30_Y18_N18
\dp_inst|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux60~7_combout\ & (\dp_inst|reg[31][3]~regout\)) # (!\dp_inst|Mux60~7_combout\ & ((\dp_inst|reg[27][3]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][3]~regout\,
	datab => \dp_inst|reg[27][3]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux60~7_combout\,
	combout => \dp_inst|Mux60~8_combout\);

-- Location: LCFF_X25_Y10_N5
\dp_inst|reg[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][3]~regout\);

-- Location: LCFF_X25_Y10_N9
\dp_inst|reg[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][3]~regout\);

-- Location: LCCOMB_X25_Y10_N26
\dp_inst|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][3]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][3]~regout\,
	datab => \dp_inst|reg[26][3]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux60~0_combout\);

-- Location: LCCOMB_X25_Y10_N2
\dp_inst|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux60~0_combout\ & ((\dp_inst|reg[30][3]~regout\))) # (!\dp_inst|Mux60~0_combout\ & (\dp_inst|reg[22][3]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][3]~regout\,
	datab => \dp_inst|reg[30][3]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux60~0_combout\,
	combout => \dp_inst|Mux60~1_combout\);

-- Location: LCCOMB_X27_Y17_N14
\dp_inst|reg[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[20][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[20][3]~feeder_combout\);

-- Location: LCFF_X27_Y17_N15
\dp_inst|reg[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[20][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][3]~regout\);

-- Location: LCCOMB_X26_Y17_N28
\dp_inst|reg[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[24][3]~feeder_combout\);

-- Location: LCFF_X26_Y17_N29
\dp_inst|reg[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][3]~regout\);

-- Location: LCFF_X26_Y14_N11
\dp_inst|reg[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][3]~regout\);

-- Location: LCCOMB_X26_Y17_N14
\dp_inst|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~4_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[24][3]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[24][3]~regout\,
	datac => \dp_inst|reg[16][3]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux60~4_combout\);

-- Location: LCCOMB_X27_Y17_N8
\dp_inst|reg[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][3]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	combout => \dp_inst|reg[28][3]~feeder_combout\);

-- Location: LCFF_X27_Y17_N9
\dp_inst|reg[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][3]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][3]~regout\);

-- Location: LCCOMB_X26_Y17_N20
\dp_inst|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux60~4_combout\ & ((\dp_inst|reg[28][3]~regout\))) # (!\dp_inst|Mux60~4_combout\ & (\dp_inst|reg[20][3]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][3]~regout\,
	datac => \dp_inst|Mux60~4_combout\,
	datad => \dp_inst|reg[28][3]~regout\,
	combout => \dp_inst|Mux60~5_combout\);

-- Location: LCFF_X26_Y12_N23
\dp_inst|reg[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][3]~regout\);

-- Location: LCFF_X26_Y12_N25
\dp_inst|reg[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][3]~regout\);

-- Location: LCFF_X25_Y12_N29
\dp_inst|reg[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(3),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][3]~regout\);

-- Location: LCCOMB_X25_Y12_N28
\dp_inst|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[21][3]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[17][3]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][3]~regout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[21][3]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux60~2_combout\);

-- Location: LCCOMB_X26_Y12_N24
\dp_inst|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux60~2_combout\ & (\dp_inst|reg[29][3]~regout\)) # (!\dp_inst|Mux60~2_combout\ & ((\dp_inst|reg[25][3]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[29][3]~regout\,
	datac => \dp_inst|reg[25][3]~regout\,
	datad => \dp_inst|Mux60~2_combout\,
	combout => \dp_inst|Mux60~3_combout\);

-- Location: LCCOMB_X26_Y17_N10
\dp_inst|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux60~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux60~5_combout\,
	datad => \dp_inst|Mux60~3_combout\,
	combout => \dp_inst|Mux60~6_combout\);

-- Location: LCCOMB_X26_Y17_N8
\dp_inst|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux60~6_combout\ & (\dp_inst|Mux60~8_combout\)) # (!\dp_inst|Mux60~6_combout\ & ((\dp_inst|Mux60~1_combout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux60~8_combout\,
	datac => \dp_inst|Mux60~1_combout\,
	datad => \dp_inst|Mux60~6_combout\,
	combout => \dp_inst|Mux60~9_combout\);

-- Location: LCCOMB_X23_Y15_N0
\dp_inst|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux60~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux60~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux60~19_combout\,
	datad => \dp_inst|Mux60~9_combout\,
	combout => \dp_inst|Mux60~20_combout\);

-- Location: LCCOMB_X21_Y19_N14
\dp_inst|reg[6][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[6][2]~feeder_combout\);

-- Location: LCFF_X21_Y19_N15
\dp_inst|reg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][2]~regout\);

-- Location: LCFF_X20_Y19_N31
\dp_inst|reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][2]~regout\);

-- Location: LCCOMB_X20_Y19_N30
\dp_inst|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][2]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][2]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][2]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux61~10_combout\);

-- Location: LCCOMB_X20_Y19_N6
\dp_inst|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux61~10_combout\ & (\dp_inst|reg[7][2]~regout\)) # (!\dp_inst|Mux61~10_combout\ & ((\dp_inst|reg[6][2]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[7][2]~regout\,
	datab => \dp_inst|reg[6][2]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux61~10_combout\,
	combout => \dp_inst|Mux61~11_combout\);

-- Location: LCCOMB_X19_Y19_N8
\dp_inst|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~14_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|reg[2][2]~regout\) # ((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (((\dp_inst|reg[0][2]~regout\ & !\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[2][2]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[0][2]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux61~14_combout\);

-- Location: LCCOMB_X18_Y19_N4
\dp_inst|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux61~14_combout\ & ((\dp_inst|reg[3][2]~regout\))) # (!\dp_inst|Mux61~14_combout\ & (\dp_inst|reg[1][2]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[1][2]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux61~14_combout\,
	datad => \dp_inst|reg[3][2]~regout\,
	combout => \dp_inst|Mux61~15_combout\);

-- Location: LCCOMB_X18_Y13_N14
\dp_inst|reg[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[11][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[11][2]~feeder_combout\);

-- Location: LCFF_X18_Y13_N15
\dp_inst|reg[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[11][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][2]~regout\);

-- Location: LCFF_X19_Y13_N31
\dp_inst|reg[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][2]~regout\);

-- Location: LCCOMB_X19_Y13_N30
\dp_inst|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[10][2]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][2]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[10][2]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux61~12_combout\);

-- Location: LCCOMB_X18_Y13_N28
\dp_inst|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux61~12_combout\ & ((\dp_inst|reg[11][2]~regout\))) # (!\dp_inst|Mux61~12_combout\ & (\dp_inst|reg[9][2]~regout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[9][2]~regout\,
	datab => \dp_inst|reg[11][2]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|Mux61~12_combout\,
	combout => \dp_inst|Mux61~13_combout\);

-- Location: LCCOMB_X18_Y19_N30
\dp_inst|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~16_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|ir\(18)) # ((\dp_inst|Mux61~13_combout\)))) # (!\dp_inst|ir\(19) & (!\dp_inst|ir\(18) & (\dp_inst|Mux61~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux61~15_combout\,
	datad => \dp_inst|Mux61~13_combout\,
	combout => \dp_inst|Mux61~16_combout\);

-- Location: LCCOMB_X18_Y19_N2
\dp_inst|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux61~16_combout\ & (\dp_inst|Mux61~18_combout\)) # (!\dp_inst|Mux61~16_combout\ & ((\dp_inst|Mux61~11_combout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux61~18_combout\,
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux61~11_combout\,
	datad => \dp_inst|Mux61~16_combout\,
	combout => \dp_inst|Mux61~19_combout\);

-- Location: LCFF_X23_Y12_N21
\dp_inst|reg[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][2]~regout\);

-- Location: LCFF_X27_Y12_N11
\dp_inst|reg[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][2]~regout\);

-- Location: LCCOMB_X27_Y12_N14
\dp_inst|reg[25][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[25][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[25][2]~feeder_combout\);

-- Location: LCFF_X27_Y12_N15
\dp_inst|reg[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[25][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][2]~regout\);

-- Location: LCCOMB_X27_Y12_N28
\dp_inst|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[25][2]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[17][2]~regout\,
	datab => \dp_inst|reg[25][2]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux61~0_combout\);

-- Location: LCCOMB_X27_Y12_N10
\dp_inst|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux61~0_combout\ & ((\dp_inst|reg[29][2]~regout\))) # (!\dp_inst|Mux61~0_combout\ & (\dp_inst|reg[21][2]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[21][2]~regout\,
	datac => \dp_inst|reg[29][2]~regout\,
	datad => \dp_inst|Mux61~0_combout\,
	combout => \dp_inst|Mux61~1_combout\);

-- Location: LCCOMB_X26_Y18_N14
\dp_inst|reg[28][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[28][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[28][2]~feeder_combout\);

-- Location: LCFF_X26_Y18_N15
\dp_inst|reg[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[28][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][2]~regout\);

-- Location: LCCOMB_X26_Y18_N24
\dp_inst|reg[24][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[24][2]~feeder_combout\);

-- Location: LCFF_X26_Y18_N25
\dp_inst|reg[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][2]~regout\);

-- Location: LCFF_X25_Y18_N9
\dp_inst|reg[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][2]~regout\);

-- Location: LCFF_X26_Y14_N25
\dp_inst|reg[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][2]~regout\);

-- Location: LCCOMB_X25_Y18_N10
\dp_inst|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~4_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|reg[20][2]~regout\) # ((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (((!\dp_inst|ir\(19) & \dp_inst|reg[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][2]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|reg[16][2]~regout\,
	combout => \dp_inst|Mux61~4_combout\);

-- Location: LCCOMB_X26_Y18_N4
\dp_inst|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux61~4_combout\ & (\dp_inst|reg[28][2]~regout\)) # (!\dp_inst|Mux61~4_combout\ & ((\dp_inst|reg[24][2]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[28][2]~regout\,
	datac => \dp_inst|reg[24][2]~regout\,
	datad => \dp_inst|Mux61~4_combout\,
	combout => \dp_inst|Mux61~5_combout\);

-- Location: LCFF_X26_Y19_N21
\dp_inst|reg[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][2]~regout\);

-- Location: LCCOMB_X25_Y19_N0
\dp_inst|reg[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[22][2]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(2),
	combout => \dp_inst|reg[22][2]~feeder_combout\);

-- Location: LCFF_X25_Y19_N1
\dp_inst|reg[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[22][2]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][2]~regout\);

-- Location: LCCOMB_X25_Y19_N18
\dp_inst|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~2_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|reg[22][2]~regout\) # (\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[18][2]~regout\ & ((!\dp_inst|ir\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[18][2]~regout\,
	datab => \dp_inst|reg[22][2]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux61~2_combout\);

-- Location: LCCOMB_X25_Y19_N2
\dp_inst|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux61~2_combout\ & (\dp_inst|reg[30][2]~regout\)) # (!\dp_inst|Mux61~2_combout\ & ((\dp_inst|reg[26][2]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[30][2]~regout\,
	datab => \dp_inst|reg[26][2]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux61~2_combout\,
	combout => \dp_inst|Mux61~3_combout\);

-- Location: LCCOMB_X26_Y18_N30
\dp_inst|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux61~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & (\dp_inst|Mux61~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux61~5_combout\,
	datad => \dp_inst|Mux61~3_combout\,
	combout => \dp_inst|Mux61~6_combout\);

-- Location: LCCOMB_X26_Y18_N0
\dp_inst|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux61~6_combout\ & (\dp_inst|Mux61~8_combout\)) # (!\dp_inst|Mux61~6_combout\ & ((\dp_inst|Mux61~1_combout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux61~8_combout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux61~1_combout\,
	datad => \dp_inst|Mux61~6_combout\,
	combout => \dp_inst|Mux61~9_combout\);

-- Location: LCCOMB_X23_Y19_N18
\dp_inst|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux61~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux61~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux61~19_combout\,
	datad => \dp_inst|Mux61~9_combout\,
	combout => \dp_inst|Mux61~20_combout\);

-- Location: LCFF_X19_Y19_N17
\dp_inst|reg[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][1]~regout\);

-- Location: LCFF_X21_Y17_N11
\dp_inst|reg[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[8][1]~regout\);

-- Location: LCFF_X20_Y17_N7
\dp_inst|reg[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][1]~regout\);

-- Location: LCCOMB_X20_Y17_N6
\dp_inst|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[9][1]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|reg[8][1]~regout\,
	datac => \dp_inst|reg[9][1]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux62~10_combout\);

-- Location: LCCOMB_X19_Y18_N0
\dp_inst|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux62~10_combout\ & ((\dp_inst|reg[11][1]~regout\))) # (!\dp_inst|Mux62~10_combout\ & (\dp_inst|reg[10][1]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[10][1]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[11][1]~regout\,
	datad => \dp_inst|Mux62~10_combout\,
	combout => \dp_inst|Mux62~11_combout\);

-- Location: LCFF_X20_Y15_N23
\dp_inst|reg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][1]~regout\);

-- Location: LCFF_X18_Y19_N25
\dp_inst|reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][1]~regout\);

-- Location: LCCOMB_X19_Y17_N14
\dp_inst|reg[6][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[6][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[6][1]~feeder_combout\);

-- Location: LCFF_X19_Y17_N15
\dp_inst|reg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[6][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[6][1]~regout\);

-- Location: LCCOMB_X19_Y17_N2
\dp_inst|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[6][1]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][1]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[6][1]~regout\,
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux62~12_combout\);

-- Location: LCCOMB_X18_Y19_N24
\dp_inst|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux62~12_combout\ & (\dp_inst|reg[7][1]~regout\)) # (!\dp_inst|Mux62~12_combout\ & ((\dp_inst|reg[5][1]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[7][1]~regout\,
	datac => \dp_inst|reg[5][1]~regout\,
	datad => \dp_inst|Mux62~12_combout\,
	combout => \dp_inst|Mux62~13_combout\);

-- Location: LCCOMB_X18_Y19_N10
\dp_inst|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|reg[1][1]~regout\) # (\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[0][1]~regout\ & ((!\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[0][1]~regout\,
	datab => \dp_inst|reg[1][1]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux62~14_combout\);

-- Location: LCCOMB_X18_Y19_N12
\dp_inst|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~15_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux62~14_combout\ & (!\dp_inst|reg[3][1]~regout\)) # (!\dp_inst|Mux62~14_combout\ & ((!\dp_inst|reg[2][1]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][1]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[2][1]~regout\,
	datad => \dp_inst|Mux62~14_combout\,
	combout => \dp_inst|Mux62~15_combout\);

-- Location: LCCOMB_X18_Y19_N6
\dp_inst|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~16_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|Mux62~13_combout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|Mux62~13_combout\,
	datad => \dp_inst|Mux62~15_combout\,
	combout => \dp_inst|Mux62~16_combout\);

-- Location: LCFF_X19_Y16_N9
\dp_inst|reg[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[13][1]~regout\);

-- Location: LCFF_X18_Y16_N9
\dp_inst|reg[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][1]~regout\);

-- Location: LCCOMB_X18_Y16_N8
\dp_inst|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~17_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|reg[14][1]~regout\) # (\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[12][1]~regout\ & ((!\dp_inst|ir\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[12][1]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[14][1]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux62~17_combout\);

-- Location: LCCOMB_X19_Y16_N8
\dp_inst|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~18_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux62~17_combout\ & (\dp_inst|reg[15][1]~regout\)) # (!\dp_inst|Mux62~17_combout\ & ((\dp_inst|reg[13][1]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][1]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|reg[13][1]~regout\,
	datad => \dp_inst|Mux62~17_combout\,
	combout => \dp_inst|Mux62~18_combout\);

-- Location: LCCOMB_X19_Y18_N22
\dp_inst|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~19_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux62~16_combout\ & ((\dp_inst|Mux62~18_combout\))) # (!\dp_inst|Mux62~16_combout\ & (\dp_inst|Mux62~11_combout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|Mux62~11_combout\,
	datac => \dp_inst|Mux62~16_combout\,
	datad => \dp_inst|Mux62~18_combout\,
	combout => \dp_inst|Mux62~19_combout\);

-- Location: LCFF_X27_Y15_N3
\dp_inst|reg[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][1]~regout\);

-- Location: LCFF_X27_Y15_N5
\dp_inst|reg[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[28][1]~regout\);

-- Location: LCFF_X26_Y14_N3
\dp_inst|reg[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][1]~regout\);

-- Location: LCCOMB_X25_Y13_N22
\dp_inst|reg[24][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[24][1]~feeder_combout\);

-- Location: LCFF_X25_Y13_N23
\dp_inst|reg[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][1]~regout\);

-- Location: LCCOMB_X26_Y14_N28
\dp_inst|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~4_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18)) # (\dp_inst|reg[24][1]~regout\)))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[16][1]~regout\ & (!\dp_inst|ir\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[16][1]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|reg[24][1]~regout\,
	combout => \dp_inst|Mux62~4_combout\);

-- Location: LCCOMB_X27_Y15_N14
\dp_inst|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~5_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux62~4_combout\ & ((\dp_inst|reg[28][1]~regout\))) # (!\dp_inst|Mux62~4_combout\ & (\dp_inst|reg[20][1]~regout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[20][1]~regout\,
	datac => \dp_inst|reg[28][1]~regout\,
	datad => \dp_inst|Mux62~4_combout\,
	combout => \dp_inst|Mux62~5_combout\);

-- Location: LCFF_X29_Y15_N5
\dp_inst|reg[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[25][1]~regout\);

-- Location: LCFF_X27_Y14_N5
\dp_inst|reg[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][1]~regout\);

-- Location: LCCOMB_X27_Y14_N26
\dp_inst|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[21][1]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[21][1]~regout\,
	datab => \dp_inst|reg[17][1]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux62~2_combout\);

-- Location: LCCOMB_X29_Y15_N28
\dp_inst|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux62~2_combout\ & (\dp_inst|reg[29][1]~regout\)) # (!\dp_inst|Mux62~2_combout\ & ((\dp_inst|reg[25][1]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[29][1]~regout\,
	datab => \dp_inst|reg[25][1]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux62~2_combout\,
	combout => \dp_inst|Mux62~3_combout\);

-- Location: LCCOMB_X27_Y15_N28
\dp_inst|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~6_combout\ = (\dp_inst|ir\(17) & (\dp_inst|ir\(16))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|Mux62~3_combout\))) # (!\dp_inst|ir\(16) & (\dp_inst|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux62~5_combout\,
	datad => \dp_inst|Mux62~3_combout\,
	combout => \dp_inst|Mux62~6_combout\);

-- Location: LCFF_X25_Y10_N19
\dp_inst|reg[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][1]~regout\);

-- Location: LCFF_X26_Y10_N13
\dp_inst|reg[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[22][1]~regout\);

-- Location: LCFF_X26_Y10_N31
\dp_inst|reg[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][1]~regout\);

-- Location: LCFF_X25_Y10_N29
\dp_inst|reg[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[26][1]~regout\);

-- Location: LCCOMB_X25_Y10_N28
\dp_inst|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & ((\dp_inst|reg[26][1]~regout\))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[18][1]~regout\,
	datac => \dp_inst|reg[26][1]~regout\,
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux62~0_combout\);

-- Location: LCCOMB_X26_Y10_N12
\dp_inst|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux62~0_combout\ & (\dp_inst|reg[30][1]~regout\)) # (!\dp_inst|Mux62~0_combout\ & ((\dp_inst|reg[22][1]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[30][1]~regout\,
	datac => \dp_inst|reg[22][1]~regout\,
	datad => \dp_inst|Mux62~0_combout\,
	combout => \dp_inst|Mux62~1_combout\);

-- Location: LCCOMB_X29_Y11_N2
\dp_inst|reg[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[31][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[31][1]~feeder_combout\);

-- Location: LCFF_X29_Y11_N3
\dp_inst|reg[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[31][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[31][1]~regout\);

-- Location: LCCOMB_X29_Y13_N2
\dp_inst|reg[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[23][1]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \dp_inst|reg[23][1]~feeder_combout\);

-- Location: LCFF_X29_Y13_N3
\dp_inst|reg[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[23][1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][1]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\dp_inst|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[23][1]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[19][1]~regout\,
	datab => \dp_inst|reg[23][1]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux62~7_combout\);

-- Location: LCCOMB_X29_Y11_N8
\dp_inst|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~8_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux62~7_combout\ & ((\dp_inst|reg[31][1]~regout\))) # (!\dp_inst|Mux62~7_combout\ & (\dp_inst|reg[27][1]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[27][1]~regout\,
	datab => \dp_inst|reg[31][1]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux62~7_combout\,
	combout => \dp_inst|Mux62~8_combout\);

-- Location: LCCOMB_X27_Y15_N30
\dp_inst|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~9_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux62~6_combout\ & ((\dp_inst|Mux62~8_combout\))) # (!\dp_inst|Mux62~6_combout\ & (\dp_inst|Mux62~1_combout\)))) # (!\dp_inst|ir\(17) & (\dp_inst|Mux62~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|Mux62~6_combout\,
	datac => \dp_inst|Mux62~1_combout\,
	datad => \dp_inst|Mux62~8_combout\,
	combout => \dp_inst|Mux62~9_combout\);

-- Location: LCCOMB_X23_Y15_N2
\dp_inst|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux62~20_combout\ = (\dp_inst|ir\(20) & ((\dp_inst|Mux62~9_combout\))) # (!\dp_inst|ir\(20) & (\dp_inst|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|ir\(20),
	datac => \dp_inst|Mux62~19_combout\,
	datad => \dp_inst|Mux62~9_combout\,
	combout => \dp_inst|Mux62~20_combout\);

-- Location: LCCOMB_X27_Y12_N16
\dp_inst|reg[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[29][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[29][0]~feeder_combout\);

-- Location: LCFF_X27_Y12_N17
\dp_inst|reg[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[29][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[29][0]~regout\);

-- Location: LCFF_X27_Y11_N1
\dp_inst|reg[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[21][0]~regout\);

-- Location: LCFF_X27_Y11_N11
\dp_inst|reg[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[17][0]~regout\);

-- Location: LCCOMB_X26_Y11_N22
\dp_inst|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~0_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|reg[25][0]~regout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|reg[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[25][0]~regout\,
	datab => \dp_inst|reg[17][0]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|ir\(19),
	combout => \dp_inst|Mux63~0_combout\);

-- Location: LCCOMB_X27_Y11_N0
\dp_inst|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~1_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux63~0_combout\ & (\dp_inst|reg[29][0]~regout\)) # (!\dp_inst|Mux63~0_combout\ & ((\dp_inst|reg[21][0]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|reg[29][0]~regout\,
	datac => \dp_inst|reg[21][0]~regout\,
	datad => \dp_inst|Mux63~0_combout\,
	combout => \dp_inst|Mux63~1_combout\);

-- Location: LCFF_X30_Y16_N15
\dp_inst|reg[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[23][0]~regout\);

-- Location: LCFF_X27_Y16_N7
\dp_inst|reg[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[19][0]~regout\);

-- Location: LCFF_X27_Y16_N17
\dp_inst|reg[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[27][0]~regout\);

-- Location: LCCOMB_X27_Y16_N16
\dp_inst|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~7_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|reg[27][0]~regout\) # (\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & (\dp_inst|reg[19][0]~regout\ & ((!\dp_inst|ir\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|reg[19][0]~regout\,
	datac => \dp_inst|reg[27][0]~regout\,
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux63~7_combout\);

-- Location: LCCOMB_X30_Y16_N30
\dp_inst|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~8_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux63~7_combout\ & (\dp_inst|reg[31][0]~regout\)) # (!\dp_inst|Mux63~7_combout\ & ((\dp_inst|reg[23][0]~regout\))))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[31][0]~regout\,
	datab => \dp_inst|reg[23][0]~regout\,
	datac => \dp_inst|ir\(18),
	datad => \dp_inst|Mux63~7_combout\,
	combout => \dp_inst|Mux63~8_combout\);

-- Location: LCCOMB_X29_Y12_N4
\dp_inst|reg[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[24][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[24][0]~feeder_combout\);

-- Location: LCFF_X29_Y12_N5
\dp_inst|reg[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[24][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[24][0]~regout\);

-- Location: LCFF_X26_Y14_N21
\dp_inst|reg[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[16][0]~regout\);

-- Location: LCFF_X30_Y14_N27
\dp_inst|reg[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[20][0]~regout\);

-- Location: LCCOMB_X26_Y14_N22
\dp_inst|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~4_combout\ = (\dp_inst|ir\(19) & (\dp_inst|ir\(18))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & ((\dp_inst|reg[20][0]~regout\))) # (!\dp_inst|ir\(18) & (\dp_inst|reg[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(19),
	datab => \dp_inst|ir\(18),
	datac => \dp_inst|reg[16][0]~regout\,
	datad => \dp_inst|reg[20][0]~regout\,
	combout => \dp_inst|Mux63~4_combout\);

-- Location: LCCOMB_X30_Y12_N4
\dp_inst|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~5_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux63~4_combout\ & (\dp_inst|reg[28][0]~regout\)) # (!\dp_inst|Mux63~4_combout\ & ((\dp_inst|reg[24][0]~regout\))))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[28][0]~regout\,
	datab => \dp_inst|reg[24][0]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux63~4_combout\,
	combout => \dp_inst|Mux63~5_combout\);

-- Location: LCFF_X30_Y12_N31
\dp_inst|reg[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[30][0]~regout\);

-- Location: LCFF_X27_Y10_N5
\dp_inst|reg[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[18][0]~regout\);

-- Location: LCCOMB_X27_Y10_N10
\dp_inst|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~2_combout\ = (\dp_inst|ir\(19) & (((\dp_inst|ir\(18))))) # (!\dp_inst|ir\(19) & ((\dp_inst|ir\(18) & (\dp_inst|reg[22][0]~regout\)) # (!\dp_inst|ir\(18) & ((\dp_inst|reg[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[22][0]~regout\,
	datab => \dp_inst|reg[18][0]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|ir\(18),
	combout => \dp_inst|Mux63~2_combout\);

-- Location: LCCOMB_X30_Y12_N12
\dp_inst|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~3_combout\ = (\dp_inst|ir\(19) & ((\dp_inst|Mux63~2_combout\ & ((\dp_inst|reg[30][0]~regout\))) # (!\dp_inst|Mux63~2_combout\ & (\dp_inst|reg[26][0]~regout\)))) # (!\dp_inst|ir\(19) & (((\dp_inst|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[26][0]~regout\,
	datab => \dp_inst|reg[30][0]~regout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux63~2_combout\,
	combout => \dp_inst|Mux63~3_combout\);

-- Location: LCCOMB_X30_Y12_N10
\dp_inst|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~6_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|ir\(16)) # ((\dp_inst|Mux63~3_combout\)))) # (!\dp_inst|ir\(17) & (!\dp_inst|ir\(16) & (\dp_inst|Mux63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(17),
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux63~5_combout\,
	datad => \dp_inst|Mux63~3_combout\,
	combout => \dp_inst|Mux63~6_combout\);

-- Location: LCCOMB_X30_Y12_N28
\dp_inst|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~9_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux63~6_combout\ & ((\dp_inst|Mux63~8_combout\))) # (!\dp_inst|Mux63~6_combout\ & (\dp_inst|Mux63~1_combout\)))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|Mux63~1_combout\,
	datac => \dp_inst|Mux63~8_combout\,
	datad => \dp_inst|Mux63~6_combout\,
	combout => \dp_inst|Mux63~9_combout\);

-- Location: LCCOMB_X21_Y19_N2
\dp_inst|reg[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[7][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[7][0]~feeder_combout\);

-- Location: LCFF_X21_Y19_N3
\dp_inst|reg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[7][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[7][0]~regout\);

-- Location: LCFF_X20_Y19_N25
\dp_inst|reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[5][0]~regout\);

-- Location: LCCOMB_X20_Y19_N24
\dp_inst|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~10_combout\ = (\dp_inst|ir\(17) & (((\dp_inst|ir\(16))))) # (!\dp_inst|ir\(17) & ((\dp_inst|ir\(16) & ((\dp_inst|reg[5][0]~regout\))) # (!\dp_inst|ir\(16) & (\dp_inst|reg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[4][0]~regout\,
	datab => \dp_inst|ir\(17),
	datac => \dp_inst|reg[5][0]~regout\,
	datad => \dp_inst|ir\(16),
	combout => \dp_inst|Mux63~10_combout\);

-- Location: LCCOMB_X21_Y19_N0
\dp_inst|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~11_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux63~10_combout\ & ((\dp_inst|reg[7][0]~regout\))) # (!\dp_inst|Mux63~10_combout\ & (\dp_inst|reg[6][0]~regout\)))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[6][0]~regout\,
	datab => \dp_inst|reg[7][0]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux63~10_combout\,
	combout => \dp_inst|Mux63~11_combout\);

-- Location: LCFF_X19_Y19_N1
\dp_inst|reg[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[11][0]~regout\);

-- Location: LCFF_X20_Y17_N9
\dp_inst|reg[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[9][0]~regout\);

-- Location: LCCOMB_X19_Y13_N16
\dp_inst|reg[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[10][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[10][0]~feeder_combout\);

-- Location: LCFF_X19_Y13_N17
\dp_inst|reg[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[10][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[10][0]~regout\);

-- Location: LCCOMB_X20_Y17_N10
\dp_inst|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~12_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[10][0]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[8][0]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|reg[10][0]~regout\,
	combout => \dp_inst|Mux63~12_combout\);

-- Location: LCCOMB_X20_Y17_N8
\dp_inst|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~13_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux63~12_combout\ & (\dp_inst|reg[11][0]~regout\)) # (!\dp_inst|Mux63~12_combout\ & ((\dp_inst|reg[9][0]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[11][0]~regout\,
	datac => \dp_inst|reg[9][0]~regout\,
	datad => \dp_inst|Mux63~12_combout\,
	combout => \dp_inst|Mux63~13_combout\);

-- Location: LCCOMB_X20_Y17_N24
\dp_inst|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~14_combout\ = (\dp_inst|ir\(16) & (((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & ((\dp_inst|ir\(17) & ((\dp_inst|reg[2][0]~regout\))) # (!\dp_inst|ir\(17) & (\dp_inst|reg[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(16),
	datab => \dp_inst|reg[0][0]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|reg[2][0]~regout\,
	combout => \dp_inst|Mux63~14_combout\);

-- Location: LCCOMB_X20_Y17_N2
\dp_inst|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~15_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|Mux63~14_combout\ & (!\dp_inst|reg[3][0]~regout\)) # (!\dp_inst|Mux63~14_combout\ & ((!\dp_inst|reg[1][0]~regout\))))) # (!\dp_inst|ir\(16) & (((\dp_inst|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[3][0]~regout\,
	datab => \dp_inst|ir\(16),
	datac => \dp_inst|Mux63~14_combout\,
	datad => \dp_inst|reg[1][0]~regout\,
	combout => \dp_inst|Mux63~15_combout\);

-- Location: LCCOMB_X20_Y17_N4
\dp_inst|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~16_combout\ = (\dp_inst|ir\(18) & (((\dp_inst|ir\(19))))) # (!\dp_inst|ir\(18) & ((\dp_inst|ir\(19) & (\dp_inst|Mux63~13_combout\)) # (!\dp_inst|ir\(19) & ((\dp_inst|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux63~13_combout\,
	datac => \dp_inst|ir\(19),
	datad => \dp_inst|Mux63~15_combout\,
	combout => \dp_inst|Mux63~16_combout\);

-- Location: LCFF_X16_Y13_N27
\dp_inst|reg[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	sdata => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	aclr => \ALT_INV_KEY~combout\(3),
	sload => VCC,
	ena => \dp_inst|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[14][0]~regout\);

-- Location: LCCOMB_X16_Y15_N14
\dp_inst|reg[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|reg[12][0]~feeder_combout\ = \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp_inst|mem_inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \dp_inst|reg[12][0]~feeder_combout\);

-- Location: LCFF_X16_Y15_N15
\dp_inst|reg[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \dp_inst|reg[12][0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	ena => \dp_inst|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dp_inst|reg[12][0]~regout\);

-- Location: LCCOMB_X16_Y15_N8
\dp_inst|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~17_combout\ = (\dp_inst|ir\(16) & ((\dp_inst|reg[13][0]~regout\) # ((\dp_inst|ir\(17))))) # (!\dp_inst|ir\(16) & (((\dp_inst|reg[12][0]~regout\ & !\dp_inst|ir\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[13][0]~regout\,
	datab => \dp_inst|reg[12][0]~regout\,
	datac => \dp_inst|ir\(16),
	datad => \dp_inst|ir\(17),
	combout => \dp_inst|Mux63~17_combout\);

-- Location: LCCOMB_X16_Y13_N22
\dp_inst|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~18_combout\ = (\dp_inst|ir\(17) & ((\dp_inst|Mux63~17_combout\ & (\dp_inst|reg[15][0]~regout\)) # (!\dp_inst|Mux63~17_combout\ & ((\dp_inst|reg[14][0]~regout\))))) # (!\dp_inst|ir\(17) & (((\dp_inst|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|reg[15][0]~regout\,
	datab => \dp_inst|reg[14][0]~regout\,
	datac => \dp_inst|ir\(17),
	datad => \dp_inst|Mux63~17_combout\,
	combout => \dp_inst|Mux63~18_combout\);

-- Location: LCCOMB_X20_Y17_N26
\dp_inst|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~19_combout\ = (\dp_inst|ir\(18) & ((\dp_inst|Mux63~16_combout\ & ((\dp_inst|Mux63~18_combout\))) # (!\dp_inst|Mux63~16_combout\ & (\dp_inst|Mux63~11_combout\)))) # (!\dp_inst|ir\(18) & (((\dp_inst|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|ir\(18),
	datab => \dp_inst|Mux63~11_combout\,
	datac => \dp_inst|Mux63~16_combout\,
	datad => \dp_inst|Mux63~18_combout\,
	combout => \dp_inst|Mux63~19_combout\);

-- Location: LCCOMB_X23_Y15_N4
\dp_inst|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|Mux63~20_combout\ = (\dp_inst|ir\(20) & (\dp_inst|Mux63~9_combout\)) # (!\dp_inst|ir\(20) & ((\dp_inst|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp_inst|Mux63~9_combout\,
	datac => \dp_inst|ir\(20),
	datad => \dp_inst|Mux63~19_combout\,
	combout => \dp_inst|Mux63~20_combout\);

-- Location: LCCOMB_X23_Y15_N16
\dp_inst|alu_inst|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~1_cout\ = CARRY((\dp_inst|mux_b[0]~672_combout\) # (!\dp_inst|Mux63~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[0]~672_combout\,
	datab => \dp_inst|Mux63~20_combout\,
	datad => VCC,
	cout => \dp_inst|alu_inst|Add1~1_cout\);

-- Location: LCCOMB_X23_Y15_N18
\dp_inst|alu_inst|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~3_cout\ = CARRY((\dp_inst|mux_b[1]~651_combout\ & (\dp_inst|Mux62~20_combout\ & !\dp_inst|alu_inst|Add1~1_cout\)) # (!\dp_inst|mux_b[1]~651_combout\ & ((\dp_inst|Mux62~20_combout\) # (!\dp_inst|alu_inst|Add1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[1]~651_combout\,
	datab => \dp_inst|Mux62~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~1_cout\,
	cout => \dp_inst|alu_inst|Add1~3_cout\);

-- Location: LCCOMB_X23_Y15_N20
\dp_inst|alu_inst|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~5_cout\ = CARRY((\dp_inst|mux_b[2]~630_combout\ & ((!\dp_inst|alu_inst|Add1~3_cout\) # (!\dp_inst|Mux61~20_combout\))) # (!\dp_inst|mux_b[2]~630_combout\ & (!\dp_inst|Mux61~20_combout\ & !\dp_inst|alu_inst|Add1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[2]~630_combout\,
	datab => \dp_inst|Mux61~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~3_cout\,
	cout => \dp_inst|alu_inst|Add1~5_cout\);

-- Location: LCCOMB_X23_Y15_N22
\dp_inst|alu_inst|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~7_cout\ = CARRY((\dp_inst|mux_b[3]~609_combout\ & (\dp_inst|Mux60~20_combout\ & !\dp_inst|alu_inst|Add1~5_cout\)) # (!\dp_inst|mux_b[3]~609_combout\ & ((\dp_inst|Mux60~20_combout\) # (!\dp_inst|alu_inst|Add1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[3]~609_combout\,
	datab => \dp_inst|Mux60~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~5_cout\,
	cout => \dp_inst|alu_inst|Add1~7_cout\);

-- Location: LCCOMB_X23_Y15_N24
\dp_inst|alu_inst|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~9_cout\ = CARRY((\dp_inst|mux_b[4]~588_combout\ & ((!\dp_inst|alu_inst|Add1~7_cout\) # (!\dp_inst|Mux59~20_combout\))) # (!\dp_inst|mux_b[4]~588_combout\ & (!\dp_inst|Mux59~20_combout\ & !\dp_inst|alu_inst|Add1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[4]~588_combout\,
	datab => \dp_inst|Mux59~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~7_cout\,
	cout => \dp_inst|alu_inst|Add1~9_cout\);

-- Location: LCCOMB_X23_Y15_N26
\dp_inst|alu_inst|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~11_cout\ = CARRY((\dp_inst|mux_b[5]~567_combout\ & (\dp_inst|Mux58~20_combout\ & !\dp_inst|alu_inst|Add1~9_cout\)) # (!\dp_inst|mux_b[5]~567_combout\ & ((\dp_inst|Mux58~20_combout\) # (!\dp_inst|alu_inst|Add1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[5]~567_combout\,
	datab => \dp_inst|Mux58~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~9_cout\,
	cout => \dp_inst|alu_inst|Add1~11_cout\);

-- Location: LCCOMB_X23_Y15_N28
\dp_inst|alu_inst|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~13_cout\ = CARRY((\dp_inst|mux_b[6]~546_combout\ & ((!\dp_inst|alu_inst|Add1~11_cout\) # (!\dp_inst|Mux57~20_combout\))) # (!\dp_inst|mux_b[6]~546_combout\ & (!\dp_inst|Mux57~20_combout\ & !\dp_inst|alu_inst|Add1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[6]~546_combout\,
	datab => \dp_inst|Mux57~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~11_cout\,
	cout => \dp_inst|alu_inst|Add1~13_cout\);

-- Location: LCCOMB_X23_Y15_N30
\dp_inst|alu_inst|Add1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~15_cout\ = CARRY((\dp_inst|mux_b[7]~525_combout\ & (\dp_inst|Mux56~20_combout\ & !\dp_inst|alu_inst|Add1~13_cout\)) # (!\dp_inst|mux_b[7]~525_combout\ & ((\dp_inst|Mux56~20_combout\) # (!\dp_inst|alu_inst|Add1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[7]~525_combout\,
	datab => \dp_inst|Mux56~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~13_cout\,
	cout => \dp_inst|alu_inst|Add1~15_cout\);

-- Location: LCCOMB_X23_Y14_N0
\dp_inst|alu_inst|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~17_cout\ = CARRY((\dp_inst|mux_b[8]~504_combout\ & ((!\dp_inst|alu_inst|Add1~15_cout\) # (!\dp_inst|Mux55~20_combout\))) # (!\dp_inst|mux_b[8]~504_combout\ & (!\dp_inst|Mux55~20_combout\ & !\dp_inst|alu_inst|Add1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[8]~504_combout\,
	datab => \dp_inst|Mux55~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~15_cout\,
	cout => \dp_inst|alu_inst|Add1~17_cout\);

-- Location: LCCOMB_X23_Y14_N2
\dp_inst|alu_inst|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~19_cout\ = CARRY((\dp_inst|mux_b[9]~483_combout\ & (\dp_inst|Mux54~20_combout\ & !\dp_inst|alu_inst|Add1~17_cout\)) # (!\dp_inst|mux_b[9]~483_combout\ & ((\dp_inst|Mux54~20_combout\) # (!\dp_inst|alu_inst|Add1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[9]~483_combout\,
	datab => \dp_inst|Mux54~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~17_cout\,
	cout => \dp_inst|alu_inst|Add1~19_cout\);

-- Location: LCCOMB_X23_Y14_N4
\dp_inst|alu_inst|Add1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~21_cout\ = CARRY((\dp_inst|Mux53~20_combout\ & (\dp_inst|mux_b[10]~462_combout\ & !\dp_inst|alu_inst|Add1~19_cout\)) # (!\dp_inst|Mux53~20_combout\ & ((\dp_inst|mux_b[10]~462_combout\) # (!\dp_inst|alu_inst|Add1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux53~20_combout\,
	datab => \dp_inst|mux_b[10]~462_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~19_cout\,
	cout => \dp_inst|alu_inst|Add1~21_cout\);

-- Location: LCCOMB_X23_Y14_N6
\dp_inst|alu_inst|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~23_cout\ = CARRY((\dp_inst|Mux52~20_combout\ & ((!\dp_inst|alu_inst|Add1~21_cout\) # (!\dp_inst|mux_b[11]~441_combout\))) # (!\dp_inst|Mux52~20_combout\ & (!\dp_inst|mux_b[11]~441_combout\ & !\dp_inst|alu_inst|Add1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux52~20_combout\,
	datab => \dp_inst|mux_b[11]~441_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~21_cout\,
	cout => \dp_inst|alu_inst|Add1~23_cout\);

-- Location: LCCOMB_X23_Y14_N8
\dp_inst|alu_inst|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~25_cout\ = CARRY((\dp_inst|Mux51~20_combout\ & (\dp_inst|mux_b[12]~420_combout\ & !\dp_inst|alu_inst|Add1~23_cout\)) # (!\dp_inst|Mux51~20_combout\ & ((\dp_inst|mux_b[12]~420_combout\) # (!\dp_inst|alu_inst|Add1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux51~20_combout\,
	datab => \dp_inst|mux_b[12]~420_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~23_cout\,
	cout => \dp_inst|alu_inst|Add1~25_cout\);

-- Location: LCCOMB_X23_Y14_N10
\dp_inst|alu_inst|Add1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~27_cout\ = CARRY((\dp_inst|Mux50~20_combout\ & ((!\dp_inst|alu_inst|Add1~25_cout\) # (!\dp_inst|mux_b[13]~399_combout\))) # (!\dp_inst|Mux50~20_combout\ & (!\dp_inst|mux_b[13]~399_combout\ & !\dp_inst|alu_inst|Add1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux50~20_combout\,
	datab => \dp_inst|mux_b[13]~399_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~25_cout\,
	cout => \dp_inst|alu_inst|Add1~27_cout\);

-- Location: LCCOMB_X23_Y14_N12
\dp_inst|alu_inst|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~29_cout\ = CARRY((\dp_inst|mux_b[14]~378_combout\ & ((!\dp_inst|alu_inst|Add1~27_cout\) # (!\dp_inst|Mux49~20_combout\))) # (!\dp_inst|mux_b[14]~378_combout\ & (!\dp_inst|Mux49~20_combout\ & !\dp_inst|alu_inst|Add1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[14]~378_combout\,
	datab => \dp_inst|Mux49~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~27_cout\,
	cout => \dp_inst|alu_inst|Add1~29_cout\);

-- Location: LCCOMB_X23_Y14_N14
\dp_inst|alu_inst|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~31_cout\ = CARRY((\dp_inst|Mux48~20_combout\ & ((!\dp_inst|alu_inst|Add1~29_cout\) # (!\dp_inst|mux_b[15]~357_combout\))) # (!\dp_inst|Mux48~20_combout\ & (!\dp_inst|mux_b[15]~357_combout\ & !\dp_inst|alu_inst|Add1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux48~20_combout\,
	datab => \dp_inst|mux_b[15]~357_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~29_cout\,
	cout => \dp_inst|alu_inst|Add1~31_cout\);

-- Location: LCCOMB_X23_Y14_N16
\dp_inst|alu_inst|Add1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~33_cout\ = CARRY((\dp_inst|mux_b[16]~336_combout\ & ((!\dp_inst|alu_inst|Add1~31_cout\) # (!\dp_inst|Mux47~20_combout\))) # (!\dp_inst|mux_b[16]~336_combout\ & (!\dp_inst|Mux47~20_combout\ & !\dp_inst|alu_inst|Add1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[16]~336_combout\,
	datab => \dp_inst|Mux47~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~31_cout\,
	cout => \dp_inst|alu_inst|Add1~33_cout\);

-- Location: LCCOMB_X23_Y14_N18
\dp_inst|alu_inst|Add1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~35_cout\ = CARRY((\dp_inst|mux_b[17]~315_combout\ & (\dp_inst|Mux46~20_combout\ & !\dp_inst|alu_inst|Add1~33_cout\)) # (!\dp_inst|mux_b[17]~315_combout\ & ((\dp_inst|Mux46~20_combout\) # (!\dp_inst|alu_inst|Add1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[17]~315_combout\,
	datab => \dp_inst|Mux46~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~33_cout\,
	cout => \dp_inst|alu_inst|Add1~35_cout\);

-- Location: LCCOMB_X23_Y14_N20
\dp_inst|alu_inst|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~37_cout\ = CARRY((\dp_inst|Mux45~20_combout\ & (\dp_inst|mux_b[18]~294_combout\ & !\dp_inst|alu_inst|Add1~35_cout\)) # (!\dp_inst|Mux45~20_combout\ & ((\dp_inst|mux_b[18]~294_combout\) # (!\dp_inst|alu_inst|Add1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux45~20_combout\,
	datab => \dp_inst|mux_b[18]~294_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~35_cout\,
	cout => \dp_inst|alu_inst|Add1~37_cout\);

-- Location: LCCOMB_X23_Y14_N22
\dp_inst|alu_inst|Add1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~39_cout\ = CARRY((\dp_inst|mux_b[19]~273_combout\ & (\dp_inst|Mux44~20_combout\ & !\dp_inst|alu_inst|Add1~37_cout\)) # (!\dp_inst|mux_b[19]~273_combout\ & ((\dp_inst|Mux44~20_combout\) # (!\dp_inst|alu_inst|Add1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[19]~273_combout\,
	datab => \dp_inst|Mux44~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~37_cout\,
	cout => \dp_inst|alu_inst|Add1~39_cout\);

-- Location: LCCOMB_X23_Y14_N24
\dp_inst|alu_inst|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~41_cout\ = CARRY((\dp_inst|Mux43~20_combout\ & (\dp_inst|mux_b[20]~252_combout\ & !\dp_inst|alu_inst|Add1~39_cout\)) # (!\dp_inst|Mux43~20_combout\ & ((\dp_inst|mux_b[20]~252_combout\) # (!\dp_inst|alu_inst|Add1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux43~20_combout\,
	datab => \dp_inst|mux_b[20]~252_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~39_cout\,
	cout => \dp_inst|alu_inst|Add1~41_cout\);

-- Location: LCCOMB_X23_Y14_N26
\dp_inst|alu_inst|Add1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~43_cout\ = CARRY((\dp_inst|mux_b[21]~231_combout\ & (\dp_inst|Mux42~20_combout\ & !\dp_inst|alu_inst|Add1~41_cout\)) # (!\dp_inst|mux_b[21]~231_combout\ & ((\dp_inst|Mux42~20_combout\) # (!\dp_inst|alu_inst|Add1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[21]~231_combout\,
	datab => \dp_inst|Mux42~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~41_cout\,
	cout => \dp_inst|alu_inst|Add1~43_cout\);

-- Location: LCCOMB_X23_Y14_N28
\dp_inst|alu_inst|Add1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~45_cout\ = CARRY((\dp_inst|mux_b[22]~210_combout\ & ((!\dp_inst|alu_inst|Add1~43_cout\) # (!\dp_inst|Mux41~20_combout\))) # (!\dp_inst|mux_b[22]~210_combout\ & (!\dp_inst|Mux41~20_combout\ & !\dp_inst|alu_inst|Add1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[22]~210_combout\,
	datab => \dp_inst|Mux41~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~43_cout\,
	cout => \dp_inst|alu_inst|Add1~45_cout\);

-- Location: LCCOMB_X23_Y14_N30
\dp_inst|alu_inst|Add1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~47_cout\ = CARRY((\dp_inst|mux_b[23]~189_combout\ & (\dp_inst|Mux40~20_combout\ & !\dp_inst|alu_inst|Add1~45_cout\)) # (!\dp_inst|mux_b[23]~189_combout\ & ((\dp_inst|Mux40~20_combout\) # (!\dp_inst|alu_inst|Add1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[23]~189_combout\,
	datab => \dp_inst|Mux40~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~45_cout\,
	cout => \dp_inst|alu_inst|Add1~47_cout\);

-- Location: LCCOMB_X23_Y13_N0
\dp_inst|alu_inst|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~49_cout\ = CARRY((\dp_inst|mux_b[24]~167_combout\ & ((!\dp_inst|alu_inst|Add1~47_cout\) # (!\dp_inst|Mux39~20_combout\))) # (!\dp_inst|mux_b[24]~167_combout\ & (!\dp_inst|Mux39~20_combout\ & !\dp_inst|alu_inst|Add1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[24]~167_combout\,
	datab => \dp_inst|Mux39~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~47_cout\,
	cout => \dp_inst|alu_inst|Add1~49_cout\);

-- Location: LCCOMB_X23_Y13_N2
\dp_inst|alu_inst|Add1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~51_cout\ = CARRY((\dp_inst|Mux38~20_combout\ & ((!\dp_inst|alu_inst|Add1~49_cout\) # (!\dp_inst|mux_b[25]~146_combout\))) # (!\dp_inst|Mux38~20_combout\ & (!\dp_inst|mux_b[25]~146_combout\ & !\dp_inst|alu_inst|Add1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux38~20_combout\,
	datab => \dp_inst|mux_b[25]~146_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~49_cout\,
	cout => \dp_inst|alu_inst|Add1~51_cout\);

-- Location: LCCOMB_X23_Y13_N4
\dp_inst|alu_inst|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~53_cout\ = CARRY((\dp_inst|mux_b[26]~125_combout\ & ((!\dp_inst|alu_inst|Add1~51_cout\) # (!\dp_inst|Mux37~20_combout\))) # (!\dp_inst|mux_b[26]~125_combout\ & (!\dp_inst|Mux37~20_combout\ & !\dp_inst|alu_inst|Add1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[26]~125_combout\,
	datab => \dp_inst|Mux37~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~51_cout\,
	cout => \dp_inst|alu_inst|Add1~53_cout\);

-- Location: LCCOMB_X23_Y13_N6
\dp_inst|alu_inst|Add1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~55_cout\ = CARRY((\dp_inst|Mux36~20_combout\ & ((!\dp_inst|alu_inst|Add1~53_cout\) # (!\dp_inst|mux_b[27]~104_combout\))) # (!\dp_inst|Mux36~20_combout\ & (!\dp_inst|mux_b[27]~104_combout\ & !\dp_inst|alu_inst|Add1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux36~20_combout\,
	datab => \dp_inst|mux_b[27]~104_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~53_cout\,
	cout => \dp_inst|alu_inst|Add1~55_cout\);

-- Location: LCCOMB_X23_Y13_N8
\dp_inst|alu_inst|Add1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~57_cout\ = CARRY((\dp_inst|Mux35~20_combout\ & (\dp_inst|mux_b[28]~83_combout\ & !\dp_inst|alu_inst|Add1~55_cout\)) # (!\dp_inst|Mux35~20_combout\ & ((\dp_inst|mux_b[28]~83_combout\) # (!\dp_inst|alu_inst|Add1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux35~20_combout\,
	datab => \dp_inst|mux_b[28]~83_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~55_cout\,
	cout => \dp_inst|alu_inst|Add1~57_cout\);

-- Location: LCCOMB_X23_Y13_N10
\dp_inst|alu_inst|Add1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~59_cout\ = CARRY((\dp_inst|Mux34~20_combout\ & ((!\dp_inst|alu_inst|Add1~57_cout\) # (!\dp_inst|mux_b[29]~62_combout\))) # (!\dp_inst|Mux34~20_combout\ & (!\dp_inst|mux_b[29]~62_combout\ & !\dp_inst|alu_inst|Add1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux34~20_combout\,
	datab => \dp_inst|mux_b[29]~62_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~57_cout\,
	cout => \dp_inst|alu_inst|Add1~59_cout\);

-- Location: LCCOMB_X23_Y13_N12
\dp_inst|alu_inst|Add1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~61_cout\ = CARRY((\dp_inst|Mux33~20_combout\ & (\dp_inst|mux_b[30]~41_combout\ & !\dp_inst|alu_inst|Add1~59_cout\)) # (!\dp_inst|Mux33~20_combout\ & ((\dp_inst|mux_b[30]~41_combout\) # (!\dp_inst|alu_inst|Add1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|Mux33~20_combout\,
	datab => \dp_inst|mux_b[30]~41_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~59_cout\,
	cout => \dp_inst|alu_inst|Add1~61_cout\);

-- Location: LCCOMB_X23_Y13_N14
\dp_inst|alu_inst|Add1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|Add1~63_cout\ = CARRY((\dp_inst|mux_b[31]~20_combout\ & (\dp_inst|Mux32~20_combout\ & !\dp_inst|alu_inst|Add1~61_cout\)) # (!\dp_inst|mux_b[31]~20_combout\ & ((\dp_inst|Mux32~20_combout\) # (!\dp_inst|alu_inst|Add1~61_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[31]~20_combout\,
	datab => \dp_inst|Mux32~20_combout\,
	datad => VCC,
	cin => \dp_inst|alu_inst|Add1~61_cout\,
	cout => \dp_inst|alu_inst|Add1~63_cout\);

-- Location: LCCOMB_X23_Y13_N16
\dp_inst|alu_inst|lt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dp_inst|alu_inst|lt~0_combout\ = \dp_inst|mux_b[31]~20_combout\ $ (\dp_inst|alu_inst|Add1~63_cout\ $ (\dp_inst|Mux32~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp_inst|mux_b[31]~20_combout\,
	datad => \dp_inst|Mux32~20_combout\,
	cin => \dp_inst|alu_inst|Add1~63_cout\,
	combout => \dp_inst|alu_inst|lt~0_combout\);

-- Location: LCCOMB_X23_Y13_N18
\curr_state.s4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \curr_state.s4~0_combout\ = (\curr_state.s4~regout\) # ((\curr_state.s3~regout\ & !\dp_inst|alu_inst|lt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \curr_state.s3~regout\,
	datac => \curr_state.s4~regout\,
	datad => \dp_inst|alu_inst|lt~0_combout\,
	combout => \curr_state.s4~0_combout\);

-- Location: LCFF_X23_Y13_N19
\curr_state.s4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \curr_state.s4~0_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s4~regout\);

-- Location: LCCOMB_X49_Y10_N18
\LEDR~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~11_combout\ = (\curr_state.s4~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \curr_state.start~regout\,
	datad => \curr_state.s4~regout\,
	combout => \LEDR~11_combout\);

-- Location: LCCOMB_X23_Y13_N20
\curr_state.s5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \curr_state.s5~0_combout\ = (\curr_state.s5~regout\) # ((\curr_state.s3~regout\ & \dp_inst|alu_inst|lt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \curr_state.s3~regout\,
	datac => \curr_state.s5~regout\,
	datad => \dp_inst|alu_inst|lt~0_combout\,
	combout => \curr_state.s5~0_combout\);

-- Location: LCFF_X23_Y13_N21
\curr_state.s5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_inst|clock_altclkctrl_6df_component|wire_clkctrl1_outclk\,
	datain => \curr_state.s5~0_combout\,
	aclr => \ALT_INV_KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \curr_state.s5~regout\);

-- Location: LCCOMB_X23_Y13_N22
\LEDR~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~12_combout\ = (\curr_state.s5~regout\) # (!\curr_state.start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \curr_state.start~regout\,
	datac => \curr_state.s5~regout\,
	combout => \LEDR~12_combout\);

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0));

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_curr_state.start~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_curr_state.start~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_curr_state.start~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_curr_state.start~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));
END structure;


