From b5df2cdaa2d53f4b3bcb3ed6bdf83fb235394ba0 Mon Sep 17 00:00:00 2001
From: Pengpeng Cui <pengpengx.cui@intel.com>
Date: Mon, 13 Jul 2015 16:57:31 +0800
Subject: [PATCH 448/462] atomisp2: css2401 and
 2401_legacy-irci_master_20150711_0200

Merge CSS2.1 for css2401 and 2401_legacy
for irci_master_20150711_0200 firmware tag

Change-Id: I8cf4f7845a1588c034706c106ca9f5f947984cd5
Tracked-On: https://jira01.devtools.intel.com/browse/IMINAN-41299
Signed-off-by: Pengpeng Cui <pengpengx.cui@intel.com>
Reviewed-on: https://icggerrit.ir.intel.com/64700
Build: IMIN (SC)
Approver: WeiX Meng <weix.meng@intel.com>
Integrator: WeiX Meng <weix.meng@intel.com>
Build: WeiX Meng <weix.meng@intel.com>
Reviewed-by: WeiX Meng <weix.meng@intel.com>
Maintainer: WeiX Meng <weix.meng@intel.com>
---
 .../pci/atomisp2/css/css_2400_system/spmem_dump.c  | 858 +++++++++++----------
 .../css/css_2401_csi2p_system/spmem_dump.c         | 858 +++++++++++----------
 .../pci/atomisp2/css/css_2401_system/spmem_dump.c  | 858 +++++++++++----------
 .../media/pci/atomisp2/css/css_api_version.h       |   8 +-
 .../css/hive_isp_css_include/memory_realloc.h      |  39 +
 .../camera/drivers/media/pci/atomisp2/css/ia_css.h |   2 +-
 .../media/pci/atomisp2/css/ia_css_host_data.h      |   2 +-
 .../media/pci/atomisp2/css/ia_css_pipe_public.h    |  24 +
 .../drivers/media/pci/atomisp2/css/ia_css_types.h  |   2 +-
 .../media/pci/atomisp2/css/ia_css_version_data.h   |   2 +-
 .../atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c |   2 +-
 .../atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h |   2 +-
 .../css/isp/kernels/hdr/ia_css_hdr_param.h         |   2 +-
 .../css/isp/kernels/hdr/ia_css_hdr_types.h         |   2 +-
 .../media/pci/atomisp2/css/memory_realloc.c        |  83 ++
 .../pci/atomisp2/css/runtime/frame/src/frame.c     |  22 +-
 .../css/runtime/spctrl/interface/ia_css_spctrl.h   |   3 +
 .../pci/atomisp2/css/runtime/spctrl/src/spctrl.c   |  28 +
 .../camera/drivers/media/pci/atomisp2/css/sh_css.c | 513 ++++++++----
 .../media/pci/atomisp2/css/sh_css_firmware.c       |   4 +-
 .../drivers/media/pci/atomisp2/css/sh_css_params.c |  68 +-
 .../drivers/media/pci/atomisp2/css/sh_css_sp.c     |  14 +-
 .../css/hive_isp_css_include/memory_realloc.h      |   1 +
 .../css2400b0_v21_build/css/memory_realloc.c       |   1 +
 .../css/hive_isp_css_include/memory_realloc.h      |   1 +
 .../css/memory_realloc.c                           |   1 +
 .../css/hive_isp_css_include/memory_realloc.h      |   1 +
 .../css2401a0_v21_build/css/memory_realloc.c       |   1 +
 28 files changed, 1875 insertions(+), 1527 deletions(-)
 create mode 100644 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/hive_isp_css_include/memory_realloc.h
 create mode 100644 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/memory_realloc.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/hive_isp_css_include/memory_realloc.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/memory_realloc.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/hive_isp_css_include/memory_realloc.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/memory_realloc.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/hive_isp_css_include/memory_realloc.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/memory_realloc.c

diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
index 6fcaf65..933010b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
@@ -22,9 +22,9 @@
 
 #define _hrt_cell_load_program_sp(proc) _hrt_cell_load_program_embedded(proc, sp)
 
-/* function input_system_acquisition_stop: AE9 */
+/* function input_system_acquisition_stop: AEC */
 
-/* function longjmp: 6A5C */
+/* function longjmp: 6A5A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_MASK
@@ -38,106 +38,106 @@
 #define HIVE_ADDR_sp_HIVE_IF_SRST_MASK 0x1C8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_MASK 16
 
-/* function tmpmem_init_dmem: 6756 */
+/* function tmpmem_init_dmem: 6754 */
 
-/* function ia_css_isys_sp_token_map_receive_ack: 609A */
+/* function ia_css_isys_sp_token_map_receive_ack: 6098 */
 
-/* function ia_css_dmaproxy_sp_set_addr_B: 350A */
+/* function ia_css_dmaproxy_sp_set_addr_B: 3508 */
 
-/* function ia_css_pipe_data_init_tagger_resources: A60 */
+/* function ia_css_pipe_data_init_tagger_resources: A63 */
 
 /* function debug_buffer_set_ddr_addr: DD */
 
-/* function receiver_port_reg_load: ACD */
+/* function receiver_port_reg_load: AD0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x6340
+#define HIVE_ADDR_vbuf_mipi 0x6368
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x6340
+#define HIVE_ADDR_sp_vbuf_mipi 0x6368
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
-/* function ia_css_event_sp_decode: 36FB */
+/* function ia_css_event_sp_decode: 36F9 */
 
-/* function ia_css_queue_get_size: 4AD4 */
+/* function ia_css_queue_get_size: 4AD2 */
 
-/* function ia_css_queue_load: 50EB */
+/* function ia_css_queue_load: 50E9 */
 
-/* function setjmp: 6A65 */
+/* function setjmp: 6A63 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46B0
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46BC
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46B0
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46BC
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 6FE6 */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 6FE4 */
 
-/* function ia_css_sp_rawcopy_func: 5310 */
+/* function ia_css_sp_rawcopy_func: 530E */
 
-/* function ia_css_tagger_buf_sp_pop_marked: 2B83 */
+/* function ia_css_tagger_buf_sp_pop_marked: 2B81 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x5C28
+#define HIVE_ADDR_isp_stage 0x5C50
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x5C28
+#define HIVE_ADDR_sp_isp_stage 0x5C50
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x2F4
+#define HIVE_ADDR_vbuf_raw 0x2F8
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x2F4
+#define HIVE_ADDR_sp_vbuf_raw 0x2F8
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 5237 */
+/* function ia_css_sp_bin_copy_func: 5235 */
 
-/* function ia_css_queue_item_store: 4E39 */
+/* function ia_css_queue_item_store: 4E37 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AC8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AEC
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AC8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AEC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4ADC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B00
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4ADC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B00
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 45D */
@@ -145,98 +145,98 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x6018
+#define HIVE_ADDR_sp_binary_group 0x6040
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x6018
+#define HIVE_ADDR_sp_sp_binary_group 0x6040
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x62D0
+#define HIVE_ADDR_sp_sw_state 0x62F8
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x62D0
+#define HIVE_ADDR_sp_sp_sw_state 0x62F8
 #define HIVE_SIZE_sp_sp_sw_state 4
 
-/* function ia_css_thread_sp_main: D66 */
+/* function ia_css_thread_sp_main: D64 */
 
-/* function ia_css_ispctrl_sp_init_internal_buffers: 390F */
+/* function ia_css_ispctrl_sp_init_internal_buffers: 390D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4B7C
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BA0
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4B7C
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BA0
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46C4
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46D0
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46C4
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46D0
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
-/* function ia_css_tagger_sp_propagate_frame: 244A */
+/* function ia_css_tagger_sp_propagate_frame: 2448 */
 
-/* function input_system_reg_load: B22 */
+/* function input_system_reg_load: B25 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x634C
+#define HIVE_ADDR_vbuf_handles 0x6374
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x634C
+#define HIVE_ADDR_sp_vbuf_handles 0x6374
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 4F9F */
+/* function ia_css_queue_store: 4F9D */
 
-/* function ia_css_sp_flash_register: 2DB8 */
+/* function ia_css_sp_flash_register: 2DB6 */
 
-/* function ia_css_sp_rawcopy_dummy_function: 5828 */
+/* function ia_css_sp_rawcopy_dummy_function: 5826 */
 
-/* function ia_css_isys_sp_backend_create: 5D0D */
+/* function ia_css_isys_sp_backend_create: 5D0B */
 
-/* function ia_css_pipeline_sp_init: 1857 */
+/* function ia_css_pipeline_sp_init: 1855 */
 
-/* function ia_css_tagger_sp_configure: 233A */
+/* function ia_css_tagger_sp_configure: 2338 */
 
-/* function ia_css_ispctrl_sp_end_binary: 3744 */
+/* function ia_css_ispctrl_sp_end_binary: 3742 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4B88
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BAC
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4B88
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BAC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
-/* function receiver_port_reg_store: AD4 */
+/* function receiver_port_reg_store: AD7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_is_pending_mask
@@ -253,180 +253,180 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x46D8
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x46E4
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46D8
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46E4
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4B9C
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BC0
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4B9C
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BC0
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x4118
+#define HIVE_ADDR_host_sp_com 0x4124
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x4118
+#define HIVE_ADDR_sp_host_sp_com 0x4124
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 4BFE */
+/* function ia_css_queue_get_free_space: 4BFC */
 
-/* function exec_image_pipe: 669 */
+/* function exec_image_pipe: 66C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x62D4
+#define HIVE_ADDR_sp_init_dmem_data 0x62FC
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x62D4
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x62FC
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5AEA */
+/* function ia_css_sp_metadata_start: 5AE8 */
 
-/* function ia_css_bufq_sp_init_buffer_queues: 2E27 */
+/* function ia_css_bufq_sp_init_buffer_queues: 2E25 */
 
-/* function ia_css_pipeline_sp_stop: 183A */
+/* function ia_css_pipeline_sp_stop: 1838 */
 
-/* function ia_css_tagger_sp_connect_pipes: 2824 */
+/* function ia_css_tagger_sp_connect_pipes: 2822 */
 
-/* function sp_isys_copy_wait: 6B2 */
+/* function sp_isys_copy_wait: 6B5 */
 
 /* function is_isp_debug_buffer_full: 337 */
 
-/* function ia_css_dmaproxy_sp_configure_channel_from_info: 347A */
+/* function ia_css_dmaproxy_sp_configure_channel_from_info: 3478 */
 
-/* function encode_and_post_timer_event: 9D5 */
+/* function encode_and_post_timer_event: 9D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x41F4
+#define HIVE_ADDR_sp_per_frame_data 0x4200
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x41F4
+#define HIVE_ADDR_sp_sp_per_frame_data 0x4200
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 64AA */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 64A8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BA8
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BCC
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BA8
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BCC
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x41F8
+#define HIVE_ADDR_xmem_bin_addr 0x4204
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x41F8
+#define HIVE_ADDR_sp_xmem_bin_addr 0x4204
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
-/* function tmr_clock_init: 6776 */
+/* function tmr_clock_init: 6774 */
 
-/* function ia_css_pipeline_sp_run: 140E */
+/* function ia_css_pipeline_sp_run: 140C */
 
-/* function memcpy: 6B05 */
+/* function memcpy: 6B03 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x2FC
+#define HIVE_ADDR_GP_DEVICE_BASE 0x304
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x2FC
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x304
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_ready_queue
 #define HIVE_MEM_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x1E0
+#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x1E4
 #define HIVE_SIZE_ia_css_thread_sp_ready_queue 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x1E0
+#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x1E4
 #define HIVE_SIZE_sp_ia_css_thread_sp_ready_queue 12
 
-/* function input_system_reg_store: B29 */
+/* function input_system_reg_store: B2C */
 
-/* function ia_css_isys_sp_frontend_start: 5F23 */
+/* function ia_css_isys_sp_frontend_start: 5F21 */
 
-/* function ia_css_uds_sp_scale_params: 680E */
+/* function ia_css_uds_sp_scale_params: 680C */
 
-/* function ia_css_circbuf_increase_size: E4B */
+/* function ia_css_circbuf_increase_size: E49 */
 
-/* function __divu: 6A83 */
+/* function __divu: 6A81 */
 
-/* function ia_css_thread_sp_get_state: C8E */
+/* function ia_css_thread_sp_get_state: C8C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x46E8
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x46F4
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x46E8
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x46F4
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
-/* function thread_fiber_sp_main: E44 */
+/* function thread_fiber_sp_main: E42 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x482C
-#define HIVE_SIZE_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_isp_pipe_thread 0x4838
+#define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x482C
-#define HIVE_SIZE_sp_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4838
+#define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
-/* function ia_css_parambuf_sp_handle_parameter_sets: 1295 */
+/* function ia_css_parambuf_sp_handle_parameter_sets: 1293 */
 
-/* function ia_css_spctrl_sp_set_state: 5B19 */
+/* function ia_css_spctrl_sp_set_state: 5B17 */
 
 /* function ia_css_thread_sem_sp_signal: 6D05 */
 
@@ -454,47 +454,47 @@
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_isr: 71D4 */
+/* function ia_css_isys_sp_isr: 71D2 */
 
-/* function ia_css_isys_sp_generate_exp_id: 62BB */
+/* function ia_css_isys_sp_generate_exp_id: 62B9 */
 
-/* function ia_css_rmgr_sp_init: 63A5 */
+/* function ia_css_rmgr_sp_init: 63A3 */
 
-/* function ia_css_thread_sem_sp_init: 6DD6 */
+/* function ia_css_thread_sem_sp_init: 6DD4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x46FC
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x4708
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x46FC
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4708
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x308
+#define HIVE_ADDR_is_isp_requested 0x310
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x308
+#define HIVE_ADDR_sp_is_isp_requested 0x310
 #define HIVE_SIZE_sp_is_isp_requested 4
 
-/* function ia_css_dmaproxy_sp_execute: 33E0 */
+/* function ia_css_dmaproxy_sp_execute: 33DE */
 
-/* function ia_css_queue_is_empty: 7133 */
+/* function ia_css_queue_is_empty: 7131 */
 
-/* function ia_css_pipeline_sp_has_stopped: 1830 */
+/* function ia_css_pipeline_sp_has_stopped: 182E */
 
-/* function ia_css_circbuf_extract: F4F */
+/* function ia_css_circbuf_extract: F4D */
 
-/* function ia_css_tagger_buf_sp_is_locked_from_start: 2C99 */
+/* function ia_css_tagger_buf_sp_is_locked_from_start: 2C97 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_sp_thread
@@ -508,13 +508,13 @@
 #define HIVE_ADDR_sp_current_sp_thread 0x1DC
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5B20 */
+/* function ia_css_spctrl_sp_get_spid: 5B1E */
 
-/* function ia_css_bufq_sp_reset_buffers: 2EAE */
+/* function ia_css_bufq_sp_reset_buffers: 2EAC */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 7014 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 7012 */
 
-/* function ia_css_rmgr_sp_uninit: 639E */
+/* function ia_css_rmgr_sp_uninit: 639C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -528,138 +528,138 @@
 #define HIVE_ADDR_sp_sp_threads_stack 0x164
 #define HIVE_SIZE_sp_sp_threads_stack 28
 
-/* function ia_css_circbuf_peek: F31 */
+/* function ia_css_circbuf_peek: F2F */
 
-/* function ia_css_parambuf_sp_wait_for_in_param: 105E */
+/* function ia_css_parambuf_sp_wait_for_in_param: 105C */
 
-/* function ia_css_isys_sp_token_map_get_exp_id: 6183 */
+/* function ia_css_isys_sp_token_map_get_exp_id: 6181 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x4724
+#define HIVE_ADDR_sp_all_cb_elems_param 0x4730
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4724
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4730
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_pipeline_sp_curr_binary_id
 #define HIVE_MEM_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x1EC
+#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x1F0
 #define HIVE_SIZE_pipeline_sp_curr_binary_id 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x1EC
+#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x1F0
 #define HIVE_SIZE_sp_pipeline_sp_curr_binary_id 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4734
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4740
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4734
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4740
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
-/* function sp_isys_copy_func_v2: 6AB */
+/* function sp_isys_copy_func_v2: 6AE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x473C
+#define HIVE_ADDR_sem_for_reading_cb_param 0x4748
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x473C
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4748
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 4BB2 */
+/* function ia_css_queue_get_used_space: 4BB0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x4764
+#define HIVE_ADDR_sem_for_cont_capt_start 0x4770
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4764
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4770
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x6038
+#define HIVE_ADDR_tmp_heap 0x6060
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x6038
+#define HIVE_ADDR_sp_tmp_heap 0x6060
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 66AE */
+/* function ia_css_rmgr_sp_get_num_vbuf: 66AC */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 4133 */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 4131 */
 
-/* function ia_css_tagger_sp_lock_exp_id: 2107 */
+/* function ia_css_tagger_sp_lock_exp_id: 2105 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BB4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BD8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BB4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BD8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 4C49 */
+/* function ia_css_queue_is_full: 4C47 */
 
 /* function debug_buffer_init_isp: E4 */
 
-/* function ia_css_isys_sp_frontend_uninit: 5EDD */
+/* function ia_css_isys_sp_frontend_uninit: 5EDB */
 
-/* function ia_css_tagger_sp_exp_id_is_locked: 203D */
+/* function ia_css_tagger_sp_exp_id_is_locked: 203B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x670C
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x6734
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x670C
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x6734
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 6485 */
+/* function ia_css_rmgr_sp_refcount_dump: 6483 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4BF0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C14
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4BF0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C14
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -674,65 +674,65 @@
 #define HIVE_ADDR_sp_sp_pipe_threads 0x150
 #define HIVE_SIZE_sp_sp_pipe_threads 20
 
-/* function sp_event_proxy_func: 6C0 */
+/* function sp_event_proxy_func: 6C3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C04
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C28
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C04
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C28
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6C7E */
+/* function ia_css_thread_sp_yield: 6C83 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x4778
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x4784
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4778
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4784
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C1C
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C40
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C1C
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C40
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
-/* function ia_css_thread_sp_fork: D1B */
+/* function ia_css_thread_sp_fork: D19 */
 
-/* function ia_css_tagger_sp_destroy: 282E */
+/* function ia_css_tagger_sp_destroy: 282C */
 
-/* function ia_css_dmaproxy_sp_vmem_read: 3380 */
+/* function ia_css_dmaproxy_sp_vmem_read: 337E */
 
-/* function ia_css_ifmtr_sp_init: 630C */
+/* function ia_css_ifmtr_sp_init: 630A */
 
-/* function initialize_sp_group: 679 */
+/* function initialize_sp_group: 67C */
 
-/* function ia_css_tagger_buf_sp_peek: 2AA5 */
+/* function ia_css_tagger_buf_sp_peek: 2AA3 */
 
-/* function ia_css_thread_sp_init: D47 */
+/* function ia_css_thread_sp_init: D45 */
 
-/* function ia_css_isys_sp_reset_exp_id: 62B3 */
+/* function ia_css_isys_sp_reset_exp_id: 62B1 */
 
-/* function qos_scheduler_update_fps: 67FE */
+/* function qos_scheduler_update_fps: 67FC */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 4820 */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 481E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -758,46 +758,46 @@
 #define HIVE_ADDR_sp_SP_DMEM_BASE 0x4
 #define HIVE_SIZE_sp_SP_DMEM_BASE 4
 
-/* function __ia_css_queue_is_empty_text: 4B0F */
+/* function __ia_css_queue_is_empty_text: 4B0D */
 
-/* function ia_css_dmaproxy_sp_read: 33F6 */
+/* function ia_css_dmaproxy_sp_read: 33F4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x2C8
+#define HIVE_ADDR_raw_copy_line_count 0x2CC
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x2C8
+#define HIVE_ADDR_sp_raw_copy_line_count 0x2CC
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C10
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C34
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C10
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C34
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 4B28 */
+/* function ia_css_queue_peek: 4B26 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4ABC
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AE0
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4ABC
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AE0
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -815,26 +815,26 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x5F68
+#define HIVE_ADDR_isp_thread 0x5F90
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x5F68
+#define HIVE_ADDR_sp_isp_thread 0x5F90
 #define HIVE_SIZE_sp_isp_thread 4
 
-/* function encode_and_post_sp_event_non_blocking: A1D */
+/* function encode_and_post_sp_event_non_blocking: A20 */
 
-/* function ia_css_isys_sp_frontend_destroy: 5FB5 */
+/* function ia_css_isys_sp_frontend_destroy: 5FB3 */
 
 /* function is_ddr_debug_buffer_full: 2CC */
 
-/* function ia_css_isys_sp_frontend_stop: 5EF5 */
+/* function ia_css_isys_sp_frontend_stop: 5EF3 */
 
-/* function ia_css_isys_sp_token_map_init: 6251 */
+/* function ia_css_isys_sp_token_map_init: 624F */
 
-/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2AF5 */
+/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2AF3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_fiber
@@ -848,98 +848,98 @@
 #define HIVE_ADDR_sp_sp_threads_fiber 0x19C
 #define HIVE_SIZE_sp_sp_threads_fiber 28
 
-/* function encode_and_post_sp_event: 9A6 */
+/* function encode_and_post_sp_event: 9A9 */
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 6440 */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 643E */
 
-/* function dmaproxy_sp_read_write: 70B2 */
+/* function dmaproxy_sp_read_write: 70B0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C20
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C44
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C20
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C44
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C1C
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C40
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C1C
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C40
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x317C
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3188
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x317C
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3188
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6DFE */
+/* function ia_css_dmaproxy_sp_process: 6DFC */
 
-/* function ia_css_tagger_buf_sp_mark_from_end: 2D7D */
+/* function ia_css_tagger_buf_sp_mark_from_end: 2D7B */
 
-/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5BC2 */
+/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5BC0 */
 
-/* function ia_css_isys_sp_backend_pre_acquire_request: 5BD8 */
+/* function ia_css_isys_sp_backend_pre_acquire_request: 5BD6 */
 
-/* function ia_css_ispctrl_sp_init_cs: 383F */
+/* function ia_css_ispctrl_sp_init_cs: 383D */
 
-/* function ia_css_spctrl_sp_init: 5B2E */
+/* function ia_css_spctrl_sp_init: 5B2C */
 
-/* function sp_event_proxy_init: 6D5 */
+/* function sp_event_proxy_init: 6D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4DFC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E20
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4DFC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E20
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x41FC
+#define HIVE_ADDR_sp_output 0x4208
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x41FC
+#define HIVE_ADDR_sp_sp_output 0x4208
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E24
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E48
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E24
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E48
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -966,52 +966,52 @@
 #define HIVE_ADDR_sp_INPUT_FORMATTER_BASE 0x4C
 #define HIVE_SIZE_sp_INPUT_FORMATTER_BASE 16
 
-/* function sp_dma_proxy_reset_channels: 3665 */
+/* function sp_dma_proxy_reset_channels: 3663 */
 
-/* function ia_css_isys_sp_backend_acquire: 5CE3 */
+/* function ia_css_isys_sp_backend_acquire: 5CE1 */
 
-/* function ia_css_tagger_sp_update_size: 2A74 */
+/* function ia_css_tagger_sp_update_size: 2A72 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5144
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5168
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5144
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5168
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
-/* function thread_fiber_sp_create: DB3 */
+/* function thread_fiber_sp_create: DB1 */
 
-/* function ia_css_dmaproxy_sp_set_increments: 34F7 */
+/* function ia_css_dmaproxy_sp_set_increments: 34F5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x4780
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x478C
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x4780
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x478C
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
-/* function receiver_reg_store: AE2 */
+/* function receiver_reg_store: AE5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x4794
+#define HIVE_ADDR_sem_for_writing_cb_param 0x47A0
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x4794
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47A0
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
 /* function sp_start_isp_entry: 453 */
@@ -1022,51 +1022,51 @@
 #endif
 #define HIVE_ADDR_sp_sp_start_isp_entry 0x453
 
-/* function ia_css_tagger_buf_sp_unmark_all: 2D01 */
+/* function ia_css_tagger_buf_sp_unmark_all: 2CFF */
 
-/* function ia_css_tagger_buf_sp_unmark_from_start: 2D42 */
+/* function ia_css_tagger_buf_sp_unmark_from_start: 2D40 */
 
-/* function ia_css_dmaproxy_sp_channel_acquire: 3691 */
+/* function ia_css_dmaproxy_sp_channel_acquire: 368F */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 668A */
+/* function ia_css_rmgr_sp_add_num_vbuf: 6688 */
 
-/* function ia_css_isys_sp_token_map_create: 629A */
+/* function ia_css_isys_sp_token_map_create: 6298 */
 
-/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 334C */
+/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 334A */
 
-/* function ia_css_tagger_sp_acquire_buf_elem: 2015 */
+/* function ia_css_tagger_sp_acquire_buf_elem: 2013 */
 
-/* function ia_css_bufq_sp_is_dynamic_buffer: 31F8 */
+/* function ia_css_bufq_sp_is_dynamic_buffer: 31F6 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x420C
+#define HIVE_ADDR_sp_group 0x4218
 #define HIVE_SIZE_sp_group 1184
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x420C
+#define HIVE_ADDR_sp_sp_group 0x4218
 #define HIVE_SIZE_sp_sp_group 1184
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x4980
-#define HIVE_SIZE_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_event_proxy_thread 0x49A0
+#define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x4980
-#define HIVE_SIZE_sp_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49A0
+#define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
-/* function ia_css_thread_sp_kill: CE1 */
+/* function ia_css_thread_sp_kill: CDF */
 
-/* function ia_css_tagger_sp_create: 2A22 */
+/* function ia_css_tagger_sp_create: 2A20 */
 
-/* function tmpmem_acquire_dmem: 6737 */
+/* function tmpmem_acquire_dmem: 6735 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1080,41 +1080,41 @@
 #define HIVE_ADDR_sp_MMU_BASE 0x24
 #define HIVE_SIZE_sp_MMU_BASE 8
 
-/* function ia_css_dmaproxy_sp_channel_release: 367D */
+/* function ia_css_dmaproxy_sp_channel_release: 367B */
 
-/* function ia_css_dmaproxy_sp_is_idle: 365D */
+/* function ia_css_dmaproxy_sp_is_idle: 365B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x47A8
+#define HIVE_ADDR_sem_for_qos_start 0x47B4
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x47A8
+#define HIVE_ADDR_sp_sem_for_qos_start 0x47B4
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
-/* function isp_hmem_load: B60 */
+/* function isp_hmem_load: B63 */
 
-/* function ia_css_tagger_sp_release_buf_elem: 1FF1 */
+/* function ia_css_tagger_sp_release_buf_elem: 1FEF */
 
-/* function ia_css_eventq_sp_send: 36D3 */
+/* function ia_css_eventq_sp_send: 36D1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_error_cnt
 #define HIVE_MEM_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x62F8
+#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6320
 #define HIVE_SIZE_ia_css_isys_sp_error_cnt 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x62F8
+#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6320
 #define HIVE_SIZE_sp_ia_css_isys_sp_error_cnt 16
 
-/* function ia_css_tagger_buf_sp_unlock_from_start: 2C31 */
+/* function ia_css_tagger_buf_sp_unlock_from_start: 2C2F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_debug_buffer_ddr_address
@@ -1128,37 +1128,37 @@
 #define HIVE_ADDR_sp_debug_buffer_ddr_address 0xBC
 #define HIVE_SIZE_sp_debug_buffer_ddr_address 4
 
-/* function sp_isys_copy_request: 6B9 */
+/* function sp_isys_copy_request: 6BC */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 651A */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6518 */
 
-/* function ia_css_thread_sp_set_priority: CD9 */
+/* function ia_css_thread_sp_set_priority: CD7 */
 
-/* function sizeof_hmem: C07 */
+/* function sizeof_hmem: C0A */
 
-/* function tmpmem_release_dmem: 6726 */
+/* function tmpmem_release_dmem: 6724 */
 
 /* function cnd_input_system_cfg: 392 */
 
-/* function __ia_css_sp_rawcopy_func_critical: 715D */
+/* function __ia_css_sp_rawcopy_func_critical: 715B */
 
-/* function __ia_css_dmaproxy_sp_process_text: 32F0 */
+/* function __ia_css_dmaproxy_sp_process_text: 32EE */
 
-/* function ia_css_dmaproxy_sp_set_width_exception: 34E2 */
+/* function ia_css_dmaproxy_sp_set_width_exception: 34E0 */
 
-/* function sp_event_assert: 856 */
+/* function sp_event_assert: 859 */
 
-/* function ia_css_flash_sp_init_internal_params: 2E1C */
+/* function ia_css_flash_sp_init_internal_params: 2E1A */
 
-/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B37 */
+/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B35 */
 
-/* function __modu: 6AC9 */
+/* function __modu: 6AC7 */
 
-/* function ia_css_dmaproxy_sp_init_isp_vector: 3352 */
+/* function ia_css_dmaproxy_sp_init_isp_vector: 3350 */
 
 /* function isp_vamem_store: 0 */
 
-/* function ia_css_tagger_sp_set_copy_pipe: 2A19 */
+/* function ia_css_tagger_sp_set_copy_pipe: 2A17 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GDC_BASE
@@ -1172,22 +1172,22 @@
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 4E13 */
+/* function ia_css_queue_local_init: 4E11 */
 
-/* function sp_event_proxy_callout_func: 6B96 */
+/* function sp_event_proxy_callout_func: 6B94 */
 
-/* function qos_scheduler_schedule_stage: 67AA */
+/* function qos_scheduler_schedule_stage: 67A8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A0C
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A30
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A0C
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A30
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1202,31 +1202,31 @@
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x180
 #define HIVE_SIZE_sp_sp_threads_stack_size 28
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 4119 */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 4117 */
 
-/* function __ia_css_isys_sp_isr_text: 5FDF */
+/* function __ia_css_isys_sp_isr_text: 5FDD */
 
-/* function ia_css_queue_dequeue: 4C91 */
+/* function ia_css_queue_dequeue: 4C8F */
 
-/* function is_qos_standalone_mode: 6785 */
+/* function is_qos_standalone_mode: 6783 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 702B */
+/* function ia_css_dmaproxy_sp_configure_channel: 7029 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x4A10
+#define HIVE_ADDR_current_thread_fiber_sp 0x4A34
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A10
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A34
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
-/* function ia_css_circbuf_pop: FE3 */
+/* function ia_css_circbuf_pop: FE1 */
 
-/* function memset: 6B48 */
+/* function memset: 6B46 */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1242,125 +1242,125 @@
 #define HIVE_ADDR_sp_GPIO_BASE 0x3C
 #define HIVE_SIZE_sp_GPIO_BASE 4
 
-/* function ia_css_pipeline_acc_stage_enable: 17E9 */
+/* function ia_css_pipeline_acc_stage_enable: 17E7 */
 
-/* function ia_css_tagger_sp_unlock_exp_id: 2062 */
+/* function ia_css_tagger_sp_unlock_exp_id: 2060 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x6308
+#define HIVE_ADDR_isp_ph 0x6330
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x6308
+#define HIVE_ADDR_sp_isp_ph 0x6330
 #define HIVE_SIZE_sp_isp_ph 28
 
-/* function ia_css_isys_sp_token_map_flush: 61DF */
+/* function ia_css_isys_sp_token_map_flush: 61DD */
 
-/* function ia_css_ispctrl_sp_init_ds: 399E */
+/* function ia_css_ispctrl_sp_init_ds: 399C */
 
-/* function get_xmem_base_addr_raw: 3D49 */
+/* function get_xmem_base_addr_raw: 3D47 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x47BC
+#define HIVE_ADDR_sp_all_cbs_param 0x47C8
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x47BC
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x47C8
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
-/* function ia_css_circbuf_create: 1031 */
+/* function ia_css_circbuf_create: 102F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x47CC
+#define HIVE_ADDR_sem_for_sp_group 0x47D8
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x47CC
+#define HIVE_ADDR_sp_sem_for_sp_group 0x47D8
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
-/* function __ia_css_dmaproxy_sp_configure_channel_text: 34C1 */
+/* function __ia_css_dmaproxy_sp_configure_channel_text: 34BF */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 66B5 */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 66B3 */
 
-/* function ia_css_sp_rawcopy_tag_frame: 5757 */
+/* function ia_css_sp_rawcopy_tag_frame: 5755 */
 
-/* function isp_hmem_clear: B30 */
+/* function isp_hmem_clear: B33 */
 
-/* function ia_css_framebuf_sp_release_in_frame: 66F8 */
+/* function ia_css_framebuf_sp_release_in_frame: 66F6 */
 
-/* function ia_css_isys_sp_backend_snd_acquire_request: 5C35 */
+/* function ia_css_isys_sp_backend_snd_acquire_request: 5C33 */
 
-/* function ia_css_isys_sp_token_map_is_full: 6066 */
+/* function ia_css_isys_sp_token_map_is_full: 6064 */
 
-/* function input_system_acquisition_run: B04 */
+/* function input_system_acquisition_run: B07 */
 
-/* function ia_css_ispctrl_sp_start_binary: 381D */
+/* function ia_css_ispctrl_sp_start_binary: 381B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x591C
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5940
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x591C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5940
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
-/* function ia_css_eventq_sp_recv: 36A5 */
+/* function ia_css_eventq_sp_recv: 36A3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x2E8
+#define HIVE_ADDR_isp_pool 0x2EC
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x2E8
+#define HIVE_ADDR_sp_isp_pool 0x2EC
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 63E7 */
+/* function ia_css_rmgr_sp_rel_gen: 63E5 */
 
-/* function ia_css_tagger_sp_unblock_clients: 28EA */
+/* function ia_css_tagger_sp_unblock_clients: 28E8 */
 
-/* function css_get_frame_processing_time_end: 1FE1 */
+/* function css_get_frame_processing_time_end: 1FDF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x300
+#define HIVE_ADDR_event_any_pending_mask 0x308
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x300
+#define HIVE_ADDR_sp_event_any_pending_mask 0x308
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
-/* function ia_css_isys_sp_backend_push: 5BEC */
+/* function ia_css_isys_sp_backend_push: 5BEA */
 
 /* function sh_css_decode_tag_descr: 352 */
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 678D */
+/* function qos_scheduler_update_stage_budget: 678B */
 
-/* function ia_css_spctrl_sp_uninit: 5B27 */
+/* function ia_css_spctrl_sp_uninit: 5B25 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SWITCH_CODE
@@ -1377,34 +1377,34 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5930
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5954
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5930
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5954
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
-/* function ia_css_tagger_buf_sp_lock_from_start: 2C65 */
+/* function ia_css_tagger_buf_sp_lock_from_start: 2C63 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x47E0
+#define HIVE_ADDR_sem_for_isp_idle 0x47EC
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x47E0
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x47EC
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
-/* function ia_css_dmaproxy_sp_write_byte_addr: 33AF */
+/* function ia_css_dmaproxy_sp_write_byte_addr: 33AD */
 
-/* function ia_css_dmaproxy_sp_init: 3326 */
+/* function ia_css_dmaproxy_sp_init: 3324 */
 
-/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 2EEE */
+/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 2EEC */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_VAMEM_BASE
@@ -1421,46 +1421,46 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62B8
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62E0
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62B8
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62E0
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59BC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59E0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59BC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59E0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 4F05 */
+/* function ia_css_queue_item_load: 4F03 */
 
-/* function ia_css_spctrl_sp_get_state: 5B12 */
+/* function ia_css_spctrl_sp_get_state: 5B10 */
 
-/* function ia_css_isys_sp_token_map_uninit: 61FC */
+/* function ia_css_isys_sp_token_map_uninit: 61FA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
 #define HIVE_MEM_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_callout_sp_thread 0x4A08
+#define HIVE_ADDR_callout_sp_thread 0x1E0
 #define HIVE_SIZE_callout_sp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_callout_sp_thread 0x4A08
+#define HIVE_ADDR_sp_callout_sp_thread 0x1E0
 #define HIVE_SIZE_sp_callout_sp_thread 4
 
-/* function thread_fiber_sp_init: E3A */
+/* function thread_fiber_sp_init: E38 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_SP_PMEM_BASE
@@ -1474,53 +1474,53 @@
 #define HIVE_ADDR_sp_SP_PMEM_BASE 0x0
 #define HIVE_SIZE_sp_SP_PMEM_BASE 4
 
-/* function ia_css_isys_sp_token_map_snd_acquire_req: 616C */
+/* function ia_css_isys_sp_token_map_snd_acquire_req: 616A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x40FC
+#define HIVE_ADDR_sp_isp_input_stream_format 0x4108
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x40FC
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4108
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6AB5 */
+/* function __mod: 6AB3 */
 
-/* function ia_css_dmaproxy_sp_init_dmem_channel: 3410 */
+/* function ia_css_dmaproxy_sp_init_dmem_channel: 340E */
 
-/* function ia_css_thread_sp_join: D0A */
+/* function ia_css_thread_sp_join: D08 */
 
-/* function ia_css_dmaproxy_sp_add_command: 711D */
+/* function ia_css_dmaproxy_sp_add_command: 711B */
 
-/* function ia_css_sp_metadata_thread_func: 59C6 */
+/* function ia_css_sp_metadata_thread_func: 59C4 */
 
-/* function __sp_event_proxy_func_critical: 6B83 */
+/* function __sp_event_proxy_func_critical: 6B81 */
 
-/* function ia_css_sp_metadata_wait: 5AD9 */
+/* function ia_css_sp_metadata_wait: 5AD7 */
 
-/* function ia_css_circbuf_peek_from_start: F13 */
+/* function ia_css_circbuf_peek_from_start: F11 */
 
-/* function ia_css_event_sp_encode: 3730 */
+/* function ia_css_event_sp_encode: 372E */
 
-/* function ia_css_thread_sp_run: D7D */
+/* function ia_css_thread_sp_run: D7B */
 
-/* function sp_isys_copy_func: 69B */
+/* function sp_isys_copy_func: 69E */
 
-/* function ia_css_isys_sp_backend_flush: 5C55 */
+/* function ia_css_isys_sp_backend_flush: 5C53 */
 
-/* function ia_css_isys_sp_backend_frame_exists: 5B71 */
+/* function ia_css_isys_sp_backend_frame_exists: 5B6F */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 49B8 */
+/* function ia_css_sp_isp_param_init_isp_memories: 49B6 */
 
-/* function register_isr: 84E */
+/* function register_isr: 851 */
 
 /* function irq_raise: C8 */
 
-/* function ia_css_dmaproxy_sp_mmu_invalidate: 32B6 */
+/* function ia_css_dmaproxy_sp_mmu_invalidate: 32B4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_ADDRESS
@@ -1534,41 +1534,41 @@
 #define HIVE_ADDR_sp_HIVE_IF_SRST_ADDRESS 0x1B8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_ADDRESS 16
 
-/* function pipeline_sp_initialize_stage: 192F */
+/* function pipeline_sp_initialize_stage: 192D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_frontend_states
 #define HIVE_MEM_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x62EC
+#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x6314
 #define HIVE_SIZE_ia_css_isys_sp_frontend_states 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x62EC
+#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x6314
 #define HIVE_SIZE_sp_ia_css_isys_sp_frontend_states 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6FFD */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6FFB */
 
-/* function ia_css_ispctrl_sp_done_ds: 3985 */
+/* function ia_css_ispctrl_sp_done_ds: 3983 */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 4993 */
+/* function ia_css_sp_isp_param_get_mem_inits: 4991 */
 
-/* function ia_css_parambuf_sp_init_buffer_queues: 13DB */
+/* function ia_css_parambuf_sp_init_buffer_queues: 13D9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x2F0
+#define HIVE_ADDR_vbuf_pfp_spref 0x2F4
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x2F0
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x2F4
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
-/* function input_system_cfg: AC6 */
+/* function input_system_cfg: AC9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_HMEM_BASE
@@ -1585,258 +1585,260 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A04
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A28
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A04
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A28
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 67EB */
+/* function qos_scheduler_init_stage_budget: 67E9 */
 
-/* function ia_css_isys_sp_backend_release: 5CCA */
+/* function ia_css_isys_sp_backend_release: 5CC8 */
 
-/* function ia_css_isys_sp_backend_destroy: 5CF4 */
+/* function ia_css_isys_sp_backend_destroy: 5CF2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B1C
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B40
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B1C
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B40
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 6130 */
+/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 612E */
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 4685 */
+/* function ia_css_ispctrl_sp_init_isp_vars: 4683 */
 
-/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5D46 */
+/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5D44 */
 
-/* function sp_warning: 881 */
+/* function sp_warning: 884 */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 64DA */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 64D8 */
 
-/* function ia_css_tagger_sp_tag_exp_id: 217C */
+/* function ia_css_tagger_sp_tag_exp_id: 217A */
 
-/* function ia_css_dmaproxy_sp_write: 33C6 */
+/* function ia_css_dmaproxy_sp_write: 33C4 */
 
-/* function ia_css_parambuf_sp_release_in_param: 125B */
+/* function ia_css_parambuf_sp_release_in_param: 1259 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x40F8
+#define HIVE_ADDR_irq_sw_interrupt_token 0x4104
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x40F8
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x4104
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x5F6C
+#define HIVE_ADDR_sp_isp_addresses 0x5F94
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x5F6C
+#define HIVE_ADDR_sp_sp_isp_addresses 0x5F94
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 63FF */
+/* function ia_css_rmgr_sp_acq_gen: 63FD */
 
-/* function receiver_reg_load: ADB */
+/* function receiver_reg_load: ADE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x6324
+#define HIVE_ADDR_isps 0x634C
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x6324
+#define HIVE_ADDR_sp_isps 0x634C
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x4110
+#define HIVE_ADDR_host_sp_queues_initialized 0x411C
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x4110
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x411C
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 4DD1 */
+/* function ia_css_queue_uninit: 4DCF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C24
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C48
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C24
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C48
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
-/* function ia_css_bufq_sp_release_dynamic_buf: 2F5A */
+/* function ia_css_bufq_sp_release_dynamic_buf: 2F58 */
 
-/* function ia_css_dmaproxy_sp_set_height_exception: 34D3 */
+/* function ia_css_dmaproxy_sp_set_height_exception: 34D1 */
 
-/* function ia_css_dmaproxy_sp_init_vmem_channel: 3444 */
+/* function ia_css_dmaproxy_sp_init_vmem_channel: 3442 */
 
-/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 3398 */
+/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 3396 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x2EC
+#define HIVE_ADDR_vbuf_spref 0x2F0
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x2EC
+#define HIVE_ADDR_sp_vbuf_spref 0x2F0
 #define HIVE_SIZE_sp_vbuf_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_metadata_thread
 #define HIVE_MEM_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_metadata_thread 0x49C4
-#define HIVE_SIZE_sp_metadata_thread 68
+#define HIVE_ADDR_sp_metadata_thread 0x49E8
+#define HIVE_SIZE_sp_metadata_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_metadata_thread 0x49C4
-#define HIVE_SIZE_sp_sp_metadata_thread 68
+#define HIVE_ADDR_sp_sp_metadata_thread 0x49E8
+#define HIVE_SIZE_sp_sp_metadata_thread 72
 
-/* function ia_css_queue_enqueue: 4D1B */
+/* function ia_css_queue_enqueue: 4D19 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x4AC0
+#define HIVE_ADDR_ia_css_flash_sp_request 0x4AE4
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AC0
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AE4
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
-/* function ia_css_dmaproxy_sp_vmem_write: 3369 */
+/* function ia_css_dmaproxy_sp_vmem_write: 3367 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x4A14
+#define HIVE_ADDR_tagger_frames 0x4A38
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x4A14
+#define HIVE_ADDR_sp_tagger_frames 0x4A38
 #define HIVE_SIZE_sp_tagger_frames 168
 
-/* function ia_css_isys_sp_token_map_snd_capture_req: 618E */
+/* function ia_css_isys_sp_token_map_snd_capture_req: 618C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x47F4
+#define HIVE_ADDR_sem_for_reading_if 0x4800
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x47F4
+#define HIVE_ADDR_sp_sem_for_reading_if 0x4800
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
-/* function sp_generate_interrupts: 900 */
+/* function sp_generate_interrupts: 903 */
 
-/* function ia_css_pipeline_sp_start: 1842 */
+/* function ia_css_pipeline_sp_start: 1840 */
 
-/* function ia_css_sp_rawcopy_init: 52F8 */
+/* function ia_css_thread_default_callout: 6C7C */
 
-/* function tmr_clock_read: 676C */
+/* function ia_css_sp_rawcopy_init: 52F6 */
+
+/* function tmr_clock_read: 676A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x2F8
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x300
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x2F8
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x300
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
-/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5DF5 */
+/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5DF3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5B7C
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BA0
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5B7C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BA0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
-/* function css_get_frame_processing_time_start: 1FE9 */
+/* function css_get_frame_processing_time_start: 1FE7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x4808
+#define HIVE_ADDR_sp_all_cbs_frame 0x4814
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4808
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4814
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
-/* function thread_sp_queue_print: D9A */
+/* function thread_sp_queue_print: D98 */
 
-/* function sp_notify_eof: 8AC */
+/* function sp_notify_eof: 8AF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x4818
+#define HIVE_ADDR_sem_for_str2mem 0x4824
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x4818
+#define HIVE_ADDR_sp_sem_for_str2mem 0x4824
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
-/* function ia_css_tagger_buf_sp_is_marked_from_start: 2CCD */
+/* function ia_css_tagger_buf_sp_is_marked_from_start: 2CCB */
 
-/* function ia_css_bufq_sp_acquire_dynamic_buf: 3112 */
+/* function ia_css_bufq_sp_acquire_dynamic_buf: 3110 */
 
-/* function ia_css_circbuf_destroy: 1028 */
+/* function ia_css_circbuf_destroy: 1026 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_PMEM_BASE
@@ -1850,26 +1852,26 @@
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 4926 */
+/* function ia_css_sp_isp_param_mem_load: 4924 */
 
-/* function ia_css_tagger_buf_sp_pop_from_start: 2AB9 */
+/* function ia_css_tagger_buf_sp_pop_from_start: 2AB7 */
 
-/* function __div: 6A6D */
+/* function __div: 6A6B */
 
-/* function ia_css_isys_sp_frontend_create: 5FC6 */
+/* function ia_css_isys_sp_frontend_create: 5FC4 */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 64F9 */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 64F7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AC4
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AE8
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AC4
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AE8
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
 /* function ia_css_thread_sem_sp_wait: 6D50 */
@@ -1877,16 +1879,16 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x4114
+#define HIVE_ADDR_sp_sleep_mode 0x4120
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x4114
+#define HIVE_ADDR_sp_sp_sleep_mode 0x4120
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
-/* function ia_css_tagger_buf_sp_push: 2BC8 */
+/* function ia_css_tagger_buf_sp_push: 2BC6 */
 
 /* function mmu_invalidate_cache: D3 */
 
@@ -1902,18 +1904,18 @@
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 4DF3 */
+/* function ia_css_queue_remote_init: 4DF1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x46AC
+#define HIVE_ADDR_isp_stop_req 0x46B8
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x46AC
+#define HIVE_ADDR_sp_isp_stop_req 0x46B8
 #define HIVE_SIZE_sp_isp_stop_req 4
 
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
index 25af5ff..ff76e30 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
@@ -22,55 +22,55 @@
 
 #define _hrt_cell_load_program_sp(proc) _hrt_cell_load_program_embedded(proc, sp)
 
-/* function longjmp: 6A5B */
+/* function longjmp: 6A59 */
 
-/* function tmpmem_init_dmem: 676E */
+/* function tmpmem_init_dmem: 676C */
 
-/* function ia_css_dmaproxy_sp_set_addr_B: 3DAF */
+/* function ia_css_dmaproxy_sp_set_addr_B: 3DAD */
 
-/* function ia_css_pipe_data_init_tagger_resources: AD8 */
+/* function ia_css_pipe_data_init_tagger_resources: ADB */
 
 /* function debug_buffer_set_ddr_addr: DD */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x740C
+#define HIVE_ADDR_vbuf_mipi 0x742C
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x740C
+#define HIVE_ADDR_sp_vbuf_mipi 0x742C
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
-/* function ia_css_event_sp_decode: 3FA0 */
+/* function ia_css_event_sp_decode: 3F9E */
 
-/* function ia_css_queue_get_size: 536F */
+/* function ia_css_queue_get_size: 536D */
 
-/* function ia_css_queue_load: 5986 */
+/* function ia_css_queue_load: 5984 */
 
-/* function setjmp: 6A64 */
+/* function setjmp: 6A62 */
 
-/* function ia_css_pipeline_sp_sfi_get_current_frame: 277A */
+/* function ia_css_pipeline_sp_sfi_get_current_frame: 2778 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x57DC
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x57E8
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x57DC
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x57E8
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 7047 */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 7045 */
 
-/* function ia_css_sp_rawcopy_func: 5AF1 */
+/* function ia_css_sp_rawcopy_func: 5AEF */
 
-/* function ia_css_tagger_buf_sp_pop_marked: 3446 */
+/* function ia_css_tagger_buf_sp_pop_marked: 3444 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_N_CSI_RX_BE_SID_WIDTH
@@ -87,55 +87,55 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x6D10
+#define HIVE_ADDR_isp_stage 0x6D30
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x6D10
+#define HIVE_ADDR_sp_isp_stage 0x6D30
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x37C
+#define HIVE_ADDR_vbuf_raw 0x380
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x37C
+#define HIVE_ADDR_sp_vbuf_raw 0x380
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 5AD2 */
+/* function ia_css_sp_bin_copy_func: 5AD0 */
 
-/* function ia_css_queue_item_store: 56D4 */
+/* function ia_css_queue_item_store: 56D2 */
 
-/* function input_system_reset: 1212 */
+/* function input_system_reset: 1215 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BB0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BD0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BB0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BD0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BC4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BE4
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BC4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BE4
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 39C */
@@ -143,96 +143,96 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x7100
+#define HIVE_ADDR_sp_binary_group 0x7120
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x7100
+#define HIVE_ADDR_sp_sp_binary_group 0x7120
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x73B8
+#define HIVE_ADDR_sp_sw_state 0x73D8
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x73B8
+#define HIVE_ADDR_sp_sp_sw_state 0x73D8
 #define HIVE_SIZE_sp_sp_sw_state 4
 
-/* function ia_css_thread_sp_main: 1383 */
+/* function ia_css_thread_sp_main: 1381 */
 
-/* function ia_css_ispctrl_sp_init_internal_buffers: 41B4 */
+/* function ia_css_ispctrl_sp_init_internal_buffers: 41B2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x5C64
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x5C84
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x5C64
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x5C84
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
-/* function pixelgen_unit_test: E73 */
+/* function pixelgen_unit_test: E76 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x57F0
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x57FC
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x57F0
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x57FC
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
-/* function ia_css_tagger_sp_propagate_frame: 2D0D */
+/* function ia_css_tagger_sp_propagate_frame: 2D0B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x7418
+#define HIVE_ADDR_vbuf_handles 0x7438
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x7418
+#define HIVE_ADDR_sp_vbuf_handles 0x7438
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 583A */
+/* function ia_css_queue_store: 5838 */
 
-/* function ia_css_sp_flash_register: 367B */
+/* function ia_css_sp_flash_register: 3679 */
 
-/* function ia_css_sp_rawcopy_dummy_function: 5E50 */
+/* function ia_css_sp_rawcopy_dummy_function: 5E4E */
 
-/* function ia_css_pipeline_sp_init: 1FC1 */
+/* function ia_css_pipeline_sp_init: 1FBF */
 
-/* function ia_css_tagger_sp_configure: 2BFD */
+/* function ia_css_tagger_sp_configure: 2BFB */
 
-/* function ia_css_ispctrl_sp_end_binary: 3FE9 */
+/* function ia_css_ispctrl_sp_end_binary: 3FE7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5C70
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5C90
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5C70
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5C90
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
-/* function pixelgen_tpg_run: F29 */
+/* function pixelgen_tpg_run: F2C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_is_pending_mask
@@ -249,81 +249,81 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x5804
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x5810
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x5804
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x5810
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x5C84
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x5CA4
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x5C84
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x5CA4
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x3E4C
+#define HIVE_ADDR_host_sp_com 0x3E58
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x3E4C
+#define HIVE_ADDR_sp_host_sp_com 0x3E58
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 5499 */
+/* function ia_css_queue_get_free_space: 5497 */
 
-/* function exec_image_pipe: 58B */
+/* function exec_image_pipe: 58E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x73BC
+#define HIVE_ADDR_sp_init_dmem_data 0x73DC
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x73BC
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x73DC
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5F2A */
+/* function ia_css_sp_metadata_start: 5F28 */
 
-/* function ia_css_bufq_sp_init_buffer_queues: 36CC */
+/* function ia_css_bufq_sp_init_buffer_queues: 36CA */
 
-/* function ia_css_pipeline_sp_stop: 1FA4 */
+/* function ia_css_pipeline_sp_stop: 1FA2 */
 
-/* function ia_css_tagger_sp_connect_pipes: 30E7 */
+/* function ia_css_tagger_sp_connect_pipes: 30E5 */
 
-/* function sp_isys_copy_wait: 5E9 */
+/* function sp_isys_copy_wait: 5EC */
 
 /* function is_isp_debug_buffer_full: 337 */
 
-/* function ia_css_dmaproxy_sp_configure_channel_from_info: 3D1F */
+/* function ia_css_dmaproxy_sp_configure_channel_from_info: 3D1D */
 
-/* function encode_and_post_timer_event: A4D */
+/* function encode_and_post_timer_event: A50 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_input_system_bz2788_active
 #define HIVE_MEM_input_system_bz2788_active scalar_processor_2400_dmem
-#define HIVE_ADDR_input_system_bz2788_active 0x250C
+#define HIVE_ADDR_input_system_bz2788_active 0x2514
 #define HIVE_SIZE_input_system_bz2788_active 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_input_system_bz2788_active scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_input_system_bz2788_active 0x250C
+#define HIVE_ADDR_sp_input_system_bz2788_active 0x2514
 #define HIVE_SIZE_sp_input_system_bz2788_active 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -341,46 +341,46 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x3F28
+#define HIVE_ADDR_sp_per_frame_data 0x3F34
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x3F28
+#define HIVE_ADDR_sp_sp_per_frame_data 0x3F34
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 64C2 */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 64C0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x5C90
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x5CB0
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x5C90
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x5CB0
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x3F2C
+#define HIVE_ADDR_xmem_bin_addr 0x3F38
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x3F2C
+#define HIVE_ADDR_sp_xmem_bin_addr 0x3F38
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
-/* function tmr_clock_init: 1685 */
+/* function tmr_clock_init: 1683 */
 
-/* function ia_css_pipeline_sp_run: 1A4B */
+/* function ia_css_pipeline_sp_run: 1A49 */
 
-/* function memcpy: 6B04 */
+/* function memcpy: 6B02 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_N_ISYS2401_DMA_CHANNEL_PROCS
@@ -397,47 +397,47 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x384
+#define HIVE_ADDR_GP_DEVICE_BASE 0x38C
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x384
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x38C
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_ready_queue
 #define HIVE_MEM_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x278
+#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x27C
 #define HIVE_SIZE_ia_css_thread_sp_ready_queue 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x278
+#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x27C
 #define HIVE_SIZE_sp_ia_css_thread_sp_ready_queue 12
 
-/* function stream2mmio_send_command: E15 */
+/* function stream2mmio_send_command: E18 */
 
-/* function ia_css_uds_sp_scale_params: 680D */
+/* function ia_css_uds_sp_scale_params: 680B */
 
-/* function ia_css_circbuf_increase_size: 1468 */
+/* function ia_css_circbuf_increase_size: 1466 */
 
-/* function __divu: 6A82 */
+/* function __divu: 6A80 */
 
-/* function ia_css_thread_sp_get_state: 12AB */
+/* function ia_css_thread_sp_get_state: 12A9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x5814
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x5820
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x5814
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x5820
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -452,23 +452,23 @@
 #define HIVE_ADDR_sp_N_SHORT_PACKET_LUT_ENTRIES 0x1AC
 #define HIVE_SIZE_sp_N_SHORT_PACKET_LUT_ENTRIES 12
 
-/* function thread_fiber_sp_main: 1461 */
+/* function thread_fiber_sp_main: 145F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x5958
-#define HIVE_SIZE_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_isp_pipe_thread 0x5964
+#define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x5958
-#define HIVE_SIZE_sp_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x5964
+#define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
-/* function ia_css_parambuf_sp_handle_parameter_sets: 18CB */
+/* function ia_css_parambuf_sp_handle_parameter_sets: 18C9 */
 
-/* function ia_css_spctrl_sp_set_state: 5F46 */
+/* function ia_css_spctrl_sp_set_state: 5F44 */
 
 /* function ia_css_thread_sem_sp_signal: 6D66 */
 
@@ -484,7 +484,7 @@
 #define HIVE_ADDR_sp_IRQ_BASE 0x2C
 #define HIVE_SIZE_sp_IRQ_BASE 16
 
-/* function ia_css_virtual_isys_sp_isr_init: 5FC0 */
+/* function ia_css_virtual_isys_sp_isr_init: 5FBE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_TIMED_CTRL_BASE
@@ -498,47 +498,47 @@
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_generate_exp_id: 6352 */
+/* function ia_css_isys_sp_generate_exp_id: 6350 */
 
-/* function ia_css_rmgr_sp_init: 63BD */
+/* function ia_css_rmgr_sp_init: 63BB */
 
-/* function ia_css_thread_sem_sp_init: 6E37 */
+/* function ia_css_thread_sem_sp_init: 6E35 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x5828
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x5834
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x5828
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x5834
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x390
+#define HIVE_ADDR_is_isp_requested 0x398
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x390
+#define HIVE_ADDR_sp_is_isp_requested 0x398
 #define HIVE_SIZE_sp_is_isp_requested 4
 
-/* function ia_css_dmaproxy_sp_execute: 3C85 */
+/* function ia_css_dmaproxy_sp_execute: 3C83 */
 
-/* function csi_rx_backend_rst: CF1 */
+/* function csi_rx_backend_rst: CF4 */
 
-/* function ia_css_queue_is_empty: 7194 */
+/* function ia_css_queue_is_empty: 7192 */
 
-/* function ia_css_pipeline_sp_has_stopped: 1F9A */
+/* function ia_css_pipeline_sp_has_stopped: 1F98 */
 
-/* function ia_css_circbuf_extract: 156C */
+/* function ia_css_circbuf_extract: 156A */
 
-/* function ia_css_tagger_buf_sp_is_locked_from_start: 355C */
+/* function ia_css_tagger_buf_sp_is_locked_from_start: 355A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_sp_thread
@@ -552,13 +552,13 @@
 #define HIVE_ADDR_sp_current_sp_thread 0x274
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5F4D */
+/* function ia_css_spctrl_sp_get_spid: 5F4B */
 
-/* function ia_css_bufq_sp_reset_buffers: 3753 */
+/* function ia_css_bufq_sp_reset_buffers: 3751 */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 7075 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 7073 */
 
-/* function ia_css_rmgr_sp_uninit: 63B6 */
+/* function ia_css_rmgr_sp_uninit: 63B4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -584,134 +584,134 @@
 #define HIVE_ADDR_sp_N_STREAM2MMIO_SID_PROCS 0x218
 #define HIVE_SIZE_sp_N_STREAM2MMIO_SID_PROCS 12
 
-/* function ia_css_circbuf_peek: 154E */
+/* function ia_css_circbuf_peek: 154C */
 
-/* function ia_css_parambuf_sp_wait_for_in_param: 1694 */
+/* function ia_css_parambuf_sp_wait_for_in_param: 1692 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x5850
+#define HIVE_ADDR_sp_all_cb_elems_param 0x585C
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x5850
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x585C
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_pipeline_sp_curr_binary_id
 #define HIVE_MEM_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x284
+#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x288
 #define HIVE_SIZE_pipeline_sp_curr_binary_id 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x284
+#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x288
 #define HIVE_SIZE_sp_pipeline_sp_curr_binary_id 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x5860
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x586C
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x5860
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x586C
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
-/* function sp_isys_copy_func_v2: 5CE */
+/* function sp_isys_copy_func_v2: 5D1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x5868
+#define HIVE_ADDR_sem_for_reading_cb_param 0x5874
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x5868
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x5874
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 544D */
+/* function ia_css_queue_get_used_space: 544B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x5890
+#define HIVE_ADDR_sem_for_cont_capt_start 0x589C
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x5890
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x589C
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x7120
+#define HIVE_ADDR_tmp_heap 0x7140
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x7120
+#define HIVE_ADDR_sp_tmp_heap 0x7140
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 66C6 */
+/* function ia_css_rmgr_sp_get_num_vbuf: 66C4 */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 49CE */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 49CC */
 
-/* function ia_css_tagger_sp_lock_exp_id: 29CA */
+/* function ia_css_tagger_sp_lock_exp_id: 29C8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5C9C
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CBC
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5C9C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CBC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 54E4 */
+/* function ia_css_queue_is_full: 54E2 */
 
 /* function debug_buffer_init_isp: E4 */
 
-/* function ia_css_tagger_sp_exp_id_is_locked: 2900 */
+/* function ia_css_tagger_sp_exp_id_is_locked: 28FE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x77D8
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x77F8
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x77D8
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x77F8
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 649D */
+/* function ia_css_rmgr_sp_refcount_dump: 649B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5CD8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5CF8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5CD8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5CF8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -726,53 +726,53 @@
 #define HIVE_ADDR_sp_sp_pipe_threads 0x150
 #define HIVE_SIZE_sp_sp_pipe_threads 20
 
-/* function sp_event_proxy_func: 732 */
+/* function sp_event_proxy_func: 735 */
 
-/* function ibuf_ctrl_run: D8A */
+/* function ibuf_ctrl_run: D8D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x5CEC
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x5D0C
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x5CEC
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x5D0C
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6CDF */
+/* function ia_css_thread_sp_yield: 6CE4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x58A4
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x58B0
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x58A4
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x58B0
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x6D04
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x6D24
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x6D04
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x6D24
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
-/* function ia_css_thread_sp_fork: 1338 */
+/* function ia_css_thread_sp_fork: 1336 */
 
-/* function ia_css_tagger_sp_destroy: 30F1 */
+/* function ia_css_tagger_sp_destroy: 30EF */
 
-/* function ia_css_dmaproxy_sp_vmem_read: 3C25 */
+/* function ia_css_dmaproxy_sp_vmem_read: 3C23 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_N_LONG_PACKET_LUT_ENTRIES
@@ -786,17 +786,17 @@
 #define HIVE_ADDR_sp_N_LONG_PACKET_LUT_ENTRIES 0x1B8
 #define HIVE_SIZE_sp_N_LONG_PACKET_LUT_ENTRIES 12
 
-/* function initialize_sp_group: 59B */
+/* function initialize_sp_group: 59E */
 
-/* function ia_css_tagger_buf_sp_peek: 3368 */
+/* function ia_css_tagger_buf_sp_peek: 3366 */
 
-/* function ia_css_thread_sp_init: 1364 */
+/* function ia_css_thread_sp_init: 1362 */
 
-/* function qos_scheduler_update_fps: 67FD */
+/* function qos_scheduler_update_fps: 67FB */
 
-/* function ia_css_isys_sp_reset_exp_id: 6349 */
+/* function ia_css_isys_sp_reset_exp_id: 6347 */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 50BB */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 50B9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -822,50 +822,50 @@
 #define HIVE_ADDR_sp_SP_DMEM_BASE 0x4
 #define HIVE_SIZE_sp_SP_DMEM_BASE 4
 
-/* function ibuf_ctrl_transfer: D72 */
+/* function ibuf_ctrl_transfer: D75 */
 
-/* function __ia_css_queue_is_empty_text: 53AA */
+/* function __ia_css_queue_is_empty_text: 53A8 */
 
-/* function ia_css_dmaproxy_sp_read: 3C9B */
+/* function ia_css_dmaproxy_sp_read: 3C99 */
 
-/* function virtual_isys_stream_is_capture_done: 5FE4 */
+/* function virtual_isys_stream_is_capture_done: 5FE2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x360
+#define HIVE_ADDR_raw_copy_line_count 0x364
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x360
+#define HIVE_ADDR_sp_raw_copy_line_count 0x364
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x5CF8
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x5D18
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x5CF8
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x5D18
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 53C3 */
+/* function ia_css_queue_peek: 53C1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x5BA4
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x5BC4
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x5BA4
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x5BC4
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -880,25 +880,25 @@
 #define HIVE_ADDR_sp_event_can_send_token_mask 0x88
 #define HIVE_SIZE_sp_event_can_send_token_mask 44
 
-/* function csi_rx_frontend_stop: C1C */
+/* function csi_rx_frontend_stop: C1F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x7050
+#define HIVE_ADDR_isp_thread 0x7070
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x7050
+#define HIVE_ADDR_sp_isp_thread 0x7070
 #define HIVE_SIZE_sp_isp_thread 4
 
-/* function encode_and_post_sp_event_non_blocking: A95 */
+/* function encode_and_post_sp_event_non_blocking: A98 */
 
 /* function is_ddr_debug_buffer_full: 2CC */
 
-/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 33B8 */
+/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 33B6 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_fiber
@@ -912,99 +912,99 @@
 #define HIVE_ADDR_sp_sp_threads_fiber 0x194
 #define HIVE_SIZE_sp_sp_threads_fiber 24
 
-/* function encode_and_post_sp_event: A1E */
+/* function encode_and_post_sp_event: A21 */
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 6458 */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 6456 */
 
-/* function dmaproxy_sp_read_write: 7113 */
+/* function dmaproxy_sp_read_write: 7111 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D08
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D28
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D08
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D28
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x5D04
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x5D24
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x5D04
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x5D24
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3058
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3064
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3058
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3064
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6E5F */
+/* function ia_css_dmaproxy_sp_process: 6E5D */
 
-/* function ia_css_tagger_buf_sp_mark_from_end: 3640 */
+/* function ia_css_tagger_buf_sp_mark_from_end: 363E */
 
-/* function ia_css_ispctrl_sp_init_cs: 40E4 */
+/* function ia_css_ispctrl_sp_init_cs: 40E2 */
 
-/* function ia_css_spctrl_sp_init: 5F5B */
+/* function ia_css_spctrl_sp_init: 5F59 */
 
-/* function sp_event_proxy_init: 747 */
+/* function sp_event_proxy_init: 74A */
 
-/* function input_system_input_port_close: 10A6 */
+/* function input_system_input_port_close: 10A9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5EE4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F04
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5EE4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F04
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x3F30
+#define HIVE_ADDR_sp_output 0x3F3C
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x3F30
+#define HIVE_ADDR_sp_sp_output 0x3F3C
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F0C
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F2C
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F0C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F2C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
-/* function pixelgen_prbs_config: E9E */
+/* function pixelgen_prbs_config: EA1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_CTRL_BASE
@@ -1030,53 +1030,53 @@
 #define HIVE_ADDR_sp_INPUT_FORMATTER_BASE 0x4C
 #define HIVE_SIZE_sp_INPUT_FORMATTER_BASE 16
 
-/* function sp_dma_proxy_reset_channels: 3F0A */
+/* function sp_dma_proxy_reset_channels: 3F08 */
 
-/* function ia_css_tagger_sp_update_size: 3337 */
+/* function ia_css_tagger_sp_update_size: 3335 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x622C
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x624C
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x622C
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x624C
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
-/* function thread_fiber_sp_create: 13D0 */
+/* function thread_fiber_sp_create: 13CE */
 
-/* function ia_css_dmaproxy_sp_set_increments: 3D9C */
+/* function ia_css_dmaproxy_sp_set_increments: 3D9A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x58AC
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x58B8
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x58AC
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x58B8
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x58C0
+#define HIVE_ADDR_sem_for_writing_cb_param 0x58CC
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x58C0
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x58CC
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
-/* function pixelgen_tpg_is_done: F18 */
+/* function pixelgen_tpg_is_done: F1B */
 
-/* function ia_css_isys_stream_capture_indication: 6127 */
+/* function ia_css_isys_stream_capture_indication: 6125 */
 
 /* function sp_start_isp_entry: 392 */
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1086,53 +1086,53 @@
 #endif
 #define HIVE_ADDR_sp_sp_start_isp_entry 0x392
 
-/* function ia_css_tagger_buf_sp_unmark_all: 35C4 */
+/* function ia_css_tagger_buf_sp_unmark_all: 35C2 */
 
-/* function ia_css_tagger_buf_sp_unmark_from_start: 3605 */
+/* function ia_css_tagger_buf_sp_unmark_from_start: 3603 */
 
-/* function ia_css_dmaproxy_sp_channel_acquire: 3F36 */
+/* function ia_css_dmaproxy_sp_channel_acquire: 3F34 */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 66A2 */
+/* function ia_css_rmgr_sp_add_num_vbuf: 66A0 */
 
-/* function ibuf_ctrl_config: D96 */
+/* function ibuf_ctrl_config: D99 */
 
-/* function ia_css_isys_stream_stop: 6244 */
+/* function ia_css_isys_stream_stop: 6242 */
 
-/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3BF1 */
+/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3BEF */
 
-/* function ia_css_tagger_sp_acquire_buf_elem: 28D8 */
+/* function ia_css_tagger_sp_acquire_buf_elem: 28D6 */
 
-/* function ia_css_bufq_sp_is_dynamic_buffer: 3A9D */
+/* function ia_css_bufq_sp_is_dynamic_buffer: 3A9B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x3F40
+#define HIVE_ADDR_sp_group 0x3F4C
 #define HIVE_SIZE_sp_group 6296
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x3F40
+#define HIVE_ADDR_sp_sp_group 0x3F4C
 #define HIVE_SIZE_sp_sp_group 6296
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x5AAC
-#define HIVE_SIZE_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_event_proxy_thread 0x5ACC
+#define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x5AAC
-#define HIVE_SIZE_sp_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x5ACC
+#define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
-/* function ia_css_thread_sp_kill: 12FE */
+/* function ia_css_thread_sp_kill: 12FC */
 
-/* function ia_css_tagger_sp_create: 32E5 */
+/* function ia_css_tagger_sp_create: 32E3 */
 
-/* function tmpmem_acquire_dmem: 674F */
+/* function tmpmem_acquire_dmem: 674D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1146,31 +1146,31 @@
 #define HIVE_ADDR_sp_MMU_BASE 0x24
 #define HIVE_SIZE_sp_MMU_BASE 8
 
-/* function ia_css_dmaproxy_sp_channel_release: 3F22 */
+/* function ia_css_dmaproxy_sp_channel_release: 3F20 */
 
-/* function pixelgen_prbs_run: E8C */
+/* function pixelgen_prbs_run: E8F */
 
-/* function ia_css_dmaproxy_sp_is_idle: 3F02 */
+/* function ia_css_dmaproxy_sp_is_idle: 3F00 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x58D4
+#define HIVE_ADDR_sem_for_qos_start 0x58E0
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x58D4
+#define HIVE_ADDR_sp_sem_for_qos_start 0x58E0
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
-/* function isp_hmem_load: B6E */
+/* function isp_hmem_load: B71 */
 
-/* function ia_css_tagger_sp_release_buf_elem: 28B4 */
+/* function ia_css_tagger_sp_release_buf_elem: 28B2 */
 
-/* function ia_css_eventq_sp_send: 3F78 */
+/* function ia_css_eventq_sp_send: 3F76 */
 
-/* function ia_css_tagger_buf_sp_unlock_from_start: 34F4 */
+/* function ia_css_tagger_buf_sp_unlock_from_start: 34F2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_debug_buffer_ddr_address
@@ -1184,39 +1184,39 @@
 #define HIVE_ADDR_sp_debug_buffer_ddr_address 0xBC
 #define HIVE_SIZE_sp_debug_buffer_ddr_address 4
 
-/* function sp_isys_copy_request: 692 */
+/* function sp_isys_copy_request: 695 */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6532 */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6530 */
 
-/* function ia_css_thread_sp_set_priority: 12F6 */
+/* function ia_css_thread_sp_set_priority: 12F4 */
 
-/* function sizeof_hmem: C15 */
+/* function sizeof_hmem: C18 */
 
-/* function input_system_channel_open: 11CD */
+/* function input_system_channel_open: 11D0 */
 
-/* function pixelgen_tpg_stop: F06 */
+/* function pixelgen_tpg_stop: F09 */
 
-/* function tmpmem_release_dmem: 673E */
+/* function tmpmem_release_dmem: 673C */
 
-/* function __ia_css_dmaproxy_sp_process_text: 3B95 */
+/* function __ia_css_dmaproxy_sp_process_text: 3B93 */
 
-/* function ia_css_dmaproxy_sp_set_width_exception: 3D87 */
+/* function ia_css_dmaproxy_sp_set_width_exception: 3D85 */
 
-/* function sp_event_assert: 8CE */
+/* function sp_event_assert: 8D1 */
 
-/* function ia_css_flash_sp_init_internal_params: 36C1 */
+/* function ia_css_flash_sp_init_internal_params: 36BF */
 
-/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 33FA */
+/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 33F8 */
 
-/* function __modu: 6AC8 */
+/* function __modu: 6AC6 */
 
-/* function ia_css_dmaproxy_sp_init_isp_vector: 3BF7 */
+/* function ia_css_dmaproxy_sp_init_isp_vector: 3BF5 */
 
-/* function input_system_channel_transfer: 11B6 */
+/* function input_system_channel_transfer: 11B9 */
 
 /* function isp_vamem_store: 0 */
 
-/* function ia_css_tagger_sp_set_copy_pipe: 32DC */
+/* function ia_css_tagger_sp_set_copy_pipe: 32DA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GDC_BASE
@@ -1230,22 +1230,22 @@
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 56AE */
+/* function ia_css_queue_local_init: 56AC */
 
-/* function sp_event_proxy_callout_func: 6B95 */
+/* function sp_event_proxy_callout_func: 6B93 */
 
-/* function qos_scheduler_schedule_stage: 67A9 */
+/* function qos_scheduler_schedule_stage: 67A7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x5AF4
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x5B14
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x5AF4
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x5B14
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1260,31 +1260,31 @@
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x17C
 #define HIVE_SIZE_sp_sp_threads_stack_size 24
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 49B4 */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 49B2 */
 
-/* function __ia_css_virtual_isys_sp_isr_text: 5F9E */
+/* function __ia_css_virtual_isys_sp_isr_text: 5F9C */
 
-/* function ia_css_queue_dequeue: 552C */
+/* function ia_css_queue_dequeue: 552A */
 
-/* function is_qos_standalone_mode: 6784 */
+/* function is_qos_standalone_mode: 6782 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 708C */
+/* function ia_css_dmaproxy_sp_configure_channel: 708A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x5AF8
+#define HIVE_ADDR_current_thread_fiber_sp 0x5B18
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x5AF8
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x5B18
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
-/* function ia_css_circbuf_pop: 1600 */
+/* function ia_css_circbuf_pop: 15FE */
 
-/* function memset: 6B47 */
+/* function memset: 6B45 */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1300,165 +1300,165 @@
 #define HIVE_ADDR_sp_GPIO_BASE 0x3C
 #define HIVE_SIZE_sp_GPIO_BASE 4
 
-/* function pixelgen_prbs_stop: E7A */
+/* function pixelgen_prbs_stop: E7D */
 
-/* function ia_css_pipeline_acc_stage_enable: 1F53 */
+/* function ia_css_pipeline_acc_stage_enable: 1F51 */
 
-/* function ia_css_tagger_sp_unlock_exp_id: 2925 */
+/* function ia_css_tagger_sp_unlock_exp_id: 2923 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x73D4
+#define HIVE_ADDR_isp_ph 0x73F4
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x73D4
+#define HIVE_ADDR_sp_isp_ph 0x73F4
 #define HIVE_SIZE_sp_isp_ph 28
 
-/* function ia_css_ispctrl_sp_init_ds: 4243 */
+/* function ia_css_ispctrl_sp_init_ds: 4241 */
 
-/* function get_xmem_base_addr_raw: 45E4 */
+/* function get_xmem_base_addr_raw: 45E2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x58E8
+#define HIVE_ADDR_sp_all_cbs_param 0x58F4
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x58E8
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x58F4
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
-/* function pixelgen_tpg_config: F3B */
+/* function pixelgen_tpg_config: F3E */
 
-/* function ia_css_circbuf_create: 164E */
+/* function ia_css_circbuf_create: 164C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x58F8
+#define HIVE_ADDR_sem_for_sp_group 0x5904
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x58F8
+#define HIVE_ADDR_sp_sem_for_sp_group 0x5904
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
-/* function csi_rx_frontend_run: C2D */
+/* function csi_rx_frontend_run: C30 */
 
-/* function __ia_css_dmaproxy_sp_configure_channel_text: 3D66 */
+/* function __ia_css_dmaproxy_sp_configure_channel_text: 3D64 */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 66CD */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 66CB */
 
-/* function ia_css_isys_stream_open: 62F9 */
+/* function ia_css_isys_stream_open: 62F7 */
 
-/* function ia_css_sp_rawcopy_tag_frame: 5DDC */
+/* function ia_css_sp_rawcopy_tag_frame: 5DDA */
 
-/* function input_system_channel_configure: 11E9 */
+/* function input_system_channel_configure: 11EC */
 
-/* function isp_hmem_clear: B3E */
+/* function isp_hmem_clear: B41 */
 
-/* function ia_css_framebuf_sp_release_in_frame: 6710 */
+/* function ia_css_framebuf_sp_release_in_frame: 670E */
 
-/* function stream2mmio_config: E26 */
+/* function stream2mmio_config: E29 */
 
-/* function ia_css_ispctrl_sp_start_binary: 40C2 */
+/* function ia_css_ispctrl_sp_start_binary: 40C0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A04
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A24
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A04
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A24
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
-/* function ia_css_eventq_sp_recv: 3F4A */
+/* function ia_css_eventq_sp_recv: 3F48 */
 
-/* function csi_rx_frontend_config: C85 */
+/* function csi_rx_frontend_config: C88 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x370
+#define HIVE_ADDR_isp_pool 0x374
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x370
+#define HIVE_ADDR_sp_isp_pool 0x374
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 63FF */
+/* function ia_css_rmgr_sp_rel_gen: 63FD */
 
-/* function ia_css_tagger_sp_unblock_clients: 31AD */
+/* function ia_css_tagger_sp_unblock_clients: 31AB */
 
-/* function css_get_frame_processing_time_end: 28A4 */
+/* function css_get_frame_processing_time_end: 28A2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x388
+#define HIVE_ADDR_event_any_pending_mask 0x390
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x388
+#define HIVE_ADDR_sp_event_any_pending_mask 0x390
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
-/* function ia_css_pipeline_sp_get_pipe_io_status: 1A44 */
+/* function ia_css_pipeline_sp_get_pipe_io_status: 1A42 */
 
 /* function sh_css_decode_tag_descr: 352 */
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 678C */
+/* function qos_scheduler_update_stage_budget: 678A */
 
-/* function ia_css_spctrl_sp_uninit: 5F54 */
+/* function ia_css_spctrl_sp_uninit: 5F52 */
 
-/* function csi_rx_backend_run: C73 */
+/* function csi_rx_backend_run: C76 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A18
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A38
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A18
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A38
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
-/* function ia_css_tagger_buf_sp_lock_from_start: 3528 */
+/* function ia_css_tagger_buf_sp_lock_from_start: 3526 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x590C
+#define HIVE_ADDR_sem_for_isp_idle 0x5918
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x590C
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x5918
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
-/* function ia_css_dmaproxy_sp_write_byte_addr: 3C54 */
+/* function ia_css_dmaproxy_sp_write_byte_addr: 3C52 */
 
-/* function ia_css_dmaproxy_sp_init: 3BCB */
+/* function ia_css_dmaproxy_sp_init: 3BC9 */
 
-/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 3793 */
+/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 3791 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_VAMEM_BASE
@@ -1472,49 +1472,49 @@
 #define HIVE_ADDR_sp_ISP_VAMEM_BASE 0x14
 #define HIVE_SIZE_sp_ISP_VAMEM_BASE 12
 
-/* function input_system_channel_sync: 6C60 */
+/* function input_system_channel_sync: 6C5E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x73A0
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x73C0
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x73A0
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x73C0
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x6AA4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x6AC4
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x6AA4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x6AC4
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 57A0 */
+/* function ia_css_queue_item_load: 579E */
 
-/* function ia_css_spctrl_sp_get_state: 5F3F */
+/* function ia_css_spctrl_sp_get_state: 5F3D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
 #define HIVE_MEM_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_callout_sp_thread 0x5AF0
+#define HIVE_ADDR_callout_sp_thread 0x278
 #define HIVE_SIZE_callout_sp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_callout_sp_thread 0x5AF0
+#define HIVE_ADDR_sp_callout_sp_thread 0x278
 #define HIVE_SIZE_sp_callout_sp_thread 4
 
-/* function thread_fiber_sp_init: 1457 */
+/* function thread_fiber_sp_init: 1455 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_SP_PMEM_BASE
@@ -1531,50 +1531,50 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x3E30
+#define HIVE_ADDR_sp_isp_input_stream_format 0x3E3C
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x3E30
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x3E3C
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6AB4 */
+/* function __mod: 6AB2 */
 
-/* function ia_css_dmaproxy_sp_init_dmem_channel: 3CB5 */
+/* function ia_css_dmaproxy_sp_init_dmem_channel: 3CB3 */
 
-/* function ia_css_thread_sp_join: 1327 */
+/* function ia_css_thread_sp_join: 1325 */
 
-/* function ia_css_dmaproxy_sp_add_command: 717E */
+/* function ia_css_dmaproxy_sp_add_command: 717C */
 
-/* function ia_css_sp_metadata_thread_func: 5F38 */
+/* function ia_css_sp_metadata_thread_func: 5F36 */
 
-/* function __sp_event_proxy_func_critical: 6B82 */
+/* function __sp_event_proxy_func_critical: 6B80 */
 
-/* function ia_css_pipeline_sp_wait_for_isys_stream_N: 60C4 */
+/* function ia_css_pipeline_sp_wait_for_isys_stream_N: 60C2 */
 
-/* function ia_css_sp_metadata_wait: 5F31 */
+/* function ia_css_sp_metadata_wait: 5F2F */
 
-/* function ia_css_circbuf_peek_from_start: 1530 */
+/* function ia_css_circbuf_peek_from_start: 152E */
 
-/* function ia_css_event_sp_encode: 3FD5 */
+/* function ia_css_event_sp_encode: 3FD3 */
 
-/* function ia_css_thread_sp_run: 139A */
+/* function ia_css_thread_sp_run: 1398 */
 
-/* function sp_isys_copy_func: 5BD */
+/* function sp_isys_copy_func: 5C0 */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 5253 */
+/* function ia_css_sp_isp_param_init_isp_memories: 5251 */
 
-/* function register_isr: 8C6 */
+/* function register_isr: 8C9 */
 
 /* function irq_raise: C8 */
 
-/* function ia_css_dmaproxy_sp_mmu_invalidate: 3B5B */
+/* function ia_css_dmaproxy_sp_mmu_invalidate: 3B59 */
 
-/* function csi_rx_backend_disable: C3F */
+/* function csi_rx_backend_disable: C42 */
 
-/* function pipeline_sp_initialize_stage: 20A9 */
+/* function pipeline_sp_initialize_stage: 20A7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_N_CSI_RX_FE_CTRL_DLANES
@@ -1588,26 +1588,26 @@
 #define HIVE_ADDR_sp_N_CSI_RX_FE_CTRL_DLANES 0x1C4
 #define HIVE_SIZE_sp_N_CSI_RX_FE_CTRL_DLANES 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 705E */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 705C */
 
-/* function ia_css_ispctrl_sp_done_ds: 422A */
+/* function ia_css_ispctrl_sp_done_ds: 4228 */
 
-/* function csi_rx_backend_config: C96 */
+/* function csi_rx_backend_config: C99 */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 522E */
+/* function ia_css_sp_isp_param_get_mem_inits: 522C */
 
-/* function ia_css_parambuf_sp_init_buffer_queues: 1A11 */
+/* function ia_css_parambuf_sp_init_buffer_queues: 1A0F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x378
+#define HIVE_ADDR_vbuf_pfp_spref 0x37C
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x378
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x37C
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1625,212 +1625,214 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x6AEC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x6B0C
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x6AEC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x6B0C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 67EA */
+/* function qos_scheduler_init_stage_budget: 67E8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x6C04
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x6C24
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x6C04
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x6C24
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 4F20 */
+/* function ia_css_ispctrl_sp_init_isp_vars: 4F1E */
 
-/* function ia_css_isys_stream_start: 61D7 */
+/* function ia_css_isys_stream_start: 61D5 */
 
-/* function sp_warning: 8F9 */
+/* function sp_warning: 8FC */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 64F2 */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 64F0 */
 
-/* function ia_css_tagger_sp_tag_exp_id: 2A3F */
+/* function ia_css_tagger_sp_tag_exp_id: 2A3D */
 
-/* function ia_css_pipeline_sp_sfi_release_current_frame: 2726 */
+/* function ia_css_pipeline_sp_sfi_release_current_frame: 2724 */
 
-/* function ia_css_dmaproxy_sp_write: 3C6B */
+/* function ia_css_dmaproxy_sp_write: 3C69 */
 
-/* function ia_css_isys_stream_start_async: 62A0 */
+/* function ia_css_isys_stream_start_async: 629E */
 
-/* function ia_css_parambuf_sp_release_in_param: 1891 */
+/* function ia_css_parambuf_sp_release_in_param: 188F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x3E2C
+#define HIVE_ADDR_irq_sw_interrupt_token 0x3E38
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x3E2C
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x3E38
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x7054
+#define HIVE_ADDR_sp_isp_addresses 0x7074
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x7054
+#define HIVE_ADDR_sp_sp_isp_addresses 0x7074
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 6417 */
+/* function ia_css_rmgr_sp_acq_gen: 6415 */
 
-/* function input_system_input_port_open: 10F8 */
+/* function input_system_input_port_open: 10FB */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x73F0
+#define HIVE_ADDR_isps 0x7410
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x73F0
+#define HIVE_ADDR_sp_isps 0x7410
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x3E44
+#define HIVE_ADDR_host_sp_queues_initialized 0x3E50
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x3E44
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x3E50
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 566C */
+/* function ia_css_queue_uninit: 566A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x6D0C
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x6D2C
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x6D0C
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x6D2C
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
-/* function ia_css_bufq_sp_release_dynamic_buf: 37FF */
+/* function ia_css_bufq_sp_release_dynamic_buf: 37FD */
 
-/* function ia_css_dmaproxy_sp_set_height_exception: 3D78 */
+/* function ia_css_dmaproxy_sp_set_height_exception: 3D76 */
 
-/* function ia_css_dmaproxy_sp_init_vmem_channel: 3CE9 */
+/* function ia_css_dmaproxy_sp_init_vmem_channel: 3CE7 */
 
-/* function csi_rx_backend_stop: C62 */
+/* function csi_rx_backend_stop: C65 */
 
-/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 3C3D */
+/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 3C3B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x374
+#define HIVE_ADDR_vbuf_spref 0x378
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x374
+#define HIVE_ADDR_sp_vbuf_spref 0x378
 #define HIVE_SIZE_sp_vbuf_spref 4
 
-/* function ia_css_queue_enqueue: 55B6 */
+/* function ia_css_queue_enqueue: 55B4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x5BA8
+#define HIVE_ADDR_ia_css_flash_sp_request 0x5BC8
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x5BA8
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x5BC8
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
-/* function ia_css_dmaproxy_sp_vmem_write: 3C0E */
+/* function ia_css_dmaproxy_sp_vmem_write: 3C0C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x5AFC
+#define HIVE_ADDR_tagger_frames 0x5B1C
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x5AFC
+#define HIVE_ADDR_sp_tagger_frames 0x5B1C
 #define HIVE_SIZE_sp_tagger_frames 168
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x5920
+#define HIVE_ADDR_sem_for_reading_if 0x592C
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x5920
+#define HIVE_ADDR_sp_sem_for_reading_if 0x592C
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
-/* function sp_generate_interrupts: 978 */
+/* function sp_generate_interrupts: 97B */
 
-/* function ia_css_pipeline_sp_start: 1FAC */
+/* function ia_css_pipeline_sp_start: 1FAA */
 
-/* function csi_rx_backend_enable: C50 */
+/* function ia_css_thread_default_callout: 6CDD */
 
-/* function ia_css_sp_rawcopy_init: 5AD9 */
+/* function csi_rx_backend_enable: C53 */
 
-/* function input_system_input_port_configure: 114A */
+/* function ia_css_sp_rawcopy_init: 5AD7 */
 
-/* function tmr_clock_read: 167B */
+/* function input_system_input_port_configure: 114D */
+
+/* function tmr_clock_read: 1679 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x380
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x388
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x380
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x388
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C64
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C84
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C64
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C84
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
-/* function isys2401_dma_config_legacy: DEB */
+/* function isys2401_dma_config_legacy: DEE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ibuf_ctrl_master_ports
@@ -1844,45 +1846,45 @@
 #define HIVE_ADDR_sp_ibuf_ctrl_master_ports 0x208
 #define HIVE_SIZE_sp_ibuf_ctrl_master_ports 12
 
-/* function css_get_frame_processing_time_start: 28AC */
+/* function css_get_frame_processing_time_start: 28AA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x5934
+#define HIVE_ADDR_sp_all_cbs_frame 0x5940
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x5934
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x5940
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
-/* function ia_css_virtual_isys_sp_isr: 71BE */
+/* function ia_css_virtual_isys_sp_isr: 71BC */
 
-/* function thread_sp_queue_print: 13B7 */
+/* function thread_sp_queue_print: 13B5 */
 
-/* function sp_notify_eof: 924 */
+/* function sp_notify_eof: 927 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x5944
+#define HIVE_ADDR_sem_for_str2mem 0x5950
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x5944
+#define HIVE_ADDR_sp_sem_for_str2mem 0x5950
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
-/* function ia_css_tagger_buf_sp_is_marked_from_start: 3590 */
+/* function ia_css_tagger_buf_sp_is_marked_from_start: 358E */
 
-/* function ia_css_bufq_sp_acquire_dynamic_buf: 39B7 */
+/* function ia_css_bufq_sp_acquire_dynamic_buf: 39B5 */
 
-/* function ia_css_pipeline_sp_sfi_mode_is_enabled: 287A */
+/* function ia_css_pipeline_sp_sfi_mode_is_enabled: 2878 */
 
-/* function ia_css_circbuf_destroy: 1645 */
+/* function ia_css_circbuf_destroy: 1643 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_PMEM_BASE
@@ -1896,24 +1898,24 @@
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 51C1 */
+/* function ia_css_sp_isp_param_mem_load: 51BF */
 
-/* function ia_css_tagger_buf_sp_pop_from_start: 337C */
+/* function ia_css_tagger_buf_sp_pop_from_start: 337A */
 
-/* function __div: 6A6C */
+/* function __div: 6A6A */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 6511 */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 650F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x5BAC
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x5BCC
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x5BAC
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x5BCC
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
 /* function ia_css_thread_sem_sp_wait: 6DB1 */
@@ -1921,16 +1923,16 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x3E48
+#define HIVE_ADDR_sp_sleep_mode 0x3E54
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x3E48
+#define HIVE_ADDR_sp_sp_sleep_mode 0x3E54
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
-/* function ia_css_tagger_buf_sp_push: 348B */
+/* function ia_css_tagger_buf_sp_push: 3489 */
 
 /* function mmu_invalidate_cache: D3 */
 
@@ -1946,21 +1948,21 @@
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 568E */
+/* function ia_css_queue_remote_init: 568C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x57D8
+#define HIVE_ADDR_isp_stop_req 0x57E4
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x57D8
+#define HIVE_ADDR_sp_isp_stop_req 0x57E4
 #define HIVE_SIZE_sp_isp_stop_req 4
 
-/* function ia_css_pipeline_sp_sfi_request_next_frame: 273C */
+/* function ia_css_pipeline_sp_sfi_request_next_frame: 273A */
 
 
 #endif /* _sp_map_h_ */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
index c889853..46dd8ea 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
@@ -22,9 +22,9 @@
 
 #define _hrt_cell_load_program_sp(proc) _hrt_cell_load_program_embedded(proc, sp)
 
-/* function input_system_acquisition_stop: AE9 */
+/* function input_system_acquisition_stop: AEC */
 
-/* function longjmp: 6A5C */
+/* function longjmp: 6A5A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_MASK
@@ -38,106 +38,106 @@
 #define HIVE_ADDR_sp_HIVE_IF_SRST_MASK 0x1C8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_MASK 16
 
-/* function tmpmem_init_dmem: 676F */
+/* function tmpmem_init_dmem: 676D */
 
-/* function ia_css_isys_sp_token_map_receive_ack: 60B3 */
+/* function ia_css_isys_sp_token_map_receive_ack: 60B1 */
 
-/* function ia_css_dmaproxy_sp_set_addr_B: 3523 */
+/* function ia_css_dmaproxy_sp_set_addr_B: 3521 */
 
-/* function ia_css_pipe_data_init_tagger_resources: A60 */
+/* function ia_css_pipe_data_init_tagger_resources: A63 */
 
 /* function debug_buffer_set_ddr_addr: DD */
 
-/* function receiver_port_reg_load: ACD */
+/* function receiver_port_reg_load: AD0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x6340
+#define HIVE_ADDR_vbuf_mipi 0x6368
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x6340
+#define HIVE_ADDR_sp_vbuf_mipi 0x6368
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
-/* function ia_css_event_sp_decode: 3714 */
+/* function ia_css_event_sp_decode: 3712 */
 
-/* function ia_css_queue_get_size: 4AED */
+/* function ia_css_queue_get_size: 4AEB */
 
-/* function ia_css_queue_load: 5104 */
+/* function ia_css_queue_load: 5102 */
 
-/* function setjmp: 6A65 */
+/* function setjmp: 6A63 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46B0
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46BC
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46B0
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46BC
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 6FE6 */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 6FE4 */
 
-/* function ia_css_sp_rawcopy_func: 5329 */
+/* function ia_css_sp_rawcopy_func: 5327 */
 
-/* function ia_css_tagger_buf_sp_pop_marked: 2B9C */
+/* function ia_css_tagger_buf_sp_pop_marked: 2B9A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x5C28
+#define HIVE_ADDR_isp_stage 0x5C50
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x5C28
+#define HIVE_ADDR_sp_isp_stage 0x5C50
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x2F4
+#define HIVE_ADDR_vbuf_raw 0x2F8
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x2F4
+#define HIVE_ADDR_sp_vbuf_raw 0x2F8
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 5250 */
+/* function ia_css_sp_bin_copy_func: 524E */
 
-/* function ia_css_queue_item_store: 4E52 */
+/* function ia_css_queue_item_store: 4E50 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AC8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AEC
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AC8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AEC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4ADC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B00
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4ADC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B00
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 45D */
@@ -145,98 +145,98 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x6018
+#define HIVE_ADDR_sp_binary_group 0x6040
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x6018
+#define HIVE_ADDR_sp_sp_binary_group 0x6040
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x62D0
+#define HIVE_ADDR_sp_sw_state 0x62F8
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x62D0
+#define HIVE_ADDR_sp_sp_sw_state 0x62F8
 #define HIVE_SIZE_sp_sp_sw_state 4
 
-/* function ia_css_thread_sp_main: D66 */
+/* function ia_css_thread_sp_main: D64 */
 
-/* function ia_css_ispctrl_sp_init_internal_buffers: 3928 */
+/* function ia_css_ispctrl_sp_init_internal_buffers: 3926 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4B7C
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BA0
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4B7C
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BA0
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46C4
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46D0
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46C4
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46D0
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
-/* function ia_css_tagger_sp_propagate_frame: 2463 */
+/* function ia_css_tagger_sp_propagate_frame: 2461 */
 
-/* function input_system_reg_load: B22 */
+/* function input_system_reg_load: B25 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x634C
+#define HIVE_ADDR_vbuf_handles 0x6374
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x634C
+#define HIVE_ADDR_sp_vbuf_handles 0x6374
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 4FB8 */
+/* function ia_css_queue_store: 4FB6 */
 
-/* function ia_css_sp_flash_register: 2DD1 */
+/* function ia_css_sp_flash_register: 2DCF */
 
-/* function ia_css_sp_rawcopy_dummy_function: 5841 */
+/* function ia_css_sp_rawcopy_dummy_function: 583F */
 
-/* function ia_css_isys_sp_backend_create: 5D26 */
+/* function ia_css_isys_sp_backend_create: 5D24 */
 
-/* function ia_css_pipeline_sp_init: 1870 */
+/* function ia_css_pipeline_sp_init: 186E */
 
-/* function ia_css_tagger_sp_configure: 2353 */
+/* function ia_css_tagger_sp_configure: 2351 */
 
-/* function ia_css_ispctrl_sp_end_binary: 375D */
+/* function ia_css_ispctrl_sp_end_binary: 375B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4B88
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BAC
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4B88
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BAC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
-/* function receiver_port_reg_store: AD4 */
+/* function receiver_port_reg_store: AD7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_is_pending_mask
@@ -253,180 +253,180 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x46D8
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x46E4
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46D8
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46E4
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4B9C
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BC0
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4B9C
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BC0
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x4118
+#define HIVE_ADDR_host_sp_com 0x4124
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x4118
+#define HIVE_ADDR_sp_host_sp_com 0x4124
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 4C17 */
+/* function ia_css_queue_get_free_space: 4C15 */
 
-/* function exec_image_pipe: 669 */
+/* function exec_image_pipe: 66C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x62D4
+#define HIVE_ADDR_sp_init_dmem_data 0x62FC
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x62D4
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x62FC
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5B03 */
+/* function ia_css_sp_metadata_start: 5B01 */
 
-/* function ia_css_bufq_sp_init_buffer_queues: 2E40 */
+/* function ia_css_bufq_sp_init_buffer_queues: 2E3E */
 
-/* function ia_css_pipeline_sp_stop: 1853 */
+/* function ia_css_pipeline_sp_stop: 1851 */
 
-/* function ia_css_tagger_sp_connect_pipes: 283D */
+/* function ia_css_tagger_sp_connect_pipes: 283B */
 
-/* function sp_isys_copy_wait: 6B2 */
+/* function sp_isys_copy_wait: 6B5 */
 
 /* function is_isp_debug_buffer_full: 337 */
 
-/* function ia_css_dmaproxy_sp_configure_channel_from_info: 3493 */
+/* function ia_css_dmaproxy_sp_configure_channel_from_info: 3491 */
 
-/* function encode_and_post_timer_event: 9D5 */
+/* function encode_and_post_timer_event: 9D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x41F4
+#define HIVE_ADDR_sp_per_frame_data 0x4200
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x41F4
+#define HIVE_ADDR_sp_sp_per_frame_data 0x4200
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 64C3 */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 64C1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BA8
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BCC
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BA8
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BCC
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x41F8
+#define HIVE_ADDR_xmem_bin_addr 0x4204
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x41F8
+#define HIVE_ADDR_sp_xmem_bin_addr 0x4204
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
-/* function tmr_clock_init: 1406 */
+/* function tmr_clock_init: 1404 */
 
-/* function ia_css_pipeline_sp_run: 1427 */
+/* function ia_css_pipeline_sp_run: 1425 */
 
-/* function memcpy: 6B05 */
+/* function memcpy: 6B03 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x2FC
+#define HIVE_ADDR_GP_DEVICE_BASE 0x304
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x2FC
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x304
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_ready_queue
 #define HIVE_MEM_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x1E0
+#define HIVE_ADDR_ia_css_thread_sp_ready_queue 0x1E4
 #define HIVE_SIZE_ia_css_thread_sp_ready_queue 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_ready_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x1E0
+#define HIVE_ADDR_sp_ia_css_thread_sp_ready_queue 0x1E4
 #define HIVE_SIZE_sp_ia_css_thread_sp_ready_queue 12
 
-/* function input_system_reg_store: B29 */
+/* function input_system_reg_store: B2C */
 
-/* function ia_css_isys_sp_frontend_start: 5F3C */
+/* function ia_css_isys_sp_frontend_start: 5F3A */
 
-/* function ia_css_uds_sp_scale_params: 680E */
+/* function ia_css_uds_sp_scale_params: 680C */
 
-/* function ia_css_circbuf_increase_size: E4B */
+/* function ia_css_circbuf_increase_size: E49 */
 
-/* function __divu: 6A83 */
+/* function __divu: 6A81 */
 
-/* function ia_css_thread_sp_get_state: C8E */
+/* function ia_css_thread_sp_get_state: C8C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x46E8
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x46F4
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x46E8
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x46F4
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
-/* function thread_fiber_sp_main: E44 */
+/* function thread_fiber_sp_main: E42 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x482C
-#define HIVE_SIZE_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_isp_pipe_thread 0x4838
+#define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x482C
-#define HIVE_SIZE_sp_sp_isp_pipe_thread 340
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4838
+#define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
-/* function ia_css_parambuf_sp_handle_parameter_sets: 1295 */
+/* function ia_css_parambuf_sp_handle_parameter_sets: 1293 */
 
-/* function ia_css_spctrl_sp_set_state: 5B32 */
+/* function ia_css_spctrl_sp_set_state: 5B30 */
 
 /* function ia_css_thread_sem_sp_signal: 6D05 */
 
@@ -454,47 +454,47 @@
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_isr: 71D4 */
+/* function ia_css_isys_sp_isr: 71D2 */
 
-/* function ia_css_isys_sp_generate_exp_id: 62D4 */
+/* function ia_css_isys_sp_generate_exp_id: 62D2 */
 
-/* function ia_css_rmgr_sp_init: 63BE */
+/* function ia_css_rmgr_sp_init: 63BC */
 
-/* function ia_css_thread_sem_sp_init: 6DD6 */
+/* function ia_css_thread_sem_sp_init: 6DD4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x46FC
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x4708
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x46FC
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4708
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x308
+#define HIVE_ADDR_is_isp_requested 0x310
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x308
+#define HIVE_ADDR_sp_is_isp_requested 0x310
 #define HIVE_SIZE_sp_is_isp_requested 4
 
-/* function ia_css_dmaproxy_sp_execute: 33F9 */
+/* function ia_css_dmaproxy_sp_execute: 33F7 */
 
-/* function ia_css_queue_is_empty: 7133 */
+/* function ia_css_queue_is_empty: 7131 */
 
-/* function ia_css_pipeline_sp_has_stopped: 1849 */
+/* function ia_css_pipeline_sp_has_stopped: 1847 */
 
-/* function ia_css_circbuf_extract: F4F */
+/* function ia_css_circbuf_extract: F4D */
 
-/* function ia_css_tagger_buf_sp_is_locked_from_start: 2CB2 */
+/* function ia_css_tagger_buf_sp_is_locked_from_start: 2CB0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_sp_thread
@@ -508,13 +508,13 @@
 #define HIVE_ADDR_sp_current_sp_thread 0x1DC
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5B39 */
+/* function ia_css_spctrl_sp_get_spid: 5B37 */
 
-/* function ia_css_bufq_sp_reset_buffers: 2EC7 */
+/* function ia_css_bufq_sp_reset_buffers: 2EC5 */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 7014 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 7012 */
 
-/* function ia_css_rmgr_sp_uninit: 63B7 */
+/* function ia_css_rmgr_sp_uninit: 63B5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -528,138 +528,138 @@
 #define HIVE_ADDR_sp_sp_threads_stack 0x164
 #define HIVE_SIZE_sp_sp_threads_stack 28
 
-/* function ia_css_circbuf_peek: F31 */
+/* function ia_css_circbuf_peek: F2F */
 
-/* function ia_css_parambuf_sp_wait_for_in_param: 105E */
+/* function ia_css_parambuf_sp_wait_for_in_param: 105C */
 
-/* function ia_css_isys_sp_token_map_get_exp_id: 619C */
+/* function ia_css_isys_sp_token_map_get_exp_id: 619A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x4724
+#define HIVE_ADDR_sp_all_cb_elems_param 0x4730
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4724
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4730
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_pipeline_sp_curr_binary_id
 #define HIVE_MEM_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x1EC
+#define HIVE_ADDR_pipeline_sp_curr_binary_id 0x1F0
 #define HIVE_SIZE_pipeline_sp_curr_binary_id 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_pipeline_sp_curr_binary_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x1EC
+#define HIVE_ADDR_sp_pipeline_sp_curr_binary_id 0x1F0
 #define HIVE_SIZE_sp_pipeline_sp_curr_binary_id 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4734
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4740
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4734
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4740
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
-/* function sp_isys_copy_func_v2: 6AB */
+/* function sp_isys_copy_func_v2: 6AE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x473C
+#define HIVE_ADDR_sem_for_reading_cb_param 0x4748
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x473C
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4748
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 4BCB */
+/* function ia_css_queue_get_used_space: 4BC9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x4764
+#define HIVE_ADDR_sem_for_cont_capt_start 0x4770
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4764
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4770
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x6038
+#define HIVE_ADDR_tmp_heap 0x6060
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x6038
+#define HIVE_ADDR_sp_tmp_heap 0x6060
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 66C7 */
+/* function ia_css_rmgr_sp_get_num_vbuf: 66C5 */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 414C */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 414A */
 
-/* function ia_css_tagger_sp_lock_exp_id: 2120 */
+/* function ia_css_tagger_sp_lock_exp_id: 211E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BB4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BD8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BB4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BD8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 4C62 */
+/* function ia_css_queue_is_full: 4C60 */
 
 /* function debug_buffer_init_isp: E4 */
 
-/* function ia_css_isys_sp_frontend_uninit: 5EF6 */
+/* function ia_css_isys_sp_frontend_uninit: 5EF4 */
 
-/* function ia_css_tagger_sp_exp_id_is_locked: 2056 */
+/* function ia_css_tagger_sp_exp_id_is_locked: 2054 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x670C
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x6734
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x670C
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x6734
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 649E */
+/* function ia_css_rmgr_sp_refcount_dump: 649C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4BF0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C14
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4BF0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C14
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -674,65 +674,65 @@
 #define HIVE_ADDR_sp_sp_pipe_threads 0x150
 #define HIVE_SIZE_sp_sp_pipe_threads 20
 
-/* function sp_event_proxy_func: 6C0 */
+/* function sp_event_proxy_func: 6C3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C04
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C28
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C04
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C28
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6C7E */
+/* function ia_css_thread_sp_yield: 6C83 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x4778
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x4784
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4778
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4784
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C1C
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C40
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C1C
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C40
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
-/* function ia_css_thread_sp_fork: D1B */
+/* function ia_css_thread_sp_fork: D19 */
 
-/* function ia_css_tagger_sp_destroy: 2847 */
+/* function ia_css_tagger_sp_destroy: 2845 */
 
-/* function ia_css_dmaproxy_sp_vmem_read: 3399 */
+/* function ia_css_dmaproxy_sp_vmem_read: 3397 */
 
-/* function ia_css_ifmtr_sp_init: 6325 */
+/* function ia_css_ifmtr_sp_init: 6323 */
 
-/* function initialize_sp_group: 679 */
+/* function initialize_sp_group: 67C */
 
-/* function ia_css_tagger_buf_sp_peek: 2ABE */
+/* function ia_css_tagger_buf_sp_peek: 2ABC */
 
-/* function ia_css_thread_sp_init: D47 */
+/* function ia_css_thread_sp_init: D45 */
 
-/* function ia_css_isys_sp_reset_exp_id: 62CC */
+/* function ia_css_isys_sp_reset_exp_id: 62CA */
 
-/* function qos_scheduler_update_fps: 67FE */
+/* function qos_scheduler_update_fps: 67FC */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 4839 */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 4837 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -758,46 +758,46 @@
 #define HIVE_ADDR_sp_SP_DMEM_BASE 0x4
 #define HIVE_SIZE_sp_SP_DMEM_BASE 4
 
-/* function __ia_css_queue_is_empty_text: 4B28 */
+/* function __ia_css_queue_is_empty_text: 4B26 */
 
-/* function ia_css_dmaproxy_sp_read: 340F */
+/* function ia_css_dmaproxy_sp_read: 340D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x2C8
+#define HIVE_ADDR_raw_copy_line_count 0x2CC
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x2C8
+#define HIVE_ADDR_sp_raw_copy_line_count 0x2CC
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C10
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C34
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C10
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C34
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 4B41 */
+/* function ia_css_queue_peek: 4B3F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4ABC
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AE0
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4ABC
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AE0
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -815,26 +815,26 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x5F68
+#define HIVE_ADDR_isp_thread 0x5F90
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x5F68
+#define HIVE_ADDR_sp_isp_thread 0x5F90
 #define HIVE_SIZE_sp_isp_thread 4
 
-/* function encode_and_post_sp_event_non_blocking: A1D */
+/* function encode_and_post_sp_event_non_blocking: A20 */
 
-/* function ia_css_isys_sp_frontend_destroy: 5FCE */
+/* function ia_css_isys_sp_frontend_destroy: 5FCC */
 
 /* function is_ddr_debug_buffer_full: 2CC */
 
-/* function ia_css_isys_sp_frontend_stop: 5F0E */
+/* function ia_css_isys_sp_frontend_stop: 5F0C */
 
-/* function ia_css_isys_sp_token_map_init: 626A */
+/* function ia_css_isys_sp_token_map_init: 6268 */
 
-/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2B0E */
+/* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2B0C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_fiber
@@ -848,98 +848,98 @@
 #define HIVE_ADDR_sp_sp_threads_fiber 0x19C
 #define HIVE_SIZE_sp_sp_threads_fiber 28
 
-/* function encode_and_post_sp_event: 9A6 */
+/* function encode_and_post_sp_event: 9A9 */
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 6459 */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 6457 */
 
-/* function dmaproxy_sp_read_write: 70B2 */
+/* function dmaproxy_sp_read_write: 70B0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C20
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C44
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C20
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C44
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C1C
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C40
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C1C
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C40
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x317C
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3188
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x317C
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3188
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6DFE */
+/* function ia_css_dmaproxy_sp_process: 6DFC */
 
-/* function ia_css_tagger_buf_sp_mark_from_end: 2D96 */
+/* function ia_css_tagger_buf_sp_mark_from_end: 2D94 */
 
-/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5BDB */
+/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5BD9 */
 
-/* function ia_css_isys_sp_backend_pre_acquire_request: 5BF1 */
+/* function ia_css_isys_sp_backend_pre_acquire_request: 5BEF */
 
-/* function ia_css_ispctrl_sp_init_cs: 3858 */
+/* function ia_css_ispctrl_sp_init_cs: 3856 */
 
-/* function ia_css_spctrl_sp_init: 5B47 */
+/* function ia_css_spctrl_sp_init: 5B45 */
 
-/* function sp_event_proxy_init: 6D5 */
+/* function sp_event_proxy_init: 6D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4DFC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E20
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4DFC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E20
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x41FC
+#define HIVE_ADDR_sp_output 0x4208
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x41FC
+#define HIVE_ADDR_sp_sp_output 0x4208
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E24
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E48
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E24
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E48
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -966,52 +966,52 @@
 #define HIVE_ADDR_sp_INPUT_FORMATTER_BASE 0x4C
 #define HIVE_SIZE_sp_INPUT_FORMATTER_BASE 16
 
-/* function sp_dma_proxy_reset_channels: 367E */
+/* function sp_dma_proxy_reset_channels: 367C */
 
-/* function ia_css_isys_sp_backend_acquire: 5CFC */
+/* function ia_css_isys_sp_backend_acquire: 5CFA */
 
-/* function ia_css_tagger_sp_update_size: 2A8D */
+/* function ia_css_tagger_sp_update_size: 2A8B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5144
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5168
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5144
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5168
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
-/* function thread_fiber_sp_create: DB3 */
+/* function thread_fiber_sp_create: DB1 */
 
-/* function ia_css_dmaproxy_sp_set_increments: 3510 */
+/* function ia_css_dmaproxy_sp_set_increments: 350E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x4780
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x478C
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x4780
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x478C
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
-/* function receiver_reg_store: AE2 */
+/* function receiver_reg_store: AE5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x4794
+#define HIVE_ADDR_sem_for_writing_cb_param 0x47A0
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x4794
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47A0
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
 /* function sp_start_isp_entry: 453 */
@@ -1022,51 +1022,51 @@
 #endif
 #define HIVE_ADDR_sp_sp_start_isp_entry 0x453
 
-/* function ia_css_tagger_buf_sp_unmark_all: 2D1A */
+/* function ia_css_tagger_buf_sp_unmark_all: 2D18 */
 
-/* function ia_css_tagger_buf_sp_unmark_from_start: 2D5B */
+/* function ia_css_tagger_buf_sp_unmark_from_start: 2D59 */
 
-/* function ia_css_dmaproxy_sp_channel_acquire: 36AA */
+/* function ia_css_dmaproxy_sp_channel_acquire: 36A8 */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 66A3 */
+/* function ia_css_rmgr_sp_add_num_vbuf: 66A1 */
 
-/* function ia_css_isys_sp_token_map_create: 62B3 */
+/* function ia_css_isys_sp_token_map_create: 62B1 */
 
-/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3365 */
+/* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3363 */
 
-/* function ia_css_tagger_sp_acquire_buf_elem: 202E */
+/* function ia_css_tagger_sp_acquire_buf_elem: 202C */
 
-/* function ia_css_bufq_sp_is_dynamic_buffer: 3211 */
+/* function ia_css_bufq_sp_is_dynamic_buffer: 320F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x420C
+#define HIVE_ADDR_sp_group 0x4218
 #define HIVE_SIZE_sp_group 1184
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x420C
+#define HIVE_ADDR_sp_sp_group 0x4218
 #define HIVE_SIZE_sp_sp_group 1184
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x4980
-#define HIVE_SIZE_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_event_proxy_thread 0x49A0
+#define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x4980
-#define HIVE_SIZE_sp_sp_event_proxy_thread 68
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49A0
+#define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
-/* function ia_css_thread_sp_kill: CE1 */
+/* function ia_css_thread_sp_kill: CDF */
 
-/* function ia_css_tagger_sp_create: 2A3B */
+/* function ia_css_tagger_sp_create: 2A39 */
 
-/* function tmpmem_acquire_dmem: 6750 */
+/* function tmpmem_acquire_dmem: 674E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1080,41 +1080,41 @@
 #define HIVE_ADDR_sp_MMU_BASE 0x24
 #define HIVE_SIZE_sp_MMU_BASE 8
 
-/* function ia_css_dmaproxy_sp_channel_release: 3696 */
+/* function ia_css_dmaproxy_sp_channel_release: 3694 */
 
-/* function ia_css_dmaproxy_sp_is_idle: 3676 */
+/* function ia_css_dmaproxy_sp_is_idle: 3674 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x47A8
+#define HIVE_ADDR_sem_for_qos_start 0x47B4
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x47A8
+#define HIVE_ADDR_sp_sem_for_qos_start 0x47B4
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
-/* function isp_hmem_load: B60 */
+/* function isp_hmem_load: B63 */
 
-/* function ia_css_tagger_sp_release_buf_elem: 200A */
+/* function ia_css_tagger_sp_release_buf_elem: 2008 */
 
-/* function ia_css_eventq_sp_send: 36EC */
+/* function ia_css_eventq_sp_send: 36EA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_error_cnt
 #define HIVE_MEM_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x62F8
+#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6320
 #define HIVE_SIZE_ia_css_isys_sp_error_cnt 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x62F8
+#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6320
 #define HIVE_SIZE_sp_ia_css_isys_sp_error_cnt 16
 
-/* function ia_css_tagger_buf_sp_unlock_from_start: 2C4A */
+/* function ia_css_tagger_buf_sp_unlock_from_start: 2C48 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_debug_buffer_ddr_address
@@ -1128,37 +1128,37 @@
 #define HIVE_ADDR_sp_debug_buffer_ddr_address 0xBC
 #define HIVE_SIZE_sp_debug_buffer_ddr_address 4
 
-/* function sp_isys_copy_request: 6B9 */
+/* function sp_isys_copy_request: 6BC */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6533 */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6531 */
 
-/* function ia_css_thread_sp_set_priority: CD9 */
+/* function ia_css_thread_sp_set_priority: CD7 */
 
-/* function sizeof_hmem: C07 */
+/* function sizeof_hmem: C0A */
 
-/* function tmpmem_release_dmem: 673F */
+/* function tmpmem_release_dmem: 673D */
 
 /* function cnd_input_system_cfg: 392 */
 
-/* function __ia_css_sp_rawcopy_func_critical: 715D */
+/* function __ia_css_sp_rawcopy_func_critical: 715B */
 
-/* function __ia_css_dmaproxy_sp_process_text: 3309 */
+/* function __ia_css_dmaproxy_sp_process_text: 3307 */
 
-/* function ia_css_dmaproxy_sp_set_width_exception: 34FB */
+/* function ia_css_dmaproxy_sp_set_width_exception: 34F9 */
 
-/* function sp_event_assert: 856 */
+/* function sp_event_assert: 859 */
 
-/* function ia_css_flash_sp_init_internal_params: 2E35 */
+/* function ia_css_flash_sp_init_internal_params: 2E33 */
 
-/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B50 */
+/* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B4E */
 
-/* function __modu: 6AC9 */
+/* function __modu: 6AC7 */
 
-/* function ia_css_dmaproxy_sp_init_isp_vector: 336B */
+/* function ia_css_dmaproxy_sp_init_isp_vector: 3369 */
 
 /* function isp_vamem_store: 0 */
 
-/* function ia_css_tagger_sp_set_copy_pipe: 2A32 */
+/* function ia_css_tagger_sp_set_copy_pipe: 2A30 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GDC_BASE
@@ -1172,22 +1172,22 @@
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 4E2C */
+/* function ia_css_queue_local_init: 4E2A */
 
-/* function sp_event_proxy_callout_func: 6B96 */
+/* function sp_event_proxy_callout_func: 6B94 */
 
-/* function qos_scheduler_schedule_stage: 67AA */
+/* function qos_scheduler_schedule_stage: 67A8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A0C
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A30
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A0C
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A30
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1202,31 +1202,31 @@
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x180
 #define HIVE_SIZE_sp_sp_threads_stack_size 28
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 4132 */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 4130 */
 
-/* function __ia_css_isys_sp_isr_text: 5FF8 */
+/* function __ia_css_isys_sp_isr_text: 5FF6 */
 
-/* function ia_css_queue_dequeue: 4CAA */
+/* function ia_css_queue_dequeue: 4CA8 */
 
-/* function is_qos_standalone_mode: 6785 */
+/* function is_qos_standalone_mode: 6783 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 702B */
+/* function ia_css_dmaproxy_sp_configure_channel: 7029 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x4A10
+#define HIVE_ADDR_current_thread_fiber_sp 0x4A34
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A10
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A34
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
-/* function ia_css_circbuf_pop: FE3 */
+/* function ia_css_circbuf_pop: FE1 */
 
-/* function memset: 6B48 */
+/* function memset: 6B46 */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1242,125 +1242,125 @@
 #define HIVE_ADDR_sp_GPIO_BASE 0x3C
 #define HIVE_SIZE_sp_GPIO_BASE 4
 
-/* function ia_css_pipeline_acc_stage_enable: 1802 */
+/* function ia_css_pipeline_acc_stage_enable: 1800 */
 
-/* function ia_css_tagger_sp_unlock_exp_id: 207B */
+/* function ia_css_tagger_sp_unlock_exp_id: 2079 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x6308
+#define HIVE_ADDR_isp_ph 0x6330
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x6308
+#define HIVE_ADDR_sp_isp_ph 0x6330
 #define HIVE_SIZE_sp_isp_ph 28
 
-/* function ia_css_isys_sp_token_map_flush: 61F8 */
+/* function ia_css_isys_sp_token_map_flush: 61F6 */
 
-/* function ia_css_ispctrl_sp_init_ds: 39B7 */
+/* function ia_css_ispctrl_sp_init_ds: 39B5 */
 
-/* function get_xmem_base_addr_raw: 3D62 */
+/* function get_xmem_base_addr_raw: 3D60 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x47BC
+#define HIVE_ADDR_sp_all_cbs_param 0x47C8
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x47BC
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x47C8
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
-/* function ia_css_circbuf_create: 1031 */
+/* function ia_css_circbuf_create: 102F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x47CC
+#define HIVE_ADDR_sem_for_sp_group 0x47D8
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x47CC
+#define HIVE_ADDR_sp_sem_for_sp_group 0x47D8
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
-/* function __ia_css_dmaproxy_sp_configure_channel_text: 34DA */
+/* function __ia_css_dmaproxy_sp_configure_channel_text: 34D8 */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 66CE */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 66CC */
 
-/* function ia_css_sp_rawcopy_tag_frame: 5770 */
+/* function ia_css_sp_rawcopy_tag_frame: 576E */
 
-/* function isp_hmem_clear: B30 */
+/* function isp_hmem_clear: B33 */
 
-/* function ia_css_framebuf_sp_release_in_frame: 6711 */
+/* function ia_css_framebuf_sp_release_in_frame: 670F */
 
-/* function ia_css_isys_sp_backend_snd_acquire_request: 5C4E */
+/* function ia_css_isys_sp_backend_snd_acquire_request: 5C4C */
 
-/* function ia_css_isys_sp_token_map_is_full: 607F */
+/* function ia_css_isys_sp_token_map_is_full: 607D */
 
-/* function input_system_acquisition_run: B04 */
+/* function input_system_acquisition_run: B07 */
 
-/* function ia_css_ispctrl_sp_start_binary: 3836 */
+/* function ia_css_ispctrl_sp_start_binary: 3834 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x591C
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5940
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x591C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5940
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
-/* function ia_css_eventq_sp_recv: 36BE */
+/* function ia_css_eventq_sp_recv: 36BC */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x2E8
+#define HIVE_ADDR_isp_pool 0x2EC
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x2E8
+#define HIVE_ADDR_sp_isp_pool 0x2EC
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 6400 */
+/* function ia_css_rmgr_sp_rel_gen: 63FE */
 
-/* function ia_css_tagger_sp_unblock_clients: 2903 */
+/* function ia_css_tagger_sp_unblock_clients: 2901 */
 
-/* function css_get_frame_processing_time_end: 1FFA */
+/* function css_get_frame_processing_time_end: 1FF8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x300
+#define HIVE_ADDR_event_any_pending_mask 0x308
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x300
+#define HIVE_ADDR_sp_event_any_pending_mask 0x308
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
-/* function ia_css_isys_sp_backend_push: 5C05 */
+/* function ia_css_isys_sp_backend_push: 5C03 */
 
 /* function sh_css_decode_tag_descr: 352 */
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 678D */
+/* function qos_scheduler_update_stage_budget: 678B */
 
-/* function ia_css_spctrl_sp_uninit: 5B40 */
+/* function ia_css_spctrl_sp_uninit: 5B3E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SWITCH_CODE
@@ -1377,34 +1377,34 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5930
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5954
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5930
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5954
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
-/* function ia_css_tagger_buf_sp_lock_from_start: 2C7E */
+/* function ia_css_tagger_buf_sp_lock_from_start: 2C7C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x47E0
+#define HIVE_ADDR_sem_for_isp_idle 0x47EC
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x47E0
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x47EC
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
-/* function ia_css_dmaproxy_sp_write_byte_addr: 33C8 */
+/* function ia_css_dmaproxy_sp_write_byte_addr: 33C6 */
 
-/* function ia_css_dmaproxy_sp_init: 333F */
+/* function ia_css_dmaproxy_sp_init: 333D */
 
-/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 2F07 */
+/* function ia_css_bufq_sp_release_dynamic_buf_clock_tick: 2F05 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_VAMEM_BASE
@@ -1421,46 +1421,46 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62B8
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62E0
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62B8
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62E0
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59BC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59E0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59BC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59E0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 4F1E */
+/* function ia_css_queue_item_load: 4F1C */
 
-/* function ia_css_spctrl_sp_get_state: 5B2B */
+/* function ia_css_spctrl_sp_get_state: 5B29 */
 
-/* function ia_css_isys_sp_token_map_uninit: 6215 */
+/* function ia_css_isys_sp_token_map_uninit: 6213 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
 #define HIVE_MEM_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_callout_sp_thread 0x4A08
+#define HIVE_ADDR_callout_sp_thread 0x1E0
 #define HIVE_SIZE_callout_sp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_callout_sp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_callout_sp_thread 0x4A08
+#define HIVE_ADDR_sp_callout_sp_thread 0x1E0
 #define HIVE_SIZE_sp_callout_sp_thread 4
 
-/* function thread_fiber_sp_init: E3A */
+/* function thread_fiber_sp_init: E38 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_SP_PMEM_BASE
@@ -1474,53 +1474,53 @@
 #define HIVE_ADDR_sp_SP_PMEM_BASE 0x0
 #define HIVE_SIZE_sp_SP_PMEM_BASE 4
 
-/* function ia_css_isys_sp_token_map_snd_acquire_req: 6185 */
+/* function ia_css_isys_sp_token_map_snd_acquire_req: 6183 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x40FC
+#define HIVE_ADDR_sp_isp_input_stream_format 0x4108
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x40FC
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4108
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6AB5 */
+/* function __mod: 6AB3 */
 
-/* function ia_css_dmaproxy_sp_init_dmem_channel: 3429 */
+/* function ia_css_dmaproxy_sp_init_dmem_channel: 3427 */
 
-/* function ia_css_thread_sp_join: D0A */
+/* function ia_css_thread_sp_join: D08 */
 
-/* function ia_css_dmaproxy_sp_add_command: 711D */
+/* function ia_css_dmaproxy_sp_add_command: 711B */
 
-/* function ia_css_sp_metadata_thread_func: 59DF */
+/* function ia_css_sp_metadata_thread_func: 59DD */
 
-/* function __sp_event_proxy_func_critical: 6B83 */
+/* function __sp_event_proxy_func_critical: 6B81 */
 
-/* function ia_css_sp_metadata_wait: 5AF2 */
+/* function ia_css_sp_metadata_wait: 5AF0 */
 
-/* function ia_css_circbuf_peek_from_start: F13 */
+/* function ia_css_circbuf_peek_from_start: F11 */
 
-/* function ia_css_event_sp_encode: 3749 */
+/* function ia_css_event_sp_encode: 3747 */
 
-/* function ia_css_thread_sp_run: D7D */
+/* function ia_css_thread_sp_run: D7B */
 
-/* function sp_isys_copy_func: 69B */
+/* function sp_isys_copy_func: 69E */
 
-/* function ia_css_isys_sp_backend_flush: 5C6E */
+/* function ia_css_isys_sp_backend_flush: 5C6C */
 
-/* function ia_css_isys_sp_backend_frame_exists: 5B8A */
+/* function ia_css_isys_sp_backend_frame_exists: 5B88 */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 49D1 */
+/* function ia_css_sp_isp_param_init_isp_memories: 49CF */
 
-/* function register_isr: 84E */
+/* function register_isr: 851 */
 
 /* function irq_raise: C8 */
 
-/* function ia_css_dmaproxy_sp_mmu_invalidate: 32CF */
+/* function ia_css_dmaproxy_sp_mmu_invalidate: 32CD */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_ADDRESS
@@ -1534,41 +1534,41 @@
 #define HIVE_ADDR_sp_HIVE_IF_SRST_ADDRESS 0x1B8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_ADDRESS 16
 
-/* function pipeline_sp_initialize_stage: 1948 */
+/* function pipeline_sp_initialize_stage: 1946 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_frontend_states
 #define HIVE_MEM_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x62EC
+#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x6314
 #define HIVE_SIZE_ia_css_isys_sp_frontend_states 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x62EC
+#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x6314
 #define HIVE_SIZE_sp_ia_css_isys_sp_frontend_states 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6FFD */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6FFB */
 
-/* function ia_css_ispctrl_sp_done_ds: 399E */
+/* function ia_css_ispctrl_sp_done_ds: 399C */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 49AC */
+/* function ia_css_sp_isp_param_get_mem_inits: 49AA */
 
-/* function ia_css_parambuf_sp_init_buffer_queues: 13DB */
+/* function ia_css_parambuf_sp_init_buffer_queues: 13D9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x2F0
+#define HIVE_ADDR_vbuf_pfp_spref 0x2F4
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x2F0
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x2F4
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
-/* function input_system_cfg: AC6 */
+/* function input_system_cfg: AC9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_HMEM_BASE
@@ -1585,258 +1585,260 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A04
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A28
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A04
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A28
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 67EB */
+/* function qos_scheduler_init_stage_budget: 67E9 */
 
-/* function ia_css_isys_sp_backend_release: 5CE3 */
+/* function ia_css_isys_sp_backend_release: 5CE1 */
 
-/* function ia_css_isys_sp_backend_destroy: 5D0D */
+/* function ia_css_isys_sp_backend_destroy: 5D0B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B1C
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B40
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B1C
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B40
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 6149 */
+/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 6147 */
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 469E */
+/* function ia_css_ispctrl_sp_init_isp_vars: 469C */
 
-/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5D5F */
+/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5D5D */
 
-/* function sp_warning: 881 */
+/* function sp_warning: 884 */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 64F3 */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 64F1 */
 
-/* function ia_css_tagger_sp_tag_exp_id: 2195 */
+/* function ia_css_tagger_sp_tag_exp_id: 2193 */
 
-/* function ia_css_dmaproxy_sp_write: 33DF */
+/* function ia_css_dmaproxy_sp_write: 33DD */
 
-/* function ia_css_parambuf_sp_release_in_param: 125B */
+/* function ia_css_parambuf_sp_release_in_param: 1259 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x40F8
+#define HIVE_ADDR_irq_sw_interrupt_token 0x4104
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x40F8
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x4104
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x5F6C
+#define HIVE_ADDR_sp_isp_addresses 0x5F94
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x5F6C
+#define HIVE_ADDR_sp_sp_isp_addresses 0x5F94
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 6418 */
+/* function ia_css_rmgr_sp_acq_gen: 6416 */
 
-/* function receiver_reg_load: ADB */
+/* function receiver_reg_load: ADE */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x6324
+#define HIVE_ADDR_isps 0x634C
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x6324
+#define HIVE_ADDR_sp_isps 0x634C
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x4110
+#define HIVE_ADDR_host_sp_queues_initialized 0x411C
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x4110
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x411C
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 4DEA */
+/* function ia_css_queue_uninit: 4DE8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C24
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C48
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C24
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C48
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
-/* function ia_css_bufq_sp_release_dynamic_buf: 2F73 */
+/* function ia_css_bufq_sp_release_dynamic_buf: 2F71 */
 
-/* function ia_css_dmaproxy_sp_set_height_exception: 34EC */
+/* function ia_css_dmaproxy_sp_set_height_exception: 34EA */
 
-/* function ia_css_dmaproxy_sp_init_vmem_channel: 345D */
+/* function ia_css_dmaproxy_sp_init_vmem_channel: 345B */
 
-/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 33B1 */
+/* function ia_css_dmaproxy_sp_write_byte_addr_mmio: 33AF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x2EC
+#define HIVE_ADDR_vbuf_spref 0x2F0
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x2EC
+#define HIVE_ADDR_sp_vbuf_spref 0x2F0
 #define HIVE_SIZE_sp_vbuf_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_metadata_thread
 #define HIVE_MEM_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_metadata_thread 0x49C4
-#define HIVE_SIZE_sp_metadata_thread 68
+#define HIVE_ADDR_sp_metadata_thread 0x49E8
+#define HIVE_SIZE_sp_metadata_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_metadata_thread 0x49C4
-#define HIVE_SIZE_sp_sp_metadata_thread 68
+#define HIVE_ADDR_sp_sp_metadata_thread 0x49E8
+#define HIVE_SIZE_sp_sp_metadata_thread 72
 
-/* function ia_css_queue_enqueue: 4D34 */
+/* function ia_css_queue_enqueue: 4D32 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x4AC0
+#define HIVE_ADDR_ia_css_flash_sp_request 0x4AE4
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AC0
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AE4
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
-/* function ia_css_dmaproxy_sp_vmem_write: 3382 */
+/* function ia_css_dmaproxy_sp_vmem_write: 3380 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x4A14
+#define HIVE_ADDR_tagger_frames 0x4A38
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x4A14
+#define HIVE_ADDR_sp_tagger_frames 0x4A38
 #define HIVE_SIZE_sp_tagger_frames 168
 
-/* function ia_css_isys_sp_token_map_snd_capture_req: 61A7 */
+/* function ia_css_isys_sp_token_map_snd_capture_req: 61A5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x47F4
+#define HIVE_ADDR_sem_for_reading_if 0x4800
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x47F4
+#define HIVE_ADDR_sp_sem_for_reading_if 0x4800
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
-/* function sp_generate_interrupts: 900 */
+/* function sp_generate_interrupts: 903 */
 
-/* function ia_css_pipeline_sp_start: 185B */
+/* function ia_css_pipeline_sp_start: 1859 */
 
-/* function ia_css_sp_rawcopy_init: 5311 */
+/* function ia_css_thread_default_callout: 6C7C */
 
-/* function tmr_clock_read: 13FC */
+/* function ia_css_sp_rawcopy_init: 530F */
+
+/* function tmr_clock_read: 13FA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x2F8
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x300
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x2F8
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x300
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
-/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5E0E */
+/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5E0C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5B7C
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BA0
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5B7C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BA0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
-/* function css_get_frame_processing_time_start: 2002 */
+/* function css_get_frame_processing_time_start: 2000 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x4808
+#define HIVE_ADDR_sp_all_cbs_frame 0x4814
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4808
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4814
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
-/* function thread_sp_queue_print: D9A */
+/* function thread_sp_queue_print: D98 */
 
-/* function sp_notify_eof: 8AC */
+/* function sp_notify_eof: 8AF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x4818
+#define HIVE_ADDR_sem_for_str2mem 0x4824
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x4818
+#define HIVE_ADDR_sp_sem_for_str2mem 0x4824
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
-/* function ia_css_tagger_buf_sp_is_marked_from_start: 2CE6 */
+/* function ia_css_tagger_buf_sp_is_marked_from_start: 2CE4 */
 
-/* function ia_css_bufq_sp_acquire_dynamic_buf: 312B */
+/* function ia_css_bufq_sp_acquire_dynamic_buf: 3129 */
 
-/* function ia_css_circbuf_destroy: 1028 */
+/* function ia_css_circbuf_destroy: 1026 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_PMEM_BASE
@@ -1850,26 +1852,26 @@
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 493F */
+/* function ia_css_sp_isp_param_mem_load: 493D */
 
-/* function ia_css_tagger_buf_sp_pop_from_start: 2AD2 */
+/* function ia_css_tagger_buf_sp_pop_from_start: 2AD0 */
 
-/* function __div: 6A6D */
+/* function __div: 6A6B */
 
-/* function ia_css_isys_sp_frontend_create: 5FDF */
+/* function ia_css_isys_sp_frontend_create: 5FDD */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 6512 */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 6510 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AC4
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AE8
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AC4
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AE8
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
 /* function ia_css_thread_sem_sp_wait: 6D50 */
@@ -1877,16 +1879,16 @@
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x4114
+#define HIVE_ADDR_sp_sleep_mode 0x4120
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x4114
+#define HIVE_ADDR_sp_sp_sleep_mode 0x4120
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
-/* function ia_css_tagger_buf_sp_push: 2BE1 */
+/* function ia_css_tagger_buf_sp_push: 2BDF */
 
 /* function mmu_invalidate_cache: D3 */
 
@@ -1902,18 +1904,18 @@
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 4E0C */
+/* function ia_css_queue_remote_init: 4E0A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x46AC
+#define HIVE_ADDR_isp_stop_req 0x46B8
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x46AC
+#define HIVE_ADDR_sp_isp_stop_req 0x46B8
 #define HIVE_SIZE_sp_isp_stop_req 4
 
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
index cbad49c..cca545e 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
@@ -35,7 +35,7 @@ The version string has four dot-separated numbers, read left to right:
 
 */
 
-#define CSS_API_VERSION_STRING	"2.1.20.4"
+#define CSS_API_VERSION_STRING	"2.1.20.5"
 
 /*
 Change log
@@ -415,6 +415,12 @@ v2.1.20.4 (53 changes parallel), add input feeder calculations getter
 v2.1.20.4 (3 changes parallel), Enable runtime updating mapped args for QoS extension pipe
 - added ia_css_pipe_update_qos_ext_mapped_arg()
 
+v2.1.20.5, Frame format override
+- Added a function call to the pipe interface for overriding
+- the frame format as set in the pipe.
+- This is an optional interface that can be used under
+- some strict conditions.
+
 */
 
 #endif /*__CSS_API_VERSION_H*/
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/hive_isp_css_include/memory_realloc.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/hive_isp_css_include/memory_realloc.h
new file mode 100644
index 0000000..9b06acc
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/hive_isp_css_include/memory_realloc.h
@@ -0,0 +1,39 @@
+/*
+ * Support for Intel Camera Imaging ISP subsystem.
+ * Copyright (c) 2010 - 2015, Intel Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#ifndef __MEMORY_REALLOC_H_INCLUDED__
+#define __MEMORY_REALLOC_H_INCLUDED__
+
+/*!
+ * \brief
+ * Define the internal reallocation of private css memory
+ *
+ */
+
+#include <type_support.h>
+/*
+ * User provided file that defines the (sub)system address types:
+ *	- hrt_vaddress	a type that can hold the (sub)system virtual address range
+ */
+#include "system_types.h"
+#include "ia_css_err.h"
+
+bool reallocate_buffer(
+	hrt_vaddress *curr_buf,
+	size_t *curr_size,
+	size_t needed_size,
+	bool force,
+	enum ia_css_err *err);
+
+#endif /*__MEMORY_REALLOC_H_INCLUDED__*/
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
index eb30111..7f39ad4 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
index 72385e5..0c6ac36 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe_public.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe_public.h
index 2aecfcc..ccd33a3 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe_public.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe_public.h
@@ -556,4 +556,28 @@ ia_css_pipe_set_bci_scaler_lut( struct ia_css_pipe *pipe,
  */
 bool ia_css_pipe_has_dvs_stats(struct ia_css_pipe_info *pipe_info);
 
+/** @brief Override the frameformat set on the output pins.
+ * @param[in]  pipe        Pipe handle.
+ * @param[in]  output_pin  Pin index to set the format on
+ *                         0 - main output pin
+ *                         1 - display output pin
+ * @param[in]  format      Format to set
+ *
+ * @return
+ * IA_CSS_SUCCESS		: Success
+ * IA_CSS_ERR_INVALID_ARGUMENTS	: Invalid Parameters
+ * IA_CSS_ERR_INTERNAL_ERROR	: Pipe misses binary info
+ *
+ * Note:
+ * 1) This is an optional function to override the formats set in the pipe.
+ * 2) Only overriding with IA_CSS_FRAME_FORMAT_NV12_TILEY is currently allowed.
+ * 3) This function is only to be used on pipes that use the output system.
+ * 4) If this function is used, it MUST be called after ia_css_pipe_create.
+ * 5) If this function is used, this function MUST be called before ia_css_stream_start.
+ */
+enum ia_css_err
+ia_css_pipe_override_frame_format(struct ia_css_pipe *pipe,
+				int output_pin,
+				enum ia_css_frame_format format);
+
 #endif /* __IA_CSS_PIPE_PUBLIC_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
index cd20f6a..1714b50 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
index 9bb958c..95a9dd3 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
@@ -23,7 +23,7 @@
 #define __IA_CSS_VERSION_DATA_H
 
 
-#define CSS_VERSION_STRING "REL:20150703_27.5_0942; API:2.1.20.4; GIT:irci_20150702_2026__09756f#09756f6307d5c5fbdfdeca92f0237b598c80dfd5; SDK:; USER:viedifw; "
+#define CSS_VERSION_STRING "REL:20150711_28.6_0644; API:2.1.20.5; GIT:scci_20150709_1800_#bc45558ef177470ac522d82ef3124d61b1422f1f; SDK:; USER:viedifw; "
 
 
 #endif
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
index 2a2360d..2135673 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
index dda64a8..b33ff06 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
index 8091ea8..fbeb271 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
index f8cb44c..10db63f 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_master_20150703_0510 */
+/* Release Version: irci_master_20150711_0200 */
 /*
  * Support for Intel Camera Imaging ISP subsystem.
  * Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/memory_realloc.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/memory_realloc.c
new file mode 100644
index 0000000..5d6240a
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/memory_realloc.c
@@ -0,0 +1,83 @@
+/*
+ * Support for Intel Camera Imaging ISP subsystem.
+ * Copyright (c) 2010 - 2015, Intel Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "memory_realloc.h"
+#include "ia_css_debug.h"
+#include "ia_css_refcount.h"
+#include "memory_access.h"
+
+static bool realloc_isp_css_mm_buf(
+	hrt_vaddress *curr_buf,
+	size_t *curr_size,
+	size_t needed_size,
+	bool force,
+	enum ia_css_err *err,
+	uint16_t mmgr_attribute);
+
+
+bool reallocate_buffer(
+	hrt_vaddress *curr_buf,
+	size_t *curr_size,
+	size_t needed_size,
+	bool force,
+	enum ia_css_err *err)
+{
+	bool ret;
+	uint16_t	mmgr_attribute = MMGR_ATTRIBUTE_DEFAULT;
+
+	IA_CSS_ENTER_PRIVATE("void");
+
+	ret = realloc_isp_css_mm_buf(curr_buf,
+		curr_size, needed_size, force, err, mmgr_attribute);
+
+	IA_CSS_LEAVE_PRIVATE("ret=%d", ret);
+	return ret;
+}
+
+static bool realloc_isp_css_mm_buf(
+	hrt_vaddress *curr_buf,
+	size_t *curr_size,
+	size_t needed_size,
+	bool force,
+	enum ia_css_err *err,
+	uint16_t mmgr_attribute)
+{
+	int32_t id;
+
+	*err = IA_CSS_SUCCESS;
+	/* Possible optimization: add a function sh_css_isp_css_mm_realloc()
+	 * and implement on top of hmm. */
+
+	IA_CSS_ENTER_PRIVATE("void");
+
+	if (ia_css_refcount_is_single(*curr_buf) && !force && *curr_size >= needed_size) {
+		IA_CSS_LEAVE_PRIVATE("false");
+		return false;
+	}
+
+	id = IA_CSS_REFCOUNT_PARAM_BUFFER;
+	ia_css_refcount_decrement(id, *curr_buf);
+	*curr_buf = ia_css_refcount_increment(id, mmgr_alloc_attr(needed_size,
+							mmgr_attribute));
+
+	if (!*curr_buf) {
+		*err = IA_CSS_ERR_CANNOT_ALLOCATE_MEMORY;
+		*curr_size = 0;
+	} else {
+		*curr_size = needed_size;
+	}
+	IA_CSS_LEAVE_PRIVATE("true");
+	return true;
+}
+
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
index 6260ab0..8024ee4 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
@@ -137,9 +137,13 @@ enum ia_css_err ia_css_frame_allocate(struct ia_css_frame **frame,
 	err = frame_allocate_with_data(frame, width, height, format,
 				       padded_width, raw_bit_depth, false);
 
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
+	if ((*frame != NULL) && err == IA_CSS_SUCCESS)
+		ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
+		      "ia_css_frame_allocate() leave: frame=%p, data(DDR address)=0x%x\n", *frame, (*frame)->data);
+	else
+		ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
 		      "ia_css_frame_allocate() leave: frame=%p, data(DDR address)=0x%x\n",
-		      frame ? *frame : (void *)-1, frame ? (*frame)->data : (unsigned int)-1);
+		      (void *)-1, (unsigned int)-1);
 
 	return err;
 }
@@ -171,7 +175,7 @@ enum ia_css_err ia_css_frame_map(struct ia_css_frame **frame,
 
 	if (err != IA_CSS_SUCCESS) {
 		sh_css_free(me);
-		return err;
+		me = NULL;
 	}
 
 	*frame = me;
@@ -209,10 +213,12 @@ enum ia_css_err ia_css_frame_create_from_info(struct ia_css_frame **frame,
 
 	err = ia_css_frame_init_planes(me);
 
-	if (err == IA_CSS_SUCCESS)
-		*frame = me;
-	else
+	if (err != IA_CSS_SUCCESS) {
 		sh_css_free(me);
+		me = NULL;
+	}
+
+	*frame = me;
 
 	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_frame_create_from_info() leave:\n");
 
@@ -528,7 +534,7 @@ enum ia_css_err ia_css_frame_allocate_with_buffer_size(
 
 	if (err != IA_CSS_SUCCESS) {
 		sh_css_free(me);
-		return err;
+		me = NULL;
 	}
 
 	*frame = me;
@@ -810,7 +816,7 @@ static enum ia_css_err frame_allocate_with_data(struct ia_css_frame **frame,
 
 	if (err != IA_CSS_SUCCESS) {
 		sh_css_free(me);
-		return err;
+		me = NULL;
 	}
 
 	*frame = me;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/interface/ia_css_spctrl.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/interface/ia_css_spctrl.h
index 71ee22f..f1ef1bc 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/interface/ia_css_spctrl.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/interface/ia_css_spctrl.h
@@ -43,6 +43,9 @@ hrt_vaddress get_sp_code_addr(sp_ID_t  sp_id);
 enum ia_css_err ia_css_spctrl_load_fw(sp_ID_t sp_id,
 			ia_css_spctrl_cfg *spctrl_cfg);
 
+/*! Setup registers for reloading FW */
+void sh_css_spctrl_reload_fw(sp_ID_t sp_id);
+
 /*!  Unload/release any memory allocated to hold the firmware
 */
 enum ia_css_err ia_css_spctrl_unload_fw(sp_ID_t sp_id);
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/src/spctrl.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/src/spctrl.c
index 9ffba92..22604e0 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/src/spctrl.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/spctrl/src/spctrl.c
@@ -124,6 +124,34 @@ enum ia_css_err ia_css_spctrl_load_fw(sp_ID_t sp_id,
 	return IA_CSS_SUCCESS;
 }
 
+/* reload pre-loaded FW */
+void sh_css_spctrl_reload_fw(sp_ID_t sp_id)
+{
+#ifdef HRT_CSIM
+	/* Secondary SP is named as SP2 in SDK, however we are using secondary
+	SP as SP1 in the HSS and secondary SP Firmware */
+	if (sp_id == SP0_ID) {
+		hrt_cell_set_icache_base_address(SP, spctrl_cofig_info[sp_id].code_addr);
+		hrt_cell_invalidate_icache(SP);
+		hrt_cell_load_program(SP, spctrl_cofig_info[sp_id].program_name);
+	}
+#if defined(HAS_SEC_SP)
+	else {
+		hrt_cell_set_icache_base_address(SP2, spctrl_cofig_info[sp_id].code_addr);
+		hrt_cell_invalidate_icache(SP2);
+		hrt_cell_load_program(SP2, spctrl_cofig_info[sp_id].program_name);
+	}
+#endif /* HAS_SEC_SP */
+#else
+	/* now we program the base address into the icache and
+	* invalidate the cache.
+	*/
+	sp_ctrl_store(sp_id, SP_ICACHE_ADDR_REG, (hrt_data)spctrl_cofig_info[sp_id].code_addr);
+	sp_ctrl_setbit(sp_id, SP_ICACHE_INV_REG, SP_ICACHE_INV_BIT);
+#endif
+	spctrl_loaded[sp_id] = true;
+}
+
 hrt_vaddress get_sp_code_addr(sp_ID_t  sp_id)
 {
 	return spctrl_cofig_info[sp_id].code_addr;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
index d0c7878..535949b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
@@ -12,7 +12,6 @@
  * more details.
  */
 
-
 /*! \file */
 #include "ia_css.h"
 #include "sh_css_hrt.h"		/* only for file 2 MIPI */
@@ -150,30 +149,16 @@ enum ia_sh_css_modes {
 	sh_css_mode_resume
 };
 
-/* a stream seed, to save and restore the stream data.
-   the stream seed contains all the data required to "grow" the seed again after it was closed.
-*/
-struct sh_css_stream_seed {
-	struct ia_css_stream		**orig_stream;                /* pointer to restore the original handle */
-	struct ia_css_stream		*stream;                      /* handle, used as ID too.*/
-	struct ia_css_stream_config	stream_config;				/* stream config struct */
-	int				num_pipes;
-	struct ia_css_pipe		*pipes[IA_CSS_PIPE_ID_NUM];			/* pipe handles */
-	struct ia_css_pipe		**orig_pipes[IA_CSS_PIPE_ID_NUM];	/* pointer to restore original handle */
-	struct ia_css_pipe_config	pipe_config[IA_CSS_PIPE_ID_NUM];	/* pipe config structs */
-};
-
 #define MAX_ACTIVE_STREAMS	5
 /* A global struct for save/restore to hold all the data that should sustain power-down:
    MMU base, IRQ type, env for routines, binary loaded FW and the stream seeds.
 */
 struct sh_css_save {
-	enum ia_sh_css_modes		mode;
-	uint32_t		       mmu_base;				/* the last mmu_base */
-	enum ia_css_irq_type           irq_type;
-	struct sh_css_stream_seed      stream_seeds[MAX_ACTIVE_STREAMS];
-	struct ia_css_fw	       *loaded_fw;				/* fw struct previously loaded */
-	struct ia_css_env	       driver_env;				/* driver-supplied env copy */
+	enum ia_sh_css_modes	      mode;
+	uint32_t                      mmu_base; /* mmu_base address */
+	enum ia_css_irq_type          irq_type;
+	struct ia_css_stream	      *streams[MAX_ACTIVE_STREAMS];
+	hrt_vaddress                  latest_params_ptr[IA_CSS_PIPELINE_NUM_MAX];
 };
 
 static bool my_css_save_initialized;	/* if my_css_save was initialized */
@@ -202,6 +187,19 @@ static bool fw_explicitly_loaded = false;
 /**
  * Local prototypes
  */
+
+static enum ia_css_err
+ia_css_resume_init(void);
+
+static enum ia_css_err
+ia_css_resume_stream_start(struct ia_css_stream *stream);
+
+static enum ia_css_err
+ia_css_pipe_enqueue_latest_param_buffer(struct ia_css_pipe *pipe, hrt_vaddress paramset_ptr);
+
+enum ia_css_err
+store_latest_paramset_ptr(struct ia_css_pipe *pipe, hrt_vaddress ptr);
+
 static enum ia_css_err
 allocate_delay_frames(struct ia_css_pipe *pipe);
 
@@ -249,6 +247,10 @@ ia_css_pipe_load_extension(struct ia_css_pipe *pipe,
 static void
 ia_css_pipe_unload_extension(struct ia_css_pipe *pipe,
 		struct ia_css_fw_info *firmware);
+
+static enum ia_css_err
+ia_css_pipe_check_format(struct ia_css_pipe *pipe, enum ia_css_frame_format format);
+
 static void
 ia_css_reset_defaults(struct sh_css* css);
 
@@ -1722,6 +1724,7 @@ ia_css_init(const struct ia_css_env *env,
 	    enum ia_css_irq_type     irq_type)
 {
 	enum ia_css_err err;
+	int i;
 	ia_css_spctrl_cfg spctrl_cfg;
 #if defined(HAS_BL)
 	ia_css_blctrl_cfg blctrl_cfg;
@@ -1814,7 +1817,6 @@ ia_css_init(const struct ia_css_env *env,
 	my_css.malloc = malloc_func;
 	my_css.free = free_func;
 	my_css.flush = flush_func;
-	my_css_save.driver_env = *env;
 
 	err = ia_css_rmgr_init();
 	if (err != IA_CSS_SUCCESS) {
@@ -1828,8 +1830,10 @@ ia_css_init(const struct ia_css_env *env,
 	{
 		my_css_save_initialized = true;
 		my_css_save.mode = sh_css_mode_working;
-		memset(my_css_save.stream_seeds, 0, sizeof(struct sh_css_stream_seed) * MAX_ACTIVE_STREAMS);
-		IA_CSS_LOG("init: %d mode=%d", my_css_save_initialized, my_css_save.mode);
+		for (i = 0; i < MAX_ACTIVE_STREAMS ; i++)
+		{
+			my_css_save.streams[i] = NULL;
+		}
 	}
 	mipi_init();
 
@@ -1872,7 +1876,6 @@ ia_css_init(const struct ia_css_env *env,
 			return err;
 		}
 		fw_explicitly_loaded = false;
-		my_css_save.loaded_fw = (struct ia_css_fw *)fw;
 	}
 	if(!sh_css_setup_spctrl_config(&sh_css_sp_fw,SP_PROG_NAME,&spctrl_cfg))
 		return IA_CSS_ERR_INTERNAL_ERROR;
@@ -1973,73 +1976,246 @@ ia_css_init(const struct ia_css_env *env,
 	return err;
 }
 
+/* ia_css_resume_init is used upon css resume to initialize css,
+   corresponds to ia_css_init */
+static enum ia_css_err
+ia_css_resume_init(void)
+{
+	enum ia_css_err err = IA_CSS_SUCCESS;
+#if !defined(HAS_NO_GPIO)
+	hrt_data select, enable;
+#endif
+
+	IA_CSS_ENTER_PRIVATE("void");
+
+#if !defined(HAS_NO_GPIO)
+	select = gpio_reg_load(GPIO0_ID, _gpio_block_reg_do_select)
+	  & (~GPIO_FLASH_PIN_MASK);
+	enable = gpio_reg_load(GPIO0_ID, _gpio_block_reg_do_e)
+	  | GPIO_FLASH_PIN_MASK;
+#endif
+	sh_css_mmu_set_page_table_base_index(my_css_save.mmu_base);
+	/* In case this has been programmed already, update internal
+	   data structure ... DEPRECATED
+	   my_css.page_table_base_index = mmu_get_page_table_base_index(MMU0_ID);
+	*/
+
+	enable_interrupts(my_css.irq_type);
+
+#if !defined(HAS_NO_GPIO)
+	/* configure GPIO to output mode */
+	gpio_reg_store(GPIO0_ID, _gpio_block_reg_do_select, select);
+	gpio_reg_store(GPIO0_ID, _gpio_block_reg_do_e, enable);
+	gpio_reg_store(GPIO0_ID, _gpio_block_reg_do_0, 0);
+#endif
+
+	sh_css_spctrl_reload_fw(SP0_ID);
+#if defined(HAS_SEC_SP)
+	sh_css_spctrl_reload_fw(SP1_ID);
+#endif
+#if defined(HAS_BL)
+	ia_css_blctrl_reload_fw();
+#endif
+
+#if defined(HRT_CSIM)
+	/**
+	 * In compiled simulator context include debug support by default.
+	 * In all other cases (e.g. Android phone), the user (e.g. driver)
+	 * must explicitly enable debug support by calling this function.
+	 */
+	if (!ia_css_debug_mode_init()) {
+		IA_CSS_LEAVE_ERR(IA_CSS_ERR_INTERNAL_ERROR);
+		return IA_CSS_ERR_INTERNAL_ERROR;
+	}
+#endif
+	if (!sh_css_hrt_system_is_idle()) {
+		IA_CSS_LEAVE_ERR(IA_CSS_ERR_SYSTEM_NOT_IDLE);
+		return IA_CSS_ERR_SYSTEM_NOT_IDLE;
+	}
+
+#if defined(HAS_INPUT_SYSTEM_VERSION_2) && defined(HAS_INPUT_SYSTEM_VERSION_2401)
+#if    defined(USE_INPUT_SYSTEM_VERSION_2)
+	gp_device_reg_store(GP_DEVICE0_ID, _REG_GP_SWITCH_ISYS2401_ADDR, 0);
+#elif defined (USE_INPUT_SYSTEM_VERSION_2401)
+	gp_device_reg_store(GP_DEVICE0_ID, _REG_GP_SWITCH_ISYS2401_ADDR, 1);
+#endif
+#endif
+
+	IA_CSS_LEAVE_ERR(err);
+	return err;
+}
+
+/* ia_css_resume_stream_start is used upon CSS resume, function enqueues
+   latest paramset and sends a "start_stream" event to SP */
+static enum ia_css_err
+ia_css_resume_stream_start(struct ia_css_stream *stream)
+{
+	unsigned int thread_id, pipe_num;
+	int i;
+	hrt_vaddress paramset_ptr;
+	struct ia_css_pipe *pipe;
+	enum ia_css_err err = IA_CSS_SUCCESS;
+
+	IA_CSS_ENTER_PRIVATE("stream = %p", stream);
+	if (stream == NULL) {
+		IA_CSS_LEAVE_ERR(IA_CSS_ERR_INVALID_ARGUMENTS);
+		return IA_CSS_ERR_INVALID_ARGUMENTS;
+	}
+
+	if (sh_css_sp_is_running() == false) {
+		IA_CSS_ERROR("sp is not runnning");
+		IA_CSS_LEAVE_ERR(IA_CSS_ERR_INTERNAL_ERROR);
+		return IA_CSS_ERR_INTERNAL_ERROR;
+	}
+
+	for (i = 0; i < stream->num_pipes ; i++) {
+		stream->pipes[i]->stop_requested = false;
+		pipe = stream->pipes[i];
+		pipe_num = ia_css_pipe_get_pipe_num(pipe);
+		ia_css_pipeline_get_sp_thread_id(pipe_num,
+						 &thread_id);
+		paramset_ptr = my_css_save.latest_params_ptr[pipe_num];
+		if (paramset_ptr == (hrt_vaddress)0) { /* should never reach here, in case we do return error */
+			IA_CSS_ERROR("no params stored for pipe = %p, pipe_num = %d", pipe, pipe_num);
+			err = IA_CSS_ERR_INTERNAL_ERROR;
+			goto ERR;
+		}
+		err = ia_css_pipe_enqueue_latest_param_buffer(pipe, paramset_ptr);
+		if (err != IA_CSS_SUCCESS)
+			goto ERR;
+		ia_css_bufq_enqueue_psys_event(IA_CSS_PSYS_SW_EVENT_START_STREAM,
+					       (uint8_t)thread_id, 0, 0);
+	}
+	stream->started = true;
+ERR:
+	IA_CSS_LEAVE_ERR_PRIVATE(err);
+	return err;
+}
+
+
+static enum ia_css_err
+ia_css_pipe_enqueue_latest_param_buffer(struct ia_css_pipe *pipe, hrt_vaddress paramset_ptr)
+{
+	unsigned int thread_id, pipe_num;
+	enum sh_css_queue_id queue_id;
+	enum ia_css_err err = IA_CSS_SUCCESS;
+
+	IA_CSS_ENTER_PRIVATE("pipe = %p, paramset = %x", pipe, paramset_ptr);
+
+	if (pipe == NULL || paramset_ptr == (hrt_vaddress)0) {
+		IA_CSS_ERROR("invalid arguments");
+		err = IA_CSS_ERR_INVALID_ARGUMENTS;
+		goto ERR;
+	}
+
+	pipe_num = ia_css_pipe_get_pipe_num(pipe);
+	ia_css_pipeline_get_sp_thread_id(pipe_num, &thread_id);
+
+	ia_css_query_internal_queue_id(IA_CSS_BUFFER_TYPE_PARAMETER_SET,
+				       thread_id,
+				       &queue_id);
+
+	err = ia_css_bufq_enqueue_buffer(thread_id, queue_id, (uint32_t)paramset_ptr);
+	if (err != IA_CSS_SUCCESS) {
+		IA_CSS_ERROR("failed to enqueue param set %x to %d, error = %d", paramset_ptr, thread_id, err);
+		goto ERR;
+	}
+
+	ia_css_bufq_enqueue_psys_event(IA_CSS_PSYS_SW_EVENT_BUFFER_ENQUEUED,
+				       (uint8_t)thread_id,
+				       (uint8_t)queue_id,
+				       0);
+	IA_CSS_LOG("enqueued param set %x to %d", paramset_ptr, thread_id);
+ERR:
+	IA_CSS_LEAVE_ERR_PRIVATE(err);
+	return err;
+}
+
+enum ia_css_err
+store_latest_paramset_ptr(struct ia_css_pipe *pipe, hrt_vaddress ptr)
+{
+	unsigned int pipe_num, thread_id;
+
+	IA_CSS_ENTER_PRIVATE("pipe = %p, ptr = %x", pipe, ptr);
+	if (my_css_save.mode != sh_css_mode_working) {
+		IA_CSS_ERROR("mode is not working mode");
+		IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_ERR_INTERNAL_ERROR);
+		return IA_CSS_ERR_INTERNAL_ERROR;
+	}
+
+	pipe_num = ia_css_pipe_get_pipe_num(pipe);
+	ia_css_pipeline_get_sp_thread_id(pipe_num,
+					 &thread_id);
+
+	if (pipe_num >= IA_CSS_PIPELINE_NUM_MAX) {
+		IA_CSS_ERROR("pipe_num = %d is grater than %d", pipe_num, IA_CSS_PIPELINE_NUM_MAX);
+		IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_ERR_INTERNAL_ERROR);
+		return IA_CSS_ERR_INTERNAL_ERROR;
+	} else {
+		my_css_save.latest_params_ptr[pipe_num] = ptr;
+	}
+
+	IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_SUCCESS);
+	return IA_CSS_SUCCESS;
+}
+
 enum ia_css_err
 ia_css_suspend(void)
 {
-	int i;
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_suspend() enter\n");
+	enum ia_css_err err = IA_CSS_SUCCESS;
+
+	IA_CSS_ENTER("void");
+
 	my_css_save.mode = sh_css_mode_suspend;
-	for(i=0;i<MAX_ACTIVE_STREAMS;i++)
-		if (my_css_save.stream_seeds[i].stream != NULL)
-		{
-			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "==*> unloading seed %d (%p)\n", i, my_css_save.stream_seeds[i].stream);
-			ia_css_stream_unload(my_css_save.stream_seeds[i].stream);
-		}
+
+	ia_css_dequeue_param_buffers();
+
+	err = ia_css_stop_sp();
+	if (err != IA_CSS_SUCCESS) {
+		goto ERR; /* currently redundant - but added in case new code will be added after this block */
+	}
+
+ERR:
 	my_css_save.mode = sh_css_mode_working;
-	ia_css_stop_sp();
-	ia_css_uninit();
-	for(i=0;i<MAX_ACTIVE_STREAMS;i++)
-		ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "==*> after 1: seed %d (%p)\n", i, my_css_save.stream_seeds[i].stream);
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_suspend() leave\n");
-	return(IA_CSS_SUCCESS);
+	IA_CSS_LEAVE_ERR(err);
+	return err;
 }
 
 enum ia_css_err
 ia_css_resume(void)
 {
-	int i, j;
-	enum ia_css_err err;
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_resume() enter: void\n");
+	int i;
+	enum ia_css_err err = IA_CSS_SUCCESS;
+
+	IA_CSS_ENTER("void");
 
-	err = ia_css_init(&(my_css_save.driver_env), my_css_save.loaded_fw, my_css_save.mmu_base, my_css_save.irq_type);
-	if (err != IA_CSS_SUCCESS)
-		return(err);
-	err = ia_css_start_sp();
-	if (err != IA_CSS_SUCCESS)
-		return(err);
 	my_css_save.mode = sh_css_mode_resume;
-	for(i=0;i<MAX_ACTIVE_STREAMS;i++)
+
+	err = ia_css_resume_init();
+	if (err != IA_CSS_SUCCESS) {
+		goto ERR;
+	}
+
+	err = ia_css_start_sp();
+	if (err != IA_CSS_SUCCESS) {
+		goto ERR;
+	}
+
+	for (i = 0; i < MAX_ACTIVE_STREAMS; i++)
 	{
-		ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "==*> seed stream %p\n", my_css_save.stream_seeds[i].stream);
-		if (my_css_save.stream_seeds[i].stream != NULL)
-		{
-			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "==*> loading seed %d\n", i);
-			err = ia_css_stream_load(my_css_save.stream_seeds[i].stream);
-			if (err != IA_CSS_SUCCESS)
-			{
-				if (i)
-					for(j=0;j<i;j++)
-						ia_css_stream_unload(my_css_save.stream_seeds[j].stream);
-				return(err);
-			}
-			err = ia_css_stream_start(my_css_save.stream_seeds[i].stream);
-			if (err != IA_CSS_SUCCESS)
-			{
-				for(j=0;j<=i;j++)
-				{
-					ia_css_stream_stop(my_css_save.stream_seeds[j].stream);
-					ia_css_stream_unload(my_css_save.stream_seeds[j].stream);
-				}
-				return(err);
+		if (my_css_save.streams[i] != NULL) {
+			IA_CSS_LOG("resuming stream = %p", my_css_save.streams[i]);
+			err = ia_css_resume_stream_start(my_css_save.streams[i]);
+			if (err != IA_CSS_SUCCESS) {
+				goto ERR;
 			}
-			*my_css_save.stream_seeds[i].orig_stream = my_css_save.stream_seeds[i].stream;
-			for(j=0;j<my_css_save.stream_seeds[i].num_pipes;j++)
-				*(my_css_save.stream_seeds[i].orig_pipes[j]) = my_css_save.stream_seeds[i].pipes[j];
 		}
 	}
+ERR:
 	my_css_save.mode = sh_css_mode_working;
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_resume() leave: return_void\n");
-	return(IA_CSS_SUCCESS);
+	IA_CSS_LEAVE_ERR(err);
+	return err;
+
 }
 
 enum ia_css_err
@@ -5626,7 +5802,44 @@ ERR:
 	return err;
 }
 
+/**
+ * @brief Check if a format is supported by the pipe.
+ *
+ */
+static enum ia_css_err
+ia_css_pipe_check_format(struct ia_css_pipe *pipe, enum ia_css_frame_format format)
+{
+	const enum ia_css_frame_format *supported_formats;
+	int number_of_formats;
+	int found = 0;
+	int i;
 
+	IA_CSS_ENTER_PRIVATE("");
+
+	if (NULL == pipe || NULL == pipe->pipe_settings.video.video_binary.info) {
+		IA_CSS_ERROR("Pipe or binary info is not set");
+		IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_ERR_INVALID_ARGUMENTS);
+		return IA_CSS_ERR_INVALID_ARGUMENTS;
+	}
+
+	supported_formats = pipe->pipe_settings.video.video_binary.info->output_formats;
+	number_of_formats = sizeof(pipe->pipe_settings.video.video_binary.info->output_formats)/sizeof(enum ia_css_frame_format);
+
+	for (i = 0; i < number_of_formats && !found; i++) {
+		if (supported_formats[i] == format) {
+			found = 1;
+			break;
+		}
+	}
+	if (!found) {
+		IA_CSS_ERROR("Requested format is not supported by binary");
+		IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_ERR_INVALID_ARGUMENTS);
+		return IA_CSS_ERR_INVALID_ARGUMENTS;
+	} else {
+		IA_CSS_LEAVE_ERR_PRIVATE(IA_CSS_SUCCESS);
+		return IA_CSS_SUCCESS;
+	}
+}
 
 static enum ia_css_err load_video_binaries(struct ia_css_pipe *pipe)
 {
@@ -9214,6 +9427,46 @@ bool ia_css_pipe_has_dvs_stats(struct ia_css_pipe_info *pipe_info)
 	return false;
 }
 
+enum ia_css_err
+ia_css_pipe_override_frame_format(struct ia_css_pipe *pipe,
+				int pin_index,
+				enum ia_css_frame_format new_format)
+{
+	enum ia_css_err err = IA_CSS_SUCCESS;
+
+	IA_CSS_ENTER_PRIVATE("pipe = %p, pin_index = %d, new_formats = %d", pipe, pin_index, new_format);
+
+	if (NULL == pipe) {
+		IA_CSS_ERROR("pipe is not set");
+		err = IA_CSS_ERR_INVALID_ARGUMENTS;
+		IA_CSS_LEAVE_ERR_PRIVATE(err);
+		return err;
+	}
+	if (0 != pin_index && 1 != pin_index) {
+		IA_CSS_ERROR("pin index is not valid");
+		err = IA_CSS_ERR_INVALID_ARGUMENTS;
+		IA_CSS_LEAVE_ERR_PRIVATE(err);
+		return err;
+	}
+	if (IA_CSS_FRAME_FORMAT_NV12_TILEY != new_format) {
+		IA_CSS_ERROR("new format is not valid");
+		err = IA_CSS_ERR_INVALID_ARGUMENTS;
+		IA_CSS_LEAVE_ERR_PRIVATE(err);
+		return err;
+	} else {
+		err = ia_css_pipe_check_format(pipe, new_format);
+		if (IA_CSS_SUCCESS == err) {
+			if (pin_index == 0) {
+				pipe->output_info[0].format = new_format;
+			} else {
+				pipe->vf_output_info[0].format = new_format;
+			}
+		}
+	}
+	IA_CSS_LEAVE_ERR_PRIVATE(err);
+	return err;
+}
+
 #if defined(USE_INPUT_SYSTEM_VERSION_2)
 /* Configuration of INPUT_SYSTEM_VERSION_2401 is done on SP */
 static enum ia_css_err
@@ -9870,19 +10123,10 @@ ERR:
 		/* working mode: enter into the seed list */
 		if (my_css_save.mode == sh_css_mode_working)
 		for(i = 0; i < MAX_ACTIVE_STREAMS; i++)
-			if (my_css_save.stream_seeds[i].stream == NULL)
+			if (my_css_save.streams[i] == NULL)
 			{
 				IA_CSS_LOG("entered stream into loc=%d", i);
-				my_css_save.stream_seeds[i].orig_stream = stream;
-				my_css_save.stream_seeds[i].stream = curr_stream;
-				my_css_save.stream_seeds[i].num_pipes = num_pipes;
-				my_css_save.stream_seeds[i].stream_config = *stream_config;
-				for(j = 0; j < num_pipes; j++)
-				{
-					my_css_save.stream_seeds[i].pipe_config[j] = pipes[j]->config;
-					my_css_save.stream_seeds[i].pipes[j] = pipes[j];
-					my_css_save.stream_seeds[i].orig_pipes[j] = &pipes[j];
-				}
+				my_css_save.streams[i] = curr_stream;
 				break;
 			}
 	} else {
@@ -9988,14 +10232,15 @@ ia_css_stream_destroy(struct ia_css_stream *stream)
 	stream->pipes = NULL;
 	stream->num_pipes = 0;
 	/* working mode: take out of the seed list */
-	if (my_css_save.mode == sh_css_mode_working)
-		for(i=0;i<MAX_ACTIVE_STREAMS;i++)
-			if (my_css_save.stream_seeds[i].stream == stream)
+	if (my_css_save.mode == sh_css_mode_working) {
+		for (i = 0; i < MAX_ACTIVE_STREAMS; i++)
+			if (my_css_save.streams[i] == stream)
 			{
 				IA_CSS_LOG("took out stream %d", i);
-				my_css_save.stream_seeds[i].stream = NULL;
+				my_css_save.streams[i]  = NULL;
 				break;
 			}
+	}
 	sh_css_free(stream);
 	IA_CSS_LEAVE_ERR(err);
 
@@ -10023,38 +10268,9 @@ ia_css_stream_get_info(const struct ia_css_stream *stream,
 enum ia_css_err
 ia_css_stream_load(struct ia_css_stream *stream)
 {
-	int i;
-	enum ia_css_err err;
-	assert(stream != NULL);
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_load() enter, \n");
-	for(i=0;i<MAX_ACTIVE_STREAMS;i++)
-		if (my_css_save.stream_seeds[i].stream == stream)
-		{
-			int j;
-			for(j=0;j<my_css_save.stream_seeds[i].num_pipes;j++)
-				if ((err = ia_css_pipe_create(&(my_css_save.stream_seeds[i].pipe_config[j]), &my_css_save.stream_seeds[i].pipes[j])) != IA_CSS_SUCCESS)
-				{
-					if (j)
-					{
-						int k;
-						for(k=0;k<j;k++)
-							ia_css_pipe_destroy(my_css_save.stream_seeds[i].pipes[k]);
-					}
-					return(err);
-				}
-			err = ia_css_stream_create(&(my_css_save.stream_seeds[i].stream_config), my_css_save.stream_seeds[i].num_pipes,
-						    my_css_save.stream_seeds[i].pipes, &(my_css_save.stream_seeds[i].stream));
-		    if (err != IA_CSS_SUCCESS)
-			{
-				ia_css_stream_destroy(stream);
-				for(j=0;j<my_css_save.stream_seeds[i].num_pipes;j++)
-					ia_css_pipe_destroy(my_css_save.stream_seeds[i].pipes[j]);
-				return(err);
-			}
-			break;
-		}
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_load() exit, \n");
-	return(IA_CSS_SUCCESS);
+	/* TODO remove function - DEPRECATED */
+	(void)stream;
+	return IA_CSS_ERR_NOT_SUPPORTED;
 }
 
 enum ia_css_err
@@ -10157,33 +10373,6 @@ ia_css_stream_has_stopped(struct ia_css_stream *stream)
 	return stopped;
 }
 
-/*
- * Destroy the stream and all the pipes related to it.
- * The stream handle is used to identify the correct entry in the css_save struct
- */
-enum ia_css_err
-ia_css_stream_unload(struct ia_css_stream *stream)
-{
-	int i;
-	assert(stream != NULL);
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_unload() enter, \n");
-	/* some checks */
-	assert (stream != NULL);
-	for(i=0;i<MAX_ACTIVE_STREAMS;i++)
-		if (my_css_save.stream_seeds[i].stream == stream)
-		{
-			int j;
-			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_unload(): unloading %d (%p)\n", i, my_css_save.stream_seeds[i].stream);
-			ia_css_stream_destroy(stream);
-			for(j=0;j<my_css_save.stream_seeds[i].num_pipes;j++)
-				ia_css_pipe_destroy(my_css_save.stream_seeds[i].pipes[j]);
-			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_unload(): after unloading %d (%p)\n", i, my_css_save.stream_seeds[i].stream);
-			break;
-		}
-	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,	"ia_css_stream_unload() exit, \n");
-	return(IA_CSS_SUCCESS);
-}
-
 enum ia_css_err
 ia_css_temp_pipe_to_pipe_id(const struct ia_css_pipe *pipe, enum ia_css_pipe_id *pipe_id)
 {
@@ -10719,8 +10908,10 @@ ia_css_stop_sp(void)
 
 	sh_css_hmm_buffer_record_uninit();
 
-	/* clear pending param sets from refcount */
-	sh_css_param_clear_param_sets();
+	if (my_css_save.mode == sh_css_mode_working) /* skip in suspend/resume flow */ {
+		/* clear pending param sets from refcount */
+		sh_css_param_clear_param_sets();
+	}
 
 #if defined(HAS_SEC_SP)
 	/* Stop SP1 Core */
@@ -11238,8 +11429,10 @@ sh_css_hmm_buffer_record_init(void)
 {
 	int i;
 
-	for (i = 0; i < MAX_HMM_BUFFER_NUM; i++) {
-		sh_css_hmm_buffer_record_reset(&hmm_buffer_record[i]);
+	if (my_css_save.mode == sh_css_mode_working) {	/* skip in suspend/resume flow */
+		for (i = 0; i < MAX_HMM_BUFFER_NUM; i++) {
+			sh_css_hmm_buffer_record_reset(&hmm_buffer_record[i]);
+		}
 	}
 }
 
@@ -11249,14 +11442,16 @@ sh_css_hmm_buffer_record_uninit(void)
 	int i;
 	struct sh_css_hmm_buffer_record *buffer_record = NULL;
 
-	buffer_record = &hmm_buffer_record[0];
-	for (i = 0; i < MAX_HMM_BUFFER_NUM; i++) {
-		if (buffer_record->in_use) {
-			if (buffer_record->h_vbuf != NULL)
-				ia_css_rmgr_rel_vbuf(hmm_buffer_pool, &buffer_record->h_vbuf);
-			sh_css_hmm_buffer_record_reset(buffer_record);
+	if (my_css_save.mode == sh_css_mode_working) {		/* skip in suspend/resume flow */
+		buffer_record = &hmm_buffer_record[0];
+		for (i = 0; i < MAX_HMM_BUFFER_NUM; i++) {
+			if (buffer_record->in_use) {
+				if (buffer_record->h_vbuf != NULL)
+					ia_css_rmgr_rel_vbuf(hmm_buffer_pool, &buffer_record->h_vbuf);
+				sh_css_hmm_buffer_record_reset(buffer_record);
+			}
+			buffer_record++;
 		}
-		buffer_record++;
 	}
 }
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
index 789a41e..0c092bd 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
@@ -48,10 +48,10 @@ struct fw_param {
 /* Warning: same order as SH_CSS_BINARY_ID_* */
 static struct firmware_header *firmware_header;
 
-/* The string STR(irci_master_20150703_0510) is a place holder
+/* The string STR(irci_master_20150711_0200) is a place holder
  * which will be replaced with the actual RELEASE_VERSION
  * during package generation. Please do not modify  */
-static const char *release_version = STR(irci_master_20150703_0510);
+static const char *release_version = STR(irci_master_20150711_0200);
 
 #define MAX_FW_REL_VER_NAME	300
 static char FW_rel_ver_name[MAX_FW_REL_VER_NAME] = "---";
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
index 4ad87d4..82395f1 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
@@ -47,6 +47,7 @@
 #include "ia_css_pipeline.h"
 #include "ia_css_debug.h"
 #include "memory_access.h"
+#include "memory_realloc.h"
 #include "ia_css_isp_param.h"
 #include "ia_css_isp_params.h"
 #include "ia_css_mipi.h"
@@ -1285,6 +1286,9 @@ sh_css_set_global_isp_config_on_pipe(
 	const struct ia_css_isp_config *config,
 	struct ia_css_pipe *pipe);
 
+extern enum ia_css_err
+store_latest_paramset_ptr(struct ia_css_pipe *pipe, hrt_vaddress ptr);
+
 #if defined(SH_CSS_ENABLE_PER_FRAME_PARAMS)
 static enum ia_css_err
 sh_css_set_per_frame_isp_config_on_pipe(
@@ -2916,66 +2920,6 @@ ia_css_pipe_get_isp_config(struct ia_css_pipe *pipe,
 	IA_CSS_LEAVE("void");
 }
 
-/*
- * coding style says the return of "mmgr_NULL" is the error signal
- *
- * Deprecated: Implement mmgr_realloc()
- */
-static bool realloc_isp_css_mm_buf(
-	hrt_vaddress *curr_buf,
-	size_t *curr_size,
-	size_t needed_size,
-	bool force,
-	enum ia_css_err *err,
-	uint16_t mmgr_attribute)
-{
-	int32_t id;
-
-	*err = IA_CSS_SUCCESS;
-	/* Possible optimization: add a function sh_css_isp_css_mm_realloc()
-	 * and implement on top of hmm. */
-
-	IA_CSS_ENTER_PRIVATE("void");
-
-	if (ia_css_refcount_is_single(*curr_buf) && !force && *curr_size >= needed_size) {
-		IA_CSS_LEAVE_PRIVATE("false");
-		return false;
-	}
-
-	id = IA_CSS_REFCOUNT_PARAM_BUFFER;
-	ia_css_refcount_decrement(id, *curr_buf);
-	*curr_buf = ia_css_refcount_increment(id, mmgr_alloc_attr(needed_size,
-							mmgr_attribute));
-
-	if (!*curr_buf) {
-		*err = IA_CSS_ERR_CANNOT_ALLOCATE_MEMORY;
-		*curr_size = 0;
-	} else {
-		*curr_size = needed_size;
-	}
-	IA_CSS_LEAVE_PRIVATE("true");
-	return true;
-}
-
-static bool reallocate_buffer(
-	hrt_vaddress *curr_buf,
-	size_t *curr_size,
-	size_t needed_size,
-	bool force,
-	enum ia_css_err *err)
-{
-	bool ret;
-	uint16_t	mmgr_attribute = MMGR_ATTRIBUTE_DEFAULT;
-
-	IA_CSS_ENTER_PRIVATE("void");
-
-	ret = realloc_isp_css_mm_buf(curr_buf,
-		curr_size, needed_size, force, err, mmgr_attribute);
-
-	IA_CSS_LEAVE_PRIVATE("ret=%d", ret);
-	return ret;
-}
-
 struct ia_css_isp_3a_statistics *
 ia_css_isp_3a_statistics_allocate(const struct ia_css_3a_grid_info *grid)
 {
@@ -4334,7 +4278,7 @@ sh_css_param_update_isp_params(struct ia_css_pipe *curr_pipe,
 			 */
 			g_param_buffer_enqueue_count++;
 			assert(g_param_buffer_enqueue_count < g_param_buffer_dequeue_count+50);
-
+			store_latest_paramset_ptr(pipe, cpy);
 			/*
 			 * Tell the SP which queues are not empty,
 			 * by sending the software event.
@@ -4986,7 +4930,7 @@ free_ia_css_isp_parameter_set_info(
 	unsigned int i;
 	hrt_vaddress *addrs = (hrt_vaddress *)&isp_params_info.mem_map;
 
-	IA_CSS_ENTER_PRIVATE("void");
+	IA_CSS_ENTER_PRIVATE("ptr = %p", ptr);
 
 	/* sanity check - ptr must be valid */
 	if (!ia_css_refcount_is_valid(ptr)) {
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
index 2944fbb..32df414 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
@@ -821,7 +821,7 @@ is_sp_stage(struct ia_css_pipeline_stage *stage)
 	return stage->sp_func != IA_CSS_PIPELINE_NO_FUNC;
 }
 
-static void
+static enum ia_css_err
 configure_isp_from_args(
 	const struct sh_css_sp_pipeline *pipeline,
 	const struct ia_css_binary      *binary,
@@ -829,8 +829,10 @@ configure_isp_from_args(
 	bool two_ppc,
 	bool deinterleaved)
 {
+	enum ia_css_err err = IA_CSS_SUCCESS;
 	struct ia_css_pipe *pipe = find_pipe_by_num(pipeline->pipe_num);
 	const struct ia_css_resolution *res;
+
 #if !defined(IS_ISP_2500_SYSTEM)
 	ia_css_fpn_configure(binary,  &binary->in_frame_info);
 	ia_css_crop_configure(binary, &args->delay_frames[0]->info);
@@ -851,6 +853,9 @@ configure_isp_from_args(
 	(void) pipe;
 	ia_css_dvs_configure(binary, &args->out_frame[0]->info);
 #else
+	if (pipe == NULL) {
+		return IA_CSS_ERR_INTERNAL_ERROR;
+	}
 	if (pipe->config.output_system_in_res.width && pipe->config.output_system_in_res.height) {
 		res = &pipe->config.output_system_in_res;
 	} else {
@@ -869,7 +874,7 @@ configure_isp_from_args(
 	/* Remove support for TNR2 once TNR3 fully integrated */
 	ia_css_tnr3_configure(binary, (const struct ia_css_frame **)args->tnr_frames);
 #endif
-
+	return err;
 }
 
 static void
@@ -1063,8 +1068,11 @@ sh_css_sp_init_stage(struct ia_css_binary *binary,
 	(void)pipe; /*avoid build warning*/
 #endif
 
-	configure_isp_from_args(&sh_css_sp_group.pipe[thread_id],
+	err = configure_isp_from_args(&sh_css_sp_group.pipe[thread_id],
 			binary, args, two_ppc, sh_css_sp_stage.deinterleaved);
+	if (err != IA_CSS_SUCCESS)
+		return err;
+
 	initialize_isp_states(binary);
 
 	/* we do this only for preview pipe because in fill_binary_info function
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/hive_isp_css_include/memory_realloc.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/hive_isp_css_include/memory_realloc.h
new file mode 120000
index 0000000..7251d75
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/hive_isp_css_include/memory_realloc.h
@@ -0,0 +1 @@
+../../../css/hive_isp_css_include/memory_realloc.h
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/memory_realloc.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/memory_realloc.c
new file mode 120000
index 0000000..52e1da1e
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/memory_realloc.c
@@ -0,0 +1 @@
+../../css/memory_realloc.c
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/hive_isp_css_include/memory_realloc.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/hive_isp_css_include/memory_realloc.h
new file mode 120000
index 0000000..7251d75
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/hive_isp_css_include/memory_realloc.h
@@ -0,0 +1 @@
+../../../css/hive_isp_css_include/memory_realloc.h
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/memory_realloc.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/memory_realloc.c
new file mode 120000
index 0000000..52e1da1e
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/memory_realloc.c
@@ -0,0 +1 @@
+../../css/memory_realloc.c
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/hive_isp_css_include/memory_realloc.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/hive_isp_css_include/memory_realloc.h
new file mode 120000
index 0000000..7251d75
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/hive_isp_css_include/memory_realloc.h
@@ -0,0 +1 @@
+../../../css/hive_isp_css_include/memory_realloc.h
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/memory_realloc.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/memory_realloc.c
new file mode 120000
index 0000000..52e1da1e
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/memory_realloc.c
@@ -0,0 +1 @@
+../../css/memory_realloc.c
\ No newline at end of file
-- 
1.9.1

