
ecu_user_board.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005dd4  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007e00  80007e00  00008200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000234  80008000  80008000  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80008234  80008234  00008634  2**0
                  ALLOC
  6 .data         000001fc  00000004  80008238  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .hsb_ram_loc  00000200  00000200  80008434  00008a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000cc30  00000400  80008634  00008c00  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  00008c00  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000e70  00000000  00000000  00008c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002f25  00000000  00000000  00009aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00018c1f  00000000  00000000  0000c9c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a0a  00000000  00000000  000255e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011fdc  00000000  00000000  00028fee  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002460  00000000  00000000  0003afcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006281  00000000  00000000  0003d42c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000625a  00000000  00000000  000436ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0202fb45  00000000  00000000  00049907  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00000eb8  00000000  00000000  02079450  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b4 a4 	sub	pc,pc,-19292

Disassembly of section .text:

80002004 <getBaudDiv>:
80002004:	f8 c8 00 01 	sub	r8,r12,1
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002008:	f0 0b 00 0b 	add	r11,r8,r11
8000200c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002010:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002012:	f4 c8 00 01 	sub	r8,r10,1
80002016:	e0 48 00 fe 	cp.w	r8,254
8000201a:	e0 88 00 03 	brls	80002020 <getBaudDiv+0x1c>
8000201e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002020:	5c 8c       	casts.h	r12
}
80002022:	5e fc       	retal	r12

80002024 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002024:	30 18       	mov	r8,1
80002026:	99 08       	st.w	r12[0x0],r8
}
80002028:	5e fc       	retal	r12
8000202a:	d7 03       	nop

8000202c <spi_unselectChip>:

	return SPI_OK;
}

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000202c:	d4 01       	pushm	lr
8000202e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002032:	c0 58       	rjmp	8000203c <spi_unselectChip+0x10>
		if (!timeout--) {
80002034:	58 08       	cp.w	r8,0
80002036:	c0 21       	brne	8000203a <spi_unselectChip+0xe>
80002038:	da 0a       	popm	pc,r12=1
8000203a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000203c:	78 49       	ld.w	r9,r12[0x10]
8000203e:	e2 19 02 00 	andl	r9,0x200,COH
80002042:	cf 90       	breq	80002034 <spi_unselectChip+0x8>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002044:	78 18       	ld.w	r8,r12[0x4]
80002046:	ea 18 00 0f 	orh	r8,0xf
8000204a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000204c:	fc 18 01 00 	movh	r8,0x100
80002050:	99 08       	st.w	r12[0x0],r8

#ifdef FREERTOS_USED
	xSemaphoreGive(xSPIMutex);
80002052:	30 09       	mov	r9,0
80002054:	12 9a       	mov	r10,r9
80002056:	12 9b       	mov	r11,r9
80002058:	48 38       	lddpc	r8,80002064 <spi_unselectChip+0x38>
8000205a:	70 0c       	ld.w	r12,r8[0x0]
8000205c:	f0 1f 00 03 	mcall	80002068 <spi_unselectChip+0x3c>
80002060:	d8 0a       	popm	pc,r12=0
80002062:	00 00       	add	r0,r0
80002064:	00 00       	add	r0,r0
80002066:	cf 50       	breq	80002050 <spi_unselectChip+0x24>
80002068:	80 00       	ld.sh	r0,r0[0x0]
8000206a:	2e c8       	sub	r8,-20

8000206c <spi_selectChip>:

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000206c:	eb cd 40 f8 	pushm	r3-r7,lr
80002070:	18 94       	mov	r4,r12
80002072:	16 93       	mov	r3,r11
#ifdef FREERTOS_USED
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
80002074:	49 a6       	lddpc	r6,800020dc <spi_selectChip+0x70>
80002076:	30 07       	mov	r7,0
80002078:	31 45       	mov	r5,20
8000207a:	0e 99       	mov	r9,r7
8000207c:	0a 9a       	mov	r10,r5
8000207e:	0e 9b       	mov	r11,r7
80002080:	6c 0c       	ld.w	r12,r6[0x0]
80002082:	f0 1f 00 18 	mcall	800020e0 <spi_selectChip+0x74>
80002086:	cf a0       	breq	8000207a <spi_selectChip+0xe>
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002088:	68 18       	ld.w	r8,r4[0x4]
8000208a:	ea 18 00 0f 	orh	r8,0xf
8000208e:	89 18       	st.w	r4[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002090:	68 18       	ld.w	r8,r4[0x4]
80002092:	e2 18 00 04 	andl	r8,0x4,COH
80002096:	c1 10       	breq	800020b8 <spi_selectChip+0x4c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002098:	30 e8       	mov	r8,14
8000209a:	f0 03 18 00 	cp.b	r3,r8
8000209e:	e0 8b 00 1c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800020a2:	68 19       	ld.w	r9,r4[0x4]
800020a4:	e6 08 15 10 	lsl	r8,r3,0x10
800020a8:	ea 18 ff f0 	orh	r8,0xfff0
800020ac:	e8 18 ff ff 	orl	r8,0xffff
800020b0:	12 68       	and	r8,r9
800020b2:	89 18       	st.w	r4[0x4],r8
800020b4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800020b8:	30 38       	mov	r8,3
800020ba:	f0 03 18 00 	cp.b	r3,r8
800020be:	e0 8b 00 0c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800020c2:	68 19       	ld.w	r9,r4[0x4]
800020c4:	2f 03       	sub	r3,-16
800020c6:	30 18       	mov	r8,1
800020c8:	f0 03 09 48 	lsl	r8,r8,r3
800020cc:	5c d8       	com	r8
800020ce:	12 68       	and	r8,r9
800020d0:	89 18       	st.w	r4[0x4],r8
800020d2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800020d6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800020d8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800020dc:	00 00       	add	r0,r0
800020de:	cf 50       	breq	800020c8 <spi_selectChip+0x5c>
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	2d ac       	sub	r12,-38

800020e4 <wdt_set_ctrl>:
 *
 * \note The KEY bit-field of \a ctrl is assumed to be zero.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
	AVR32_WDT.ctrl = ctrl | (AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET);
800020e4:	18 99       	mov	r9,r12
800020e6:	ea 19 55 00 	orh	r9,0x5500
800020ea:	fe 78 10 00 	mov	r8,-61440
800020ee:	91 09       	st.w	r8[0x0],r9
	AVR32_WDT.ctrl = ctrl | ((uint32_t) (~AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET) & AVR32_WDT_CTRL_KEY_MASK);
800020f0:	ea 1c aa 00 	orh	r12,0xaa00
800020f4:	91 0c       	st.w	r8[0x0],r12
}
800020f6:	5e fc       	retal	r12

800020f8 <wdt_get_us_timeout_period>:

int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
800020f8:	eb cd 40 c0 	pushm	r6-r7,lr
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
800020fc:	f9 39 00 10 	ld.ub	r9,r12[16]
80002100:	30 08       	mov	r8,0
80002102:	f0 09 18 00 	cp.b	r9,r8
80002106:	c3 11       	brne	80002168 <wdt_get_us_timeout_period+0x70>
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002108:	fe 78 10 00 	mov	r8,-61440
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002112:	c0 41       	brne	8000211a <wdt_get_us_timeout_period+0x22>
80002114:	3f f8       	mov	r8,-1
80002116:	3f f9       	mov	r9,-1
80002118:	c5 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000211a:	fe 78 10 00 	mov	r8,-61440
8000211e:	70 08       	ld.w	r8,r8[0x0]
int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002120:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80002124:	2f f8       	sub	r8,-1
80002126:	10 9c       	mov	r12,r8
80002128:	e2 1c 00 20 	andl	r12,0x20,COH
8000212c:	30 09       	mov	r9,0
8000212e:	f0 07 11 ff 	rsub	r7,r8,-1
80002132:	e6 7e a1 20 	mov	lr,500000
80002136:	fc 07 0a 4b 	lsr	r11,lr,r7
8000213a:	ee 77 42 40 	mov	r7,1000000
8000213e:	ee 08 09 4a 	lsl	r10,r7,r8
80002142:	12 3c       	cp.w	r12,r9
80002144:	f4 0b 17 10 	movne	r11,r10
80002148:	f2 0a 17 10 	movne	r10,r9
8000214c:	e0 78 c2 00 	mov	r8,115200
80002150:	30 09       	mov	r9,0
80002152:	e0 66 e1 00 	mov	r6,57600
80002156:	30 07       	mov	r7,0
80002158:	0c 0a       	add	r10,r6
8000215a:	f6 07 00 4b 	adc	r11,r11,r7
8000215e:	f0 1f 00 1d 	mcall	800021d0 <wdt_get_us_timeout_period+0xd8>
80002162:	16 99       	mov	r9,r11
80002164:	14 98       	mov	r8,r10
80002166:	c3 08       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002168:	fe 78 10 00 	mov	r8,-61440
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002172:	c0 41       	brne	8000217a <wdt_get_us_timeout_period+0x82>
80002174:	3f f8       	mov	r8,-1
80002176:	3f f9       	mov	r9,-1
80002178:	c2 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000217a:	fe 78 10 00 	mov	r8,-61440
8000217e:	70 0a       	ld.w	r10,r8[0x0]
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002180:	f5 da c1 05 	bfextu	r10,r10,0x8,0x5
80002184:	2f fa       	sub	r10,-1
80002186:	14 9c       	mov	r12,r10
80002188:	e2 1c 00 20 	andl	r12,0x20,COH
8000218c:	30 0b       	mov	r11,0
8000218e:	f4 0e 11 ff 	rsub	lr,r10,-1
80002192:	e6 77 a1 20 	mov	r7,500000
80002196:	ee 0e 0a 49 	lsr	r9,r7,lr
8000219a:	ee 7e 42 40 	mov	lr,1000000
8000219e:	fc 0a 09 48 	lsl	r8,lr,r10
800021a2:	16 3c       	cp.w	r12,r11
800021a4:	f0 09 17 10 	movne	r9,r8
800021a8:	f6 08 17 10 	movne	r8,r11
800021ac:	e0 6a 40 00 	mov	r10,16384
800021b0:	30 0b       	mov	r11,0
800021b2:	f0 0a 00 0a 	add	r10,r8,r10
800021b6:	f2 0b 00 4b 	adc	r11,r9,r11
800021ba:	f4 08 16 0f 	lsr	r8,r10,0xf
800021be:	f1 eb 11 18 	or	r8,r8,r11<<0x11
800021c2:	f6 09 16 0f 	lsr	r9,r11,0xf
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_OSC32_FREQUENCY / 2) / AVR32_SCIF_OSC32_FREQUENCY :
				-1ULL;
	}
}
800021c6:	12 9b       	mov	r11,r9
800021c8:	10 9a       	mov	r10,r8
800021ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021ce:	00 00       	add	r0,r0
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	79 fe       	ld.w	lr,r12[0x7c]

800021d4 <wdt_disable>:
				-1ULL;
	}
}

void wdt_disable(void)
{
800021d4:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
800021d6:	fe 78 10 00 	mov	r8,-61440
800021da:	70 0c       	ld.w	r12,r8[0x0]
800021dc:	a1 cc       	cbr	r12,0x0
800021de:	f0 1f 00 02 	mcall	800021e4 <wdt_disable+0x10>
}
800021e2:	d8 02       	popm	pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <wdt_reenable>:
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
}

void wdt_reenable(void)
{
800021e8:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl | AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK );
800021ea:	fe 78 10 00 	mov	r8,-61440
800021ee:	70 0c       	ld.w	r12,r8[0x0]
800021f0:	ea 1c 00 01 	orh	r12,0x1
800021f4:	e8 1c 00 01 	orl	r12,0x1
800021f8:	f0 1f 00 02 	mcall	80002200 <wdt_reenable+0x18>
}
800021fc:	d8 02       	popm	pc
800021fe:	00 00       	add	r0,r0
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	20 e4       	sub	r4,14

80002204 <wdt_clear>:

void wdt_clear(void)
{
	while (!(AVR32_WDT.sr & AVR32_WDT_SR_CLEARED_MASK));
80002204:	fe 78 10 00 	mov	r8,-61440
80002208:	70 29       	ld.w	r9,r8[0x8]
8000220a:	e2 19 00 02 	andl	r9,0x2,COH
8000220e:	cf d0       	breq	80002208 <wdt_clear+0x4>
	AVR32_WDT.clr = ( (AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
80002210:	fe 78 10 00 	mov	r8,-61440
80002214:	30 19       	mov	r9,1
80002216:	ea 19 55 00 	orh	r9,0x5500
8000221a:	91 19       	st.w	r8[0x4],r9
	AVR32_WDT.clr = ( (~AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
8000221c:	30 19       	mov	r9,1
8000221e:	ea 19 aa 00 	orh	r9,0xaa00
80002222:	91 19       	st.w	r8[0x4],r9
}
80002224:	5e fc       	retal	r12
80002226:	d7 03       	nop

80002228 <wdt_enable>:
{
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
}

uint64_t wdt_enable(wdt_opt_t *opt)
{
80002228:	d4 31       	pushm	r0-r7,lr
8000222a:	18 97       	mov	r7,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
8000222c:	f9 38 00 10 	ld.ub	r8,r12[16]
80002230:	58 08       	cp.w	r8,0
80002232:	e0 81 00 88 	brne	80002342 <wdt_enable+0x11a>
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
80002236:	f9 35 00 14 	ld.ub	r5,r12[20]
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
8000223a:	f9 36 00 13 	ld.ub	r6,r12[19]
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
8000223e:	f9 34 00 12 	ld.ub	r4,r12[18]
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
80002242:	f9 33 00 11 	ld.ub	r3,r12[17]
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_RCSYS), MAX_US_TIMEOUT_PERIOD_RCSYS) *
80002246:	f8 e8 00 00 	ld.d	r8,r12[0]
8000224a:	e0 6a e3 8d 	mov	r10,58253
8000224e:	ea 1a ae 38 	orh	r10,0xae38
80002252:	30 8b       	mov	r11,8
80002254:	14 38       	cp.w	r8,r10
80002256:	f6 09 13 00 	cpc	r9,r11
8000225a:	e0 88 00 04 	brls	80002262 <wdt_enable+0x3a>
8000225e:	3f f2       	mov	r2,-1
80002260:	c2 58       	rjmp	800022aa <wdt_enable+0x82>
80002262:	59 18       	cp.w	r8,17
80002264:	5c 29       	cpc	r9
80002266:	f9 b8 03 11 	movlo	r8,17
8000226a:	f9 b9 03 00 	movlo	r9,0
8000226e:	e0 7c c2 00 	mov	r12,115200
80002272:	f0 0c 06 4a 	mulu.d	r10,r8,r12
80002276:	f8 09 03 4b 	mac	r11,r12,r9
8000227a:	ee 78 42 40 	mov	r8,1000000
8000227e:	30 09       	mov	r9,0
80002280:	e6 70 a1 20 	mov	r0,500000
80002284:	30 01       	mov	r1,0
80002286:	00 0a       	add	r10,r0
80002288:	f6 01 00 4b 	adc	r11,r11,r1
8000228c:	f0 1f 00 5c 	mcall	800023fc <wdt_enable+0x1d4>
80002290:	14 0a       	add	r10,r10
80002292:	f6 0b 00 4b 	adc	r11,r11,r11
80002296:	3f f8       	mov	r8,-1
80002298:	3f f9       	mov	r9,-1
8000229a:	f4 08 00 08 	add	r8,r10,r8
8000229e:	f6 09 00 49 	adc	r9,r11,r9
800022a2:	f0 02 16 01 	lsr	r2,r8,0x1
800022a6:	e5 e9 11 f2 	or	r2,r2,r9<<0x1f
800022aa:	e4 02 12 00 	clz	r2,r2
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeban_period, MIN_US_TIMEBAN_PERIOD_RCSYS), MAX_US_TIMEBAN_PERIOD_RCSYS) *
800022ae:	ee e8 00 08 	ld.d	r8,r7[8]
800022b2:	e0 6a e3 8d 	mov	r10,58253
800022b6:	ea 1a ae 38 	orh	r10,0xae38
800022ba:	30 8b       	mov	r11,8
800022bc:	14 38       	cp.w	r8,r10
800022be:	f6 09 13 00 	cpc	r9,r11
800022c2:	e0 88 00 04 	brls	800022ca <wdt_enable+0xa2>
800022c6:	3f fc       	mov	r12,-1
800022c8:	c2 58       	rjmp	80002312 <wdt_enable+0xea>
800022ca:	59 18       	cp.w	r8,17
800022cc:	5c 29       	cpc	r9
800022ce:	f9 b8 03 11 	movlo	r8,17
800022d2:	f9 b9 03 00 	movlo	r9,0
800022d6:	e0 7c c2 00 	mov	r12,115200
800022da:	f0 0c 06 4a 	mulu.d	r10,r8,r12
800022de:	f8 09 03 4b 	mac	r11,r12,r9
800022e2:	ee 78 42 40 	mov	r8,1000000
800022e6:	30 09       	mov	r9,0
800022e8:	e6 70 a1 20 	mov	r0,500000
800022ec:	30 01       	mov	r1,0
800022ee:	00 0a       	add	r10,r0
800022f0:	f6 01 00 4b 	adc	r11,r11,r1
800022f4:	f0 1f 00 42 	mcall	800023fc <wdt_enable+0x1d4>
800022f8:	14 0a       	add	r10,r10
800022fa:	f6 0b 00 4b 	adc	r11,r11,r11
800022fe:	3f f8       	mov	r8,-1
80002300:	3f f9       	mov	r9,-1
80002302:	f4 08 00 08 	add	r8,r10,r8
80002306:	f6 09 00 49 	adc	r9,r11,r9
8000230a:	f0 0c 16 01 	lsr	r12,r8,0x1
8000230e:	f9 e9 11 fc 	or	r12,r12,r9<<0x1f
80002312:	f8 0c 12 00 	clz	r12,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
80002316:	a3 66       	lsl	r6,0x2
80002318:	ed e5 10 15 	or	r5,r6,r5<<0x1
8000231c:	ea 15 00 01 	orh	r5,0x1
80002320:	e8 15 00 01 	orl	r5,0x1
80002324:	eb e4 10 34 	or	r4,r5,r4<<0x3
80002328:	e9 e3 10 73 	or	r3,r4,r3<<0x7
8000232c:	e4 02 11 1f 	rsub	r2,r2,31
80002330:	e7 e2 10 83 	or	r3,r3,r2<<0x8
80002334:	f8 0c 11 1f 	rsub	r12,r12,31
80002338:	e7 ec 11 2c 	or	r12,r3,r12<<0x12
8000233c:	f0 1f 00 31 	mcall	80002400 <wdt_enable+0x1d8>
80002340:	c5 58       	rjmp	800023ea <wdt_enable+0x1c2>
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
80002342:	f9 39 00 14 	ld.ub	r9,r12[20]
80002346:	f9 36 00 13 	ld.ub	r6,r12[19]
8000234a:	a3 66       	lsl	r6,0x2
8000234c:	ed e9 10 16 	or	r6,r6,r9<<0x1
80002350:	ea 16 00 01 	orh	r6,0x1
80002354:	e8 16 00 01 	orl	r6,0x1
80002358:	f9 39 00 12 	ld.ub	r9,r12[18]
8000235c:	ed e9 10 36 	or	r6,r6,r9<<0x3
80002360:	f9 39 00 11 	ld.ub	r9,r12[17]
80002364:	ed e9 10 76 	or	r6,r6,r9<<0x7
80002368:	ed e8 11 16 	or	r6,r6,r8<<0x11
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
8000236c:	f8 e8 00 00 	ld.d	r8,r12[0]
80002370:	e0 6a ff ff 	mov	r10,65535
80002374:	ea 1a 84 7f 	orh	r10,0x847f
80002378:	31 eb       	mov	r11,30
8000237a:	14 38       	cp.w	r8,r10
8000237c:	f6 09 13 00 	cpc	r9,r11
80002380:	e0 8b 00 39 	brhi	800023f2 <wdt_enable+0x1ca>
80002384:	e0 48 00 3d 	cp.w	r8,61
80002388:	5c 29       	cpc	r9
8000238a:	f9 b8 03 3d 	movlo	r8,61
8000238e:	f9 b9 03 00 	movlo	r9,0
80002392:	f2 0b 15 0f 	lsl	r11,r9,0xf
80002396:	f7 e8 13 1b 	or	r11,r11,r8>>0x11
8000239a:	f0 0a 15 0f 	lsl	r10,r8,0xf
8000239e:	ee 78 42 40 	mov	r8,1000000
800023a2:	30 09       	mov	r9,0
800023a4:	e6 74 a1 20 	mov	r4,500000
800023a8:	30 05       	mov	r5,0
800023aa:	08 0a       	add	r10,r4
800023ac:	f6 05 00 4b 	adc	r11,r11,r5
800023b0:	f0 1f 00 13 	mcall	800023fc <wdt_enable+0x1d4>
800023b4:	14 0a       	add	r10,r10
800023b6:	f6 0b 00 4b 	adc	r11,r11,r11
800023ba:	3f f8       	mov	r8,-1
800023bc:	3f f9       	mov	r9,-1
800023be:	f4 08 00 08 	add	r8,r10,r8
800023c2:	f6 09 00 49 	adc	r9,r11,r9
800023c6:	f0 0a 16 01 	lsr	r10,r8,0x1
800023ca:	f5 e9 11 f8 	or	r8,r10,r9<<0x1f
800023ce:	f0 09 12 00 	clz	r9,r8
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023d2:	f2 09 11 1f 	rsub	r9,r9,31
800023d6:	ed e9 10 86 	or	r6,r6,r9<<0x8
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
800023da:	f0 08 12 00 	clz	r8,r8
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	} else {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
800023de:	f0 0c 11 1f 	rsub	r12,r8,31
800023e2:	ed ec 11 2c 	or	r12,r6,r12<<0x12
800023e6:	f0 1f 00 07 	mcall	80002400 <wdt_enable+0x1d8>
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	}
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
800023ea:	0e 9c       	mov	r12,r7
800023ec:	f0 1f 00 06 	mcall	80002404 <wdt_enable+0x1dc>
}
800023f0:	d8 32       	popm	r0-r7,pc
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023f2:	e8 16 1f 00 	orl	r6,0x1f00
800023f6:	3f f8       	mov	r8,-1
800023f8:	cf 1b       	rjmp	800023da <wdt_enable+0x1b2>
800023fa:	00 00       	add	r0,r0
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	79 fe       	ld.w	lr,r12[0x7c]
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	20 e4       	sub	r4,14
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	20 f8       	sub	r8,15

80002408 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002408:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000240c:	58 0a       	cp.w	r10,0
8000240e:	c0 61       	brne	8000241a <spi_read_packet+0x12>
80002410:	c2 28       	rjmp	80002454 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002412:	58 08       	cp.w	r8,0
80002414:	c1 d0       	breq	8000244e <spi_read_packet+0x46>
80002416:	20 18       	sub	r8,1
80002418:	c0 68       	rjmp	80002424 <spi_read_packet+0x1c>
8000241a:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000241e:	e0 67 00 ff 	mov	r7,255
80002422:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002424:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002426:	e2 19 00 02 	andl	r9,0x2,COH
8000242a:	cf 40       	breq	80002412 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000242c:	99 37       	st.w	r12[0xc],r7
8000242e:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002430:	c0 48       	rjmp	80002438 <spi_read_packet+0x30>
			if (!timeout--) {
80002432:	58 08       	cp.w	r8,0
80002434:	c0 d0       	breq	8000244e <spi_read_packet+0x46>
80002436:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002438:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000243a:	e2 19 02 01 	andl	r9,0x201,COH
8000243e:	e0 49 02 01 	cp.w	r9,513
80002442:	cf 81       	brne	80002432 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002444:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002446:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002448:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000244a:	ce c1       	brne	80002422 <spi_read_packet+0x1a>
8000244c:	c0 48       	rjmp	80002454 <spi_read_packet+0x4c>
8000244e:	3f dc       	mov	r12,-3
80002450:	e3 cd 80 80 	ldm	sp++,r7,pc
80002454:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002458 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002458:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000245a:	58 0a       	cp.w	r10,0
8000245c:	c0 81       	brne	8000246c <spi_write_packet+0x14>
8000245e:	c1 28       	rjmp	80002482 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002460:	58 08       	cp.w	r8,0
80002462:	c0 31       	brne	80002468 <spi_write_packet+0x10>
80002464:	3f dc       	mov	r12,-3
80002466:	d8 02       	popm	pc
80002468:	20 18       	sub	r8,1
8000246a:	c0 48       	rjmp	80002472 <spi_write_packet+0x1a>
8000246c:	e0 6e 3a 98 	mov	lr,15000
80002470:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002472:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002474:	e2 19 00 02 	andl	r9,0x2,COH
80002478:	cf 40       	breq	80002460 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000247a:	17 38       	ld.ub	r8,r11++
8000247c:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000247e:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002480:	cf 81       	brne	80002470 <spi_write_packet+0x18>
80002482:	d8 0a       	popm	pc,r12=0

80002484 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80002484:	eb cd 40 e0 	pushm	r5-r7,lr
80002488:	18 97       	mov	r7,r12
8000248a:	16 96       	mov	r6,r11
8000248c:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000248e:	17 88       	ld.ub	r8,r11[0x0]
80002490:	30 1a       	mov	r10,1
80002492:	f4 08 18 00 	cp.b	r8,r10
80002496:	c1 10       	breq	800024b8 <spi_master_setup_device+0x34>
80002498:	c0 a3       	brcs	800024ac <spi_master_setup_device+0x28>
8000249a:	30 2a       	mov	r10,2
8000249c:	f4 08 18 00 	cp.b	r8,r10
800024a0:	c1 20       	breq	800024c4 <spi_master_setup_device+0x40>
800024a2:	30 3a       	mov	r10,3
800024a4:	f4 08 18 00 	cp.b	r8,r10
800024a8:	c1 91       	brne	800024da <spi_master_setup_device+0x56>
800024aa:	c1 38       	rjmp	800024d0 <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
800024ac:	78 c8       	ld.w	r8,r12[0x30]
800024ae:	30 0a       	mov	r10,0
800024b0:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024b4:	99 c8       	st.w	r12[0x30],r8
800024b6:	c1 28       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
800024b8:	78 d8       	ld.w	r8,r12[0x34]
800024ba:	30 0a       	mov	r10,0
800024bc:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024c0:	99 d8       	st.w	r12[0x34],r8
800024c2:	c0 c8       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
800024c4:	78 e8       	ld.w	r8,r12[0x38]
800024c6:	30 0a       	mov	r10,0
800024c8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024cc:	99 e8       	st.w	r12[0x38],r8
800024ce:	c0 68       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
800024d0:	78 f8       	ld.w	r8,r12[0x3c]
800024d2:	30 0a       	mov	r10,0
800024d4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024d8:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
800024da:	0d 88       	ld.ub	r8,r6[0x0]
800024dc:	30 1a       	mov	r10,1
800024de:	f4 08 18 00 	cp.b	r8,r10
800024e2:	c1 10       	breq	80002504 <spi_master_setup_device+0x80>
800024e4:	c0 a3       	brcs	800024f8 <spi_master_setup_device+0x74>
800024e6:	30 2a       	mov	r10,2
800024e8:	f4 08 18 00 	cp.b	r8,r10
800024ec:	c1 20       	breq	80002510 <spi_master_setup_device+0x8c>
800024ee:	30 3a       	mov	r10,3
800024f0:	f4 08 18 00 	cp.b	r8,r10
800024f4:	c1 91       	brne	80002526 <spi_master_setup_device+0xa2>
800024f6:	c1 38       	rjmp	8000251c <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
800024f8:	6e c8       	ld.w	r8,r7[0x30]
800024fa:	30 0a       	mov	r10,0
800024fc:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002500:	8f c8       	st.w	r7[0x30],r8
80002502:	c1 28       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80002504:	6e d8       	ld.w	r8,r7[0x34]
80002506:	30 0a       	mov	r10,0
80002508:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000250c:	8f d8       	st.w	r7[0x34],r8
8000250e:	c0 c8       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
80002510:	6e e8       	ld.w	r8,r7[0x38]
80002512:	30 0a       	mov	r10,0
80002514:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002518:	8f e8       	st.w	r7[0x38],r8
8000251a:	c0 68       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
8000251c:	6e f8       	ld.w	r8,r7[0x3c]
8000251e:	30 0a       	mov	r10,0
80002520:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002524:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
80002526:	0d 88       	ld.ub	r8,r6[0x0]
80002528:	30 1a       	mov	r10,1
8000252a:	f4 08 18 00 	cp.b	r8,r10
8000252e:	c1 10       	breq	80002550 <spi_master_setup_device+0xcc>
80002530:	c0 a3       	brcs	80002544 <spi_master_setup_device+0xc0>
80002532:	30 2a       	mov	r10,2
80002534:	f4 08 18 00 	cp.b	r8,r10
80002538:	c1 20       	breq	8000255c <spi_master_setup_device+0xd8>
8000253a:	30 3a       	mov	r10,3
8000253c:	f4 08 18 00 	cp.b	r8,r10
80002540:	c1 91       	brne	80002572 <spi_master_setup_device+0xee>
80002542:	c1 38       	rjmp	80002568 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
80002544:	6e c8       	ld.w	r8,r7[0x30]
80002546:	30 0a       	mov	r10,0
80002548:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
8000254c:	8f c8       	st.w	r7[0x30],r8
8000254e:	c1 28       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
80002550:	6e d8       	ld.w	r8,r7[0x34]
80002552:	30 0a       	mov	r10,0
80002554:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002558:	8f d8       	st.w	r7[0x34],r8
8000255a:	c0 c8       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
8000255c:	6e e8       	ld.w	r8,r7[0x38]
8000255e:	30 0a       	mov	r10,0
80002560:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002564:	8f e8       	st.w	r7[0x38],r8
80002566:	c0 68       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
80002568:	6e f8       	ld.w	r8,r7[0x3c]
8000256a:	30 0a       	mov	r10,0
8000256c:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002570:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
80002572:	fe 57 10 00 	cp.w	r7,-61440
80002576:	e0 80 00 87 	breq	80002684 <spi_master_setup_device+0x200>
8000257a:	e0 8b 00 41 	brhi	800025fc <spi_master_setup_device+0x178>
8000257e:	fe 47 00 00 	cp.w	r7,-131072
80002582:	e0 80 00 86 	breq	8000268e <spi_master_setup_device+0x20a>
80002586:	e0 8b 00 1c 	brhi	800025be <spi_master_setup_device+0x13a>
8000258a:	fc 57 18 00 	cp.w	r7,-190464
8000258e:	e0 80 00 85 	breq	80002698 <spi_master_setup_device+0x214>
80002592:	e0 8b 00 0c 	brhi	800025aa <spi_master_setup_device+0x126>
80002596:	fc 57 10 00 	cp.w	r7,-192512
8000259a:	c7 f0       	breq	80002698 <spi_master_setup_device+0x214>
8000259c:	fc 57 14 00 	cp.w	r7,-191488
800025a0:	c7 c0       	breq	80002698 <spi_master_setup_device+0x214>
800025a2:	fc 57 00 00 	cp.w	r7,-196608
800025a6:	c6 d1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025a8:	c7 88       	rjmp	80002698 <spi_master_setup_device+0x214>
800025aa:	fc 57 20 00 	cp.w	r7,-188416
800025ae:	c7 50       	breq	80002698 <spi_master_setup_device+0x214>
800025b0:	fc 57 24 00 	cp.w	r7,-187392
800025b4:	c7 20       	breq	80002698 <spi_master_setup_device+0x214>
800025b6:	fc 57 1c 00 	cp.w	r7,-189440
800025ba:	c6 31       	brne	80002680 <spi_master_setup_device+0x1fc>
800025bc:	c6 e8       	rjmp	80002698 <spi_master_setup_device+0x214>
800025be:	fe 47 30 00 	cp.w	r7,-118784
800025c2:	c6 60       	breq	8000268e <spi_master_setup_device+0x20a>
800025c4:	e0 8b 00 0c 	brhi	800025dc <spi_master_setup_device+0x158>
800025c8:	fe 47 20 00 	cp.w	r7,-122880
800025cc:	c6 10       	breq	8000268e <spi_master_setup_device+0x20a>
800025ce:	fe 47 24 00 	cp.w	r7,-121856
800025d2:	c5 e0       	breq	8000268e <spi_master_setup_device+0x20a>
800025d4:	fe 47 10 00 	cp.w	r7,-126976
800025d8:	c5 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025da:	c5 a8       	rjmp	8000268e <spi_master_setup_device+0x20a>
800025dc:	fe 57 04 00 	cp.w	r7,-64512
800025e0:	c5 20       	breq	80002684 <spi_master_setup_device+0x200>
800025e2:	e0 8b 00 06 	brhi	800025ee <spi_master_setup_device+0x16a>
800025e6:	fe 57 00 00 	cp.w	r7,-65536
800025ea:	c4 b1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025ec:	c4 c8       	rjmp	80002684 <spi_master_setup_device+0x200>
800025ee:	fe 57 08 00 	cp.w	r7,-63488
800025f2:	c4 90       	breq	80002684 <spi_master_setup_device+0x200>
800025f4:	fe 57 0c 00 	cp.w	r7,-62464
800025f8:	c4 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025fa:	c4 58       	rjmp	80002684 <spi_master_setup_device+0x200>
800025fc:	fe 57 40 00 	cp.w	r7,-49152
80002600:	c4 20       	breq	80002684 <spi_master_setup_device+0x200>
80002602:	e0 8b 00 21 	brhi	80002644 <spi_master_setup_device+0x1c0>
80002606:	fe 57 28 00 	cp.w	r7,-55296
8000260a:	c3 d0       	breq	80002684 <spi_master_setup_device+0x200>
8000260c:	e0 8b 00 0c 	brhi	80002624 <spi_master_setup_device+0x1a0>
80002610:	fe 57 18 00 	cp.w	r7,-59392
80002614:	c3 80       	breq	80002684 <spi_master_setup_device+0x200>
80002616:	fe 57 20 00 	cp.w	r7,-57344
8000261a:	c3 50       	breq	80002684 <spi_master_setup_device+0x200>
8000261c:	fe 57 14 00 	cp.w	r7,-60416
80002620:	c3 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002622:	c3 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002624:	fe 57 30 00 	cp.w	r7,-53248
80002628:	c2 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000262a:	e0 8b 00 06 	brhi	80002636 <spi_master_setup_device+0x1b2>
8000262e:	fe 57 2c 00 	cp.w	r7,-54272
80002632:	c2 71       	brne	80002680 <spi_master_setup_device+0x1fc>
80002634:	c2 88       	rjmp	80002684 <spi_master_setup_device+0x200>
80002636:	fe 57 38 00 	cp.w	r7,-51200
8000263a:	c2 50       	breq	80002684 <spi_master_setup_device+0x200>
8000263c:	fe 57 3c 00 	cp.w	r7,-50176
80002640:	c2 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002642:	c2 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002644:	fe 57 50 00 	cp.w	r7,-45056
80002648:	c1 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000264a:	e0 8b 00 0c 	brhi	80002662 <spi_master_setup_device+0x1de>
8000264e:	fe 57 48 00 	cp.w	r7,-47104
80002652:	c1 90       	breq	80002684 <spi_master_setup_device+0x200>
80002654:	fe 57 4c 00 	cp.w	r7,-46080
80002658:	c1 60       	breq	80002684 <spi_master_setup_device+0x200>
8000265a:	fe 57 44 00 	cp.w	r7,-48128
8000265e:	c1 11       	brne	80002680 <spi_master_setup_device+0x1fc>
80002660:	c1 28       	rjmp	80002684 <spi_master_setup_device+0x200>
80002662:	fe 57 60 00 	cp.w	r7,-40960
80002666:	c0 f0       	breq	80002684 <spi_master_setup_device+0x200>
80002668:	e0 8b 00 06 	brhi	80002674 <spi_master_setup_device+0x1f0>
8000266c:	fe 57 5c 00 	cp.w	r7,-41984
80002670:	c0 81       	brne	80002680 <spi_master_setup_device+0x1fc>
80002672:	c0 98       	rjmp	80002684 <spi_master_setup_device+0x200>
80002674:	fe 57 68 00 	cp.w	r7,-38912
80002678:	c0 60       	breq	80002684 <spi_master_setup_device+0x200>
8000267a:	fe 57 70 00 	cp.w	r7,-36864
8000267e:	c0 30       	breq	80002684 <spi_master_setup_device+0x200>
80002680:	30 0b       	mov	r11,0
80002682:	c0 f8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002684:	e0 6b 36 00 	mov	r11,13824
80002688:	ea 1b 01 6e 	orh	r11,0x16e
8000268c:	c0 a8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus B clock, in Hz.
 */
static inline uint32_t sysclk_get_pbb_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
8000268e:	e0 6b 36 00 	mov	r11,13824
80002692:	ea 1b 01 6e 	orh	r11,0x16e
80002696:	c0 58       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus C clock, in Hz.
 */
static inline uint32_t sysclk_get_pbc_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
80002698:	e0 6b 36 00 	mov	r11,13824
8000269c:	ea 1b 01 6e 	orh	r11,0x16e
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800026a0:	12 9c       	mov	r12,r9
800026a2:	f0 1f 00 54 	mcall	800027f0 <spi_master_setup_device+0x36c>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800026a6:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800026a8:	0d 88       	ld.ub	r8,r6[0x0]
800026aa:	30 19       	mov	r9,1
800026ac:	f2 08 18 00 	cp.b	r8,r9
800026b0:	c1 00       	breq	800026d0 <spi_master_setup_device+0x24c>
800026b2:	c0 a3       	brcs	800026c6 <spi_master_setup_device+0x242>
800026b4:	30 29       	mov	r9,2
800026b6:	f2 08 18 00 	cp.b	r8,r9
800026ba:	c1 00       	breq	800026da <spi_master_setup_device+0x256>
800026bc:	30 39       	mov	r9,3
800026be:	f2 08 18 00 	cp.b	r8,r9
800026c2:	c1 51       	brne	800026ec <spi_master_setup_device+0x268>
800026c4:	c1 08       	rjmp	800026e4 <spi_master_setup_device+0x260>
	case 0:
		spi->CSR0.scbr = scbr;
800026c6:	6e c8       	ld.w	r8,r7[0x30]
800026c8:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026cc:	8f c8       	st.w	r7[0x30],r8
800026ce:	c0 f8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800026d0:	6e d8       	ld.w	r8,r7[0x34]
800026d2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026d6:	8f d8       	st.w	r7[0x34],r8
800026d8:	c0 a8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
800026da:	6e e8       	ld.w	r8,r7[0x38]
800026dc:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026e0:	8f e8       	st.w	r7[0x38],r8
800026e2:	c0 58       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
800026e4:	6e f8       	ld.w	r8,r7[0x3c]
800026e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026ea:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
800026ec:	0d 88       	ld.ub	r8,r6[0x0]
800026ee:	30 19       	mov	r9,1
800026f0:	f2 08 18 00 	cp.b	r8,r9
800026f4:	c1 10       	breq	80002716 <spi_master_setup_device+0x292>
800026f6:	c0 a3       	brcs	8000270a <spi_master_setup_device+0x286>
800026f8:	30 29       	mov	r9,2
800026fa:	f2 08 18 00 	cp.b	r8,r9
800026fe:	c1 20       	breq	80002722 <spi_master_setup_device+0x29e>
80002700:	30 39       	mov	r9,3
80002702:	f2 08 18 00 	cp.b	r8,r9
80002706:	c1 91       	brne	80002738 <spi_master_setup_device+0x2b4>
80002708:	c1 38       	rjmp	8000272e <spi_master_setup_device+0x2aa>
	case 0:
		spi->CSR0.csaat = 1;
8000270a:	6e c8       	ld.w	r8,r7[0x30]
8000270c:	30 19       	mov	r9,1
8000270e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002712:	8f c8       	st.w	r7[0x30],r8
80002714:	c1 28       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80002716:	6e d8       	ld.w	r8,r7[0x34]
80002718:	30 19       	mov	r9,1
8000271a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000271e:	8f d8       	st.w	r7[0x34],r8
80002720:	c0 c8       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80002722:	6e e8       	ld.w	r8,r7[0x38]
80002724:	30 19       	mov	r9,1
80002726:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000272a:	8f e8       	st.w	r7[0x38],r8
8000272c:	c0 68       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
8000272e:	6e f8       	ld.w	r8,r7[0x3c]
80002730:	30 19       	mov	r9,1
80002732:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002736:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80002738:	0a 99       	mov	r9,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
8000273a:	0d 88       	ld.ub	r8,r6[0x0]
8000273c:	30 1a       	mov	r10,1
8000273e:	f4 08 18 00 	cp.b	r8,r10
80002742:	c1 80       	breq	80002772 <spi_master_setup_device+0x2ee>
80002744:	c0 a3       	brcs	80002758 <spi_master_setup_device+0x2d4>
80002746:	30 2a       	mov	r10,2
80002748:	f4 08 18 00 	cp.b	r8,r10
8000274c:	c2 00       	breq	8000278c <spi_master_setup_device+0x308>
8000274e:	30 3a       	mov	r10,3
80002750:	f4 08 18 00 	cp.b	r8,r10
80002754:	c3 51       	brne	800027be <spi_master_setup_device+0x33a>
80002756:	c2 88       	rjmp	800027a6 <spi_master_setup_device+0x322>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80002758:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
8000275c:	6e c8       	ld.w	r8,r7[0x30]
8000275e:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002762:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80002764:	ec 19 00 01 	eorl	r9,0x1
80002768:	6e c8       	ld.w	r8,r7[0x30]
8000276a:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
8000276e:	8f c8       	st.w	r7[0x30],r8
80002770:	c2 78       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80002772:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002776:	6e d8       	ld.w	r8,r7[0x34]
80002778:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
8000277c:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
8000277e:	ec 19 00 01 	eorl	r9,0x1
80002782:	6e d8       	ld.w	r8,r7[0x34]
80002784:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80002788:	8f d8       	st.w	r7[0x34],r8
8000278a:	c1 a8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
8000278c:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002790:	6e e8       	ld.w	r8,r7[0x38]
80002792:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002796:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80002798:	ec 19 00 01 	eorl	r9,0x1
8000279c:	6e e8       	ld.w	r8,r7[0x38]
8000279e:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027a2:	8f e8       	st.w	r7[0x38],r8
800027a4:	c0 d8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
800027a6:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
800027aa:	6e f8       	ld.w	r8,r7[0x3c]
800027ac:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800027b0:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
800027b2:	ec 19 00 01 	eorl	r9,0x1
800027b6:	6e f8       	ld.w	r8,r7[0x3c]
800027b8:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027bc:	8f f8       	st.w	r7[0x3c],r8

#ifdef FREERTOS_USED
	if (!xSPIMutex) {
800027be:	48 e8       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027c0:	70 08       	ld.w	r8,r8[0x0]
800027c2:	58 08       	cp.w	r8,0
800027c4:	c1 41       	brne	800027ec <spi_master_setup_device+0x368>
		// Create the SPI mutex.
		vSemaphoreCreateBinary(xSPIMutex);
800027c6:	30 0a       	mov	r10,0
800027c8:	14 9b       	mov	r11,r10
800027ca:	30 1c       	mov	r12,1
800027cc:	f0 1f 00 0b 	mcall	800027f8 <spi_master_setup_device+0x374>
800027d0:	48 98       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027d2:	91 0c       	st.w	r8[0x0],r12
800027d4:	58 0c       	cp.w	r12,0
800027d6:	c0 a0       	breq	800027ea <spi_master_setup_device+0x366>
800027d8:	30 09       	mov	r9,0
800027da:	12 9a       	mov	r10,r9
800027dc:	12 9b       	mov	r11,r9
800027de:	f0 1f 00 08 	mcall	800027fc <spi_master_setup_device+0x378>
		if (!xSPIMutex) {
800027e2:	48 58       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027e4:	70 08       	ld.w	r8,r8[0x0]
800027e6:	58 08       	cp.w	r8,0
800027e8:	c0 21       	brne	800027ec <spi_master_setup_device+0x368>
800027ea:	c0 08       	rjmp	800027ea <spi_master_setup_device+0x366>
800027ec:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 04       	sub	r4,0
800027f4:	00 00       	add	r0,r0
800027f6:	cf 50       	breq	800027e0 <spi_master_setup_device+0x35c>
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	30 44       	mov	r4,4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	2e c8       	sub	r8,-20

80002800 <ecu_can_send_slip_current>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_slip_current(int16_t val1, int16_t val2) {
80002800:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_slip_current.can_msg->data.u64		= 0x0LL;
80002804:	48 de       	lddpc	lr,80002838 <ecu_can_send_slip_current+0x38>
80002806:	7c 18       	ld.w	r8,lr[0x4]
80002808:	30 06       	mov	r6,0
8000280a:	30 07       	mov	r7,0
8000280c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_slip_current.can_msg->data.s16[0]	= val1;
80002810:	7c 18       	ld.w	r8,lr[0x4]
80002812:	b0 4c       	st.h	r8[0x8],r12
	mob_slip_current.can_msg->data.s16[1]	= val2;
80002814:	7c 18       	ld.w	r8,lr[0x4]
80002816:	b0 5b       	st.h	r8[0xa],r11
	
	mob_slip_current.can_msg->id = (CANR_FCN_DATA_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID7_ID);
80002818:	7c 18       	ld.w	r8,lr[0x4]
8000281a:	e0 69 06 37 	mov	r9,1591
8000281e:	91 09       	st.w	r8[0x0],r9
	mob_slip_current.dlc = 4;
80002820:	30 48       	mov	r8,4
80002822:	fd 68 00 08 	st.b	lr[8],r8
	
	can_tx(CAN_BUS_0,
80002826:	7c 18       	ld.w	r8,lr[0x4]
80002828:	30 09       	mov	r9,0
8000282a:	30 4a       	mov	r10,4
8000282c:	1d 8b       	ld.ub	r11,lr[0x0]
8000282e:	12 9c       	mov	r12,r9
80002830:	f0 1f 00 03 	mcall	8000283c <ecu_can_send_slip_current+0x3c>
	mob_slip_current.handle,
	mob_slip_current.dlc,
	CAN_DATA_FRAME,
	mob_slip_current.can_msg);
}
80002834:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002838:	00 00       	add	r0,r0
8000283a:	00 e8       	st.h	--r0,r8
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	4b 68       	lddpc	r8,80002914 <ecu_can_send_alive+0x14>

80002840 <ecu_can_send_launch_stop>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_stop(void) {
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002844:	48 db       	lddpc	r11,80002878 <ecu_can_send_launch_stop+0x38>
80002846:	76 18       	ld.w	r8,r11[0x4]
80002848:	30 06       	mov	r6,0
8000284a:	30 07       	mov	r7,0
8000284c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 255;
80002850:	76 18       	ld.w	r8,r11[0x4]
80002852:	3f f9       	mov	r9,-1
80002854:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002858:	76 18       	ld.w	r8,r11[0x4]
8000285a:	e0 69 02 31 	mov	r9,561
8000285e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002860:	30 18       	mov	r8,1
80002862:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002866:	76 18       	ld.w	r8,r11[0x4]
80002868:	30 09       	mov	r9,0
8000286a:	30 1a       	mov	r10,1
8000286c:	17 8b       	ld.ub	r11,r11[0x0]
8000286e:	12 9c       	mov	r12,r9
80002870:	f0 1f 00 03 	mcall	8000287c <ecu_can_send_launch_stop+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002874:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002878:	00 00       	add	r0,r0
8000287a:	00 a0       	st.w	r0++,r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	4b 68       	lddpc	r8,80002954 <ecu_can_send_alive+0x54>

80002880 <ecu_can_send_launch_ready>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_ready(void) {
80002880:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002884:	48 db       	lddpc	r11,800028b8 <ecu_can_send_launch_ready+0x38>
80002886:	76 18       	ld.w	r8,r11[0x4]
80002888:	30 06       	mov	r6,0
8000288a:	30 07       	mov	r7,0
8000288c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x2;
80002890:	76 18       	ld.w	r8,r11[0x4]
80002892:	30 29       	mov	r9,2
80002894:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002898:	76 18       	ld.w	r8,r11[0x4]
8000289a:	e0 69 02 31 	mov	r9,561
8000289e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
800028a0:	30 18       	mov	r8,1
800028a2:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028a6:	76 18       	ld.w	r8,r11[0x4]
800028a8:	30 09       	mov	r9,0
800028aa:	30 1a       	mov	r10,1
800028ac:	17 8b       	ld.ub	r11,r11[0x0]
800028ae:	12 9c       	mov	r12,r9
800028b0:	f0 1f 00 03 	mcall	800028bc <ecu_can_send_launch_ready+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028b8:	00 00       	add	r0,r0
800028ba:	00 a0       	st.w	r0++,r0
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	4b 68       	lddpc	r8,80002994 <ecu_can_send_drive_disabled+0x34>

800028c0 <ecu_can_confirm_activate_launch>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_confirm_activate_launch(void) {
800028c0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
800028c4:	48 db       	lddpc	r11,800028f8 <ecu_can_confirm_activate_launch+0x38>
800028c6:	76 18       	ld.w	r8,r11[0x4]
800028c8:	30 06       	mov	r6,0
800028ca:	30 07       	mov	r7,0
800028cc:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x1;
800028d0:	76 19       	ld.w	r9,r11[0x4]
800028d2:	30 18       	mov	r8,1
800028d4:	f3 68 00 08 	st.b	r9[8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
800028d8:	76 19       	ld.w	r9,r11[0x4]
800028da:	e0 6a 02 31 	mov	r10,561
800028de:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 1;
800028e0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028e4:	76 18       	ld.w	r8,r11[0x4]
800028e6:	30 09       	mov	r9,0
800028e8:	30 1a       	mov	r10,1
800028ea:	17 8b       	ld.ub	r11,r11[0x0]
800028ec:	12 9c       	mov	r12,r9
800028ee:	f0 1f 00 04 	mcall	800028fc <ecu_can_confirm_activate_launch+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028f2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028f6:	00 00       	add	r0,r0
800028f8:	00 00       	add	r0,r0
800028fa:	00 a0       	st.w	r0++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	4b 68       	lddpc	r8,800029d4 <ecu_can_send_ready_to_drive+0x34>

80002900 <ecu_can_send_alive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_alive(uint8_t error) {
80002900:	d4 01       	pushm	lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002902:	49 68       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002904:	70 19       	ld.w	r9,r8[0x4]
80002906:	30 0a       	mov	r10,0
80002908:	30 0b       	mov	r11,0
8000290a:	f2 eb 00 08 	st.d	r9[8],r10
	mob_tx_dash.can_msg->data.u8[0]  = CANR_CMD_ALIVE;
8000290e:	70 19       	ld.w	r9,r8[0x4]
80002910:	30 9a       	mov	r10,9
80002912:	f3 6a 00 08 	st.b	r9[8],r10
	mob_tx_dash.can_msg->data.u8[1]  = DASH_ALIVE_ECU;
80002916:	70 18       	ld.w	r8,r8[0x4]
80002918:	30 09       	mov	r9,0
8000291a:	f1 69 00 09 	st.b	r8[9],r9
	if (error == 0) {
8000291e:	58 0c       	cp.w	r12,0
80002920:	c0 71       	brne	8000292e <ecu_can_send_alive+0x2e>
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_OPERATIVE;
80002922:	48 e8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002924:	70 18       	ld.w	r8,r8[0x4]
80002926:	30 19       	mov	r9,1
80002928:	f1 69 00 0a 	st.b	r8[10],r9
8000292c:	c0 68       	rjmp	80002938 <ecu_can_send_alive+0x38>
		} else {
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_ERROR;
8000292e:	48 b8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002930:	70 18       	ld.w	r8,r8[0x4]
80002932:	30 09       	mov	r9,0
80002934:	f1 69 00 0a 	st.b	r8[10],r9
	}
	
	mob_tx_dash.can_msg->id = CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID7_ID;
80002938:	48 8b       	lddpc	r11,80002958 <ecu_can_send_alive+0x58>
8000293a:	76 18       	ld.w	r8,r11[0x4]
8000293c:	e0 69 06 67 	mov	r9,1639
80002940:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 3;
80002942:	30 38       	mov	r8,3
80002944:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002948:	76 18       	ld.w	r8,r11[0x4]
8000294a:	30 09       	mov	r9,0
8000294c:	30 3a       	mov	r10,3
8000294e:	17 8b       	ld.ub	r11,r11[0x0]
80002950:	12 9c       	mov	r12,r9
80002952:	f0 1f 00 03 	mcall	8000295c <ecu_can_send_alive+0x5c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002956:	d8 02       	popm	pc
80002958:	00 00       	add	r0,r0
8000295a:	00 a0       	st.w	r0++,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	4b 68       	lddpc	r8,80002a34 <ecu_can_send_tractive_system_active+0x18>

80002960 <ecu_can_send_drive_disabled>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_drive_disabled(void) {
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002964:	48 db       	lddpc	r11,80002998 <ecu_can_send_drive_disabled+0x38>
80002966:	76 18       	ld.w	r8,r11[0x4]
80002968:	30 06       	mov	r6,0
8000296a:	30 07       	mov	r7,0
8000296c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x4;
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	30 49       	mov	r9,4
80002974:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002976:	76 18       	ld.w	r8,r11[0x4]
80002978:	e0 69 02 30 	mov	r9,560
8000297c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000297e:	30 28       	mov	r8,2
80002980:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002984:	76 18       	ld.w	r8,r11[0x4]
80002986:	30 09       	mov	r9,0
80002988:	30 2a       	mov	r10,2
8000298a:	17 8b       	ld.ub	r11,r11[0x0]
8000298c:	12 9c       	mov	r12,r9
8000298e:	f0 1f 00 04 	mcall	8000299c <ecu_can_send_drive_disabled+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002992:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002996:	00 00       	add	r0,r0
80002998:	00 00       	add	r0,r0
8000299a:	00 a0       	st.w	r0++,r0
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	4b 68       	lddpc	r8,80002a74 <ecu_can_send_slow_data+0x18>

800029a0 <ecu_can_send_ready_to_drive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_ready_to_drive(void) {
800029a0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029a4:	48 db       	lddpc	r11,800029d8 <ecu_can_send_ready_to_drive+0x38>
800029a6:	76 18       	ld.w	r8,r11[0x4]
800029a8:	30 06       	mov	r6,0
800029aa:	30 07       	mov	r7,0
800029ac:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x3;
800029b0:	76 18       	ld.w	r8,r11[0x4]
800029b2:	30 39       	mov	r9,3
800029b4:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029b6:	76 18       	ld.w	r8,r11[0x4]
800029b8:	e0 69 02 30 	mov	r9,560
800029bc:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
800029be:	30 28       	mov	r8,2
800029c0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800029c4:	76 18       	ld.w	r8,r11[0x4]
800029c6:	30 09       	mov	r9,0
800029c8:	30 2a       	mov	r10,2
800029ca:	17 8b       	ld.ub	r11,r11[0x0]
800029cc:	12 9c       	mov	r12,r9
800029ce:	f0 1f 00 04 	mcall	800029dc <ecu_can_send_ready_to_drive+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800029d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029d6:	00 00       	add	r0,r0
800029d8:	00 00       	add	r0,r0
800029da:	00 a0       	st.w	r0++,r0
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	4b 68       	lddpc	r8,80002ab4 <ecu_can_send_fast_data+0x1c>

800029e0 <ecu_can_send_play_rtds>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_play_rtds(void) {
800029e0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029e4:	48 cb       	lddpc	r11,80002a14 <ecu_can_send_play_rtds+0x34>
800029e6:	76 18       	ld.w	r8,r11[0x4]
800029e8:	30 06       	mov	r6,0
800029ea:	30 07       	mov	r7,0
800029ec:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x2;
800029f0:	76 19       	ld.w	r9,r11[0x4]
800029f2:	30 28       	mov	r8,2
800029f4:	b2 48       	st.h	r9[0x8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029f6:	76 19       	ld.w	r9,r11[0x4]
800029f8:	e0 6a 02 30 	mov	r10,560
800029fc:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 2;
800029fe:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a02:	76 18       	ld.w	r8,r11[0x4]
80002a04:	30 09       	mov	r9,0
80002a06:	30 2a       	mov	r10,2
80002a08:	17 8b       	ld.ub	r11,r11[0x0]
80002a0a:	12 9c       	mov	r12,r9
80002a0c:	f0 1f 00 03 	mcall	80002a18 <ecu_can_send_play_rtds+0x38>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a14:	00 00       	add	r0,r0
80002a16:	00 a0       	st.w	r0++,r0
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	4b 68       	lddpc	r8,80002af0 <ecu_can_inverter_read_reg+0x1c>

80002a1c <ecu_can_send_tractive_system_active>:
	// 	mob_tx_inverter.dlc,
	// 	CAN_DATA_FRAME,
	// 	mob_tx_inverter.can_msg);
}

void ecu_can_send_tractive_system_active(void) {
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002a20:	48 db       	lddpc	r11,80002a54 <ecu_can_send_tractive_system_active+0x38>
80002a22:	76 18       	ld.w	r8,r11[0x4]
80002a24:	30 06       	mov	r6,0
80002a26:	30 07       	mov	r7,0
80002a28:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x1;
80002a2c:	76 18       	ld.w	r8,r11[0x4]
80002a2e:	30 19       	mov	r9,1
80002a30:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002a32:	76 18       	ld.w	r8,r11[0x4]
80002a34:	e0 69 02 30 	mov	r9,560
80002a38:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
80002a3a:	30 28       	mov	r8,2
80002a3c:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a40:	76 18       	ld.w	r8,r11[0x4]
80002a42:	30 09       	mov	r9,0
80002a44:	30 2a       	mov	r10,2
80002a46:	17 8b       	ld.ub	r11,r11[0x0]
80002a48:	12 9c       	mov	r12,r9
80002a4a:	f0 1f 00 04 	mcall	80002a58 <ecu_can_send_tractive_system_active+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a4e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a52:	00 00       	add	r0,r0
80002a54:	00 00       	add	r0,r0
80002a56:	00 a0       	st.w	r0++,r0
80002a58:	80 00       	ld.sh	r0,r0[0x0]
80002a5a:	4b 68       	lddpc	r8,80002b30 <ecu_can_inverter_torque_cmd+0x28>

80002a5c <ecu_can_send_slow_data>:
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}

void ecu_can_send_slow_data(uint16_t motor_temp, uint16_t inverter_temp, uint8_t max_trq) {
80002a5c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_slow_data.can_msg->data.u64	 = 0x0LL;
80002a60:	48 ce       	lddpc	lr,80002a90 <ecu_can_send_slow_data+0x34>
80002a62:	7c 18       	ld.w	r8,lr[0x4]
80002a64:	30 06       	mov	r6,0
80002a66:	30 07       	mov	r7,0
80002a68:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_slow_data.can_msg->data.u16[0] = motor_temp;
80002a6c:	7c 18       	ld.w	r8,lr[0x4]
80002a6e:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_slow_data.can_msg->data.u16[1] = inverter_temp;
80002a70:	7c 18       	ld.w	r8,lr[0x4]
80002a72:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_slow_data.can_msg->data.u8[4] = max_trq;
80002a74:	7c 18       	ld.w	r8,lr[0x4]
80002a76:	f1 6a 00 0c 	st.b	r8[12],r10
	
	can_tx(CAN_BUS_1,
80002a7a:	7c 18       	ld.w	r8,lr[0x4]
80002a7c:	30 09       	mov	r9,0
80002a7e:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a82:	1d 8b       	ld.ub	r11,lr[0x0]
80002a84:	30 1c       	mov	r12,1
80002a86:	f0 1f 00 04 	mcall	80002a94 <ecu_can_send_slow_data+0x38>
	mob_ecu_slow_data.handle,
	mob_ecu_slow_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_slow_data.can_msg);
}
80002a8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	00 00       	add	r0,r0
80002a92:	01 40       	ld.w	r0,--r0
80002a94:	80 00       	ld.sh	r0,r0[0x0]
80002a96:	4b 68       	lddpc	r8,80002b6c <ecu_can_send_to_inverter+0x28>

80002a98 <ecu_can_send_fast_data>:
	mob_tx_bms.dlc,
	CAN_DATA_FRAME,
	mob_tx_bms.can_msg);
}

void ecu_can_send_fast_data(uint16_t inverter_vdc, uint16_t ecu_error, uint16_t rpm, int16_t trq_cmd) {
80002a98:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_fast_data.can_msg->data.u64	  = 0x0LL;
80002a9c:	48 ce       	lddpc	lr,80002acc <ecu_can_send_fast_data+0x34>
80002a9e:	7c 18       	ld.w	r8,lr[0x4]
80002aa0:	30 06       	mov	r6,0
80002aa2:	30 07       	mov	r7,0
80002aa4:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_fast_data.can_msg->data.u16[0] = inverter_vdc;
80002aa8:	7c 18       	ld.w	r8,lr[0x4]
80002aaa:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_fast_data.can_msg->data.u16[1] = ecu_error;
80002aac:	7c 18       	ld.w	r8,lr[0x4]
80002aae:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_fast_data.can_msg->data.u16[2] = rpm;
80002ab0:	7c 18       	ld.w	r8,lr[0x4]
80002ab2:	b0 6a       	st.h	r8[0xc],r10
	mob_ecu_fast_data.can_msg->data.s16[3] = trq_cmd;
80002ab4:	7c 18       	ld.w	r8,lr[0x4]
80002ab6:	b0 79       	st.h	r8[0xe],r9
	
	can_tx(CAN_BUS_0,
80002ab8:	7c 18       	ld.w	r8,lr[0x4]
80002aba:	30 09       	mov	r9,0
80002abc:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002ac0:	1d 8b       	ld.ub	r11,lr[0x0]
80002ac2:	12 9c       	mov	r12,r9
80002ac4:	f0 1f 00 03 	mcall	80002ad0 <ecu_can_send_fast_data+0x38>
	mob_ecu_fast_data.handle,
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}
80002ac8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002acc:	00 00       	add	r0,r0
80002ace:	00 64       	and	r4,r0
80002ad0:	80 00       	ld.sh	r0,r0[0x0]
80002ad2:	4b 68       	lddpc	r8,80002ba8 <pvPortMalloc+0x8>

80002ad4 <ecu_can_inverter_read_reg>:

void ecu_can_inverter_read_torque_periodic() {
	ecu_can_send_to_inverter(READ_CMD, 0x90FA); //FA = 250 ms period
}

void ecu_can_inverter_read_reg(uint8_t inverter_reg) {
80002ad4:	d4 01       	pushm	lr
80002ad6:	20 3d       	sub	sp,12
	/* Msg = 0x3D inverter_reg 00, ex: 0x3DE800 (read FRG_RUN) */
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002ad8:	30 08       	mov	r8,0
80002ada:	30 09       	mov	r9,0
80002adc:	fa e9 00 00 	st.d	sp[0],r8
	message.data.u32[0] = READ_CMD << 24 | inverter_reg << 16;
80002ae0:	b1 6c       	lsl	r12,0x10
80002ae2:	ea 1c 3d 00 	orh	r12,0x3d00
80002ae6:	50 0c       	stdsp	sp[0x0],r12
	message.dlc = INVERTER_DLC_3;
80002ae8:	30 38       	mov	r8,3
80002aea:	50 28       	stdsp	sp[0x8],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aec:	30 09       	mov	r9,0
80002aee:	12 9a       	mov	r10,r9
80002af0:	1a 9b       	mov	r11,sp
80002af2:	48 48       	lddpc	r8,80002b00 <ecu_can_inverter_read_reg+0x2c>
80002af4:	70 0c       	ld.w	r12,r8[0x0]
80002af6:	f0 1f 00 04 	mcall	80002b04 <ecu_can_inverter_read_reg+0x30>
}
80002afa:	2f dd       	sub	sp,-12
80002afc:	d8 02       	popm	pc
80002afe:	00 00       	add	r0,r0
80002b00:	00 00       	add	r0,r0
80002b02:	cf 64       	brge	80002aee <ecu_can_inverter_read_reg+0x1a>
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	2e c8       	sub	r8,-20

80002b08 <ecu_can_inverter_torque_cmd>:
	message.dlc = INVERTER_DLC_3;
	message.data.u32[0] = inverter_reg << 24 | data << 8;
	xQueueSendToBack(queue_to_inverter,&message,0);
}

void ecu_can_inverter_torque_cmd(int16_t torque) {
80002b08:	d4 01       	pushm	lr
80002b0a:	20 3d       	sub	sp,12
	/* This code also handles negative numbers */
	uint16_t torque_intel = ((torque >> 8) & 0xff) | ((torque & 0xff) << 8);
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b0c:	30 08       	mov	r8,0
80002b0e:	30 09       	mov	r9,0
80002b10:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b14:	30 38       	mov	r8,3
80002b16:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = TORQUE_CMD << 24 | torque_intel << 8;
80002b18:	f1 dc c1 08 	bfextu	r8,r12,0x8,0x8
80002b1c:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80002b20:	5c 78       	castu.h	r8
80002b22:	a9 68       	lsl	r8,0x8
80002b24:	ea 18 90 00 	orh	r8,0x9000
80002b28:	50 08       	stdsp	sp[0x0],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b2a:	30 09       	mov	r9,0
80002b2c:	12 9a       	mov	r10,r9
80002b2e:	1a 9b       	mov	r11,sp
80002b30:	48 38       	lddpc	r8,80002b3c <ecu_can_inverter_torque_cmd+0x34>
80002b32:	70 0c       	ld.w	r12,r8[0x0]
80002b34:	f0 1f 00 03 	mcall	80002b40 <ecu_can_inverter_torque_cmd+0x38>
}
80002b38:	2f dd       	sub	sp,-12
80002b3a:	d8 02       	popm	pc
80002b3c:	00 00       	add	r0,r0
80002b3e:	cf 64       	brge	80002b2a <ecu_can_inverter_torque_cmd+0x22>
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	2e c8       	sub	r8,-20

80002b44 <ecu_can_send_to_inverter>:
#include "ecu_can.h"
#include "ecu_can_mob.h"
#include "ecu_can_messages.h"


void ecu_can_send_to_inverter(uint8_t inverter_reg, uint16_t data) {
80002b44:	d4 01       	pushm	lr
80002b46:	20 3d       	sub	sp,12
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b48:	30 08       	mov	r8,0
80002b4a:	30 09       	mov	r9,0
80002b4c:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b50:	30 38       	mov	r8,3
80002b52:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = inverter_reg << 24 | data << 8;
80002b54:	5c 7b       	castu.h	r11
80002b56:	b9 6c       	lsl	r12,0x18
80002b58:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80002b5c:	50 0b       	stdsp	sp[0x0],r11
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b5e:	30 09       	mov	r9,0
80002b60:	12 9a       	mov	r10,r9
80002b62:	1a 9b       	mov	r11,sp
80002b64:	48 38       	lddpc	r8,80002b70 <ecu_can_send_to_inverter+0x2c>
80002b66:	70 0c       	ld.w	r12,r8[0x0]
80002b68:	f0 1f 00 03 	mcall	80002b74 <ecu_can_send_to_inverter+0x30>
}
80002b6c:	2f dd       	sub	sp,-12
80002b6e:	d8 02       	popm	pc
80002b70:	00 00       	add	r0,r0
80002b72:	cf 64       	brge	80002b5e <ecu_can_send_to_inverter+0x1a>
80002b74:	80 00       	ld.sh	r0,r0[0x0]
80002b76:	2e c8       	sub	r8,-20

80002b78 <ecu_can_inverter_disable_drive>:

void ecu_can_inverter_enable_drive() {
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
}

void ecu_can_inverter_disable_drive() {
80002b78:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0400);
80002b7a:	e0 6b 04 00 	mov	r11,1024
80002b7e:	35 1c       	mov	r12,81
80002b80:	f0 1f 00 02 	mcall	80002b88 <ecu_can_inverter_disable_drive+0x10>
}
80002b84:	d8 02       	popm	pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 44       	sub	r4,-76

80002b8c <ecu_can_inverter_enable_drive>:
	CAN_DATA_FRAME,
	mob_debug.can_msg);
}


void ecu_can_inverter_enable_drive() {
80002b8c:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
80002b8e:	30 0b       	mov	r11,0
80002b90:	35 1c       	mov	r12,81
80002b92:	f0 1f 00 02 	mcall	80002b98 <ecu_can_inverter_enable_drive+0xc>
}
80002b96:	d8 02       	popm	pc
80002b98:	80 00       	ld.sh	r0,r0[0x0]
80002b9a:	2b 44       	sub	r4,-76

80002b9c <vPortFree>:
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
80002b9c:	5e fc       	retal	r12
80002b9e:	d7 03       	nop

80002ba0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
80002ba0:	eb cd 40 c0 	pushm	r6-r7,lr
80002ba4:	18 97       	mov	r7,r12
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
80002ba6:	f1 dc c0 02 	bfextu	r8,r12,0x0,0x2
80002baa:	c0 40       	breq	80002bb2 <pvPortMalloc+0x12>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80002bac:	e0 17 ff fc 	andl	r7,0xfffc
80002bb0:	2f c7       	sub	r7,-4
		}
	#endif

	vTaskSuspendAll();
80002bb2:	f0 1f 00 11 	mcall	80002bf4 <pvPortMalloc+0x54>
	{
		if( pucAlignedHeap == NULL )
80002bb6:	49 18       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bb8:	70 08       	ld.w	r8,r8[0x0]
80002bba:	58 08       	cp.w	r8,0
80002bbc:	c0 71       	brne	80002bca <pvPortMalloc+0x2a>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
80002bbe:	49 09       	lddpc	r9,80002bfc <pvPortMalloc+0x5c>
80002bc0:	2f c9       	sub	r9,-4
80002bc2:	e0 19 ff fc 	andl	r9,0xfffc
80002bc6:	48 d8       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bc8:	91 09       	st.w	r8[0x0],r9
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
80002bca:	48 e8       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002bcc:	70 08       	ld.w	r8,r8[0x0]
80002bce:	10 07       	add	r7,r8
80002bd0:	e0 47 c7 fb 	cp.w	r7,51195
80002bd4:	e0 8b 00 0a 	brhi	80002be8 <pvPortMalloc+0x48>
80002bd8:	0e 38       	cp.w	r8,r7
80002bda:	c0 72       	brcc	80002be8 <pvPortMalloc+0x48>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
80002bdc:	48 79       	lddpc	r9,80002bf8 <pvPortMalloc+0x58>
80002bde:	72 06       	ld.w	r6,r9[0x0]
80002be0:	10 06       	add	r6,r8
			xNextFreeByte += xWantedSize;
80002be2:	48 88       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002be4:	91 07       	st.w	r8[0x0],r7
80002be6:	c0 28       	rjmp	80002bea <pvPortMalloc+0x4a>
80002be8:	30 06       	mov	r6,0
		}

		traceMALLOC( pvReturn, xWantedSize );
	}	
	xTaskResumeAll();
80002bea:	f0 1f 00 07 	mcall	80002c04 <pvPortMalloc+0x64>
		}
	}
	#endif

	return pvReturn;
}
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	5a 5c       	cp.w	r12,-27
80002bf8:	00 00       	add	r0,r0
80002bfa:	cc 04       	brge	80002b7a <ecu_can_inverter_disable_drive+0x2>
80002bfc:	00 00       	add	r0,r0
80002bfe:	04 04       	add	r4,r2
80002c00:	00 00       	add	r0,r0
80002c02:	04 00       	add	r0,r2
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	5d 34       	musfr	r4

80002c08 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, void * const pvBuffer )
{
80002c08:	d4 01       	pushm	lr
80002c0a:	16 98       	mov	r8,r11
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
80002c0c:	78 09       	ld.w	r9,r12[0x0]
80002c0e:	58 09       	cp.w	r9,0
80002c10:	c1 10       	breq	80002c32 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
80002c12:	78 3a       	ld.w	r10,r12[0xc]
80002c14:	79 09       	ld.w	r9,r12[0x40]
80002c16:	f4 09 00 09 	add	r9,r10,r9
80002c1a:	99 39       	st.w	r12[0xc],r9
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
80002c1c:	78 1a       	ld.w	r10,r12[0x4]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
80002c1e:	14 39       	cp.w	r9,r10
80002c20:	f9 f9 20 00 	ld.wcc	r9,r12[0x0]
80002c24:	f9 f9 2a 03 	st.wcc	r12[0xc],r9
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
80002c28:	79 0a       	ld.w	r10,r12[0x40]
80002c2a:	78 3b       	ld.w	r11,r12[0xc]
80002c2c:	10 9c       	mov	r12,r8
80002c2e:	f0 1f 00 02 	mcall	80002c34 <prvCopyDataFromQueue+0x2c>
80002c32:	d8 02       	popm	pc
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	7c 62       	ld.w	r2,lr[0x18]

80002c38 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
80002c38:	eb cd 40 c0 	pushm	r6-r7,lr
80002c3c:	18 97       	mov	r7,r12
80002c3e:	14 96       	mov	r6,r10
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
80002c40:	79 0a       	ld.w	r10,r12[0x40]
80002c42:	58 0a       	cp.w	r10,0
80002c44:	c2 d0       	breq	80002c9e <prvCopyDataToQueue+0x66>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
80002c46:	58 06       	cp.w	r6,0
80002c48:	c0 f1       	brne	80002c66 <prvCopyDataToQueue+0x2e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
80002c4a:	78 2c       	ld.w	r12,r12[0x8]
80002c4c:	f0 1f 00 17 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
80002c50:	6e 29       	ld.w	r9,r7[0x8]
80002c52:	6f 08       	ld.w	r8,r7[0x40]
80002c54:	f2 08 00 08 	add	r8,r9,r8
80002c58:	8f 28       	st.w	r7[0x8],r8
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c5a:	6e 19       	ld.w	r9,r7[0x4]
80002c5c:	12 38       	cp.w	r8,r9
80002c5e:	c2 03       	brcs	80002c9e <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
80002c60:	6e 08       	ld.w	r8,r7[0x0]
80002c62:	8f 28       	st.w	r7[0x8],r8
80002c64:	c1 d8       	rjmp	80002c9e <prvCopyDataToQueue+0x66>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002c66:	78 3c       	ld.w	r12,r12[0xc]
80002c68:	f0 1f 00 10 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
80002c6c:	6f 08       	ld.w	r8,r7[0x40]
80002c6e:	6e 39       	ld.w	r9,r7[0xc]
80002c70:	f2 08 01 08 	sub	r8,r9,r8
80002c74:	8f 38       	st.w	r7[0xc],r8
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c76:	6e 09       	ld.w	r9,r7[0x0]
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
80002c78:	12 38       	cp.w	r8,r9
80002c7a:	ef f8 30 10 	ld.wcs	r8,r7[0x40]
80002c7e:	ef f9 30 01 	ld.wcs	r9,r7[0x4]
80002c82:	f3 d8 e3 19 	subcs	r9,r9,r8
80002c86:	ef f9 3a 03 	st.wcs	r7[0xc],r9
		}

		if( xPosition == queueOVERWRITE )
80002c8a:	58 26       	cp.w	r6,2
80002c8c:	c0 91       	brne	80002c9e <prvCopyDataToQueue+0x66>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002c8e:	6e e8       	ld.w	r8,r7[0x38]
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
80002c90:	58 08       	cp.w	r8,0
80002c92:	ef f8 10 0e 	ld.wne	r8,r7[0x38]
80002c96:	f7 b8 01 01 	subne	r8,1
80002c9a:	ef f8 1a 0e 	st.wne	r7[0x38],r8
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
80002c9e:	6e e8       	ld.w	r8,r7[0x38]
80002ca0:	2f f8       	sub	r8,-1
80002ca2:	8f e8       	st.w	r7[0x38],r8
}
80002ca4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	7c 62       	ld.w	r2,lr[0x18]

80002cac <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
80002cb0:	14 96       	mov	r6,r10
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002cb2:	18 97       	mov	r7,r12
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002cb4:	78 ea       	ld.w	r10,r12[0x38]
80002cb6:	78 f8       	ld.w	r8,r12[0x3c]
80002cb8:	10 3a       	cp.w	r10,r8
80002cba:	c0 53       	brcs	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cbc:	58 29       	cp.w	r9,2
80002cbe:	c0 30       	breq	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cc0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002cc4:	12 9a       	mov	r10,r9
80002cc6:	0e 9c       	mov	r12,r7
80002cc8:	f0 1f 00 0e 	mcall	80002d00 <xQueueGenericSendFromISR+0x54>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
80002ccc:	6f 28       	ld.w	r8,r7[0x48]
80002cce:	5b f8       	cp.w	r8,-1
80002cd0:	c0 f1       	brne	80002cee <xQueueGenericSendFromISR+0x42>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002cd2:	6e 98       	ld.w	r8,r7[0x24]
80002cd4:	58 08       	cp.w	r8,0
80002cd6:	c1 20       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002cd8:	ee cc ff dc 	sub	r12,r7,-36
80002cdc:	f0 1f 00 0a 	mcall	80002d04 <xQueueGenericSendFromISR+0x58>
80002ce0:	c0 d0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
80002ce2:	58 06       	cp.w	r6,0
80002ce4:	c0 b0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
80002ce6:	30 1c       	mov	r12,1
80002ce8:	8d 0c       	st.w	r6[0x0],r12
80002cea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
80002cee:	6f 28       	ld.w	r8,r7[0x48]
80002cf0:	2f f8       	sub	r8,-1
80002cf2:	ef 48 00 48 	st.w	r7[72],r8
80002cf6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfa:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfe:	00 00       	add	r0,r0
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 38       	sub	r8,-61
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	5b a0       	cp.w	r0,-6

80002d08 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
80002d08:	eb cd 40 c0 	pushm	r6-r7,lr
80002d0c:	18 97       	mov	r7,r12

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
80002d0e:	f0 1f 00 24 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d12:	6f 28       	ld.w	r8,r7[0x48]
80002d14:	58 08       	cp.w	r8,0
80002d16:	e0 8a 00 19 	brle	80002d48 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d1a:	6e 98       	ld.w	r8,r7[0x24]
80002d1c:	58 08       	cp.w	r8,0
80002d1e:	c1 50       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d20:	ee c6 ff dc 	sub	r6,r7,-36
80002d24:	c0 48       	rjmp	80002d2c <prvUnlockQueue+0x24>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d26:	6e 98       	ld.w	r8,r7[0x24]
80002d28:	58 08       	cp.w	r8,0
80002d2a:	c0 f0       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d2c:	0c 9c       	mov	r12,r6
80002d2e:	f0 1f 00 1d 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d32:	c0 30       	breq	80002d38 <prvUnlockQueue+0x30>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
80002d34:	f0 1f 00 1c 	mcall	80002da4 <prvUnlockQueue+0x9c>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
80002d38:	6f 28       	ld.w	r8,r7[0x48]
80002d3a:	20 18       	sub	r8,1
80002d3c:	ef 48 00 48 	st.w	r7[72],r8
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d40:	6f 28       	ld.w	r8,r7[0x48]
80002d42:	58 08       	cp.w	r8,0
80002d44:	fe 99 ff f1 	brgt	80002d26 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
80002d48:	3f f8       	mov	r8,-1
80002d4a:	ef 48 00 48 	st.w	r7[72],r8
	}
	taskEXIT_CRITICAL();
80002d4e:	f0 1f 00 17 	mcall	80002da8 <prvUnlockQueue+0xa0>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
80002d52:	f0 1f 00 13 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d56:	6f 18       	ld.w	r8,r7[0x44]
80002d58:	58 08       	cp.w	r8,0
80002d5a:	e0 8a 00 19 	brle	80002d8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d5e:	6e 48       	ld.w	r8,r7[0x10]
80002d60:	58 08       	cp.w	r8,0
80002d62:	c1 50       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d64:	ee c6 ff f0 	sub	r6,r7,-16
80002d68:	c0 48       	rjmp	80002d70 <prvUnlockQueue+0x68>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d6a:	6e 48       	ld.w	r8,r7[0x10]
80002d6c:	58 08       	cp.w	r8,0
80002d6e:	c0 f0       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d70:	0c 9c       	mov	r12,r6
80002d72:	f0 1f 00 0c 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d76:	c0 30       	breq	80002d7c <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
80002d78:	f0 1f 00 0b 	mcall	80002da4 <prvUnlockQueue+0x9c>
				}

				--( pxQueue->xRxLock );
80002d7c:	6f 18       	ld.w	r8,r7[0x44]
80002d7e:	20 18       	sub	r8,1
80002d80:	ef 48 00 44 	st.w	r7[68],r8
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d84:	6f 18       	ld.w	r8,r7[0x44]
80002d86:	58 08       	cp.w	r8,0
80002d88:	fe 99 ff f1 	brgt	80002d6a <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
80002d8c:	3f f8       	mov	r8,-1
80002d8e:	ef 48 00 44 	st.w	r7[68],r8
	}
	taskEXIT_CRITICAL();
80002d92:	f0 1f 00 06 	mcall	80002da8 <prvUnlockQueue+0xa0>
}
80002d96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d9a:	00 00       	add	r0,r0
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	58 ac       	cp.w	r12,10
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	5b a0       	cp.w	r0,-6
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	5b 00       	cp.w	r0,-16
80002da8:	80 00       	ld.sh	r0,r0[0x0]
80002daa:	59 b8       	cp.w	r8,27

80002dac <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
80002dac:	d4 31       	pushm	r0-r7,lr
80002dae:	20 5d       	sub	sp,20
80002db0:	50 0b       	stdsp	sp[0x0],r11
80002db2:	50 2a       	stdsp	sp[0x8],r10
80002db4:	50 19       	stdsp	sp[0x4],r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002db6:	18 97       	mov	r7,r12
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002db8:	f8 c1 ff dc 	sub	r1,r12,-36
80002dbc:	30 05       	mov	r5,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002dbe:	fa c4 ff f4 	sub	r4,sp,-12
80002dc2:	30 10       	mov	r0,1

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002dc4:	0a 92       	mov	r2,r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002dc6:	fa c3 ff f8 	sub	r3,sp,-8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
80002dca:	f0 1f 00 36 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002dce:	6e e8       	ld.w	r8,r7[0x38]
80002dd0:	58 08       	cp.w	r8,0
80002dd2:	c2 40       	breq	80002e1a <xQueueGenericReceive+0x6e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
80002dd4:	6e 36       	ld.w	r6,r7[0xc]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
80002dd6:	40 0b       	lddsp	r11,sp[0x0]
80002dd8:	0e 9c       	mov	r12,r7
80002dda:	f0 1f 00 33 	mcall	80002ea4 <xQueueGenericReceive+0xf8>

				if( xJustPeeking == pdFALSE )
80002dde:	40 18       	lddsp	r8,sp[0x4]
80002de0:	58 08       	cp.w	r8,0
80002de2:	c0 f1       	brne	80002e00 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
80002de4:	6e e8       	ld.w	r8,r7[0x38]
80002de6:	20 18       	sub	r8,1
80002de8:	8f e8       	st.w	r7[0x38],r8
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002dea:	6e 48       	ld.w	r8,r7[0x10]
80002dec:	58 08       	cp.w	r8,0
80002dee:	c1 20       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002df0:	ee cc ff f0 	sub	r12,r7,-16
80002df4:	f0 1f 00 2d 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002df8:	58 1c       	cp.w	r12,1
80002dfa:	c0 c1       	brne	80002e12 <xQueueGenericReceive+0x66>
						{
							queueYIELD_IF_USING_PREEMPTION();
80002dfc:	d7 33       	scall
80002dfe:	c0 a8       	rjmp	80002e12 <xQueueGenericReceive+0x66>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
80002e00:	8f 36       	st.w	r7[0xc],r6

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002e02:	6e 98       	ld.w	r8,r7[0x24]
80002e04:	58 08       	cp.w	r8,0
80002e06:	c0 60       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002e08:	02 9c       	mov	r12,r1
80002e0a:	f0 1f 00 28 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002e0e:	c0 20       	breq	80002e12 <xQueueGenericReceive+0x66>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
80002e10:	d7 33       	scall
						}
					}
				}

				taskEXIT_CRITICAL();
80002e12:	f0 1f 00 27 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e16:	30 1c       	mov	r12,1
				return pdPASS;
80002e18:	c4 28       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002e1a:	40 28       	lddsp	r8,sp[0x8]
80002e1c:	58 08       	cp.w	r8,0
80002e1e:	c0 51       	brne	80002e28 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002e20:	f0 1f 00 23 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e24:	30 0c       	mov	r12,0
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
80002e26:	c3 b8       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
				}
				else if( xEntryTimeSet == pdFALSE )
80002e28:	58 05       	cp.w	r5,0
80002e2a:	c0 51       	brne	80002e34 <xQueueGenericReceive+0x88>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002e2c:	08 9c       	mov	r12,r4
80002e2e:	f0 1f 00 21 	mcall	80002eb0 <xQueueGenericReceive+0x104>
80002e32:	00 95       	mov	r5,r0
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002e34:	f0 1f 00 1e 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002e38:	f0 1f 00 1f 	mcall	80002eb4 <xQueueGenericReceive+0x108>
		prvLockQueue( pxQueue );
80002e3c:	f0 1f 00 19 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
80002e40:	6f 18       	ld.w	r8,r7[0x44]
80002e42:	5b f8       	cp.w	r8,-1
80002e44:	ef f2 0a 11 	st.weq	r7[0x44],r2
80002e48:	6f 28       	ld.w	r8,r7[0x48]
80002e4a:	5b f8       	cp.w	r8,-1
80002e4c:	ef f2 0a 12 	st.weq	r7[0x48],r2
80002e50:	f0 1f 00 17 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002e54:	06 9b       	mov	r11,r3
80002e56:	08 9c       	mov	r12,r4
80002e58:	f0 1f 00 18 	mcall	80002eb8 <xQueueGenericReceive+0x10c>
80002e5c:	c1 a1       	brne	80002e90 <xQueueGenericReceive+0xe4>

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002e5e:	f0 1f 00 11 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
80002e62:	6e e6       	ld.w	r6,r7[0x38]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002e64:	f0 1f 00 12 	mcall	80002eac <xQueueGenericReceive+0x100>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
80002e68:	58 06       	cp.w	r6,0
80002e6a:	c0 d1       	brne	80002e84 <xQueueGenericReceive+0xd8>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002e6c:	40 2b       	lddsp	r11,sp[0x8]
80002e6e:	02 9c       	mov	r12,r1
80002e70:	f0 1f 00 13 	mcall	80002ebc <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
80002e74:	0e 9c       	mov	r12,r7
80002e76:	f0 1f 00 13 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				if( xTaskResumeAll() == pdFALSE )
80002e7a:	f0 1f 00 13 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e7e:	ca 61       	brne	80002dca <xQueueGenericReceive+0x1e>
				{
					portYIELD_WITHIN_API();
80002e80:	d7 33       	scall
80002e82:	ca 4b       	rjmp	80002dca <xQueueGenericReceive+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002e84:	0e 9c       	mov	r12,r7
80002e86:	f0 1f 00 0f 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				( void ) xTaskResumeAll();
80002e8a:	f0 1f 00 0f 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e8e:	c9 eb       	rjmp	80002dca <xQueueGenericReceive+0x1e>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
80002e90:	0e 9c       	mov	r12,r7
80002e92:	f0 1f 00 0c 	mcall	80002ec0 <xQueueGenericReceive+0x114>
			( void ) xTaskResumeAll();
80002e96:	f0 1f 00 0c 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e9a:	30 0c       	mov	r12,0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
80002e9c:	2f bd       	sub	sp,-20
80002e9e:	d8 32       	popm	r0-r7,pc
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	58 ac       	cp.w	r12,10
80002ea4:	80 00       	ld.sh	r0,r0[0x0]
80002ea6:	2c 08       	sub	r8,-64
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	5b a0       	cp.w	r0,-6
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	59 b8       	cp.w	r8,27
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	5a e8       	cp.w	r8,-18
80002eb4:	80 00       	ld.sh	r0,r0[0x0]
80002eb6:	5a 5c       	cp.w	r12,-27
80002eb8:	80 00       	ld.sh	r0,r0[0x0]
80002eba:	5b 0c       	cp.w	r12,-16
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	5e f8       	retal	r8
80002ec0:	80 00       	ld.sh	r0,r0[0x0]
80002ec2:	2d 08       	sub	r8,-48
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	5d 34       	musfr	r4

80002ec8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
80002ec8:	d4 31       	pushm	r0-r7,lr
80002eca:	20 5d       	sub	sp,20
80002ecc:	50 1b       	stdsp	sp[0x4],r11
80002ece:	50 2a       	stdsp	sp[0x8],r10
80002ed0:	12 92       	mov	r2,r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002ed2:	18 97       	mov	r7,r12
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002ed4:	f8 c8 ff f0 	sub	r8,r12,-16
80002ed8:	50 08       	stdsp	sp[0x0],r8
80002eda:	30 04       	mov	r4,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002edc:	fa c3 ff f4 	sub	r3,sp,-12

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002ee0:	08 90       	mov	r0,r4

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002ee2:	fa c1 ff f8 	sub	r1,sp,-8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
80002ee6:	f0 1f 00 30 	mcall	80002fa4 <xQueueGenericSend+0xdc>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002eea:	6e e9       	ld.w	r9,r7[0x38]
80002eec:	6e f8       	ld.w	r8,r7[0x3c]
80002eee:	10 39       	cp.w	r9,r8
80002ef0:	c0 33       	brcs	80002ef6 <xQueueGenericSend+0x2e>
80002ef2:	58 22       	cp.w	r2,2
80002ef4:	c1 41       	brne	80002f1c <xQueueGenericSend+0x54>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002ef6:	04 9a       	mov	r10,r2
80002ef8:	40 1b       	lddsp	r11,sp[0x4]
80002efa:	0e 9c       	mov	r12,r7
80002efc:	f0 1f 00 2b 	mcall	80002fa8 <xQueueGenericSend+0xe0>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002f00:	6e 98       	ld.w	r8,r7[0x24]
80002f02:	58 08       	cp.w	r8,0
80002f04:	c0 80       	breq	80002f14 <xQueueGenericSend+0x4c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
80002f06:	ee cc ff dc 	sub	r12,r7,-36
80002f0a:	f0 1f 00 29 	mcall	80002fac <xQueueGenericSend+0xe4>
80002f0e:	58 1c       	cp.w	r12,1
80002f10:	c0 21       	brne	80002f14 <xQueueGenericSend+0x4c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
80002f12:	d7 33       	scall
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
80002f14:	f0 1f 00 27 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f18:	30 1c       	mov	r12,1

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
80002f1a:	c4 38       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002f1c:	40 28       	lddsp	r8,sp[0x8]
80002f1e:	58 08       	cp.w	r8,0
80002f20:	c0 51       	brne	80002f2a <xQueueGenericSend+0x62>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002f22:	f0 1f 00 24 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f26:	30 0c       	mov	r12,0

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
80002f28:	c3 c8       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
				}
				else if( xEntryTimeSet == pdFALSE )
80002f2a:	58 04       	cp.w	r4,0
80002f2c:	c0 51       	brne	80002f36 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002f2e:	06 9c       	mov	r12,r3
80002f30:	f0 1f 00 21 	mcall	80002fb4 <xQueueGenericSend+0xec>
80002f34:	30 14       	mov	r4,1
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002f36:	f0 1f 00 1f 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002f3a:	f0 1f 00 20 	mcall	80002fb8 <xQueueGenericSend+0xf0>
		prvLockQueue( pxQueue );
80002f3e:	f0 1f 00 1a 	mcall	80002fa4 <xQueueGenericSend+0xdc>
80002f42:	6f 18       	ld.w	r8,r7[0x44]
80002f44:	5b f8       	cp.w	r8,-1
80002f46:	ef f0 0a 11 	st.weq	r7[0x44],r0
80002f4a:	6f 28       	ld.w	r8,r7[0x48]
80002f4c:	5b f8       	cp.w	r8,-1
80002f4e:	ef f0 0a 12 	st.weq	r7[0x48],r0
80002f52:	f0 1f 00 18 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002f56:	02 9b       	mov	r11,r1
80002f58:	06 9c       	mov	r12,r3
80002f5a:	f0 1f 00 19 	mcall	80002fbc <xQueueGenericSend+0xf4>
80002f5e:	c1 b1       	brne	80002f94 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002f60:	f0 1f 00 11 	mcall	80002fa4 <xQueueGenericSend+0xdc>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
80002f64:	6e e5       	ld.w	r5,r7[0x38]
80002f66:	6e f6       	ld.w	r6,r7[0x3c]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002f68:	f0 1f 00 12 	mcall	80002fb0 <xQueueGenericSend+0xe8>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
80002f6c:	0c 35       	cp.w	r5,r6
80002f6e:	c0 d1       	brne	80002f88 <xQueueGenericSend+0xc0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002f70:	40 2b       	lddsp	r11,sp[0x8]
80002f72:	40 0c       	lddsp	r12,sp[0x0]
80002f74:	f0 1f 00 13 	mcall	80002fc0 <xQueueGenericSend+0xf8>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
80002f78:	0e 9c       	mov	r12,r7
80002f7a:	f0 1f 00 13 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
80002f7e:	f0 1f 00 13 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f82:	cb 21       	brne	80002ee6 <xQueueGenericSend+0x1e>
				{
					portYIELD_WITHIN_API();
80002f84:	d7 33       	scall
80002f86:	cb 0b       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002f88:	0e 9c       	mov	r12,r7
80002f8a:	f0 1f 00 0f 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				( void ) xTaskResumeAll();
80002f8e:	f0 1f 00 0f 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f92:	ca ab       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
80002f94:	0e 9c       	mov	r12,r7
80002f96:	f0 1f 00 0c 	mcall	80002fc4 <xQueueGenericSend+0xfc>
			( void ) xTaskResumeAll();
80002f9a:	f0 1f 00 0c 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f9e:	30 0c       	mov	r12,0
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
80002fa0:	2f bd       	sub	sp,-20
80002fa2:	d8 32       	popm	r0-r7,pc
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	58 ac       	cp.w	r12,10
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	2c 38       	sub	r8,-61
80002fac:	80 00       	ld.sh	r0,r0[0x0]
80002fae:	5b a0       	cp.w	r0,-6
80002fb0:	80 00       	ld.sh	r0,r0[0x0]
80002fb2:	59 b8       	cp.w	r8,27
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	5a e8       	cp.w	r8,-18
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	5a 5c       	cp.w	r12,-27
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	5b 0c       	cp.w	r12,-16
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	5e f8       	retal	r8
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2d 08       	sub	r8,-48
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	5d 34       	musfr	r4

80002fcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
80002fcc:	eb cd 40 c0 	pushm	r6-r7,lr
80002fd0:	16 96       	mov	r6,r11
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002fd2:	18 97       	mov	r7,r12

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
80002fd4:	f0 1f 00 18 	mcall	80003034 <xQueueGenericReset+0x68>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
80002fd8:	6f 09       	ld.w	r9,r7[0x40]
80002fda:	6e fa       	ld.w	r10,r7[0x3c]
80002fdc:	f2 0a 02 4b 	mul	r11,r9,r10
80002fe0:	6e 08       	ld.w	r8,r7[0x0]
80002fe2:	f0 0b 00 0b 	add	r11,r8,r11
80002fe6:	8f 1b       	st.w	r7[0x4],r11
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
80002fe8:	30 0b       	mov	r11,0
80002fea:	8f eb       	st.w	r7[0x38],r11
		pxQueue->pcWriteTo = pxQueue->pcHead;
80002fec:	8f 28       	st.w	r7[0x8],r8
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
80002fee:	20 1a       	sub	r10,1
80002ff0:	f4 09 02 49 	mul	r9,r10,r9
80002ff4:	12 08       	add	r8,r9
80002ff6:	8f 38       	st.w	r7[0xc],r8
		pxQueue->xRxLock = queueUNLOCKED;
80002ff8:	3f f8       	mov	r8,-1
80002ffa:	ef 48 00 44 	st.w	r7[68],r8
		pxQueue->xTxLock = queueUNLOCKED;
80002ffe:	ef 48 00 48 	st.w	r7[72],r8

		if( xNewQueue == pdFALSE )
80003002:	58 06       	cp.w	r6,0
80003004:	c0 c1       	brne	8000301c <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80003006:	6e 48       	ld.w	r8,r7[0x10]
80003008:	58 08       	cp.w	r8,0
8000300a:	c1 10       	breq	8000302c <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
8000300c:	ee cc ff f0 	sub	r12,r7,-16
80003010:	f0 1f 00 0a 	mcall	80003038 <xQueueGenericReset+0x6c>
80003014:	58 1c       	cp.w	r12,1
80003016:	c0 b1       	brne	8000302c <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
80003018:	d7 33       	scall
8000301a:	c0 98       	rjmp	8000302c <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
8000301c:	ee cc ff f0 	sub	r12,r7,-16
80003020:	f0 1f 00 07 	mcall	8000303c <xQueueGenericReset+0x70>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
80003024:	ee cc ff dc 	sub	r12,r7,-36
80003028:	f0 1f 00 05 	mcall	8000303c <xQueueGenericReset+0x70>
		}
	}
	taskEXIT_CRITICAL();
8000302c:	f0 1f 00 05 	mcall	80003040 <xQueueGenericReset+0x74>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
80003030:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80003034:	80 00       	ld.sh	r0,r0[0x0]
80003036:	58 ac       	cp.w	r12,10
80003038:	80 00       	ld.sh	r0,r0[0x0]
8000303a:	5b a0       	cp.w	r0,-6
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	57 88       	stdsp	sp[0x1e0],r8
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	59 b8       	cp.w	r8,27

80003044 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
80003044:	eb cd 40 e0 	pushm	r5-r7,lr
80003048:	18 97       	mov	r7,r12
8000304a:	16 96       	mov	r6,r11
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
8000304c:	58 0c       	cp.w	r12,0
8000304e:	c1 c0       	breq	80003086 <xQueueGenericCreate+0x42>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
80003050:	34 cc       	mov	r12,76
80003052:	f0 1f 00 0f 	mcall	8000308c <xQueueGenericCreate+0x48>
80003056:	18 95       	mov	r5,r12
		if( pxNewQueue != NULL )
80003058:	c1 70       	breq	80003086 <xQueueGenericCreate+0x42>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
8000305a:	ec 07 02 4c 	mul	r12,r6,r7
8000305e:	2f fc       	sub	r12,-1
80003060:	f0 1f 00 0b 	mcall	8000308c <xQueueGenericCreate+0x48>
80003064:	8b 0c       	st.w	r5[0x0],r12
			if( pxNewQueue->pcHead != NULL )
80003066:	c0 b0       	breq	8000307c <xQueueGenericCreate+0x38>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
80003068:	8b f7       	st.w	r5[0x3c],r7
				pxNewQueue->uxItemSize = uxItemSize;
8000306a:	eb 46 00 40 	st.w	r5[64],r6
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
8000306e:	30 1b       	mov	r11,1
80003070:	0a 9c       	mov	r12,r5
80003072:	f0 1f 00 08 	mcall	80003090 <xQueueGenericCreate+0x4c>
80003076:	0a 9c       	mov	r12,r5
80003078:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
8000307c:	0a 9c       	mov	r12,r5
8000307e:	f0 1f 00 06 	mcall	80003094 <xQueueGenericCreate+0x50>
80003082:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003086:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000308a:	00 00       	add	r0,r0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2b a0       	sub	r0,-70
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f cc       	sub	r12,-4
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	2b 9c       	sub	r12,-71

80003098 <mcp2515_read_array>:
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}

void mcp2515_read_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){
80003098:	eb cd 40 e0 	pushm	r5-r7,lr
8000309c:	20 1d       	sub	sp,4
8000309e:	18 97       	mov	r7,r12
800030a0:	16 95       	mov	r5,r11
800030a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[2] = {MCP2515_INSTR_READ,first_reg_addr};
800030a4:	30 38       	mov	r8,3
800030a6:	ba 88       	st.b	sp[0x0],r8
800030a8:	ba 99       	st.b	sp[0x1],r9
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800030aa:	19 8b       	ld.ub	r11,r12[0x0]
800030ac:	fc 7c 18 00 	mov	r12,-190464
800030b0:	f0 1f 00 0b 	mcall	800030dc <mcp2515_read_array+0x44>
		
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,2);
800030b4:	30 2a       	mov	r10,2
800030b6:	1a 9b       	mov	r11,sp
800030b8:	fc 7c 18 00 	mov	r12,-190464
800030bc:	f0 1f 00 09 	mcall	800030e0 <mcp2515_read_array+0x48>
	spi_read_packet(MCP2515_SPI_ADDRESS,data,len);
800030c0:	0c 9a       	mov	r10,r6
800030c2:	0a 9b       	mov	r11,r5
800030c4:	fc 7c 18 00 	mov	r12,-190464
800030c8:	f0 1f 00 07 	mcall	800030e4 <mcp2515_read_array+0x4c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800030cc:	0f 8b       	ld.ub	r11,r7[0x0]
800030ce:	fc 7c 18 00 	mov	r12,-190464
800030d2:	f0 1f 00 06 	mcall	800030e8 <mcp2515_read_array+0x50>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
800030d6:	2f fd       	sub	sp,-4
800030d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	20 6c       	sub	r12,6
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	24 58       	sub	r8,69
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	24 08       	sub	r8,64
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	20 2c       	sub	r12,2

800030ec <load_state>:
		ecu_data->config_max_trq
	}; 
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
}

void load_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800030ec:	eb cd 40 80 	pushm	r7,lr
800030f0:	20 2d       	sub	sp,8
800030f2:	16 97       	mov	r7,r11
	uint8_t addr = ECU_DATA_BUF;
	uint8_t data[ECU_DATA_BUF_LEN] = {0};
800030f4:	30 09       	mov	r9,0
800030f6:	50 09       	stdsp	sp[0x0],r9
800030f8:	fa c8 ff fc 	sub	r8,sp,-4
800030fc:	b0 09       	st.h	r8[0x0],r9
800030fe:	fa c8 ff fa 	sub	r8,sp,-6
80003102:	b0 89       	st.b	r8[0x0],r9
	mcp2515_read_array(spi_dev, data, ECU_DATA_BUF_LEN, addr);
80003104:	35 69       	mov	r9,86
80003106:	30 7a       	mov	r10,7
80003108:	1a 9b       	mov	r11,sp
8000310a:	f0 1f 00 0e 	mcall	80003140 <load_state+0x54>
	ecu_data->state					 = (fsm_ecu_state_t)data[0];
8000310e:	1b 88       	ld.ub	r8,sp[0x0]
80003110:	8f 08       	st.w	r7[0x0],r8
	ecu_data->flag_start_precharge	 = data[1];
80003112:	1b 98       	ld.ub	r8,sp[0x1]
80003114:	ef 68 00 4a 	st.b	r7[74],r8
	ecu_data->flag_drive_enable		 = (flag_drive_enable_t)data[2];
80003118:	1b a8       	ld.ub	r8,sp[0x2]
8000311a:	ef 48 00 50 	st.w	r7[80],r8
	ecu_data->flag_brake_implausible = data[3];
8000311e:	1b b8       	ld.ub	r8,sp[0x3]
80003120:	ef 68 00 4b 	st.b	r7[75],r8
	uint16_t temp					 = data[4] << 8;
	ecu_data->control_u				 = (int16_t)(temp | (uint16_t)data[5]);
80003124:	1b c9       	ld.ub	r9,sp[0x4]
80003126:	1b d8       	ld.ub	r8,sp[0x5]
80003128:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000312c:	5c 88       	casts.h	r8
8000312e:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80003132:	8f 78       	st.w	r7[0x1c],r8
	ecu_data->config_max_trq		 = (uint8_t)data[6];
80003134:	1b e8       	ld.ub	r8,sp[0x6]
80003136:	ef 68 00 69 	st.b	r7[105],r8
}
8000313a:	2f ed       	sub	sp,-8
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	30 98       	mov	r8,9

80003144 <mcp2515_readRXbuffer>:
	spi_write_packet(MCP2515_SPI_ADDRESS,bitModifyMessage,4);
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
}

uint8_t mcp2515_readRXbuffer ( struct spi_device * spi_dev, uint8_t bufferNumber, uint8_t * data, uint8_t dlc){
80003144:	d4 21       	pushm	r4-r7,lr
80003146:	18 96       	mov	r6,r12
80003148:	14 94       	mov	r4,r10
8000314a:	12 95       	mov	r5,r9
8000314c:	30 18       	mov	r8,1
8000314e:	f0 0b 18 00 	cp.b	r11,r8
80003152:	e0 88 00 04 	brls	8000315a <mcp2515_readRXbuffer+0x16>
80003156:	30 27       	mov	r7,2
80003158:	c0 48       	rjmp	80003160 <mcp2515_readRXbuffer+0x1c>
8000315a:	48 d8       	lddpc	r8,8000318c <mcp2515_readRXbuffer+0x48>
8000315c:	f0 0b 07 07 	ld.ub	r7,r8[r11]
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003160:	0d 8b       	ld.ub	r11,r6[0x0]
80003162:	fc 7c 18 00 	mov	r12,-190464
80003166:	f0 1f 00 0b 	mcall	80003190 <mcp2515_readRXbuffer+0x4c>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000316a:	0e 98       	mov	r8,r7
8000316c:	e8 18 00 90 	orl	r8,0x90
80003170:	fc 77 18 00 	mov	r7,-190464
80003174:	8f 38       	st.w	r7[0xc],r8
	
	spi_select_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	uint8_t spi_cmd = MCP2515_INSTR_READ_RX_BUF | rxBufferReadAddress;
	spi_write_single(MCP2515_SPI_ADDRESS, spi_cmd);
	spi_read_packet(MCP2515_SPI_ADDRESS,data,dlc);	
80003176:	0a 9a       	mov	r10,r5
80003178:	08 9b       	mov	r11,r4
8000317a:	0e 9c       	mov	r12,r7
8000317c:	f0 1f 00 06 	mcall	80003194 <mcp2515_readRXbuffer+0x50>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003180:	0d 8b       	ld.ub	r11,r6[0x0]
80003182:	0e 9c       	mov	r12,r7
80003184:	f0 1f 00 05 	mcall	80003198 <mcp2515_readRXbuffer+0x54>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}
80003188:	d8 22       	popm	r4-r7,pc
8000318a:	00 00       	add	r0,r0
8000318c:	80 00       	ld.sh	r0,r0[0x0]
8000318e:	80 00       	ld.sh	r0,r0[0x0]
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	20 6c       	sub	r12,6
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	24 08       	sub	r8,64
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	20 2c       	sub	r12,2

8000319c <mcp2515_write_array>:
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000319c:	d4 21       	pushm	r4-r7,lr
8000319e:	20 3d       	sub	sp,12
800031a0:	18 97       	mov	r7,r12
800031a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
800031a4:	30 04       	mov	r4,0
800031a6:	30 05       	mov	r5,0
800031a8:	fa e5 00 00 	st.d	sp[0],r4
800031ac:	30 08       	mov	r8,0
800031ae:	ba 48       	st.h	sp[0x8],r8
800031b0:	30 28       	mov	r8,2
800031b2:	ba 88       	st.b	sp[0x0],r8
800031b4:	ba 99       	st.b	sp[0x1],r9
800031b6:	fa c8 ff fe 	sub	r8,sp,-2
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
800031ba:	fa ca ff f5 	sub	r10,sp,-11
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
		dataToSend[i] = data[i-2]; 
800031be:	17 39       	ld.ub	r9,r11++
800031c0:	10 c9       	st.b	r8++,r9

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
800031c2:	14 38       	cp.w	r8,r10
800031c4:	cf d1       	brne	800031be <mcp2515_write_array+0x22>
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800031c6:	0f 8b       	ld.ub	r11,r7[0x0]
800031c8:	fc 7c 18 00 	mov	r12,-190464
800031cc:	f0 1f 00 08 	mcall	800031ec <mcp2515_write_array+0x50>
		dataToSend[i] = data[i-2]; 
	}
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);	
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,len+2);
800031d0:	ec ca ff fe 	sub	r10,r6,-2
800031d4:	1a 9b       	mov	r11,sp
800031d6:	fc 7c 18 00 	mov	r12,-190464
800031da:	f0 1f 00 06 	mcall	800031f0 <mcp2515_write_array+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800031de:	0f 8b       	ld.ub	r11,r7[0x0]
800031e0:	fc 7c 18 00 	mov	r12,-190464
800031e4:	f0 1f 00 04 	mcall	800031f4 <mcp2515_write_array+0x58>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);

}
800031e8:	2f dd       	sub	sp,-12
800031ea:	d8 22       	popm	r4-r7,pc
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	20 6c       	sub	r12,6
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	24 58       	sub	r8,69
800031f4:	80 00       	ld.sh	r0,r0[0x0]
800031f6:	20 2c       	sub	r12,2

800031f8 <save_state>:
	gpio_set_pin_high(LED1);
	return DLC;

}

void save_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800031f8:	eb cd 40 80 	pushm	r7,lr
800031fc:	20 2d       	sub	sp,8
	uint8_t addr = ECU_DATA_BUF;
	uint8_t dataToWrite[ECU_DATA_BUF_LEN] = { 
		ecu_data->state,
		ecu_data->flag_start_precharge,
800031fe:	f7 37 00 4a 	ld.ub	r7,r11[74]
		(uint8_t)ecu_data->flag_drive_enable,
80003202:	f7 3e 00 53 	ld.ub	lr,r11[83]
		ecu_data->flag_brake_implausible,
80003206:	f7 3a 00 4b 	ld.ub	r10,r11[75]
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
	}; 
8000320a:	76 78       	ld.w	r8,r11[0x1c]
		ecu_data->flag_start_precharge,
		(uint8_t)ecu_data->flag_drive_enable,
		ecu_data->flag_brake_implausible,
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
8000320c:	f7 39 00 69 	ld.ub	r9,r11[105]
	}; 
80003210:	76 0b       	ld.w	r11,r11[0x0]
80003212:	ba 8b       	st.b	sp[0x0],r11
80003214:	ba 97       	st.b	sp[0x1],r7
80003216:	ba ae       	st.b	sp[0x2],lr
80003218:	ba ba       	st.b	sp[0x3],r10
8000321a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000321e:	f5 d8 b1 08 	bfexts	r10,r8,0x8,0x8
80003222:	ba ca       	st.b	sp[0x4],r10
80003224:	ba d8       	st.b	sp[0x5],r8
80003226:	ba e9       	st.b	sp[0x6],r9
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
80003228:	35 69       	mov	r9,86
8000322a:	30 7a       	mov	r10,7
8000322c:	1a 9b       	mov	r11,sp
8000322e:	f0 1f 00 03 	mcall	80003238 <save_state+0x40>
}
80003232:	2f ed       	sub	sp,-8
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	31 9c       	mov	r12,25

8000323c <mcp2515_setToMode>:
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
	gpio_set_pin_high(LED2);
	//done
}

void mcp2515_setToMode (struct spi_device * spi_dev, mcp2515_mode_t mode ){
8000323c:	eb cd 40 80 	pushm	r7,lr
80003240:	20 1d       	sub	sp,4
80003242:	18 97       	mov	r7,r12
	uint8_t data[4] = {
		MCP2515_CMD_BIT_MODIFY,
		MCP2515_CAN_CTRL_REG_ADDR,	
		MCP2515_MODE_bm ,	
		( mode << 5 )				// data
	};
80003244:	30 58       	mov	r8,5
80003246:	ba 88       	st.b	sp[0x0],r8
80003248:	30 f8       	mov	r8,15
8000324a:	ba 98       	st.b	sp[0x1],r8
8000324c:	3e 08       	mov	r8,-32
8000324e:	ba a8       	st.b	sp[0x2],r8
80003250:	a5 7b       	lsl	r11,0x5
80003252:	ba bb       	st.b	sp[0x3],r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003254:	19 8b       	ld.ub	r11,r12[0x0]
80003256:	fc 7c 18 00 	mov	r12,-190464
8000325a:	f0 1f 00 09 	mcall	8000327c <mcp2515_setToMode+0x40>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 4);
8000325e:	30 4a       	mov	r10,4
80003260:	1a 9b       	mov	r11,sp
80003262:	fc 7c 18 00 	mov	r12,-190464
80003266:	f0 1f 00 07 	mcall	80003280 <mcp2515_setToMode+0x44>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000326a:	0f 8b       	ld.ub	r11,r7[0x0]
8000326c:	fc 7c 18 00 	mov	r12,-190464
80003270:	f0 1f 00 05 	mcall	80003284 <mcp2515_setToMode+0x48>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	20 6c       	sub	r12,6
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	24 58       	sub	r8,69
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	20 2c       	sub	r12,2

80003288 <mcp2515_readRegister>:
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}


uint8_t mcp2515_readRegister ( struct spi_device * spi_dev, uint8_t reg_addr ){
80003288:	eb cd 40 c0 	pushm	r6-r7,lr
8000328c:	20 2d       	sub	sp,8
8000328e:	18 97       	mov	r7,r12
80003290:	16 96       	mov	r6,r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003292:	19 8b       	ld.ub	r11,r12[0x0]
80003294:	fc 7c 18 00 	mov	r12,-190464
80003298:	f0 1f 00 0f 	mcall	800032d4 <mcp2515_readRegister+0x4c>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	uint8_t data[2] = {
		MCP2515_INSTR_READ,
		reg_addr
	};
8000329c:	30 38       	mov	r8,3
8000329e:	ba c8       	st.b	sp[0x4],r8
800032a0:	ba d6       	st.b	sp[0x5],r6
		
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 2 );
800032a2:	30 2a       	mov	r10,2
800032a4:	fa cb ff fc 	sub	r11,sp,-4
800032a8:	fc 7c 18 00 	mov	r12,-190464
800032ac:	f0 1f 00 0b 	mcall	800032d8 <mcp2515_readRegister+0x50>
	uint8_t registerValue[1] = {0x00};
800032b0:	30 08       	mov	r8,0
800032b2:	ba 88       	st.b	sp[0x0],r8
	
	spi_read_packet(MCP2515_SPI_ADDRESS, registerValue, 1 );
800032b4:	30 1a       	mov	r10,1
800032b6:	1a 9b       	mov	r11,sp
800032b8:	fc 7c 18 00 	mov	r12,-190464
800032bc:	f0 1f 00 08 	mcall	800032dc <mcp2515_readRegister+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800032c0:	0f 8b       	ld.ub	r11,r7[0x0]
800032c2:	fc 7c 18 00 	mov	r12,-190464
800032c6:	f0 1f 00 07 	mcall	800032e0 <mcp2515_readRegister+0x58>

	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}
800032ca:	1b 8c       	ld.ub	r12,sp[0x0]
800032cc:	2f ed       	sub	sp,-8
800032ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800032d2:	00 00       	add	r0,r0
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	20 6c       	sub	r12,6
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	24 58       	sub	r8,69
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	24 08       	sub	r8,64
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	20 2c       	sub	r12,2

800032e4 <mcp2515_getCurrentMode>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}

mcp2515_mode_t mcp2515_getCurrentMode ( struct spi_device * spi_dev ){
800032e4:	d4 01       	pushm	lr
	
	uint8_t regValue = mcp2515_readRegister(spi_dev, MCP2515_CAN_CTRL_REG_ADDR);
800032e6:	30 fb       	mov	r11,15
800032e8:	f0 1f 00 03 	mcall	800032f4 <mcp2515_getCurrentMode+0x10>
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}
800032ec:	f9 dc c0 a3 	bfextu	r12,r12,0x5,0x3
800032f0:	d8 02       	popm	pc
800032f2:	00 00       	add	r0,r0
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	32 88       	mov	r8,40

800032f8 <mcp2515_writeRegister>:
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}

void mcp2515_writeRegister ( struct spi_device * spi_dev, uint8_t reg_addr, uint8_t reg_data ){
800032f8:	eb cd 40 e0 	pushm	r5-r7,lr
800032fc:	20 1d       	sub	sp,4
800032fe:	18 97       	mov	r7,r12
80003300:	16 96       	mov	r6,r11
80003302:	14 95       	mov	r5,r10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003304:	19 8b       	ld.ub	r11,r12[0x0]
80003306:	fc 7c 18 00 	mov	r12,-190464
8000330a:	f0 1f 00 0b 	mcall	80003334 <mcp2515_writeRegister+0x3c>
	
	uint8_t data[3] = {
		MCP2515_INSTR_WRITE,
		reg_addr,
		reg_data
	};
8000330e:	30 28       	mov	r8,2
80003310:	ba 88       	st.b	sp[0x0],r8
80003312:	ba 96       	st.b	sp[0x1],r6
80003314:	ba a5       	st.b	sp[0x2],r5
	
	spi_write_packet(MCP2515_SPI_ADDRESS, data,3);
80003316:	30 3a       	mov	r10,3
80003318:	1a 9b       	mov	r11,sp
8000331a:	fc 7c 18 00 	mov	r12,-190464
8000331e:	f0 1f 00 07 	mcall	80003338 <mcp2515_writeRegister+0x40>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003322:	0f 8b       	ld.ub	r11,r7[0x0]
80003324:	fc 7c 18 00 	mov	r12,-190464
80003328:	f0 1f 00 05 	mcall	8000333c <mcp2515_writeRegister+0x44>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
8000332c:	2f fd       	sub	sp,-4
8000332e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003332:	00 00       	add	r0,r0
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	20 6c       	sub	r12,6
80003338:	80 00       	ld.sh	r0,r0[0x0]
8000333a:	24 58       	sub	r8,69
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	20 2c       	sub	r12,2

80003340 <mcp2515_reset>:

	return 1;
	
}

void mcp2515_reset( struct spi_device * spi_dev ){
80003340:	eb cd 40 80 	pushm	r7,lr
80003344:	18 97       	mov	r7,r12
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003346:	19 8b       	ld.ub	r11,r12[0x0]
80003348:	fc 7c 18 00 	mov	r12,-190464
8000334c:	f0 1f 00 06 	mcall	80003364 <mcp2515_reset+0x24>
80003350:	fc 7c 18 00 	mov	r12,-190464
80003354:	e0 68 00 c0 	mov	r8,192
80003358:	99 38       	st.w	r12[0xc],r8
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000335a:	0f 8b       	ld.ub	r11,r7[0x0]
8000335c:	f0 1f 00 03 	mcall	80003368 <mcp2515_reset+0x28>
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
80003360:	e3 cd 80 80 	ldm	sp++,r7,pc
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	20 6c       	sub	r12,6
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	20 2c       	sub	r12,2

8000336c <mcp2515_init>:
	spi_enable(SPI_ADRESS);
	return spi_device_conf;
}


uint8_t mcp2515_init ( struct spi_device * spi_dev ){
8000336c:	eb cd 40 80 	pushm	r7,lr
80003370:	18 97       	mov	r7,r12

	
	mcp2515_reset(spi_dev);
80003372:	f0 1f 00 1a 	mcall	800033d8 <mcp2515_init+0x6c>
	
	mcp2515_mode_t currentMode = mcp2515_getCurrentMode(spi_dev); 	
80003376:	0e 9c       	mov	r12,r7
80003378:	f0 1f 00 19 	mcall	800033dc <mcp2515_init+0x70>
	if ( currentMode != CONFIG ){
8000337c:	58 4c       	cp.w	r12,4
8000337e:	c0 30       	breq	80003384 <mcp2515_init+0x18>
80003380:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	}
	
	
	// setup receive buffers:
	uint8_t receiveBuffer0Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB0CTRL, receiveBuffer0Settings );
80003384:	36 0a       	mov	r10,96
80003386:	14 9b       	mov	r11,r10
80003388:	0e 9c       	mov	r12,r7
8000338a:	f0 1f 00 16 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t receiveBuffer1Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB1CTRL, receiveBuffer1Settings );
8000338e:	36 0a       	mov	r10,96
80003390:	37 0b       	mov	r11,112
80003392:	0e 9c       	mov	r12,r7
80003394:	f0 1f 00 13 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	uint8_t interruptSettings = RX0IE_bm | RX1IE_bm;		//enable interrupts on full receive buffers
	mcp2515_writeRegister(spi_dev,CANINTE,interruptSettings);
80003398:	30 3a       	mov	r10,3
8000339a:	32 bb       	mov	r11,43
8000339c:	0e 9c       	mov	r12,r7
8000339e:	f0 1f 00 11 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	// set timing bits
	uint8_t cnf1RegisterSettings = SJW_LENGTH_1XTQ_bm | CAN_BAUD_RATE_PRESCALER;
	mcp2515_writeRegister(spi_dev, CNF1, cnf1RegisterSettings );
800033a2:	30 0a       	mov	r10,0
800033a4:	32 ab       	mov	r11,42
800033a6:	0e 9c       	mov	r12,r7
800033a8:	f0 1f 00 0e 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf2RegisterSettings = PRSEG_2_bm | PHSEG1_1_bm | BTLMODE_1_bm; 
	mcp2515_writeRegister(spi_dev,CNF2,cnf2RegisterSettings);
800033ac:	e0 6a 00 8a 	mov	r10,138
800033b0:	32 9b       	mov	r11,41
800033b2:	0e 9c       	mov	r12,r7
800033b4:	f0 1f 00 0b 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf3RegisterSettings = 	PHSEG2_1_bm;
	mcp2515_writeRegister(spi_dev,CNF3,cnf3RegisterSettings);
800033b8:	30 1a       	mov	r10,1
800033ba:	32 8b       	mov	r11,40
800033bc:	0e 9c       	mov	r12,r7
800033be:	f0 1f 00 09 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	
	mcp2515_setToMode(spi_dev,NORMAL);			// finish initializing
800033c2:	30 0b       	mov	r11,0
800033c4:	0e 9c       	mov	r12,r7
800033c6:	f0 1f 00 08 	mcall	800033e4 <mcp2515_init+0x78>
	currentMode = mcp2515_getCurrentMode(spi_dev);
800033ca:	0e 9c       	mov	r12,r7
800033cc:	f0 1f 00 04 	mcall	800033dc <mcp2515_init+0x70>
800033d0:	5f 0c       	sreq	r12
		return 0;
	}

	return 1;
	
}
800033d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800033d6:	00 00       	add	r0,r0
800033d8:	80 00       	ld.sh	r0,r0[0x0]
800033da:	33 40       	mov	r0,52
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	32 e4       	mov	r4,46
800033e0:	80 00       	ld.sh	r0,r0[0x0]
800033e2:	32 f8       	mov	r8,47
800033e4:	80 00       	ld.sh	r0,r0[0x0]
800033e6:	32 3c       	mov	r12,35

800033e8 <mcp2515_getReceivedMessage>:
	interruptFlagRegister = mcp2515_readRegister(spi_dev, CANINTF );
	
	return interruptFlagRegister & ( 0b11 << 0 );
}

uint8_t mcp2515_getReceivedMessage ( struct spi_device * spi_dev, uint8_t bufferNum, uint8_t * data, uint8_t len ){
800033e8:	d4 21       	pushm	r4-r7,lr
800033ea:	18 95       	mov	r5,r12
800033ec:	16 97       	mov	r7,r11
800033ee:	14 94       	mov	r4,r10
	gpio_set_pin_low(LED1);
800033f0:	35 3c       	mov	r12,83
800033f2:	f0 1f 00 10 	mcall	80003430 <mcp2515_getReceivedMessage+0x48>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t receivedMessageInterrupt_bm;

	switch(bufferNum){
800033f6:	58 07       	cp.w	r7,0
800033f8:	c0 a0       	breq	8000340c <mcp2515_getReceivedMessage+0x24>
800033fa:	30 18       	mov	r8,1
800033fc:	f0 07 18 00 	cp.b	r7,r8
80003400:	c0 40       	breq	80003408 <mcp2515_getReceivedMessage+0x20>
80003402:	e0 66 00 ff 	mov	r6,255
80003406:	c1 28       	rjmp	8000342a <mcp2515_getReceivedMessage+0x42>
80003408:	37 5b       	mov	r11,117
8000340a:	c0 28       	rjmp	8000340e <mcp2515_getReceivedMessage+0x26>
8000340c:	36 5b       	mov	r11,101
			return 0xFF; //faulty call of function
	}
	
	
	//get DLC:
	uint8_t DLC =  mcp2515_readRegister(spi_dev, messageDLCAddress);
8000340e:	0a 9c       	mov	r12,r5
80003410:	f0 1f 00 09 	mcall	80003434 <mcp2515_getReceivedMessage+0x4c>
	DLC &= RX_DLC_BITS_bm;	// filter away any unwanted bits
80003414:	ed dc c0 04 	bfextu	r6,r12,0x0,0x4
	
	// get Data:
	mcp2515_readRXbuffer(spi_dev,bufferNum,data,DLC);	
80003418:	0c 99       	mov	r9,r6
8000341a:	08 9a       	mov	r10,r4
8000341c:	0e 9b       	mov	r11,r7
8000341e:	0a 9c       	mov	r12,r5
80003420:	f0 1f 00 06 	mcall	80003438 <mcp2515_getReceivedMessage+0x50>
	//mcp2515_read_array(spi_dev,data,DLC,messageAddress);
	
	
	//reset interrupt flag: (perhaps no longer needed due to the readRXbuffer function over - it should automatically reset the flag)
	//mcp2515_bitModifyRegister(spi_dev, CANINTF, receivedMessageInterrupt_bm,0x00);
	gpio_set_pin_high(LED1);
80003424:	35 3c       	mov	r12,83
80003426:	f0 1f 00 06 	mcall	8000343c <mcp2515_getReceivedMessage+0x54>
	return DLC;

}
8000342a:	0c 9c       	mov	r12,r6
8000342c:	d8 22       	popm	r4-r7,pc
8000342e:	00 00       	add	r0,r0
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	6a 20       	ld.w	r0,r5[0x8]
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	32 88       	mov	r8,40
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	31 44       	mov	r4,20
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	6a 0a       	ld.w	r10,r5[0x0]

80003440 <mcp2515_sendCanMessage>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}

void mcp2515_sendCanMessage ( struct spi_device * spi_dev, uint8_t DLC, uint8_t * data, uint16_t address, uint8_t bufferNumber ){
80003440:	eb cd 40 fe 	pushm	r1-r7,lr
80003444:	18 97       	mov	r7,r12
80003446:	16 94       	mov	r4,r11
80003448:	14 93       	mov	r3,r10
8000344a:	12 95       	mov	r5,r9
8000344c:	10 96       	mov	r6,r8
	
	gpio_set_pin_low(LED2);
8000344e:	35 2c       	mov	r12,82
80003450:	f0 1f 00 1b 	mcall	800034bc <mcp2515_sendCanMessage+0x7c>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t dataAddress;
	uint8_t controlRegisterAddress;
	
	switch(bufferNumber){
80003454:	58 06       	cp.w	r6,0
80003456:	c0 a0       	breq	8000346a <mcp2515_sendCanMessage+0x2a>
80003458:	30 18       	mov	r8,1
8000345a:	f0 06 18 00 	cp.b	r6,r8
8000345e:	c2 c1       	brne	800034b6 <mcp2515_sendCanMessage+0x76>
80003460:	34 01       	mov	r1,64
80003462:	34 62       	mov	r2,70
80003464:	34 5b       	mov	r11,69
80003466:	34 16       	mov	r6,65
80003468:	c0 58       	rjmp	80003472 <mcp2515_sendCanMessage+0x32>
8000346a:	33 01       	mov	r1,48
8000346c:	33 62       	mov	r2,54
8000346e:	33 5b       	mov	r11,53
80003470:	33 16       	mov	r6,49
	//	dataToSend[i] = data[i-5];
	//}
	//mcp2515_write_array(spi_dev,dataToSend,5+DLC,messageAddress);
	
	// Set up length of message
	mcp2515_writeRegister(spi_dev, messageDLCAddress, DLC );
80003472:	08 9a       	mov	r10,r4
80003474:	0e 9c       	mov	r12,r7
80003476:	f0 1f 00 13 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up address
	uint8_t addressMSB = ( address >> 3);
	mcp2515_writeRegister(spi_dev, messageAddress, addressMSB );
8000347a:	f5 d5 c0 68 	bfextu	r10,r5,0x3,0x8
8000347e:	0c 9b       	mov	r11,r6
80003480:	0e 9c       	mov	r12,r7
80003482:	f0 1f 00 10 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	uint8_t addressLSB = (address << 5);
	mcp2515_writeRegister(spi_dev, messageAddress + 1 , addressLSB);
80003486:	ea 0a 15 05 	lsl	r10,r5,0x5
8000348a:	ec cb ff ff 	sub	r11,r6,-1
8000348e:	e2 1a 00 e0 	andl	r10,0xe0,COH
80003492:	5c 5b       	castu.b	r11
80003494:	0e 9c       	mov	r12,r7
80003496:	f0 1f 00 0b 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up data
	
	mcp2515_write_array(spi_dev,data,DLC,dataAddress);
8000349a:	04 99       	mov	r9,r2
8000349c:	08 9a       	mov	r10,r4
8000349e:	06 9b       	mov	r11,r3
800034a0:	0e 9c       	mov	r12,r7
800034a2:	f0 1f 00 09 	mcall	800034c4 <mcp2515_sendCanMessage+0x84>
	
	// Request data transmission, priority set to low
	uint8_t dataTransmissionSetting = MCP2515_CAN_MESSAGE_PRIORITY_HIGHEST_bm | MCP2515_CAN_TRANSMIT_REQUEST_bm;
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
800034a6:	30 ba       	mov	r10,11
800034a8:	02 9b       	mov	r11,r1
800034aa:	0e 9c       	mov	r12,r7
800034ac:	f0 1f 00 05 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	gpio_set_pin_high(LED2);
800034b0:	35 2c       	mov	r12,82
800034b2:	f0 1f 00 06 	mcall	800034c8 <mcp2515_sendCanMessage+0x88>
800034b6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
800034ba:	00 00       	add	r0,r0
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	6a 20       	ld.w	r0,r5[0x8]
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	32 f8       	mov	r8,47
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	31 9c       	mov	r12,25
800034c8:	80 00       	ld.sh	r0,r0[0x0]
800034ca:	6a 0a       	ld.w	r10,r5[0x0]

800034cc <spi_init_module>:
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}

struct spi_device spi_init_module(void) {
800034cc:	eb cd 40 c0 	pushm	r6-r7,lr
800034d0:	20 1d       	sub	sp,4
	struct spi_device spi_device_conf = {
		.id = 0
	};
800034d2:	fa c7 ff fc 	sub	r7,sp,-4
800034d6:	30 08       	mov	r8,0
800034d8:	0e f8       	st.b	--r7,r8
 * \brief Enable a module clock derived from the PBC clock
 * \param index Index of the module clock in the PBCMASK register
 */
static inline void sysclk_enable_pbc_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBC, index);
800034da:	30 3b       	mov	r11,3
800034dc:	30 4c       	mov	r12,4
800034de:	f0 1f 00 1b 	mcall	80003548 <spi_init_module+0x7c>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034e2:	fc 76 18 00 	mov	r6,-190464
800034e6:	e0 68 00 80 	mov	r8,128
800034ea:	8d 08       	st.w	r6[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034ec:	6c 18       	ld.w	r8,r6[0x4]
800034ee:	30 19       	mov	r9,1
800034f0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034f4:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034f6:	6c 18       	ld.w	r8,r6[0x4]
800034f8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034fc:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800034fe:	6c 18       	ld.w	r8,r6[0x4]
80003500:	30 0a       	mov	r10,0
80003502:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
80003506:	8d 18       	st.w	r6[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
80003508:	6c 18       	ld.w	r8,r6[0x4]
8000350a:	30 f9       	mov	r9,15
8000350c:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003510:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003512:	6c 18       	ld.w	r8,r6[0x4]
80003514:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003518:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000351a:	6c 18       	ld.w	r8,r6[0x4]
8000351c:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80003520:	8d 18       	st.w	r6[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003522:	6c 18       	ld.w	r8,r6[0x4]
80003524:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003528:	8d 18       	st.w	r6[0x4],r8

	spi_master_init(SPI_ADRESS);
	spi_master_setup_device(SPI_ADRESS, &spi_device_conf, SPI_MODE_0, 1000000, 0);
8000352a:	14 98       	mov	r8,r10
8000352c:	ee 79 42 40 	mov	r9,1000000
80003530:	0e 9b       	mov	r11,r7
80003532:	0c 9c       	mov	r12,r6
80003534:	f0 1f 00 06 	mcall	8000354c <spi_init_module+0x80>
	spi_enable(SPI_ADRESS);
80003538:	0c 9c       	mov	r12,r6
8000353a:	f0 1f 00 06 	mcall	80003550 <spi_init_module+0x84>
	return spi_device_conf;
}
8000353e:	1b bc       	ld.ub	r12,sp[0x3]
80003540:	2f fd       	sub	sp,-4
80003542:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003546:	00 00       	add	r0,r0
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	6d 50       	ld.w	r0,r6[0x54]
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	24 84       	sub	r4,72
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	20 24       	sub	r4,2

80003554 <spi_init_pins>:
	MCP2515_CMD_RTS = 0x80,
	MCP2515_CMD_READ_STATUS = 0xA0,
	MCP2515_CMD_BIT_MODIFY = 0x05,
} MCP2515_CMD_t;

void spi_init_pins(void) {
80003554:	d4 01       	pushm	lr
		{SPI_MOSI_PIN,	SPI_MOSI_FUNCTION},
		{SPI_CS_PIN,	SPI_CS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
80003556:	30 5b       	mov	r11,5
80003558:	48 2c       	lddpc	r12,80003560 <spi_init_pins+0xc>
8000355a:	f0 1f 00 03 	mcall	80003564 <spi_init_pins+0x10>
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}
8000355e:	d8 02       	popm	pc
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	80 04       	ld.sh	r4,r0[0x0]
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	68 94       	ld.w	r4,r4[0x24]

80003568 <fsm_ecu_init>:
#define SOFTWARE_TIMER_0_5_SEC		25
#define SOFTWARE_TIMER_1_SEC		50

static uint16_t attempts =	0;

void fsm_ecu_init(fsm_ecu_data_t *ecu_data) {
80003568:	eb cd 00 c0 	pushm	r6-r7
	ecu_data->state = STATE_STARTUP;
8000356c:	30 08       	mov	r8,0
8000356e:	99 08       	st.w	r12[0x0],r8
	ecu_data->inverter_can_msg = (inverter_can_msg_t){.data.u64 = 0x0LL, .dlc = 0};
80003570:	30 06       	mov	r6,0
80003572:	30 07       	mov	r7,0
80003574:	f8 e7 00 04 	st.d	r12[4],r6
80003578:	99 38       	st.w	r12[0xc],r8
	ecu_data->trq_sens0 = 0;
8000357a:	f9 58 00 10 	st.h	r12[16],r8
	ecu_data->trq_sens1 = 0;
8000357e:	f9 58 00 12 	st.h	r12[18],r8
	ecu_data->trq_pedal = 0;
80003582:	30 0a       	mov	r10,0
80003584:	99 8a       	st.w	r12[0x20],r10
	ecu_data->trq_sens0_err = 0;
80003586:	f9 68 00 14 	st.b	r12[20],r8
	ecu_data->trq_sens1_err = 0;
8000358a:	f9 68 00 15 	st.b	r12[21],r8
	ecu_data->trq_cmd = 0;
8000358e:	f9 58 00 16 	st.h	r12[22],r8
	ecu_data->traction_control_limit = MAX_TORQUE;
80003592:	e0 6b 7f f8 	mov	r11,32760
80003596:	f9 5b 00 18 	st.h	r12[24],r11
	ecu_data->control_u = 0;
8000359a:	99 7a       	st.w	r12[0x1c],r10
	ecu_data->dash_msg = (dash_can_msg_t){.data.u64 = 0x0LL, .id = 0};
8000359c:	f8 e7 00 24 	st.d	r12[36],r6
800035a0:	99 b8       	st.w	r12[0x2c],r8
	ecu_data->bms_msg = (bms_can_msg_t){.data.u64 = 0x0LL, .id = 0};
800035a2:	f8 e7 00 30 	st.d	r12[48],r6
800035a6:	99 e8       	st.w	r12[0x38],r8
	ecu_data->vdc_battery = 0;
800035a8:	f9 58 00 3c 	st.h	r12[60],r8
	ecu_data->inverter_vdc = 0;
800035ac:	f9 58 00 3e 	st.h	r12[62],r8
	ecu_data->rpm = 0;
800035b0:	f9 58 00 40 	st.h	r12[64],r8
	ecu_data->motor_temp = 0;
800035b4:	f9 58 00 42 	st.h	r12[66],r8
	ecu_data->inverter_temp = 0;
800035b8:	f9 58 00 44 	st.h	r12[68],r8
	ecu_data->brake_front = 0;
800035bc:	f9 58 00 46 	st.h	r12[70],r8
	ecu_data->brake_rear = 0;
800035c0:	f9 58 00 48 	st.h	r12[72],r8
	ecu_data->flag_start_precharge = 0;
800035c4:	f9 68 00 4a 	st.b	r12[74],r8
	ecu_data->flag_brake_implausible = 0;
800035c8:	f9 68 00 4b 	st.b	r12[75],r8
	ecu_data->max_cell_temp = 0;
800035cc:	f9 68 00 4c 	st.b	r12[76],r8
	ecu_data->flag_drive_enable = DRIVE_DISABLED;
800035d0:	f9 48 00 50 	st.w	r12[80],r8
	ecu_data->arctos_mode = ARCTOS_MODE_NORMAL;
800035d4:	f9 48 00 54 	st.w	r12[84],r8
	ecu_data->inverter_error = 0;
800035d8:	f9 58 00 58 	st.h	r12[88],r8
	ecu_data->ecu_error = 0;
800035dc:	f9 58 00 5a 	st.h	r12[90],r8
	ecu_data->WFL_sens = 0;
800035e0:	f9 58 00 5c 	st.h	r12[92],r8
	ecu_data->WFR_sens = 0;
800035e4:	f9 58 00 5e 	st.h	r12[94],r8
	ecu_data->WRL_sens = 0;
800035e8:	f9 58 00 60 	st.h	r12[96],r8
	ecu_data->WRR_sens = 0;
800035ec:	f9 58 00 62 	st.h	r12[98],r8
	ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800035f0:	f9 48 00 64 	st.w	r12[100],r8
	ecu_data->reboot = 0;
800035f4:	f9 68 00 68 	st.b	r12[104],r8
	ecu_data->config_max_trq = 100;
800035f8:	36 4b       	mov	r11,100
800035fa:	f9 6b 00 69 	st.b	r12[105],r11
	ecu_data->Kp = Kp_default;
800035fe:	fc 1b 40 00 	movh	r11,0x4000
80003602:	f9 4b 00 6c 	st.w	r12[108],r11
	ecu_data->Ki = Ki_default;
80003606:	fc 1b 3f 80 	movh	r11,0x3f80
8000360a:	f9 4b 00 70 	st.w	r12[112],r11
	ecu_data->Kd = Kd_default;
8000360e:	f9 4a 00 74 	st.w	r12[116],r10
	ecu_data->d_filter_gain = D_FILTER_GAIN_DEFAULT;
80003612:	f9 4b 00 7c 	st.w	r12[124],r11
	ecu_data->slip_target = 0;
80003616:	f9 4a 00 78 	st.w	r12[120],r10
	ecu_data->inverter_timeout = 0;
8000361a:	f9 68 00 80 	st.b	r12[128],r8
	ecu_data->lc_filter_gain = LC_FILTER_GAIN_DEFAULT;
8000361e:	e0 69 94 36 	mov	r9,37942
80003622:	ea 19 3c 57 	orh	r9,0x3c57
80003626:	f9 49 00 84 	st.w	r12[132],r9
	ecu_data->lc_trq_init = LC_TRQ_INIT_DEFAULT;
8000362a:	e0 6b 90 00 	mov	r11,36864
8000362e:	ea 1b 46 19 	orh	r11,0x4619
80003632:	f9 4b 00 88 	st.w	r12[136],r11
	ecu_data->kers_factor = 0;
80003636:	f9 58 00 8c 	st.h	r12[140],r8
	ecu_data->bms_current = 0;
8000363a:	f9 58 00 8e 	st.h	r12[142],r8
	ecu_data->slip = 0;
8000363e:	f9 58 00 90 	st.h	r12[144],r8
}
80003642:	e3 cd 00 c0 	ldm	sp++,r6-r7
80003646:	5e fc       	retal	r12

80003648 <fsm_ecu_run_state>:
	fsm_ecu_state_deactivate_launch_func,
	fsm_ecu_state_plausibility_error_func,
	fsm_ecu_state_error_func,
};

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
80003648:	d4 01       	pushm	lr
	return fsm_ecu_state_table[ current_state ]( data );
8000364a:	48 48       	lddpc	r8,80003658 <fsm_ecu_run_state+0x10>
8000364c:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
80003650:	16 9c       	mov	r12,r11
80003652:	5d 18       	icall	r8
};
80003654:	d8 02       	popm	pc
80003656:	00 00       	add	r0,r0
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	80 2c       	ld.sh	r12,r0[0x4]

8000365c <fsm_ecu_state_error_func>:
	return next_state;
};


	
fsm_ecu_state_t fsm_ecu_state_error_func( fsm_ecu_data_t *ecu_data ) {
8000365c:	eb cd 40 80 	pushm	r7,lr
80003660:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ERROR;
	get_new_data(ecu_data);
80003662:	f0 1f 00 12 	mcall	800036a8 <fsm_ecu_state_error_func+0x4c>
	/* Disable AIR+ */
	gpio_set_pin_low(AIR_PLUS);
80003666:	30 4c       	mov	r12,4
80003668:	f0 1f 00 11 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(FRG_PIN);
8000366c:	30 9c       	mov	r12,9
8000366e:	f0 1f 00 10 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(RFE_PIN);
80003672:	31 0c       	mov	r12,16
80003674:	f0 1f 00 0e 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	ecu_data->trq_cmd = 0x0;
80003678:	30 08       	mov	r8,0
8000367a:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000367e:	30 0c       	mov	r12,0
80003680:	f0 1f 00 0c 	mcall	800036b0 <fsm_ecu_state_error_func+0x54>
	
	if (ecu_data->reboot == 1) {
80003684:	ef 39 00 68 	ld.ub	r9,r7[104]
80003688:	30 18       	mov	r8,1
8000368a:	f0 09 18 00 	cp.b	r9,r8
8000368e:	c0 40       	breq	80003696 <fsm_ecu_state_error_func+0x3a>
80003690:	30 8c       	mov	r12,8
80003692:	e3 cd 80 80 	ldm	sp++,r7,pc
		ecu_data->reboot = 0;
80003696:	30 08       	mov	r8,0
80003698:	ef 68 00 68 	st.b	r7[104],r8
		fsm_ecu_init(ecu_data); // Reinitialize data struct
8000369c:	0e 9c       	mov	r12,r7
8000369e:	f0 1f 00 06 	mcall	800036b4 <fsm_ecu_state_error_func+0x58>
800036a2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800036a6:	00 00       	add	r0,r0
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	43 90       	lddsp	r0,sp[0xe4]
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	6a 20       	ld.w	r0,r5[0x8]
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	2b 08       	sub	r8,-80
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	35 68       	mov	r8,86

800036b8 <fsm_ecu_state_plausibility_error_func>:
		ecu_can_send_ready_to_drive();
		return STATE_READY;
	}
}

fsm_ecu_state_t fsm_ecu_state_plausibility_error_func( fsm_ecu_data_t *ecu_data ) {
800036b8:	eb cd 40 c0 	pushm	r6-r7,lr
800036bc:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_PLAUSIBILITY_ERROR;

	get_new_data(ecu_data);
800036be:	f0 1f 00 1b 	mcall	80003728 <fsm_ecu_state_plausibility_error_func+0x70>
	get_trq_sens(ecu_data);
800036c2:	0e 9c       	mov	r12,r7
800036c4:	f0 1f 00 1a 	mcall	8000372c <fsm_ecu_state_plausibility_error_func+0x74>

	if ( torque_plausibility_check(ecu_data) == true ) {
800036c8:	0e 9c       	mov	r12,r7
800036ca:	f0 1f 00 1a 	mcall	80003730 <fsm_ecu_state_plausibility_error_func+0x78>
800036ce:	c2 30       	breq	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
		if (ecu_data->flag_brake_implausible) {
800036d0:	ef 39 00 4b 	ld.ub	r9,r7[75]
800036d4:	30 08       	mov	r8,0
800036d6:	f0 09 18 00 	cp.b	r9,r8
800036da:	c1 30       	breq	80003700 <fsm_ecu_state_plausibility_error_func+0x48>
			/* Can return to normal state if pedal travel < 5% (pedal = <0,1000>) */
			if (max(ecu_data->trq_sens0, ecu_data->trq_sens1) < 50) {
800036dc:	ef 08 00 10 	ld.sh	r8,r7[16]
800036e0:	ef 09 00 12 	ld.sh	r9,r7[18]
800036e4:	f0 09 0c 48 	max	r8,r8,r9
800036e8:	e0 48 00 31 	cp.w	r8,49
800036ec:	e0 89 00 14 	brgt	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
				ecu_data->flag_brake_implausible = 0;
800036f0:	30 08       	mov	r8,0
800036f2:	ef 68 00 4b 	st.b	r7[75],r8
				gpio_set_pin_high(FRG_PIN);
800036f6:	30 9c       	mov	r12,9
800036f8:	f0 1f 00 0f 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
800036fc:	30 36       	mov	r6,3
800036fe:	c0 c8       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
				next_state = STATE_READY;
			}
		} else {
			gpio_set_pin_high(FRG_PIN);
80003700:	30 9c       	mov	r12,9
80003702:	f0 1f 00 0d 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
			if (ecu_data->launch_control_flag == LAUNCH_CONTROL_ACTIVE) {
80003706:	6f 96       	ld.w	r6,r7[0x64]
80003708:	58 36       	cp.w	r6,3
8000370a:	f9 b6 00 05 	moveq	r6,5
8000370e:	f9 b6 01 03 	movne	r6,3
80003712:	c0 28       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
80003714:	30 76       	mov	r6,7
			} else {
				next_state = STATE_READY;	
			}
		}
	}
	ecu_data->trq_cmd = 0x0;
80003716:	30 08       	mov	r8,0
80003718:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000371c:	30 0c       	mov	r12,0
8000371e:	f0 1f 00 07 	mcall	80003738 <fsm_ecu_state_plausibility_error_func+0x80>
	return next_state;
};
80003722:	0c 9c       	mov	r12,r6
80003724:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	43 90       	lddsp	r0,sp[0xe4]
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	44 50       	lddsp	r0,sp[0x114]
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	3e fc       	mov	r12,-17
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	6a 0a       	ld.w	r10,r5[0x0]
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	2b 08       	sub	r8,-80

8000373c <fsm_ecu_state_deactivate_launch_func>:
	}
	
	return next_state;
}

fsm_ecu_state_t fsm_ecu_state_deactivate_launch_func( fsm_ecu_data_t *ecu_data ) {
8000373c:	d4 01       	pushm	lr
	//Wait for 5 seconds before returning to ready state
	static uint8_t timer = 0;
	if (timer < SOFTWARE_TIMER_5_SEC) {
8000373e:	48 d8       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003740:	11 88       	ld.ub	r8,r8[0x0]
80003742:	3f 99       	mov	r9,-7
80003744:	f2 08 18 00 	cp.b	r8,r9
80003748:	e0 8b 00 0d 	brhi	80003762 <fsm_ecu_state_deactivate_launch_func+0x26>
		timer++;
8000374c:	2f f8       	sub	r8,-1
8000374e:	48 99       	lddpc	r9,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003750:	b2 88       	st.b	r9[0x0],r8
		ecu_data->trq_cmd = 0;
80003752:	30 08       	mov	r8,0
80003754:	f9 58 00 16 	st.h	r12[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003758:	30 0c       	mov	r12,0
8000375a:	f0 1f 00 07 	mcall	80003774 <fsm_ecu_state_deactivate_launch_func+0x38>
8000375e:	30 6c       	mov	r12,6
		return STATE_DEACTIVATE_LAUNCH;
80003760:	d8 02       	popm	pc
	} else {
		timer = 0;
80003762:	30 09       	mov	r9,0
80003764:	48 38       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003766:	b0 89       	st.b	r8[0x0],r9
		ecu_can_send_ready_to_drive();
80003768:	f0 1f 00 04 	mcall	80003778 <fsm_ecu_state_deactivate_launch_func+0x3c>
8000376c:	30 3c       	mov	r12,3
		return STATE_READY;
	}
}
8000376e:	d8 02       	popm	pc
80003770:	00 00       	add	r0,r0
80003772:	cc 0d       	rcall	80003af2 <fsm_ecu_state_enable_drive_func+0x2e>
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	2b 08       	sub	r8,-80
80003778:	80 00       	ld.sh	r0,r0[0x0]
8000377a:	29 a0       	sub	r0,-102

8000377c <fsm_ecu_state_launch_control_func>:
	}
	
	return next_state;
}	

fsm_ecu_state_t fsm_ecu_state_launch_control_func( fsm_ecu_data_t *ecu_data ) {
8000377c:	eb cd 40 80 	pushm	r7,lr
80003780:	18 97       	mov	r7,r12
	int16_t trq_min = 0;
	static uint16_t activation_timer = 0;
	fsm_ecu_state_t next_state = STATE_LAUNCH_CONTROL;
	
	get_new_data(ecu_data);
80003782:	f0 1f 00 35 	mcall	80003854 <fsm_ecu_state_launch_control_func+0xd8>
	get_trq_sens(ecu_data);
80003786:	0e 9c       	mov	r12,r7
80003788:	f0 1f 00 34 	mcall	80003858 <fsm_ecu_state_launch_control_func+0xdc>
	
	if (torque_plausibility_check(ecu_data)) {
8000378c:	0e 9c       	mov	r12,r7
8000378e:	f0 1f 00 34 	mcall	8000385c <fsm_ecu_state_launch_control_func+0xe0>
80003792:	c4 80       	breq	80003822 <fsm_ecu_state_launch_control_func+0xa6>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003794:	ef 08 00 10 	ld.sh	r8,r7[16]
80003798:	ef 09 00 12 	ld.sh	r9,r7[18]
8000379c:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
800037a0:	e0 68 01 f4 	mov	r8,500
800037a4:	f0 09 19 00 	cp.h	r9,r8
800037a8:	e0 8a 00 23 	brle	800037ee <fsm_ecu_state_launch_control_func+0x72>
			switch (ecu_data->launch_control_flag) {
800037ac:	6f 98       	ld.w	r8,r7[0x64]
800037ae:	58 28       	cp.w	r8,2
800037b0:	c0 d0       	breq	800037ca <fsm_ecu_state_launch_control_func+0x4e>
800037b2:	58 38       	cp.w	r8,3
800037b4:	c1 40       	breq	800037dc <fsm_ecu_state_launch_control_func+0x60>
800037b6:	58 18       	cp.w	r8,1
800037b8:	c0 30       	breq	800037be <fsm_ecu_state_launch_control_func+0x42>
800037ba:	30 5c       	mov	r12,5
800037bc:	c3 d8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_INITIATE:
				activation_timer++;
800037be:	4a 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037c0:	90 09       	ld.sh	r9,r8[0x0]
800037c2:	2f f9       	sub	r9,-1
800037c4:	b0 09       	st.h	r8[0x0],r9
800037c6:	30 5c       	mov	r12,5
				break;
800037c8:	c3 78       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				
				case LAUNCH_CONTROL_COUNTDOWN_COMPLETE:
				ecu_data->launch_control_flag = LAUNCH_CONTROL_ACTIVE;
800037ca:	30 38       	mov	r8,3
800037cc:	ef 48 00 64 	st.w	r7[100],r8
				activation_timer = 0;	
800037d0:	30 09       	mov	r9,0
800037d2:	4a 48       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037d4:	b0 09       	st.h	r8[0x0],r9
800037d6:	30 5c       	mov	r12,5
				break;
800037d8:	e3 cd 80 80 	ldm	sp++,r7,pc
				
				case LAUNCH_CONTROL_ACTIVE:
				launch_control(ecu_data);
800037dc:	0e 9c       	mov	r12,r7
800037de:	f0 1f 00 22 	mcall	80003864 <fsm_ecu_state_launch_control_func+0xe8>
				ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037e2:	ef 0c 00 16 	ld.sh	r12,r7[22]
800037e6:	f0 1f 00 21 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
800037ea:	30 5c       	mov	r12,5
800037ec:	c2 58       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				default:
				break;	
			}
		} else {
			// Exit launch control
			switch (ecu_data->launch_control_flag) {
800037ee:	6f 98       	ld.w	r8,r7[0x64]
800037f0:	58 18       	cp.w	r8,1
800037f2:	c0 40       	breq	800037fa <fsm_ecu_state_launch_control_func+0x7e>
800037f4:	58 38       	cp.w	r8,3
800037f6:	c0 f1       	brne	80003814 <fsm_ecu_state_launch_control_func+0x98>
800037f8:	c0 88       	rjmp	80003808 <fsm_ecu_state_launch_control_func+0x8c>
				case LAUNCH_CONTROL_INITIATE:
					activation_timer = 0;
800037fa:	30 09       	mov	r9,0
800037fc:	49 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037fe:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
80003800:	f0 1f 00 1b 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
80003804:	30 6c       	mov	r12,6
					next_state = STATE_DEACTIVATE_LAUNCH;
					break;
80003806:	c1 88       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_ACTIVE:
					activation_timer = 0;
80003808:	30 09       	mov	r9,0
8000380a:	49 68       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
8000380c:	b0 09       	st.h	r8[0x0],r9
8000380e:	30 3c       	mov	r12,3
					next_state = STATE_READY;
					break;
80003810:	e3 cd 80 80 	ldm	sp++,r7,pc
				default:
					activation_timer = 0;
80003814:	30 09       	mov	r9,0
80003816:	49 38       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003818:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
8000381a:	f0 1f 00 15 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000381e:	30 6c       	mov	r12,6
80003820:	c0 b8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
					break;
			}	
		}
	} else {
		//Torque sensor implausibility
		ecu_data->trq_cmd = 0;
80003822:	30 08       	mov	r8,0
80003824:	ef 58 00 16 	st.h	r7[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003828:	30 0c       	mov	r12,0
8000382a:	f0 1f 00 10 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
		gpio_set_pin_low(FRG_PIN);
8000382e:	30 9c       	mov	r12,9
80003830:	f0 1f 00 10 	mcall	80003870 <fsm_ecu_state_launch_control_func+0xf4>
80003834:	30 7c       	mov	r12,7
		next_state = STATE_PLAUSIBILITY_ERROR;	
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
80003836:	48 b8       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003838:	90 09       	ld.sh	r9,r8[0x0]
8000383a:	e0 68 01 f4 	mov	r8,500
8000383e:	f0 09 19 00 	cp.h	r9,r8
80003842:	c0 71       	brne	80003850 <fsm_ecu_state_launch_control_func+0xd4>
		activation_timer = 0;
80003844:	30 09       	mov	r9,0
80003846:	48 78       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003848:	b0 09       	st.h	r8[0x0],r9
		ecu_can_send_launch_stop();
8000384a:	f0 1f 00 09 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000384e:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}
80003850:	e3 cd 80 80 	ldm	sp++,r7,pc
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	43 90       	lddsp	r0,sp[0xe4]
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	44 50       	lddsp	r0,sp[0x114]
8000385c:	80 00       	ld.sh	r0,r0[0x0]
8000385e:	3e fc       	mov	r12,-17
80003860:	00 00       	add	r0,r0
80003862:	cc 0a       	rjmp	800035e2 <fsm_ecu_init+0x7a>
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	46 00       	lddsp	r0,sp[0x180]
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	2b 08       	sub	r8,-80
8000386c:	80 00       	ld.sh	r0,r0[0x0]
8000386e:	28 40       	sub	r0,-124
80003870:	80 00       	ld.sh	r0,r0[0x0]
80003872:	6a 20       	ld.w	r0,r5[0x8]

80003874 <fsm_ecu_state_init_launch_func>:
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
 	
	return next_state;
};

fsm_ecu_state_t fsm_ecu_state_init_launch_func( fsm_ecu_data_t *ecu_data ) {	
80003874:	eb cd 40 80 	pushm	r7,lr
80003878:	18 97       	mov	r7,r12
	static uint16_t activation_timer = 0;
	static uint8_t verification_timer = 0;
	int16_t trq_min = 0;
	fsm_ecu_state_t next_state = STATE_INIT_LAUNCH;
	
	get_new_data(ecu_data);
8000387a:	f0 1f 00 25 	mcall	8000390c <fsm_ecu_state_init_launch_func+0x98>
	get_trq_sens(ecu_data);
8000387e:	0e 9c       	mov	r12,r7
80003880:	f0 1f 00 24 	mcall	80003910 <fsm_ecu_state_init_launch_func+0x9c>
	if (torque_plausibility_check(ecu_data)) {
80003884:	0e 9c       	mov	r12,r7
80003886:	f0 1f 00 24 	mcall	80003914 <fsm_ecu_state_init_launch_func+0xa0>
8000388a:	c0 31       	brne	80003890 <fsm_ecu_state_init_launch_func+0x1c>
8000388c:	30 4c       	mov	r12,4
8000388e:	c2 a8       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003890:	ef 08 00 10 	ld.sh	r8,r7[16]
80003894:	ef 09 00 12 	ld.sh	r9,r7[18]
80003898:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
8000389c:	e0 68 01 f4 	mov	r8,500
800038a0:	f0 09 19 00 	cp.h	r9,r8
800038a4:	e0 8a 00 17 	brle	800038d2 <fsm_ecu_state_init_launch_func+0x5e>
			if (verification_timer < SOFTWARE_TIMER_0_5_SEC) {
800038a8:	49 c8       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038aa:	11 88       	ld.ub	r8,r8[0x0]
800038ac:	31 89       	mov	r9,24
800038ae:	f2 08 18 00 	cp.b	r8,r9
800038b2:	e0 8b 00 07 	brhi	800038c0 <fsm_ecu_state_init_launch_func+0x4c>
				verification_timer++;
800038b6:	2f f8       	sub	r8,-1
800038b8:	49 89       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038ba:	b2 88       	st.b	r9[0x0],r8
800038bc:	30 4c       	mov	r12,4
800038be:	c1 28       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
			} else {
				activation_timer = 0;
800038c0:	30 08       	mov	r8,0
800038c2:	49 79       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038c4:	b2 08       	st.h	r9[0x0],r8
				verification_timer = 0;
				//Pedals has been > 500 for 0.5 sec
				verification_timer = 0;
800038c6:	49 59       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038c8:	b2 88       	st.b	r9[0x0],r8
				ecu_can_send_launch_ready();
800038ca:	f0 1f 00 16 	mcall	80003920 <fsm_ecu_state_init_launch_func+0xac>
800038ce:	30 5c       	mov	r12,5
800038d0:	c0 98       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
				next_state = STATE_LAUNCH_CONTROL;
			}
		} else {
			verification_timer = 0;
800038d2:	30 09       	mov	r9,0
800038d4:	49 18       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038d6:	b0 89       	st.b	r8[0x0],r9
			activation_timer++;
800038d8:	49 18       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038da:	90 09       	ld.sh	r9,r8[0x0]
800038dc:	2f f9       	sub	r9,-1
800038de:	b0 09       	st.h	r8[0x0],r9
800038e0:	30 4c       	mov	r12,4
		}
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800038e2:	48 f8       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038e4:	90 09       	ld.sh	r9,r8[0x0]
800038e6:	e0 68 01 f4 	mov	r8,500
800038ea:	f0 09 19 00 	cp.h	r9,r8
800038ee:	c0 c1       	brne	80003906 <fsm_ecu_state_init_launch_func+0x92>
		activation_timer = 0;
800038f0:	30 08       	mov	r8,0
800038f2:	48 b9       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038f4:	b2 08       	st.h	r9[0x0],r8
		verification_timer = 0;
800038f6:	48 99       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038f8:	b2 88       	st.b	r9[0x0],r8
		ecu_can_send_launch_stop();
800038fa:	f0 1f 00 0b 	mcall	80003924 <fsm_ecu_state_init_launch_func+0xb0>
		ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800038fe:	30 08       	mov	r8,0
80003900:	ef 48 00 64 	st.w	r7[100],r8
80003904:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}	
80003906:	e3 cd 80 80 	ldm	sp++,r7,pc
8000390a:	00 00       	add	r0,r0
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	43 90       	lddsp	r0,sp[0xe4]
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	44 50       	lddsp	r0,sp[0x114]
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	3e fc       	mov	r12,-17
80003918:	00 00       	add	r0,r0
8000391a:	cc 12       	brcc	8000389c <fsm_ecu_state_init_launch_func+0x28>
8000391c:	00 00       	add	r0,r0
8000391e:	cc 10       	breq	800038a0 <fsm_ecu_state_init_launch_func+0x2c>
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	28 80       	sub	r0,-120
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	28 40       	sub	r0,-124

80003928 <fsm_ecu_state_ready_func>:
	
	return next_state;
};
	
	
fsm_ecu_state_t fsm_ecu_state_ready_func( fsm_ecu_data_t *ecu_data ) {
80003928:	eb cd 40 c0 	pushm	r6-r7,lr
8000392c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_READY;
	int16_t kers = 0;
	
	get_new_data(ecu_data);
8000392e:	f0 1f 00 57 	mcall	80003a88 <fsm_ecu_state_ready_func+0x160>
	get_trq_sens(ecu_data);
80003932:	0e 9c       	mov	r12,r7
80003934:	f0 1f 00 56 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
	get_speed_sens(ecu_data);
80003938:	0e 9c       	mov	r12,r7
8000393a:	f0 1f 00 56 	mcall	80003a90 <fsm_ecu_state_ready_func+0x168>
	get_brake_sens(ecu_data);
8000393e:	0e 9c       	mov	r12,r7
80003940:	f0 1f 00 55 	mcall	80003a94 <fsm_ecu_state_ready_func+0x16c>
	
	if (ecu_data->flag_drive_enable == DRIVE_DISABLE_REQUEST) {
80003944:	6f 48       	ld.w	r8,r7[0x50]
80003946:	58 48       	cp.w	r8,4
80003948:	c0 b1       	brne	8000395e <fsm_ecu_state_ready_func+0x36>
		gpio_set_pin_low(FRG_PIN);
8000394a:	30 9c       	mov	r12,9
8000394c:	f0 1f 00 53 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003950:	30 08       	mov	r8,0
80003952:	ef 48 00 50 	st.w	r7[80],r8
		ecu_can_send_drive_disabled();
80003956:	f0 1f 00 52 	mcall	80003a9c <fsm_ecu_state_ready_func+0x174>
8000395a:	30 16       	mov	r6,1
		return STATE_CHARGED;
8000395c:	c9 28       	rjmp	80003a80 <fsm_ecu_state_ready_func+0x158>
	}
	
	if (ecu_data->inverter_vdc < 50) {
8000395e:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003962:	33 18       	mov	r8,49
80003964:	f0 09 19 00 	cp.h	r9,r8
80003968:	e0 8b 00 13 	brhi	8000398e <fsm_ecu_state_ready_func+0x66>
		gpio_set_pin_low(FRG_PIN);
8000396c:	30 9c       	mov	r12,9
8000396e:	f0 1f 00 4b 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(RFE_PIN);
80003972:	31 0c       	mov	r12,16
80003974:	f0 1f 00 49 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(AIR_PLUS);
80003978:	30 4c       	mov	r12,4
8000397a:	f0 1f 00 48 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		ecu_can_send_drive_disabled();
8000397e:	f0 1f 00 48 	mcall	80003a9c <fsm_ecu_state_ready_func+0x174>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003982:	30 06       	mov	r6,0
80003984:	ef 46 00 50 	st.w	r7[80],r6
		ecu_data->flag_start_precharge = 0;
80003988:	ef 66 00 4a 	st.b	r7[74],r6

		return STATE_STARTUP;
8000398c:	c7 a8       	rjmp	80003a80 <fsm_ecu_state_ready_func+0x158>
	}
	
	if (ecu_data->launch_control_flag == LAUNCH_CONTROL_INITIATE) {
8000398e:	6f 98       	ld.w	r8,r7[0x64]
80003990:	58 18       	cp.w	r8,1
80003992:	c1 91       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20) && (ecu_data->trq_cmd == 0)) {
80003994:	ef 09 00 10 	ld.sh	r9,r7[16]
80003998:	31 38       	mov	r8,19
8000399a:	f0 09 19 00 	cp.h	r9,r8
8000399e:	e0 89 00 13 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039a2:	ef 09 00 12 	ld.sh	r9,r7[18]
800039a6:	f0 09 19 00 	cp.h	r9,r8
800039aa:	e0 89 00 0d 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039ae:	ef 09 00 16 	ld.sh	r9,r7[22]
800039b2:	30 08       	mov	r8,0
800039b4:	f0 09 19 00 	cp.h	r9,r8
800039b8:	c0 61       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
			asm("nop");
800039ba:	d7 03       	nop
			ecu_can_confirm_activate_launch();
800039bc:	f0 1f 00 39 	mcall	80003aa0 <fsm_ecu_state_ready_func+0x178>
800039c0:	30 46       	mov	r6,4
			return STATE_INIT_LAUNCH;
800039c2:	c5 f8       	rjmp	80003a80 <fsm_ecu_state_ready_func+0x158>
		} 	
	}
	
	uint8_t bspd = check_bspd();
800039c4:	f0 1f 00 38 	mcall	80003aa4 <fsm_ecu_state_ready_func+0x17c>
800039c8:	18 96       	mov	r6,r12
	
	/* First set trq_cmd to 0. Will be updated if the following tests are passed. 
	 * If not, the motor will be disabled and zero torque requested (stored in inverter?). 
	 * When transitioning from plausibility error state to ready state, the zero command
	 * stored in inverter memory will be used (it may also be zero by default) */
 	ecu_data->trq_cmd = 0;
800039ca:	30 08       	mov	r8,0
800039cc:	ef 58 00 16 	st.h	r7[22],r8
	if ( bspd == BSPD_SIGNAL_LOSS_WARNING ) {
800039d0:	34 28       	mov	r8,66
800039d2:	f0 0c 18 00 	cp.b	r12,r8
800039d6:	c1 11       	brne	800039f8 <fsm_ecu_state_ready_func+0xd0>
		gpio_set_pin_low(RFE_PIN);
800039d8:	31 0c       	mov	r12,16
800039da:	f0 1f 00 30 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(FRG_PIN);
800039de:	30 9c       	mov	r12,9
800039e0:	f0 1f 00 2e 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(AIR_PLUS);
800039e4:	30 4c       	mov	r12,4
800039e6:	f0 1f 00 2d 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
		ecu_data->ecu_error |= (1 << ERR_BSPD);
800039ea:	ef 08 00 5a 	ld.sh	r8,r7[90]
800039ee:	a9 a8       	sbr	r8,0x8
800039f0:	ef 58 00 5a 	st.h	r7[90],r8
800039f4:	30 86       	mov	r6,8
800039f6:	c4 18       	rjmp	80003a78 <fsm_ecu_state_ready_func+0x150>
		next_state = STATE_ERROR;
		
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
800039f8:	0e 9c       	mov	r12,r7
800039fa:	f0 1f 00 2c 	mcall	80003aa8 <fsm_ecu_state_ready_func+0x180>
800039fe:	c0 61       	brne	80003a0a <fsm_ecu_state_ready_func+0xe2>
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
80003a00:	30 9c       	mov	r12,9
80003a02:	f0 1f 00 26 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
80003a06:	30 76       	mov	r6,7
80003a08:	c3 88       	rjmp	80003a78 <fsm_ecu_state_ready_func+0x150>
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a0a:	0e 9c       	mov	r12,r7
80003a0c:	f0 1f 00 28 	mcall	80003aac <fsm_ecu_state_ready_func+0x184>
80003a10:	c0 50       	breq	80003a1a <fsm_ecu_state_ready_func+0xf2>
80003a12:	39 98       	mov	r8,-103
80003a14:	f0 06 18 00 	cp.b	r6,r8
80003a18:	c0 91       	brne	80003a2a <fsm_ecu_state_ready_func+0x102>
 		gpio_set_pin_low(FRG_PIN);
80003a1a:	30 9c       	mov	r12,9
80003a1c:	f0 1f 00 1f 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
 		ecu_data->flag_brake_implausible = 1;
80003a20:	30 18       	mov	r8,1
80003a22:	ef 68 00 4b 	st.b	r7[75],r8
80003a26:	30 76       	mov	r6,7
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a28:	c2 88       	rjmp	80003a78 <fsm_ecu_state_ready_func+0x150>
 		gpio_set_pin_low(FRG_PIN);
 		ecu_data->flag_brake_implausible = 1;
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
  	} else {
		kers = calc_kers(ecu_data);
80003a2a:	0e 9c       	mov	r12,r7
80003a2c:	f0 1f 00 21 	mcall	80003ab0 <fsm_ecu_state_ready_func+0x188>
		if (kers < 0) {
80003a30:	30 08       	mov	r8,0
80003a32:	f0 0c 19 00 	cp.h	r12,r8
80003a36:	c0 54       	brge	80003a40 <fsm_ecu_state_ready_func+0x118>
			ecu_data->trq_cmd = kers;
80003a38:	ef 5c 00 16 	st.h	r7[22],r12
80003a3c:	30 36       	mov	r6,3
80003a3e:	c1 d8       	rjmp	80003a78 <fsm_ecu_state_ready_func+0x150>
		} else {
 			map_pedal(ecu_data);
80003a40:	0e 9c       	mov	r12,r7
80003a42:	f0 1f 00 1d 	mcall	80003ab4 <fsm_ecu_state_ready_func+0x18c>
			traction_control(ecu_data);
80003a46:	0e 9c       	mov	r12,r7
80003a48:	f0 1f 00 1c 	mcall	80003ab8 <fsm_ecu_state_ready_func+0x190>
			//ecu_data->slip = (int16_t)(100*calculate_slip(ecu_data));
			// DEBUG
			ecu_can_send_slip_current((int16_t)ecu_data->control_u, ecu_data->traction_control_limit);
80003a4c:	6e 7c       	ld.w	r12,r7[0x1c]
80003a4e:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
80003a52:	ef 0b 00 18 	ld.sh	r11,r7[24]
80003a56:	5c 8c       	casts.h	r12
80003a58:	f0 1f 00 19 	mcall	80003abc <fsm_ecu_state_ready_func+0x194>
			ecu_data->trq_cmd = max(0, min((int16_t)ecu_data->trq_pedal, ecu_data->traction_control_limit));
80003a5c:	6e 88       	ld.w	r8,r7[0x20]
80003a5e:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80003a62:	5c 88       	casts.h	r8
80003a64:	ef 09 00 18 	ld.sh	r9,r7[24]
80003a68:	f0 09 0d 49 	min	r9,r8,r9
80003a6c:	30 08       	mov	r8,0
80003a6e:	f0 09 0c 48 	max	r8,r8,r9
80003a72:	ef 58 00 16 	st.h	r7[22],r8
80003a76:	30 36       	mov	r6,3
 		}
	}
 	
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003a78:	ef 0c 00 16 	ld.sh	r12,r7[22]
80003a7c:	f0 1f 00 11 	mcall	80003ac0 <fsm_ecu_state_ready_func+0x198>
 	
	return next_state;
};
80003a80:	0c 9c       	mov	r12,r6
80003a82:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003a86:	00 00       	add	r0,r0
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	43 90       	lddsp	r0,sp[0xe4]
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	44 50       	lddsp	r0,sp[0x114]
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	44 c4       	lddsp	r4,sp[0x130]
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	45 3c       	lddsp	r12,sp[0x14c]
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	6a 20       	ld.w	r0,r5[0x8]
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	29 60       	sub	r0,-106
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	28 c0       	sub	r0,-116
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	45 7c       	lddsp	r12,sp[0x15c]
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	3e fc       	mov	r12,-17
80003aac:	80 00       	ld.sh	r0,r0[0x0]
80003aae:	3e ac       	mov	r12,-22
80003ab0:	80 00       	ld.sh	r0,r0[0x0]
80003ab2:	3f 2c       	mov	r12,-14
80003ab4:	80 00       	ld.sh	r0,r0[0x0]
80003ab6:	42 f8       	lddsp	r8,sp[0xbc]
80003ab8:	80 00       	ld.sh	r0,r0[0x0]
80003aba:	47 60       	lddsp	r0,sp[0x1d8]
80003abc:	80 00       	ld.sh	r0,r0[0x0]
80003abe:	28 00       	sub	r0,-128
80003ac0:	80 00       	ld.sh	r0,r0[0x0]
80003ac2:	2b 08       	sub	r8,-80

80003ac4 <fsm_ecu_state_enable_drive_func>:
		}
	}
	return next_state;
};
	
fsm_ecu_state_t fsm_ecu_state_enable_drive_func( fsm_ecu_data_t *ecu_data ) {
80003ac4:	eb cd 40 80 	pushm	r7,lr
80003ac8:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ENABLE_DRIVE;
	static uint8_t internal_state = 0;
	get_new_data(ecu_data);
80003aca:	f0 1f 00 4d 	mcall	80003bfc <fsm_ecu_state_enable_drive_func+0x138>
	
	if (ecu_data->inverter_vdc < 50) {
80003ace:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003ad2:	33 18       	mov	r8,49
80003ad4:	f0 09 19 00 	cp.h	r9,r8
80003ad8:	e0 8b 00 10 	brhi	80003af8 <fsm_ecu_state_enable_drive_func+0x34>
		gpio_set_pin_low(FRG_PIN);
80003adc:	30 9c       	mov	r12,9
80003ade:	f0 1f 00 49 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(RFE_PIN);
80003ae2:	31 0c       	mov	r12,16
80003ae4:	f0 1f 00 47 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(AIR_PLUS);
80003ae8:	30 4c       	mov	r12,4
80003aea:	f0 1f 00 46 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x13c>
		ecu_data->flag_start_precharge = 0;
80003aee:	30 08       	mov	r8,0
80003af0:	ef 68 00 4a 	st.b	r7[74],r8
80003af4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if (ecu_data->flag_drive_enable == DRIVE_ENABLE_RTDS_PLAYS) {
80003af8:	6f 48       	ld.w	r8,r7[0x50]
80003afa:	58 38       	cp.w	r8,3
80003afc:	c5 e1       	brne	80003bb8 <fsm_ecu_state_enable_drive_func+0xf4>
		switch (internal_state) {
80003afe:	4c 28       	lddpc	r8,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003b00:	11 88       	ld.ub	r8,r8[0x0]
80003b02:	30 19       	mov	r9,1
80003b04:	f2 08 18 00 	cp.b	r8,r9
80003b08:	c2 90       	breq	80003b5a <fsm_ecu_state_enable_drive_func+0x96>
80003b0a:	c0 63       	brcs	80003b16 <fsm_ecu_state_enable_drive_func+0x52>
80003b0c:	30 29       	mov	r9,2
80003b0e:	f2 08 18 00 	cp.b	r8,r9
80003b12:	c5 31       	brne	80003bb8 <fsm_ecu_state_enable_drive_func+0xf4>
80003b14:	c3 d8       	rjmp	80003b8e <fsm_ecu_state_enable_drive_func+0xca>
			case 0:
			gpio_set_pin_high(RFE_PIN);
80003b16:	31 0c       	mov	r12,16
80003b18:	f0 1f 00 3c 	mcall	80003c08 <fsm_ecu_state_enable_drive_func+0x144>
			ecu_can_inverter_enable_drive();
80003b1c:	f0 1f 00 3c 	mcall	80003c0c <fsm_ecu_state_enable_drive_func+0x148>
			gpio_set_pin_high(FRG_PIN);
80003b20:	30 9c       	mov	r12,9
80003b22:	f0 1f 00 3a 	mcall	80003c08 <fsm_ecu_state_enable_drive_func+0x144>
 * \return bool    \c true  if the pin is in high logical level
 *                 \c false if the pin is not in high logical level
 */
__always_inline static bool gpio_pin_is_high(uint32_t pin)
{
	return (gpio_get_pin_value(pin) != 0);
80003b26:	37 5c       	mov	r12,117
80003b28:	f0 1f 00 3a 	mcall	80003c10 <fsm_ecu_state_enable_drive_func+0x14c>
			if (gpio_pin_is_high(INVERTER_DOUT1)) {
80003b2c:	c1 10       	breq	80003b4e <fsm_ecu_state_enable_drive_func+0x8a>
				attempts = 0;
80003b2e:	30 09       	mov	r9,0
80003b30:	4b 98       	lddpc	r8,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003b32:	b0 09       	st.h	r8[0x0],r9
				internal_state = 1;
80003b34:	30 19       	mov	r9,1
80003b36:	4b 48       	lddpc	r8,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003b38:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003b3a:	f0 1f 00 38 	mcall	80003c18 <fsm_ecu_state_enable_drive_func+0x154>
				ecu_data->inverter_error = 0xDEAD;
80003b3e:	fe 78 de ad 	mov	r8,-8531
80003b42:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003b46:	e0 6c 00 8f 	mov	r12,143
80003b4a:	f0 1f 00 35 	mcall	80003c1c <fsm_ecu_state_enable_drive_func+0x158>
			}
			attempts++;
80003b4e:	4b 28       	lddpc	r8,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003b50:	90 09       	ld.sh	r9,r8[0x0]
80003b52:	2f f9       	sub	r9,-1
80003b54:	b0 09       	st.h	r8[0x0],r9
80003b56:	30 2c       	mov	r12,2
			break;
80003b58:	c3 18       	rjmp	80003bba <fsm_ecu_state_enable_drive_func+0xf6>
			
			case 1:
			if (ecu_data->inverter_error != 0xDEAD) {
80003b5a:	ef 09 00 58 	ld.sh	r9,r7[88]
80003b5e:	fe 78 de ad 	mov	r8,-8531
80003b62:	f0 09 19 00 	cp.h	r9,r8
80003b66:	c0 a0       	breq	80003b7a <fsm_ecu_state_enable_drive_func+0xb6>
				internal_state = 2;
80003b68:	30 29       	mov	r9,2
80003b6a:	4a 78       	lddpc	r8,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003b6c:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003b6e:	30 09       	mov	r9,0
80003b70:	4a 98       	lddpc	r8,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003b72:	b0 09       	st.h	r8[0x0],r9
80003b74:	30 2c       	mov	r12,2
80003b76:	e3 cd 80 80 	ldm	sp++,r7,pc
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003b7a:	e0 6c 00 8f 	mov	r12,143
80003b7e:	f0 1f 00 28 	mcall	80003c1c <fsm_ecu_state_enable_drive_func+0x158>
				attempts++;
80003b82:	4a 58       	lddpc	r8,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003b84:	90 09       	ld.sh	r9,r8[0x0]
80003b86:	2f f9       	sub	r9,-1
80003b88:	b0 09       	st.h	r8[0x0],r9
80003b8a:	30 2c       	mov	r12,2
80003b8c:	c1 78       	rjmp	80003bba <fsm_ecu_state_enable_drive_func+0xf6>
			}
			break;
			
			case 2:
			if (check_inverter_error(ecu_data) == 0) {
80003b8e:	0e 9c       	mov	r12,r7
80003b90:	f0 1f 00 24 	mcall	80003c20 <fsm_ecu_state_enable_drive_func+0x15c>
80003b94:	c0 b1       	brne	80003baa <fsm_ecu_state_enable_drive_func+0xe6>
				internal_state = 0; //Reset for next possible restart
80003b96:	30 09       	mov	r9,0
80003b98:	49 b8       	lddpc	r8,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003b9a:	b0 89       	st.b	r8[0x0],r9
				ecu_can_send_ready_to_drive();
80003b9c:	f0 1f 00 22 	mcall	80003c24 <fsm_ecu_state_enable_drive_func+0x160>
				ecu_data->flag_drive_enable = DRIVE_ENABLED;
80003ba0:	30 28       	mov	r8,2
80003ba2:	ef 48 00 50 	st.w	r7[80],r8
80003ba6:	30 3c       	mov	r12,3
80003ba8:	c0 98       	rjmp	80003bba <fsm_ecu_state_enable_drive_func+0xf6>
				next_state = STATE_READY;
			} else {
				//set error code - return inverters error register?
				ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003baa:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003bae:	a3 b8       	sbr	r8,0x3
80003bb0:	ef 58 00 5a 	st.h	r7[90],r8
80003bb4:	30 8c       	mov	r12,8
80003bb6:	c0 28       	rjmp	80003bba <fsm_ecu_state_enable_drive_func+0xf6>
80003bb8:	30 2c       	mov	r12,2
			
			default:
			break;
		}
	}
	if (attempts == ATTEMPT_LIMIT) {
80003bba:	49 78       	lddpc	r8,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003bbc:	90 09       	ld.sh	r9,r8[0x0]
80003bbe:	36 48       	mov	r8,100
80003bc0:	f0 09 19 00 	cp.h	r9,r8
80003bc4:	c1 a1       	brne	80003bf8 <fsm_ecu_state_enable_drive_func+0x134>
		if (internal_state == 0) {
80003bc6:	49 08       	lddpc	r8,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003bc8:	11 88       	ld.ub	r8,r8[0x0]
80003bca:	58 08       	cp.w	r8,0
80003bcc:	c0 71       	brne	80003bda <fsm_ecu_state_enable_drive_func+0x116>
			ecu_data->ecu_error |= (1 << ERR_FRG);
80003bce:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003bd2:	a7 a8       	sbr	r8,0x6
80003bd4:	ef 58 00 5a 	st.h	r7[90],r8
80003bd8:	c0 a8       	rjmp	80003bec <fsm_ecu_state_enable_drive_func+0x128>
		} else if (internal_state == 1) {
80003bda:	30 19       	mov	r9,1
80003bdc:	f2 08 18 00 	cp.b	r8,r9
80003be0:	c0 61       	brne	80003bec <fsm_ecu_state_enable_drive_func+0x128>
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003be2:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003be6:	a3 a8       	sbr	r8,0x2
80003be8:	ef 58 00 5a 	st.h	r7[90],r8
		}
		attempts = 0; //Reset
80003bec:	30 08       	mov	r8,0
80003bee:	48 a9       	lddpc	r9,80003c14 <fsm_ecu_state_enable_drive_func+0x150>
80003bf0:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0; //Reset
80003bf2:	48 59       	lddpc	r9,80003c04 <fsm_ecu_state_enable_drive_func+0x140>
80003bf4:	b2 88       	st.b	r9[0x0],r8
80003bf6:	30 8c       	mov	r12,8
		next_state = STATE_ERROR;
	}
	
	return next_state;
};
80003bf8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bfc:	80 00       	ld.sh	r0,r0[0x0]
80003bfe:	43 90       	lddsp	r0,sp[0xe4]
80003c00:	80 00       	ld.sh	r0,r0[0x0]
80003c02:	6a 20       	ld.w	r0,r5[0x8]
80003c04:	00 00       	add	r0,r0
80003c06:	cc 0e       	rcall	80003986 <fsm_ecu_state_ready_func+0x5e>
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	6a 0a       	ld.w	r10,r5[0x0]
80003c0c:	80 00       	ld.sh	r0,r0[0x0]
80003c0e:	2b 8c       	sub	r12,-72
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	69 f4       	ld.w	r4,r4[0x7c]
80003c14:	00 00       	add	r0,r0
80003c16:	cc 08       	rjmp	80003d96 <fsm_ecu_state_startup_func+0x7a>
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	45 a4       	lddsp	r4,sp[0x168]
80003c1c:	80 00       	ld.sh	r0,r0[0x0]
80003c1e:	2a d4       	sub	r4,-83
80003c20:	80 00       	ld.sh	r0,r0[0x0]
80003c22:	3f f8       	mov	r8,-1
80003c24:	80 00       	ld.sh	r0,r0[0x0]
80003c26:	29 a0       	sub	r0,-102

80003c28 <fsm_ecu_state_charged_func>:
	return next_state;
}

	

fsm_ecu_state_t fsm_ecu_state_charged_func( fsm_ecu_data_t *ecu_data ) {
80003c28:	eb cd 40 c0 	pushm	r6-r7,lr
80003c2c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_CHARGED;
	uint8_t no_trq_sens = 0;
	uint8_t no_speed_sens = 0;

	get_new_data(ecu_data);
80003c2e:	f0 1f 00 35 	mcall	80003d00 <fsm_ecu_state_charged_func+0xd8>
	no_trq_sens	  = get_trq_sens(ecu_data);
80003c32:	0e 9c       	mov	r12,r7
80003c34:	f0 1f 00 34 	mcall	80003d04 <fsm_ecu_state_charged_func+0xdc>
80003c38:	18 96       	mov	r6,r12
	no_speed_sens = get_speed_sens(ecu_data);
80003c3a:	0e 9c       	mov	r12,r7
80003c3c:	f0 1f 00 33 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe0>
	get_brake_sens(ecu_data);
80003c40:	0e 9c       	mov	r12,r7
80003c42:	f0 1f 00 33 	mcall	80003d0c <fsm_ecu_state_charged_func+0xe4>
	no_speed_sens = 0;
	
	if (ecu_data->inverter_vdc < 50) {
80003c46:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003c4a:	33 18       	mov	r8,49
80003c4c:	f0 09 19 00 	cp.h	r9,r8
80003c50:	e0 8b 00 10 	brhi	80003c70 <fsm_ecu_state_charged_func+0x48>
		gpio_set_pin_low(FRG_PIN);
80003c54:	30 9c       	mov	r12,9
80003c56:	f0 1f 00 2f 	mcall	80003d10 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(RFE_PIN);
80003c5a:	31 0c       	mov	r12,16
80003c5c:	f0 1f 00 2d 	mcall	80003d10 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(AIR_PLUS);
80003c60:	30 4c       	mov	r12,4
80003c62:	f0 1f 00 2c 	mcall	80003d10 <fsm_ecu_state_charged_func+0xe8>
		ecu_data->flag_start_precharge = 0;
80003c66:	30 08       	mov	r8,0
80003c68:	ef 68 00 4a 	st.b	r7[74],r8
80003c6c:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if(ecu_data->flag_drive_enable == DRIVE_ENABLE_REQUEST) {
80003c70:	6f 48       	ld.w	r8,r7[0x50]
80003c72:	58 18       	cp.w	r8,1
80003c74:	c0 30       	breq	80003c7a <fsm_ecu_state_charged_func+0x52>
80003c76:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80003c7a:	30 4c       	mov	r12,4
80003c7c:	f0 1f 00 26 	mcall	80003d14 <fsm_ecu_state_charged_func+0xec>
		if (gpio_pin_is_low(AIR_PLUS)) {
80003c80:	c0 30       	breq	80003c86 <fsm_ecu_state_charged_func+0x5e>
80003c82:	30 1c       	mov	r12,1
80003c84:	c0 78       	rjmp	80003c92 <fsm_ecu_state_charged_func+0x6a>
			ecu_data->ecu_error |= (1 << ERR_AIR_PLUS);
80003c86:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c8a:	a7 b8       	sbr	r8,0x7
80003c8c:	ef 58 00 5a 	st.h	r7[90],r8
80003c90:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (no_trq_sens) {
80003c92:	58 06       	cp.w	r6,0
80003c94:	c0 70       	breq	80003ca2 <fsm_ecu_state_charged_func+0x7a>
			ecu_data->ecu_error |= (1 << ERR_TRQ_SENSORS);
80003c96:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c9a:	a5 a8       	sbr	r8,0x4
80003c9c:	ef 58 00 5a 	st.h	r7[90],r8
80003ca0:	30 8c       	mov	r12,8
		}
		if (no_speed_sens) {
			ecu_data->ecu_error |= (1 << ERR_SPEED_SENSORS);
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_front == 0) {
80003ca2:	ef 09 00 46 	ld.sh	r9,r7[70]
80003ca6:	30 08       	mov	r8,0
80003ca8:	f0 09 19 00 	cp.h	r9,r8
80003cac:	c0 71       	brne	80003cba <fsm_ecu_state_charged_func+0x92>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_FRONT);
80003cae:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003cb2:	a9 b8       	sbr	r8,0x9
80003cb4:	ef 58 00 5a 	st.h	r7[90],r8
80003cb8:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_rear == 0) {
80003cba:	ef 09 00 48 	ld.sh	r9,r7[72]
80003cbe:	30 08       	mov	r8,0
80003cc0:	f0 09 19 00 	cp.h	r9,r8
80003cc4:	c0 91       	brne	80003cd6 <fsm_ecu_state_charged_func+0xae>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_REAR);
80003cc6:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003cca:	ab a8       	sbr	r8,0xa
80003ccc:	ef 58 00 5a 	st.h	r7[90],r8
80003cd0:	30 8c       	mov	r12,8
80003cd2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			next_state = STATE_ERROR;
		}
		if (next_state != STATE_ERROR) {
80003cd6:	58 8c       	cp.w	r12,8
80003cd8:	c1 10       	breq	80003cfa <fsm_ecu_state_charged_func+0xd2>
			if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003cda:	ef 09 00 10 	ld.sh	r9,r7[16]
80003cde:	31 38       	mov	r8,19
80003ce0:	f0 09 19 00 	cp.h	r9,r8
80003ce4:	e0 89 00 0b 	brgt	80003cfa <fsm_ecu_state_charged_func+0xd2>
80003ce8:	ef 09 00 12 	ld.sh	r9,r7[18]
80003cec:	f0 09 19 00 	cp.h	r9,r8
80003cf0:	e0 89 00 05 	brgt	80003cfa <fsm_ecu_state_charged_func+0xd2>
				ecu_can_send_play_rtds();
80003cf4:	f0 1f 00 09 	mcall	80003d18 <fsm_ecu_state_charged_func+0xf0>
80003cf8:	30 2c       	mov	r12,2
				
			}
		}
	}
	return next_state;
};
80003cfa:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003cfe:	00 00       	add	r0,r0
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	43 90       	lddsp	r0,sp[0xe4]
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	44 50       	lddsp	r0,sp[0x114]
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	44 c4       	lddsp	r4,sp[0x130]
80003d0c:	80 00       	ld.sh	r0,r0[0x0]
80003d0e:	45 3c       	lddsp	r12,sp[0x14c]
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	6a 20       	ld.w	r0,r5[0x8]
80003d14:	80 00       	ld.sh	r0,r0[0x0]
80003d16:	69 f4       	ld.w	r4,r4[0x7c]
80003d18:	80 00       	ld.sh	r0,r0[0x0]
80003d1a:	29 e0       	sub	r0,-98

80003d1c <fsm_ecu_state_startup_func>:

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
	return fsm_ecu_state_table[ current_state ]( data );
};

fsm_ecu_state_t fsm_ecu_state_startup_func( fsm_ecu_data_t *ecu_data ) {
80003d1c:	eb cd 40 80 	pushm	r7,lr
80003d20:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_STARTUP;
	static uint8_t internal_state = 0;
	static uint8_t precharge_timer = 0;

	get_new_data(ecu_data);
80003d22:	f0 1f 00 5a 	mcall	80003e88 <fsm_ecu_state_startup_func+0x16c>
// 	traction_control(ecu_data);
// 	ecu_data->slip = (int16_t)(100*calculate_slip(ecu_data));
// 	ecu_can_send_slip_current((int16_t)ecu_data->control_u, ecu_data->traction_control_limit);
	//DEBUG

	if (ecu_data->flag_start_precharge == 1) {
80003d26:	ef 39 00 4a 	ld.ub	r9,r7[74]
80003d2a:	30 18       	mov	r8,1
80003d2c:	f0 09 18 00 	cp.b	r9,r8
80003d30:	c7 51       	brne	80003e1a <fsm_ecu_state_startup_func+0xfe>
		switch (internal_state) {
80003d32:	4d 78       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x170>
80003d34:	11 88       	ld.ub	r8,r8[0x0]
80003d36:	30 19       	mov	r9,1
80003d38:	f2 08 18 00 	cp.b	r8,r9
80003d3c:	c2 20       	breq	80003d80 <fsm_ecu_state_startup_func+0x64>
80003d3e:	c0 a3       	brcs	80003d52 <fsm_ecu_state_startup_func+0x36>
80003d40:	30 29       	mov	r9,2
80003d42:	f2 08 18 00 	cp.b	r8,r9
80003d46:	c3 b0       	breq	80003dbc <fsm_ecu_state_startup_func+0xa0>
80003d48:	30 39       	mov	r9,3
80003d4a:	f2 08 18 00 	cp.b	r8,r9
80003d4e:	c6 61       	brne	80003e1a <fsm_ecu_state_startup_func+0xfe>
80003d50:	c4 f8       	rjmp	80003dee <fsm_ecu_state_startup_func+0xd2>
			case 0:
			if (ecu_data->vdc_battery > 0) {
80003d52:	ef 09 00 3c 	ld.sh	r9,r7[60]
80003d56:	30 08       	mov	r8,0
80003d58:	f0 09 19 00 	cp.h	r9,r8
80003d5c:	c0 c0       	breq	80003d74 <fsm_ecu_state_startup_func+0x58>
				if (ecu_data->inverter_vdc > 0) {
80003d5e:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003d62:	f0 09 19 00 	cp.h	r9,r8
80003d66:	c0 70       	breq	80003d74 <fsm_ecu_state_startup_func+0x58>
					internal_state = 1;
80003d68:	30 19       	mov	r9,1
80003d6a:	4c 98       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x170>
80003d6c:	b0 89       	st.b	r8[0x0],r9
					attempts = 0;	
80003d6e:	30 09       	mov	r9,0
80003d70:	4c 88       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003d72:	b0 09       	st.h	r8[0x0],r9
				}
			}
			attempts++;
80003d74:	4c 78       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003d76:	90 09       	ld.sh	r9,r8[0x0]
80003d78:	2f f9       	sub	r9,-1
80003d7a:	b0 09       	st.h	r8[0x0],r9
80003d7c:	30 0c       	mov	r12,0
			break;
80003d7e:	c4 f8       	rjmp	80003e1c <fsm_ecu_state_startup_func+0x100>
			
			case 1:
			if (precharge_timer < 3*SOFTWARE_TIMER_1_SEC) {
80003d80:	4c 58       	lddpc	r8,80003e94 <fsm_ecu_state_startup_func+0x178>
80003d82:	11 88       	ld.ub	r8,r8[0x0]
80003d84:	39 59       	mov	r9,-107
80003d86:	f2 08 18 00 	cp.b	r8,r9
80003d8a:	e0 8b 00 07 	brhi	80003d98 <fsm_ecu_state_startup_func+0x7c>
				precharge_timer++;
80003d8e:	2f f8       	sub	r8,-1
80003d90:	4c 19       	lddpc	r9,80003e94 <fsm_ecu_state_startup_func+0x178>
80003d92:	b2 88       	st.b	r9[0x0],r8
80003d94:	30 0c       	mov	r12,0
80003d96:	c4 38       	rjmp	80003e1c <fsm_ecu_state_startup_func+0x100>
			} else {
				precharge_timer = 0;
80003d98:	30 09       	mov	r9,0
80003d9a:	4b f8       	lddpc	r8,80003e94 <fsm_ecu_state_startup_func+0x178>
80003d9c:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003d9e:	f0 1f 00 3f 	mcall	80003e98 <fsm_ecu_state_startup_func+0x17c>
				ecu_data->inverter_error = 0xDEAD;
80003da2:	fe 78 de ad 	mov	r8,-8531
80003da6:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003daa:	e0 6c 00 8f 	mov	r12,143
80003dae:	f0 1f 00 3c 	mcall	80003e9c <fsm_ecu_state_startup_func+0x180>
				internal_state = 2;	
80003db2:	30 29       	mov	r9,2
80003db4:	4b 68       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x170>
80003db6:	b0 89       	st.b	r8[0x0],r9
80003db8:	30 0c       	mov	r12,0
80003dba:	c3 18       	rjmp	80003e1c <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 2:
			if (ecu_data->inverter_error != 0xDEAD) {
80003dbc:	ef 09 00 58 	ld.sh	r9,r7[88]
80003dc0:	fe 78 de ad 	mov	r8,-8531
80003dc4:	f0 09 19 00 	cp.h	r9,r8
80003dc8:	c0 90       	breq	80003dda <fsm_ecu_state_startup_func+0xbe>
				internal_state = 3;
80003dca:	30 39       	mov	r9,3
80003dcc:	4b 08       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x170>
80003dce:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003dd0:	30 09       	mov	r9,0
80003dd2:	4b 08       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003dd4:	b0 09       	st.h	r8[0x0],r9
80003dd6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003dda:	e0 6c 00 8f 	mov	r12,143
80003dde:	f0 1f 00 30 	mcall	80003e9c <fsm_ecu_state_startup_func+0x180>
				attempts++;
80003de2:	4a c8       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003de4:	90 09       	ld.sh	r9,r8[0x0]
80003de6:	2f f9       	sub	r9,-1
80003de8:	b0 09       	st.h	r8[0x0],r9
80003dea:	30 0c       	mov	r12,0
80003dec:	c1 88       	rjmp	80003e1c <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 3:
			if(check_inverter_error(ecu_data) == 0) {
80003dee:	0e 9c       	mov	r12,r7
80003df0:	f0 1f 00 2c 	mcall	80003ea0 <fsm_ecu_state_startup_func+0x184>
80003df4:	c0 30       	breq	80003dfa <fsm_ecu_state_startup_func+0xde>
80003df6:	30 0c       	mov	r12,0
80003df8:	c0 c8       	rjmp	80003e10 <fsm_ecu_state_startup_func+0xf4>
				attempts = 0; //Reset
80003dfa:	30 08       	mov	r8,0
80003dfc:	4a 59       	lddpc	r9,80003e90 <fsm_ecu_state_startup_func+0x174>
80003dfe:	b2 08       	st.h	r9[0x0],r8
				internal_state = 0; //Reset
80003e00:	4a 39       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x170>
80003e02:	b2 88       	st.b	r9[0x0],r8
				gpio_set_pin_high(AIR_PLUS);
80003e04:	30 4c       	mov	r12,4
80003e06:	f0 1f 00 28 	mcall	80003ea4 <fsm_ecu_state_startup_func+0x188>
				ecu_can_send_tractive_system_active();
80003e0a:	f0 1f 00 28 	mcall	80003ea8 <fsm_ecu_state_startup_func+0x18c>
80003e0e:	30 1c       	mov	r12,1
				next_state =  STATE_CHARGED;
			}
			attempts++;
80003e10:	4a 08       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003e12:	90 09       	ld.sh	r9,r8[0x0]
80003e14:	2f f9       	sub	r9,-1
80003e16:	b0 09       	st.h	r8[0x0],r9
80003e18:	c0 28       	rjmp	80003e1c <fsm_ecu_state_startup_func+0x100>
80003e1a:	30 0c       	mov	r12,0
			break;
		}
	}
	
	
	if (attempts == ATTEMPT_LIMIT) {
80003e1c:	49 d8       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x174>
80003e1e:	90 09       	ld.sh	r9,r8[0x0]
80003e20:	36 48       	mov	r8,100
80003e22:	f0 09 19 00 	cp.h	r9,r8
80003e26:	c2 e1       	brne	80003e82 <fsm_ecu_state_startup_func+0x166>
		switch (internal_state) {
80003e28:	49 98       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x170>
80003e2a:	11 88       	ld.ub	r8,r8[0x0]
80003e2c:	30 19       	mov	r9,1
80003e2e:	f2 08 18 00 	cp.b	r8,r9
80003e32:	c1 10       	breq	80003e54 <fsm_ecu_state_startup_func+0x138>
80003e34:	c0 a3       	brcs	80003e48 <fsm_ecu_state_startup_func+0x12c>
80003e36:	30 29       	mov	r9,2
80003e38:	f2 08 18 00 	cp.b	r8,r9
80003e3c:	c1 20       	breq	80003e60 <fsm_ecu_state_startup_func+0x144>
80003e3e:	30 39       	mov	r9,3
80003e40:	f2 08 18 00 	cp.b	r8,r9
80003e44:	c1 91       	brne	80003e76 <fsm_ecu_state_startup_func+0x15a>
80003e46:	c1 38       	rjmp	80003e6c <fsm_ecu_state_startup_func+0x150>
			case 0:
			ecu_data->ecu_error |= (1 << ERR_BMS_COM);
80003e48:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e4c:	a1 a8       	sbr	r8,0x0
80003e4e:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e52:	c1 28       	rjmp	80003e76 <fsm_ecu_state_startup_func+0x15a>
			case 1:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_VDC_LOW);
80003e54:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e58:	a1 b8       	sbr	r8,0x1
80003e5a:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e5e:	c0 c8       	rjmp	80003e76 <fsm_ecu_state_startup_func+0x15a>
			case 2:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003e60:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e64:	a3 a8       	sbr	r8,0x2
80003e66:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e6a:	c0 68       	rjmp	80003e76 <fsm_ecu_state_startup_func+0x15a>
			case 3:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003e6c:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e70:	a3 b8       	sbr	r8,0x3
80003e72:	ef 58 00 5a 	st.h	r7[90],r8
			break;
		}
		attempts = 0;
80003e76:	30 08       	mov	r8,0
80003e78:	48 69       	lddpc	r9,80003e90 <fsm_ecu_state_startup_func+0x174>
80003e7a:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0;
80003e7c:	48 49       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x170>
80003e7e:	b2 88       	st.b	r9[0x0],r8
80003e80:	30 8c       	mov	r12,8
		next_state =  STATE_ERROR;
	}
	return next_state;
}
80003e82:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e86:	00 00       	add	r0,r0
80003e88:	80 00       	ld.sh	r0,r0[0x0]
80003e8a:	43 90       	lddsp	r0,sp[0xe4]
80003e8c:	00 00       	add	r0,r0
80003e8e:	cc 0c       	rcall	8000400e <check_inverter_error+0x16>
80003e90:	00 00       	add	r0,r0
80003e92:	cc 08       	rjmp	80004012 <check_inverter_error+0x1a>
80003e94:	00 00       	add	r0,r0
80003e96:	cc 0f       	rcall	80003e16 <fsm_ecu_state_startup_func+0xfa>
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	45 a4       	lddsp	r4,sp[0x168]
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	2a d4       	sub	r4,-83
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	3f f8       	mov	r8,-1
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	6a 0a       	ld.w	r10,r5[0x0]
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	2a 1c       	sub	r12,-95

80003eac <brake_plausibility_check>:
	return true;
}

bool brake_plausibility_check(fsm_ecu_data_t *ecu_data) {
	static uint8_t plausibility_timer = 0;
	int16_t trq_sens = max(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003eac:	f9 08 00 10 	ld.sh	r8,r12[16]
80003eb0:	f9 09 00 12 	ld.sh	r9,r12[18]
80003eb4:	f0 09 0c 49 	max	r9,r8,r9
	
	if ((trq_sens > 250) && (ecu_data->brake_front > BRAKE_TRESHOLD)) {
80003eb8:	e0 68 00 fa 	mov	r8,250
80003ebc:	f0 09 19 00 	cp.h	r9,r8
80003ec0:	e0 8a 00 17 	brle	80003eee <brake_plausibility_check+0x42>
80003ec4:	f9 09 00 46 	ld.sh	r9,r12[70]
80003ec8:	e0 68 13 88 	mov	r8,5000
80003ecc:	f0 09 19 00 	cp.h	r9,r8
80003ed0:	e0 88 00 0f 	brls	80003eee <brake_plausibility_check+0x42>
		plausibility_timer++;
80003ed4:	48 99       	lddpc	r9,80003ef8 <brake_plausibility_check+0x4c>
80003ed6:	13 88       	ld.ub	r8,r9[0x0]
80003ed8:	2f f8       	sub	r8,-1
80003eda:	b2 88       	st.b	r9[0x0],r8
		if (plausibility_timer == BRAKE_PLAUSIBILITY_TIME_LIMIT) {
80003edc:	31 99       	mov	r9,25
80003ede:	f2 08 18 00 	cp.b	r8,r9
80003ee2:	c0 20       	breq	80003ee6 <brake_plausibility_check+0x3a>
80003ee4:	5e ff       	retal	1
			plausibility_timer = 0;
80003ee6:	30 09       	mov	r9,0
80003ee8:	48 48       	lddpc	r8,80003ef8 <brake_plausibility_check+0x4c>
80003eea:	b0 89       	st.b	r8[0x0],r9
80003eec:	5e fd       	retal	0
			return false;
		}
	} else {
		plausibility_timer = 0;
80003eee:	30 09       	mov	r9,0
80003ef0:	48 28       	lddpc	r8,80003ef8 <brake_plausibility_check+0x4c>
80003ef2:	b0 89       	st.b	r8[0x0],r9
80003ef4:	5e ff       	retal	1
80003ef6:	00 00       	add	r0,r0
80003ef8:	00 00       	add	r0,r0
80003efa:	cc 19       	rjmp	8000427c <handle_inverter_data+0x30>

80003efc <torque_plausibility_check>:

}

bool torque_plausibility_check(fsm_ecu_data_t *ecu_data) {
	/* Torque sensors = <0, 1000> */
	if ( ecu_data->trq_sens0_err || ecu_data->trq_sens1_err) {
80003efc:	78 58       	ld.w	r8,r12[0x14]
80003efe:	e0 18 00 00 	andl	r8,0x0
80003f02:	c0 30       	breq	80003f08 <torque_plausibility_check+0xc>
		asm("nop");
80003f04:	d7 03       	nop
80003f06:	5e fd       	retal	0
		return false;
	} else {
		int16_t deviation = max(ecu_data->trq_sens0, ecu_data->trq_sens1) - min(ecu_data->trq_sens0,ecu_data->trq_sens1);
80003f08:	f9 08 00 10 	ld.sh	r8,r12[16]
80003f0c:	f9 09 00 12 	ld.sh	r9,r12[18]
80003f10:	f0 09 0c 4a 	max	r10,r8,r9
80003f14:	f0 09 0d 48 	min	r8,r8,r9
		if (deviation > 100) {
80003f18:	f4 08 01 08 	sub	r8,r10,r8
80003f1c:	36 4a       	mov	r10,100
80003f1e:	f4 08 19 00 	cp.h	r8,r10
80003f22:	e0 89 00 03 	brgt	80003f28 <torque_plausibility_check+0x2c>
80003f26:	5e ff       	retal	1
			asm("nop");
80003f28:	d7 03       	nop
80003f2a:	5e fd       	retal	0

80003f2c <calc_kers>:
	uint16_t trq = (uint16_t)ecu_data->trq_cmd*180/MAX_TORQUE;//180Nm
	uint32_t power = trq*rpm*628/(100*60*1000); //In kW
	return (uint16_t)power; //Such number
}

int16_t calc_kers(fsm_ecu_data_t *ecu_data) {
80003f2c:	eb cd 40 80 	pushm	r7,lr
80003f30:	18 97       	mov	r7,r12
	float speed = ecu_data->WRR_sens & 0xFF;
	speed = speed*2.574;
80003f32:	f9 3c 00 63 	ld.ub	r12,r12[99]
80003f36:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80003f3a:	f0 1f 00 2c 	mcall	80003fe8 <calc_kers+0xbc>
80003f3e:	e0 68 3b 64 	mov	r8,15204
80003f42:	ea 18 4f df 	orh	r8,0x4fdf
80003f46:	e0 69 97 8d 	mov	r9,38797
80003f4a:	ea 19 40 04 	orh	r9,0x4004
80003f4e:	f0 1f 00 28 	mcall	80003fec <calc_kers+0xc0>
80003f52:	f0 1f 00 28 	mcall	80003ff0 <calc_kers+0xc4>
	static bool allow_kers = false;
	
	if (speed > 10) {
80003f56:	fc 18 41 20 	movh	r8,0x4120
80003f5a:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003f5e:	e0 8c 00 08 	brvs	80003f6e <calc_kers+0x42>
80003f62:	e0 8a 00 06 	brle	80003f6e <calc_kers+0x42>
		allow_kers = true;
80003f66:	30 19       	mov	r9,1
80003f68:	4a 38       	lddpc	r8,80003ff4 <calc_kers+0xc8>
80003f6a:	b0 89       	st.b	r8[0x0],r9
80003f6c:	c0 78       	rjmp	80003f7a <calc_kers+0x4e>
	}
	
	if (allow_kers) {
80003f6e:	4a 28       	lddpc	r8,80003ff4 <calc_kers+0xc8>
80003f70:	11 89       	ld.ub	r9,r8[0x0]
80003f72:	30 08       	mov	r8,0
80003f74:	f0 09 18 00 	cp.b	r9,r8
80003f78:	c3 60       	breq	80003fe4 <calc_kers+0xb8>
		if ((ecu_data->trq_sens0 < 100) && (ecu_data->trq_sens1 < 100)) {
80003f7a:	ef 09 00 10 	ld.sh	r9,r7[16]
80003f7e:	36 38       	mov	r8,99
80003f80:	f0 09 19 00 	cp.h	r9,r8
80003f84:	e0 89 00 30 	brgt	80003fe4 <calc_kers+0xb8>
80003f88:	ef 09 00 12 	ld.sh	r9,r7[18]
80003f8c:	f0 09 19 00 	cp.h	r9,r8
80003f90:	e0 89 00 2a 	brgt	80003fe4 <calc_kers+0xb8>
			if (speed > 5.5) { //km/h
80003f94:	fc 18 40 b0 	movh	r8,0x40b0
80003f98:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003f9c:	e0 8c 00 1f 	brvs	80003fda <calc_kers+0xae>
80003fa0:	e0 8a 00 1d 	brle	80003fda <calc_kers+0xae>
				if ((ecu_data->max_cell_temp > 0) && (ecu_data->max_cell_temp < 44)) {
80003fa4:	ef 39 00 4c 	ld.ub	r9,r7[76]
80003fa8:	20 19       	sub	r9,1
80003faa:	32 a8       	mov	r8,42
80003fac:	f0 09 18 00 	cp.b	r9,r8
80003fb0:	e0 8b 00 1a 	brhi	80003fe4 <calc_kers+0xb8>
					return (MAX_KERS*ecu_data->kers_factor)/100; //TODO Return a value from ecu_data that is received from dash
80003fb4:	ef 09 00 8c 	ld.sh	r9,r7[140]
80003fb8:	fe 78 f3 33 	mov	r8,-3277
80003fbc:	f2 08 07 88 	mulhh.w	r8,r9:b,r8:b
80003fc0:	e0 6b 85 1f 	mov	r11,34079
80003fc4:	ea 1b 51 eb 	orh	r11,0x51eb
80003fc8:	f0 0b 04 4a 	muls.d	r10,r8,r11
80003fcc:	f6 0c 14 05 	asr	r12,r11,0x5
80003fd0:	bf 58       	asr	r8,0x1f
80003fd2:	10 1c       	sub	r12,r8
80003fd4:	5c 8c       	casts.h	r12
80003fd6:	e3 cd 80 80 	ldm	sp++,r7,pc
				}
			} else {
				allow_kers = false;
80003fda:	30 09       	mov	r9,0
80003fdc:	48 68       	lddpc	r8,80003ff4 <calc_kers+0xc8>
80003fde:	b0 89       	st.b	r8[0x0],r9
80003fe0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003fe4:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	79 14       	ld.w	r4,r12[0x44]
80003fec:	80 00       	ld.sh	r0,r0[0x0]
80003fee:	6e c8       	ld.w	r8,r7[0x30]
80003ff0:	80 00       	ld.sh	r0,r0[0x0]
80003ff2:	79 74       	ld.w	r4,r12[0x5c]
80003ff4:	00 00       	add	r0,r0
80003ff6:	cc 18       	rjmp	80004178 <handle_dash_data+0xb4>

80003ff8 <check_inverter_error>:
	return temp;
}

uint8_t check_inverter_error(fsm_ecu_data_t *ecu_data) {
	uint16_t temp = ecu_data->inverter_error;
	return (uint8_t)(temp & 1 << PWR_FAULT) | (temp & 1 << RFE_FAULT) | (temp & 1 << RESOLVER_FAULT);
80003ff8:	f9 39 00 59 	ld.ub	r9,r12[89]
80003ffc:	12 98       	mov	r8,r9
80003ffe:	10 9c       	mov	r12,r8
80004000:	e2 1c 00 04 	andl	r12,0x4,COH
80004004:	e2 19 00 02 	andl	r9,0x2,COH
80004008:	12 4c       	or	r12,r9
8000400a:	e2 18 00 08 	andl	r8,0x8,COH
8000400e:	10 4c       	or	r12,r8
}
80004010:	e2 1c 00 0e 	andl	r12,0xe,COH
80004014:	5e fc       	retal	r12

80004016 <convert_to_big_endian>:
	return (uint16_t)(float)((num_be + 827) / 33.2);
}

uint16_t convert_to_big_endian(uint32_t data) {
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
80004016:	f9 dc c1 10 	bfextu	r12,r12,0x8,0x10
8000401a:	f8 08 16 08 	lsr	r8,r12,0x8
8000401e:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}
80004022:	5c 8c       	casts.h	r12
80004024:	5e fc       	retal	r12
80004026:	d7 03       	nop

80004028 <convert_num_to_vdc>:
		status++;
	}
	return status;
}

uint16_t convert_num_to_vdc(uint32_t num) {
80004028:	d4 01       	pushm	lr
	/* num = 33.2*vdc - 827 */
	uint32_t num_be = convert_to_big_endian(num);
8000402a:	f0 1f 00 0c 	mcall	80004058 <convert_num_to_vdc+0x30>
8000402e:	5c 7c       	castu.h	r12
80004030:	f8 cc fc c5 	sub	r12,r12,-827
80004034:	f0 1f 00 0a 	mcall	8000405c <convert_num_to_vdc+0x34>
80004038:	e0 68 99 9a 	mov	r8,39322
8000403c:	ea 18 99 99 	orh	r8,0x9999
80004040:	e0 69 99 99 	mov	r9,39321
80004044:	ea 19 40 40 	orh	r9,0x4040
80004048:	f0 1f 00 06 	mcall	80004060 <convert_num_to_vdc+0x38>
8000404c:	f0 1f 00 06 	mcall	80004064 <convert_num_to_vdc+0x3c>
80004050:	e5 a9 0c 0c 	cop	cp0,cr12,cr0,cr12,0x52
	return (uint16_t)(float)((num_be + 827) / 33.2);
}
80004054:	5c 8c       	casts.h	r12
80004056:	d8 02       	popm	pc
80004058:	80 00       	ld.sh	r0,r0[0x0]
8000405a:	40 16       	lddsp	r6,sp[0x4]
8000405c:	80 00       	ld.sh	r0,r0[0x0]
8000405e:	73 4c       	ld.w	r12,r9[0x50]
80004060:	80 00       	ld.sh	r0,r0[0x0]
80004062:	74 9c       	ld.w	r12,r10[0x24]
80004064:	80 00       	ld.sh	r0,r0[0x0]
80004066:	79 74       	ld.w	r4,r12[0x5c]

80004068 <handle_bms_data>:
	}
}

void handle_bms_data(fsm_ecu_data_t *ecu_data) {
	/* Max period 300 ms, contactor req, battery current input msg */
	switch (ecu_data->bms_msg.id) {
80004068:	78 e8       	ld.w	r8,r12[0x38]
8000406a:	e0 48 04 2a 	cp.w	r8,1066
8000406e:	c1 b0       	breq	800040a4 <handle_bms_data+0x3c>
80004070:	e0 8b 00 06 	brhi	8000407c <handle_bms_data+0x14>
80004074:	e0 48 04 29 	cp.w	r8,1065
80004078:	5e 1c       	retne	r12
8000407a:	c0 88       	rjmp	8000408a <handle_bms_data+0x22>
8000407c:	e0 48 04 2b 	cp.w	r8,1067
80004080:	c1 c0       	breq	800040b8 <handle_bms_data+0x50>
80004082:	e0 48 04 2e 	cp.w	r8,1070
80004086:	5e 1c       	retne	r12
80004088:	c1 38       	rjmp	800040ae <handle_bms_data+0x46>
		case (BMS_PRECHARGE_ID):
		if ((ecu_data->bms_msg.data.u8[3] & (1 << BMS_PRECHARGE_BIT)) != 0) {
8000408a:	f9 38 00 33 	ld.ub	r8,r12[51]
8000408e:	e2 18 00 08 	andl	r8,0x8,COH
			/* There is a hardwire contactor request */
			ecu_data->flag_start_precharge = 1;
80004092:	f9 b8 01 01 	movne	r8,1
80004096:	f9 f8 1e 4a 	st.bne	r12[0x4a],r8
		} else {
			ecu_data->flag_start_precharge = 0;
8000409a:	f9 b8 00 00 	moveq	r8,0
8000409e:	f9 f8 0e 4a 	st.beq	r12[0x4a],r8
800040a2:	5e fc       	retal	r12
		}
		break;
		case (BMS_BATT_VOLT_ID):
		ecu_data->vdc_battery = ecu_data->bms_msg.data.u16[0];
800040a4:	f9 08 00 30 	ld.sh	r8,r12[48]
800040a8:	f9 58 00 3c 	st.h	r12[60],r8
		break;
800040ac:	5e fc       	retal	r12
		case (BMS_BATT_TEMP_ID):
		ecu_data->max_cell_temp = ecu_data->bms_msg.data.s8[4];
800040ae:	f9 38 00 34 	ld.ub	r8,r12[52]
800040b2:	f9 68 00 4c 	st.b	r12[76],r8
		break;
800040b6:	5e fc       	retal	r12
		
		case (0x42B):
		ecu_data->bms_current = ecu_data->bms_msg.data.s16[0];
800040b8:	f9 08 00 30 	ld.sh	r8,r12[48]
800040bc:	f9 58 00 8e 	st.h	r12[142],r8
800040c0:	5e fc       	retal	r12
800040c2:	d7 03       	nop

800040c4 <handle_dash_data>:
		default:
		break;
	}
}

void handle_dash_data(fsm_ecu_data_t *ecu_data) {
800040c4:	eb cd 40 80 	pushm	r7,lr
800040c8:	18 97       	mov	r7,r12
	uint8_t rtds_plays;
	uint8_t start;
	uint8_t lc_filter_time;
	uint8_t state_of_lc = 0;
	uint16_t slip_index = 0;
	switch (ecu_data->dash_msg.id) {
800040ca:	f9 08 00 2c 	ld.sh	r8,r12[44]
800040ce:	e0 69 02 63 	mov	r9,611
800040d2:	f2 08 19 00 	cp.h	r8,r9
800040d6:	e0 80 00 8e 	breq	800041f2 <handle_dash_data+0x12e>
800040da:	e0 8b 00 10 	brhi	800040fa <handle_dash_data+0x36>
800040de:	e0 69 02 61 	mov	r9,609
800040e2:	f2 08 19 00 	cp.h	r8,r9
800040e6:	c2 40       	breq	8000412e <handle_dash_data+0x6a>
800040e8:	e0 8b 00 45 	brhi	80004172 <handle_dash_data+0xae>
800040ec:	e0 69 02 60 	mov	r9,608
800040f0:	f2 08 19 00 	cp.h	r8,r9
800040f4:	e0 81 00 9f 	brne	80004232 <handle_dash_data+0x16e>
800040f8:	c0 f8       	rjmp	80004116 <handle_dash_data+0x52>
800040fa:	e0 69 02 65 	mov	r9,613
800040fe:	f2 08 19 00 	cp.h	r8,r9
80004102:	e0 80 00 94 	breq	8000422a <handle_dash_data+0x166>
80004106:	c7 c3       	brcs	800041fe <handle_dash_data+0x13a>
80004108:	e0 69 06 63 	mov	r9,1635
8000410c:	f2 08 19 00 	cp.h	r8,r9
80004110:	e0 81 00 91 	brne	80004232 <handle_dash_data+0x16e>
80004114:	c6 28       	rjmp	800041d8 <handle_dash_data+0x114>
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID0_ID):
		rtds_plays = ecu_data->dash_msg.data.u8[0];
80004116:	f9 39 00 24 	ld.ub	r9,r12[36]
8000411a:	30 18       	mov	r8,1
8000411c:	f0 09 18 00 	cp.b	r9,r8
80004120:	e0 81 00 89 	brne	80004232 <handle_dash_data+0x16e>
		if (rtds_plays == 1) {
			ecu_data->flag_drive_enable = DRIVE_ENABLE_RTDS_PLAYS;
80004124:	30 38       	mov	r8,3
80004126:	f9 48 00 50 	st.w	r12[80],r8
8000412a:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		break;
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID1_ID):
		start = ecu_data->dash_msg.data.u8[0];
8000412e:	f9 38 00 24 	ld.ub	r8,r12[36]
		//uint8_t tractive = ecu_data->dash_msg.data.u8[1];
		ecu_data->kers_factor = ecu_data->dash_msg.data.s16[1];
80004132:	f9 09 00 26 	ld.sh	r9,r12[38]
80004136:	f9 59 00 8c 	st.h	r12[140],r9
		slip_index = ecu_data->dash_msg.data.u16[2];
		slip_index = min(slip_index, 5);
8000413a:	f9 19 00 28 	ld.uh	r9,r12[40]
8000413e:	30 5a       	mov	r10,5
80004140:	f2 0a 0d 4a 	min	r10,r9,r10
		ecu_data->slip_target = slip_target[slip_index-1];
80004144:	5c 7a       	castu.h	r10
80004146:	20 1a       	sub	r10,1
80004148:	4b c9       	lddpc	r9,80004238 <handle_dash_data+0x174>
8000414a:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
8000414e:	f9 4a 00 78 	st.w	r12[120],r10

		if (start == 0) {
80004152:	58 08       	cp.w	r8,0
80004154:	c0 51       	brne	8000415e <handle_dash_data+0x9a>
			ecu_data->flag_drive_enable = DRIVE_DISABLE_REQUEST;
80004156:	30 48       	mov	r8,4
80004158:	f9 48 00 50 	st.w	r12[80],r8
8000415c:	c0 88       	rjmp	8000416c <handle_dash_data+0xa8>
		} else if (start == 1) {
8000415e:	30 19       	mov	r9,1
			ecu_data->flag_drive_enable = DRIVE_ENABLE_REQUEST;
80004160:	f2 08 18 00 	cp.b	r8,r9
80004164:	f9 b8 00 01 	moveq	r8,1
80004168:	ef f8 0a 14 	st.weq	r7[0x50],r8
		}
		asm("nop");
8000416c:	d7 03       	nop
		break;
8000416e:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID2_ID):
		//PID gains
		ecu_data->Kp = ecu_data->dash_msg.data.u16[0]/10.0;
80004172:	f9 1c 00 24 	ld.uh	r12,r12[36]
80004176:	f0 1f 00 32 	mcall	8000423c <handle_dash_data+0x178>
8000417a:	30 08       	mov	r8,0
8000417c:	fc 19 40 24 	movh	r9,0x4024
80004180:	f0 1f 00 30 	mcall	80004240 <handle_dash_data+0x17c>
80004184:	f0 1f 00 30 	mcall	80004244 <handle_dash_data+0x180>
80004188:	ef 4c 00 6c 	st.w	r7[108],r12
		ecu_data->Ki = ecu_data->dash_msg.data.u16[1]/10.0;
8000418c:	ef 1c 00 26 	ld.uh	r12,r7[38]
80004190:	f0 1f 00 2b 	mcall	8000423c <handle_dash_data+0x178>
80004194:	30 08       	mov	r8,0
80004196:	fc 19 40 24 	movh	r9,0x4024
8000419a:	f0 1f 00 2a 	mcall	80004240 <handle_dash_data+0x17c>
8000419e:	f0 1f 00 2a 	mcall	80004244 <handle_dash_data+0x180>
800041a2:	ef 4c 00 70 	st.w	r7[112],r12
		ecu_data->Kd = ecu_data->dash_msg.data.u16[2]/10.0;
800041a6:	ef 1c 00 28 	ld.uh	r12,r7[40]
800041aa:	f0 1f 00 25 	mcall	8000423c <handle_dash_data+0x178>
800041ae:	30 08       	mov	r8,0
800041b0:	fc 19 40 24 	movh	r9,0x4024
800041b4:	f0 1f 00 23 	mcall	80004240 <handle_dash_data+0x17c>
800041b8:	f0 1f 00 23 	mcall	80004244 <handle_dash_data+0x180>
800041bc:	ef 4c 00 74 	st.w	r7[116],r12
		ecu_data->d_filter_gain = (N_filter*Ts/(ecu_data->Kd+N_filter*Ts));
800041c0:	fc 18 40 00 	movh	r8,0x4000
800041c4:	e5 a0 0b c8 	cop	cp0,cr11,cr12,cr8,0x40
800041c8:	10 9c       	mov	r12,r8
800041ca:	f0 1f 00 20 	mcall	80004248 <handle_dash_data+0x184>
800041ce:	ef 4c 00 7c 	st.w	r7[124],r12
		asm("nop");
800041d2:	d7 03       	nop
		break;
800041d4:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		//Only permit if ECU in error
		if (ecu_data->state == STATE_ERROR) {
800041d8:	78 08       	ld.w	r8,r12[0x0]
800041da:	58 88       	cp.w	r8,8
800041dc:	c0 81       	brne	800041ec <handle_dash_data+0x128>
			if (ecu_data->dash_msg.data.u8[1]==1) {// Message also contains the current driver
800041de:	f9 39 00 25 	ld.ub	r9,r12[37]
800041e2:	30 18       	mov	r8,1
				ecu_data->reboot = 1;
800041e4:	f0 09 18 00 	cp.b	r9,r8
800041e8:	f9 f8 0e 68 	st.beq	r12[0x68],r8
			}
		}
		asm("nop");
800041ec:	d7 03       	nop
		break;
800041ee:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		ecu_data->config_max_trq = ecu_data->dash_msg.data.u8[1];
800041f2:	f9 38 00 25 	ld.ub	r8,r12[37]
800041f6:	f9 68 00 69 	st.b	r12[105],r8
		break;
800041fa:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID4_ID):
		ecu_data->lc_trq_init = ecu_data->dash_msg.data.u8[0];
800041fe:	f9 38 00 24 	ld.ub	r8,r12[36]
80004202:	e5 a4 08 08 	cop	cp0,cr8,cr0,cr8,0x48
80004206:	f9 48 00 88 	st.w	r12[136],r8
		lc_filter_time = ecu_data->dash_msg.data.u8[1];
		ecu_data->lc_filter_gain = Ts/(Ts + lc_filter_time);
8000420a:	f9 3b 00 25 	ld.ub	r11,r12[37]
8000420e:	e5 a6 0b 0b 	cop	cp0,cr11,cr0,cr11,0x4c
80004212:	e0 6c d7 0a 	mov	r12,55050
80004216:	ea 1c 3c a3 	orh	r12,0x3ca3
8000421a:	e5 a0 0b bc 	cop	cp0,cr11,cr11,cr12,0x40
8000421e:	f0 1f 00 0b 	mcall	80004248 <handle_dash_data+0x184>
80004222:	ef 4c 00 84 	st.w	r7[132],r12
		break;
80004226:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID5_ID):
		state_of_lc = ecu_data->dash_msg.data.u8[0];
		ecu_data->launch_control_flag = (launch_control_t)state_of_lc;
8000422a:	f9 38 00 24 	ld.ub	r8,r12[36]
8000422e:	f9 48 00 64 	st.w	r12[100],r8
80004232:	e3 cd 80 80 	ldm	sp++,r7,pc
80004236:	00 00       	add	r0,r0
80004238:	00 00       	add	r0,r0
8000423a:	01 c4       	ld.ub	r4,r0[0x4]
8000423c:	80 00       	ld.sh	r0,r0[0x0]
8000423e:	73 54       	ld.w	r4,r9[0x54]
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	74 9c       	ld.w	r12,r10[0x24]
80004244:	80 00       	ld.sh	r0,r0[0x0]
80004246:	79 74       	ld.w	r4,r12[0x5c]
80004248:	80 00       	ld.sh	r0,r0[0x0]
8000424a:	77 b4       	ld.w	r4,r11[0x6c]

8000424c <handle_inverter_data>:
		default:
		break;
	}
}

void handle_inverter_data(fsm_ecu_data_t *ecu_data) {
8000424c:	eb cd 40 80 	pushm	r7,lr
80004250:	18 97       	mov	r7,r12
	 * consist of 4 bytes etc. Refer to manual for the individual
	 * bits in state and error reg.
	 * Temp e.g.: 49d62a00 
	 */
	uint16_t temp;
	switch (ecu_data->inverter_can_msg.data.u8[0]) {
80004252:	19 c8       	ld.ub	r8,r12[0x4]
80004254:	34 a9       	mov	r9,74
80004256:	f2 08 18 00 	cp.b	r8,r9
8000425a:	c1 c0       	breq	80004292 <handle_inverter_data+0x46>
8000425c:	e0 8b 00 0b 	brhi	80004272 <handle_inverter_data+0x26>
80004260:	33 09       	mov	r9,48
80004262:	f2 08 18 00 	cp.b	r8,r9
80004266:	c2 b0       	breq	800042bc <handle_inverter_data+0x70>
80004268:	34 99       	mov	r9,73
8000426a:	f2 08 18 00 	cp.b	r8,r9
8000426e:	c3 f1       	brne	800042ec <handle_inverter_data+0xa0>
80004270:	c0 a8       	rjmp	80004284 <handle_inverter_data+0x38>
80004272:	38 f9       	mov	r9,-113
80004274:	f2 08 18 00 	cp.b	r8,r9
80004278:	c3 50       	breq	800042e2 <handle_inverter_data+0x96>
8000427a:	3e b9       	mov	r9,-21
8000427c:	f2 08 18 00 	cp.b	r8,r9
80004280:	c3 61       	brne	800042ec <handle_inverter_data+0xa0>
80004282:	c0 f8       	rjmp	800042a0 <handle_inverter_data+0x54>
		case BTB_REG:
			break;
		case FRG_REG:
			break;
		case MOTOR_TEMP_REG:
			ecu_data->motor_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
80004284:	78 1c       	ld.w	r12,r12[0x4]
80004286:	f0 1f 00 1b 	mcall	800042f0 <handle_inverter_data+0xa4>
8000428a:	ef 5c 00 42 	st.h	r7[66],r12
			break;
8000428e:	e3 cd 80 80 	ldm	sp++,r7,pc
		case IGBT_TEMP_REG:
			ecu_data->inverter_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
80004292:	78 1c       	ld.w	r12,r12[0x4]
80004294:	f0 1f 00 17 	mcall	800042f0 <handle_inverter_data+0xa4>
80004298:	ef 5c 00 44 	st.h	r7[68],r12
			break;
8000429c:	e3 cd 80 80 	ldm	sp++,r7,pc
		case CURRENT_REG:
			break;
		case VDC_REG:
			/* 16 bit value */
			temp = convert_num_to_vdc(ecu_data->inverter_can_msg.data.u32[0]);
800042a0:	78 1c       	ld.w	r12,r12[0x4]
800042a2:	f0 1f 00 15 	mcall	800042f4 <handle_inverter_data+0xa8>
			if (temp < 30) {
800042a6:	31 d8       	mov	r8,29
				ecu_data->inverter_vdc = 0;	
800042a8:	f0 0c 19 00 	cp.h	r12,r8
800042ac:	f9 b8 08 00 	movls	r8,0
800042b0:	ef f8 8c 1f 	st.hls	r7[0x3e],r8
			} else {
				ecu_data->inverter_vdc = temp;
800042b4:	ef fc bc 1f 	st.hhi	r7[0x3e],r12
800042b8:	e3 cd 80 80 	ldm	sp++,r7,pc
			}	 
			break;
		case RPM_REG:
			ecu_data->rpm = (MAX_RPM * convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0])) / 32767;
800042bc:	78 1c       	ld.w	r12,r12[0x4]
800042be:	f0 1f 00 0d 	mcall	800042f0 <handle_inverter_data+0xa4>
800042c2:	5c 7c       	castu.h	r12
800042c4:	e0 68 13 88 	mov	r8,5000
800042c8:	f8 08 02 48 	mul	r8,r12,r8
800042cc:	30 3b       	mov	r11,3
800042ce:	ea 1b 80 01 	orh	r11,0x8001
800042d2:	f0 0b 04 4a 	muls.d	r10,r8,r11
800042d6:	16 08       	add	r8,r11
800042d8:	af 48       	asr	r8,0xe
800042da:	ef 58 00 40 	st.h	r7[64],r8
			break;
800042de:	e3 cd 80 80 	ldm	sp++,r7,pc
		case ERROR_REG:
			ecu_data->inverter_error = (ecu_data->inverter_can_msg.data.u32[0] & 0x00FFFF00) >> 8;
800042e2:	78 18       	ld.w	r8,r12[0x4]
800042e4:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
800042e8:	f9 58 00 58 	st.h	r12[88],r8
800042ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800042f0:	80 00       	ld.sh	r0,r0[0x0]
800042f2:	40 16       	lddsp	r6,sp[0x4]
800042f4:	80 00       	ld.sh	r0,r0[0x0]
800042f6:	40 28       	lddsp	r8,sp[0x8]

800042f8 <map_pedal>:
		default:
			break;
	}
}

void map_pedal(fsm_ecu_data_t *ecu_data) {
800042f8:	eb cd 40 c0 	pushm	r6-r7,lr
800042fc:	18 97       	mov	r7,r12
	// Torque sensors = <0,1000>
	static float pedal_filter = 0.0F;
	float config_max_trq = (float)ecu_data->config_max_trq / 100.0;
800042fe:	f9 3c 00 69 	ld.ub	r12,r12[105]
	
	int16_t trq_sens = (int16_t)min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80004302:	ef 08 00 10 	ld.sh	r8,r7[16]
80004306:	ef 09 00 12 	ld.sh	r9,r7[18]
8000430a:	f0 09 0d 48 	min	r8,r8,r9
8000430e:	5c 88       	casts.h	r8
	if (trq_sens > 150) { 
80004310:	e0 69 00 96 	mov	r9,150
80004314:	f2 08 19 00 	cp.h	r8,r9
80004318:	e0 8a 00 34 	brle	80004380 <map_pedal+0x88>
		// Handle values below 0
		trq_sens = max(0, trq_sens);
8000431c:	30 09       	mov	r9,0
8000431e:	f2 08 0c 48 	max	r8,r9,r8
		// Handle values above 1000
		trq_sens = min(trq_sens, 1000);
80004322:	5c 88       	casts.h	r8
80004324:	e0 66 03 e8 	mov	r6,1000
80004328:	f0 06 0d 48 	min	r8,r8,r6
		
		float pedal = (float)MAX_TORQUE*(float)trq_sens*(float)trq_sens*config_max_trq/1000000.0;
8000432c:	5c 88       	casts.h	r8
8000432e:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80004332:	e0 66 f0 00 	mov	r6,61440
80004336:	ea 16 46 ff 	orh	r6,0x46ff
8000433a:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
8000433e:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
80004342:	fc 1b 42 c8 	movh	r11,0x42c8
80004346:	e5 a4 0c 0c 	cop	cp0,cr12,cr0,cr12,0x48
8000434a:	f0 1f 00 10 	mcall	80004388 <map_pedal+0x90>
8000434e:	e0 6b 24 00 	mov	r11,9216
80004352:	ea 1b 49 74 	orh	r11,0x4974
80004356:	e5 a2 0c 6c 	cop	cp0,cr12,cr6,cr12,0x44
8000435a:	f0 1f 00 0c 	mcall	80004388 <map_pedal+0x90>
		//float pedal = (float)MAX_TORQUE*(float)trq_sens*config_max_trq/1000.0; //Linear curve
		pedal_filter = (1-PEDAL_FILTER_GAIN)*pedal_filter + PEDAL_FILTER_GAIN*pedal;
8000435e:	48 c9       	lddpc	r9,8000438c <map_pedal+0x94>
80004360:	72 0a       	ld.w	r10,r9[0x0]
80004362:	30 08       	mov	r8,0
80004364:	e1 ac 08 a8 	cop	cp0,cr8,cr10,cr8,0x18
80004368:	93 08       	st.w	r9[0x0],r8
		
		ecu_data->trq_pedal = min(pedal_filter, pedal); //Selects filter when input increases, pedal when decreases
8000436a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000436e:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
80004372:	f0 0c 0d 48 	min	r8,r8,r12
80004376:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
8000437a:	8f 88       	st.w	r7[0x20],r8
8000437c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	} else {
		ecu_data->trq_pedal = 0;
80004380:	30 08       	mov	r8,0
80004382:	8f 88       	st.w	r7[0x20],r8
80004384:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004388:	80 00       	ld.sh	r0,r0[0x0]
8000438a:	77 b4       	ld.w	r4,r11[0x6c]
8000438c:	00 00       	add	r0,r0
8000438e:	cc 14       	brge	80004310 <map_pedal+0x18>

80004390 <get_new_data>:
	gpio_set_pin_high(INVERTER_DIN1);
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
80004390:	eb cd 40 fe 	pushm	r1-r7,lr
80004394:	18 96       	mov	r6,r12
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
80004396:	f8 c3 ff fc 	sub	r3,r12,-4
8000439a:	30 07       	mov	r7,0
8000439c:	4a 62       	lddpc	r2,80004434 <get_new_data+0xa4>
8000439e:	0e 91       	mov	r1,r7
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
800043a0:	30 05       	mov	r5,0
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043a2:	30 54       	mov	r4,5
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043a4:	02 99       	mov	r9,r1
800043a6:	02 9a       	mov	r10,r1
800043a8:	06 9b       	mov	r11,r3
800043aa:	64 0c       	ld.w	r12,r2[0x0]
800043ac:	f0 1f 00 23 	mcall	80004438 <get_new_data+0xa8>
800043b0:	58 1c       	cp.w	r12,1
800043b2:	c0 c1       	brne	800043ca <get_new_data+0x3a>
			handle_inverter_data(ecu_data);
800043b4:	0c 9c       	mov	r12,r6
800043b6:	f0 1f 00 22 	mcall	8000443c <get_new_data+0xac>
			ecu_data->inverter_timeout = 0;
800043ba:	ed 65 00 80 	st.b	r6[128],r5
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043be:	2f f7       	sub	r7,-1
800043c0:	5c 57       	castu.b	r7
800043c2:	e8 07 18 00 	cp.b	r7,r4
800043c6:	ce f1       	brne	800043a4 <get_new_data+0x14>
800043c8:	c0 68       	rjmp	800043d4 <get_new_data+0x44>
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
		} else {
			ecu_data->inverter_timeout++;
800043ca:	ed 38 00 80 	ld.ub	r8,r6[128]
800043ce:	2f f8       	sub	r8,-1
800043d0:	ed 68 00 80 	st.b	r6[128],r8
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
800043d4:	ec c4 ff dc 	sub	r4,r6,-36
800043d8:	30 07       	mov	r7,0
800043da:	49 a3       	lddpc	r3,80004440 <get_new_data+0xb0>
800043dc:	0e 92       	mov	r2,r7
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
800043de:	30 55       	mov	r5,5
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
800043e0:	04 99       	mov	r9,r2
800043e2:	04 9a       	mov	r10,r2
800043e4:	08 9b       	mov	r11,r4
800043e6:	66 0c       	ld.w	r12,r3[0x0]
800043e8:	f0 1f 00 14 	mcall	80004438 <get_new_data+0xa8>
800043ec:	58 1c       	cp.w	r12,1
800043ee:	c0 80       	breq	800043fe <get_new_data+0x6e>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
800043f0:	ec c4 ff d0 	sub	r4,r6,-48
800043f4:	30 07       	mov	r7,0
800043f6:	49 43       	lddpc	r3,80004444 <get_new_data+0xb4>
800043f8:	0e 92       	mov	r2,r7
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
800043fa:	30 55       	mov	r5,5
800043fc:	c0 a8       	rjmp	80004410 <get_new_data+0x80>
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
			handle_dash_data(ecu_data);
800043fe:	0c 9c       	mov	r12,r6
80004400:	f0 1f 00 12 	mcall	80004448 <get_new_data+0xb8>
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
80004404:	2f f7       	sub	r7,-1
80004406:	5c 57       	castu.b	r7
80004408:	ea 07 18 00 	cp.b	r7,r5
8000440c:	ce a1       	brne	800043e0 <get_new_data+0x50>
8000440e:	cf 1b       	rjmp	800043f0 <get_new_data+0x60>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004410:	04 99       	mov	r9,r2
80004412:	04 9a       	mov	r10,r2
80004414:	08 9b       	mov	r11,r4
80004416:	66 0c       	ld.w	r12,r3[0x0]
80004418:	f0 1f 00 08 	mcall	80004438 <get_new_data+0xa8>
8000441c:	58 1c       	cp.w	r12,1
8000441e:	c0 91       	brne	80004430 <get_new_data+0xa0>
			handle_bms_data(ecu_data);
80004420:	0c 9c       	mov	r12,r6
80004422:	f0 1f 00 0b 	mcall	8000444c <get_new_data+0xbc>
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
80004426:	2f f7       	sub	r7,-1
80004428:	5c 57       	castu.b	r7
8000442a:	ea 07 18 00 	cp.b	r7,r5
8000442e:	cf 11       	brne	80004410 <get_new_data+0x80>
80004430:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004434:	00 00       	add	r0,r0
80004436:	cf 58       	rjmp	80004620 <launch_control+0x20>
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	2d ac       	sub	r12,-38
8000443c:	80 00       	ld.sh	r0,r0[0x0]
8000443e:	42 4c       	lddsp	r12,sp[0x90]
80004440:	00 00       	add	r0,r0
80004442:	cf 7c       	rcall	80004630 <launch_control+0x30>
80004444:	00 00       	add	r0,r0
80004446:	cf 54       	brge	80004430 <get_new_data+0xa0>
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	40 c4       	lddsp	r4,sp[0x30]
8000444c:	80 00       	ld.sh	r0,r0[0x0]
8000444e:	40 68       	lddsp	r8,sp[0x18]

80004450 <get_trq_sens>:
	}
	asm("nop");
	return status;
}

uint8_t get_trq_sens(fsm_ecu_data_t *ecu_data) {
80004450:	eb cd 40 c0 	pushm	r6-r7,lr
80004454:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_trq_sens0, &ecu_data->trq_sens0, 0 ) == pdFALSE ) {
80004456:	30 09       	mov	r9,0
80004458:	12 9a       	mov	r10,r9
8000445a:	f8 cb ff f0 	sub	r11,r12,-16
8000445e:	49 58       	lddpc	r8,800044b0 <get_trq_sens+0x60>
80004460:	70 0c       	ld.w	r12,r8[0x0]
80004462:	f0 1f 00 15 	mcall	800044b4 <get_trq_sens+0x64>
80004466:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_trq_sens1, &ecu_data->trq_sens1, 0 ) == pdFALSE ) {
80004468:	30 09       	mov	r9,0
8000446a:	12 9a       	mov	r10,r9
8000446c:	ec cb ff ee 	sub	r11,r6,-18
80004470:	49 28       	lddpc	r8,800044b8 <get_trq_sens+0x68>
80004472:	70 0c       	ld.w	r12,r8[0x0]
80004474:	f0 1f 00 10 	mcall	800044b4 <get_trq_sens+0x64>
80004478:	c0 31       	brne	8000447e <get_trq_sens+0x2e>
		status++;
8000447a:	2f f7       	sub	r7,-1
8000447c:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens0_err, &ecu_data->trq_sens0_err, 0 ) == pdFALSE ) {
8000447e:	30 09       	mov	r9,0
80004480:	12 9a       	mov	r10,r9
80004482:	ec cb ff ec 	sub	r11,r6,-20
80004486:	48 e8       	lddpc	r8,800044bc <get_trq_sens+0x6c>
80004488:	70 0c       	ld.w	r12,r8[0x0]
8000448a:	f0 1f 00 0b 	mcall	800044b4 <get_trq_sens+0x64>
8000448e:	c0 31       	brne	80004494 <get_trq_sens+0x44>
		status++;
80004490:	2f f7       	sub	r7,-1
80004492:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens1_err, &ecu_data->trq_sens1_err, 0 ) == pdFALSE ) {
80004494:	30 09       	mov	r9,0
80004496:	12 9a       	mov	r10,r9
80004498:	ec cb ff eb 	sub	r11,r6,-21
8000449c:	48 98       	lddpc	r8,800044c0 <get_trq_sens+0x70>
8000449e:	70 0c       	ld.w	r12,r8[0x0]
800044a0:	f0 1f 00 05 	mcall	800044b4 <get_trq_sens+0x64>
800044a4:	c0 31       	brne	800044aa <get_trq_sens+0x5a>
		status++;
800044a6:	2f f7       	sub	r7,-1
800044a8:	5c 57       	castu.b	r7
	}
	return status;
}
800044aa:	0e 9c       	mov	r12,r7
800044ac:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044b0:	00 00       	add	r0,r0
800044b2:	cf 60       	breq	8000449e <get_trq_sens+0x4e>
800044b4:	80 00       	ld.sh	r0,r0[0x0]
800044b6:	2d ac       	sub	r12,-38
800044b8:	00 00       	add	r0,r0
800044ba:	cf 88       	rjmp	800046aa <launch_control+0xaa>
800044bc:	00 00       	add	r0,r0
800044be:	cf 8c       	rcall	800046ae <launch_control+0xae>
800044c0:	00 00       	add	r0,r0
800044c2:	cf 74       	brge	800044b0 <get_trq_sens+0x60>

800044c4 <get_speed_sens>:
		status |= 1 << 1;
	}
	return status;
}

uint8_t get_speed_sens(fsm_ecu_data_t *ecu_data) {
800044c4:	eb cd 40 c0 	pushm	r6-r7,lr
800044c8:	18 96       	mov	r6,r12
	uint8_t status=0;
	if (xQueueReceive( queue_wheel_fl, &ecu_data->WFL_sens, 0 ) == pdFALSE) {
800044ca:	30 09       	mov	r9,0
800044cc:	12 9a       	mov	r10,r9
800044ce:	f8 cb ff a4 	sub	r11,r12,-92
800044d2:	49 68       	lddpc	r8,80004528 <get_speed_sens+0x64>
800044d4:	70 0c       	ld.w	r12,r8[0x0]
800044d6:	f0 1f 00 16 	mcall	8000452c <get_speed_sens+0x68>
800044da:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_wheel_fr, &ecu_data->WFR_sens, 0 ) == pdFALSE) {
800044dc:	30 09       	mov	r9,0
800044de:	12 9a       	mov	r10,r9
800044e0:	ec cb ff a2 	sub	r11,r6,-94
800044e4:	49 38       	lddpc	r8,80004530 <get_speed_sens+0x6c>
800044e6:	70 0c       	ld.w	r12,r8[0x0]
800044e8:	f0 1f 00 11 	mcall	8000452c <get_speed_sens+0x68>
800044ec:	c0 31       	brne	800044f2 <get_speed_sens+0x2e>
		status++;
800044ee:	2f f7       	sub	r7,-1
800044f0:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rl, &ecu_data->WRL_sens, 0 ) == pdFALSE) {
800044f2:	30 09       	mov	r9,0
800044f4:	12 9a       	mov	r10,r9
800044f6:	ec cb ff a0 	sub	r11,r6,-96
800044fa:	48 f8       	lddpc	r8,80004534 <get_speed_sens+0x70>
800044fc:	70 0c       	ld.w	r12,r8[0x0]
800044fe:	f0 1f 00 0c 	mcall	8000452c <get_speed_sens+0x68>
80004502:	c0 31       	brne	80004508 <get_speed_sens+0x44>
		status++;
80004504:	2f f7       	sub	r7,-1
80004506:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rr, &ecu_data->WRR_sens, 0 ) == pdFALSE) {
80004508:	30 09       	mov	r9,0
8000450a:	12 9a       	mov	r10,r9
8000450c:	ec cb ff 9e 	sub	r11,r6,-98
80004510:	48 a8       	lddpc	r8,80004538 <get_speed_sens+0x74>
80004512:	70 0c       	ld.w	r12,r8[0x0]
80004514:	f0 1f 00 06 	mcall	8000452c <get_speed_sens+0x68>
80004518:	c0 31       	brne	8000451e <get_speed_sens+0x5a>
		status++;
8000451a:	2f f7       	sub	r7,-1
8000451c:	5c 57       	castu.b	r7
	}
	asm("nop");
8000451e:	d7 03       	nop
	return status;
}
80004520:	0e 9c       	mov	r12,r7
80004522:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004526:	00 00       	add	r0,r0
80004528:	00 00       	add	r0,r0
8000452a:	cf 78       	rjmp	80004718 <calculate_slip+0x20>
8000452c:	80 00       	ld.sh	r0,r0[0x0]
8000452e:	2d ac       	sub	r12,-38
80004530:	00 00       	add	r0,r0
80004532:	cf 70       	breq	80004520 <get_speed_sens+0x5c>
80004534:	00 00       	add	r0,r0
80004536:	cf 84       	brge	80004526 <get_speed_sens+0x62>
80004538:	00 00       	add	r0,r0
8000453a:	cf 6c       	rcall	80004726 <calculate_slip+0x2e>

8000453c <get_brake_sens>:
		return 1;
	}
	return 0;
}

uint8_t get_brake_sens(fsm_ecu_data_t *ecu_data) {
8000453c:	eb cd 40 c0 	pushm	r6-r7,lr
80004540:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_brake_front, &ecu_data->brake_front, 0 ) == pdFALSE) {
80004542:	30 09       	mov	r9,0
80004544:	12 9a       	mov	r10,r9
80004546:	f8 cb ff ba 	sub	r11,r12,-70
8000454a:	48 a8       	lddpc	r8,80004570 <get_brake_sens+0x34>
8000454c:	70 0c       	ld.w	r12,r8[0x0]
8000454e:	f0 1f 00 0a 	mcall	80004574 <get_brake_sens+0x38>
80004552:	5f 07       	sreq	r7
		status |= 1 << 0;
	}
	if (xQueueReceive( queue_brake_rear, &ecu_data->brake_rear, 0 ) == pdFALSE) {
80004554:	30 09       	mov	r9,0
80004556:	12 9a       	mov	r10,r9
80004558:	ec cb ff b8 	sub	r11,r6,-72
8000455c:	48 78       	lddpc	r8,80004578 <get_brake_sens+0x3c>
8000455e:	70 0c       	ld.w	r12,r8[0x0]
80004560:	f0 1f 00 05 	mcall	80004574 <get_brake_sens+0x38>
80004564:	c0 31       	brne	8000456a <get_brake_sens+0x2e>
		status |= 1 << 1;
80004566:	a1 b7       	sbr	r7,0x1
80004568:	5c 57       	castu.b	r7
	}
	return status;
}
8000456a:	0e 9c       	mov	r12,r7
8000456c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004570:	00 00       	add	r0,r0
80004572:	cf 90       	breq	80004564 <get_brake_sens+0x28>
80004574:	80 00       	ld.sh	r0,r0[0x0]
80004576:	2d ac       	sub	r12,-38
80004578:	00 00       	add	r0,r0
8000457a:	cf 68       	rjmp	80004766 <traction_control+0x6>

8000457c <check_bspd>:
		return (82500 / ecu_data->vdc_battery);	
	}
	return 0;
}

uint8_t check_bspd(void) {
8000457c:	d4 01       	pushm	lr
8000457e:	20 1d       	sub	sp,4
	uint8_t temp=0;
80004580:	fa cb ff fc 	sub	r11,sp,-4
80004584:	30 08       	mov	r8,0
80004586:	16 f8       	st.b	--r11,r8
	xQueueReceive(queue_bspd, &temp, 0);
80004588:	30 09       	mov	r9,0
8000458a:	12 9a       	mov	r10,r9
8000458c:	48 48       	lddpc	r8,8000459c <check_bspd+0x20>
8000458e:	70 0c       	ld.w	r12,r8[0x0]
80004590:	f0 1f 00 04 	mcall	800045a0 <check_bspd+0x24>
	return temp;
}
80004594:	1b bc       	ld.ub	r12,sp[0x3]
80004596:	2f fd       	sub	sp,-4
80004598:	d8 02       	popm	pc
8000459a:	00 00       	add	r0,r0
8000459c:	00 00       	add	r0,r0
8000459e:	cf 80       	breq	8000458e <check_bspd+0x12>
800045a0:	80 00       	ld.sh	r0,r0[0x0]
800045a2:	2d ac       	sub	r12,-38

800045a4 <ecu_dio_inverter_clear_error>:
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}

void ecu_dio_inverter_clear_error() {
800045a4:	eb cd 40 80 	pushm	r7,lr
	gpio_set_pin_high(INVERTER_DIN1);
800045a8:	30 5c       	mov	r12,5
800045aa:	f0 1f 00 13 	mcall	800045f4 <ecu_dio_inverter_clear_error+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800045ae:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800045b2:	ee 78 42 40 	mov	r8,1000000
800045b6:	30 09       	mov	r9,0
800045b8:	e0 6a a2 3f 	mov	r10,41535
800045bc:	ea 1a 3c 43 	orh	r10,0x3c43
800045c0:	30 2b       	mov	r11,2
800045c2:	f0 1f 00 0e 	mcall	800045f8 <ecu_dio_inverter_clear_error+0x54>
800045c6:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800045ca:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800045ce:	14 37       	cp.w	r7,r10
800045d0:	e0 88 00 08 	brls	800045e0 <ecu_dio_inverter_clear_error+0x3c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800045d4:	10 37       	cp.w	r7,r8
800045d6:	fe 98 ff fa 	brls	800045ca <ecu_dio_inverter_clear_error+0x26>
800045da:	10 3a       	cp.w	r10,r8
800045dc:	c0 73       	brcs	800045ea <ecu_dio_inverter_clear_error+0x46>
800045de:	cf 6b       	rjmp	800045ca <ecu_dio_inverter_clear_error+0x26>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800045e0:	10 37       	cp.w	r7,r8
800045e2:	e0 8b 00 04 	brhi	800045ea <ecu_dio_inverter_clear_error+0x46>
800045e6:	10 3a       	cp.w	r10,r8
800045e8:	cf 12       	brcc	800045ca <ecu_dio_inverter_clear_error+0x26>
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
800045ea:	30 5c       	mov	r12,5
800045ec:	f0 1f 00 04 	mcall	800045fc <ecu_dio_inverter_clear_error+0x58>
}
800045f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	6a 0a       	ld.w	r10,r5[0x0]
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	79 fe       	ld.w	lr,r12[0x7c]
800045fc:	80 00       	ld.sh	r0,r0[0x0]
800045fe:	6a 20       	ld.w	r0,r5[0x8]

80004600 <launch_control>:
		}
	}
	ecu_data->control_u = Kp*e;
}

void launch_control(fsm_ecu_data_t *ecu_data) {
80004600:	eb cd 40 fc 	pushm	r2-r7,lr
80004604:	18 97       	mov	r7,r12
	static float filter_output = 0.0F;
	static uint8_t first_run = 1;
	float filter_gain = ecu_data->lc_filter_gain;
80004606:	f8 f6 00 84 	ld.w	r6,r12[132]
	int16_t trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
8000460a:	f9 08 00 10 	ld.sh	r8,r12[16]
8000460e:	f9 04 00 12 	ld.sh	r4,r12[18]
80004612:	f0 04 0d 44 	min	r4,r8,r4
80004616:	5c 84       	casts.h	r4
	
	//Because statics cannot be initialized with variables...
	if (first_run) {
80004618:	4b 28       	lddpc	r8,800046e0 <launch_control+0xe0>
8000461a:	11 89       	ld.ub	r9,r8[0x0]
8000461c:	30 08       	mov	r8,0
8000461e:	f0 09 18 00 	cp.b	r9,r8
80004622:	c2 e0       	breq	8000467e <launch_control+0x7e>
		first_run = 0;
80004624:	10 99       	mov	r9,r8
80004626:	4a f8       	lddpc	r8,800046e0 <launch_control+0xe0>
80004628:	b0 89       	st.b	r8[0x0],r9
		filter_output = (1-filter_gain)*ecu_data->lc_trq_init + filter_gain*trq_min*(float)MAX_TORQUE/1000.0; 
8000462a:	fc 1c 3f 80 	movh	r12,0x3f80
8000462e:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004632:	ee f8 00 88 	ld.w	r8,r7[136]
80004636:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000463a:	f0 1f 00 2b 	mcall	800046e4 <launch_control+0xe4>
8000463e:	14 92       	mov	r2,r10
80004640:	16 93       	mov	r3,r11
80004642:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
80004646:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000464a:	e0 68 f0 00 	mov	r8,61440
8000464e:	ea 18 46 ff 	orh	r8,0x46ff
80004652:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
80004656:	f0 1f 00 24 	mcall	800046e4 <launch_control+0xe4>
8000465a:	30 08       	mov	r8,0
8000465c:	e0 69 40 00 	mov	r9,16384
80004660:	ea 19 40 8f 	orh	r9,0x408f
80004664:	f0 1f 00 21 	mcall	800046e8 <launch_control+0xe8>
80004668:	14 98       	mov	r8,r10
8000466a:	16 99       	mov	r9,r11
8000466c:	04 9a       	mov	r10,r2
8000466e:	06 9b       	mov	r11,r3
80004670:	f0 1f 00 1f 	mcall	800046ec <launch_control+0xec>
80004674:	f0 1f 00 1f 	mcall	800046f0 <launch_control+0xf0>
80004678:	49 f8       	lddpc	r8,800046f4 <launch_control+0xf4>
8000467a:	91 0c       	st.w	r8[0x0],r12
8000467c:	c2 98       	rjmp	800046ce <launch_control+0xce>
	} else {
		filter_output = (1-filter_gain)*filter_output + filter_gain*trq_min*(float)MAX_TORQUE/1000.0;	
8000467e:	49 e5       	lddpc	r5,800046f4 <launch_control+0xf4>
80004680:	fc 1c 3f 80 	movh	r12,0x3f80
80004684:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004688:	6a 08       	ld.w	r8,r5[0x0]
8000468a:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000468e:	f0 1f 00 16 	mcall	800046e4 <launch_control+0xe4>
80004692:	14 92       	mov	r2,r10
80004694:	16 93       	mov	r3,r11
80004696:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
8000469a:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000469e:	e0 68 f0 00 	mov	r8,61440
800046a2:	ea 18 46 ff 	orh	r8,0x46ff
800046a6:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
800046aa:	f0 1f 00 0f 	mcall	800046e4 <launch_control+0xe4>
800046ae:	30 08       	mov	r8,0
800046b0:	e0 69 40 00 	mov	r9,16384
800046b4:	ea 19 40 8f 	orh	r9,0x408f
800046b8:	f0 1f 00 0c 	mcall	800046e8 <launch_control+0xe8>
800046bc:	14 98       	mov	r8,r10
800046be:	16 99       	mov	r9,r11
800046c0:	04 9a       	mov	r10,r2
800046c2:	06 9b       	mov	r11,r3
800046c4:	f0 1f 00 0a 	mcall	800046ec <launch_control+0xec>
800046c8:	f0 1f 00 0a 	mcall	800046f0 <launch_control+0xf0>
800046cc:	8b 0c       	st.w	r5[0x0],r12
	}
	
	//Add feedback from speed sensors to do slip control here (if needed)
	
	ecu_data->trq_cmd = filter_output;
800046ce:	48 a8       	lddpc	r8,800046f4 <launch_control+0xf4>
800046d0:	70 08       	ld.w	r8,r8[0x0]
800046d2:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800046d6:	ef 58 00 16 	st.h	r7[22],r8
	asm("nop");
800046da:	d7 03       	nop
}
800046dc:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800046e0:	00 00       	add	r0,r0
800046e2:	01 d8       	ld.ub	r8,r0[0x5]
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	79 14       	ld.w	r4,r12[0x44]
800046e8:	80 00       	ld.sh	r0,r0[0x0]
800046ea:	74 9c       	ld.w	r12,r10[0x24]
800046ec:	80 00       	ld.sh	r0,r0[0x0]
800046ee:	72 3c       	ld.w	r12,r9[0xc]
800046f0:	80 00       	ld.sh	r0,r0[0x0]
800046f2:	79 74       	ld.w	r4,r12[0x5c]
800046f4:	00 00       	add	r0,r0
800046f6:	cc 28       	rjmp	8000487a <canif_fixed_baudrate+0xe>

800046f8 <calculate_slip>:

float calculate_slip(fsm_ecu_data_t *ecu_data) {
800046f8:	eb cd 40 e0 	pushm	r5-r7,lr
800046fc:	18 97       	mov	r7,r12
	float slip;
	float v_f = (float)(ecu_data->WFR_sens & 0xFF);
800046fe:	f9 05 00 5e 	ld.sh	r5,r12[94]
	float v_r = (float)(ecu_data->WRR_sens & 0xFF); //WRL and WFR is not working
80004702:	f9 36 00 63 	ld.ub	r6,r12[99]
80004706:	e5 a6 06 06 	cop	cp0,cr6,cr0,cr6,0x4c
	
	//Actual speed is v*2.574 (average sensor),
	//but the constant will be mathematically cancelled when
	//calculating slip 
	
	if (v_r*2.574 > 5.5) {
8000470a:	0c 9c       	mov	r12,r6
8000470c:	f0 1f 00 11 	mcall	80004750 <calculate_slip+0x58>
80004710:	e0 68 3b 64 	mov	r8,15204
80004714:	ea 18 4f df 	orh	r8,0x4fdf
80004718:	e0 69 97 8d 	mov	r9,38797
8000471c:	ea 19 40 04 	orh	r9,0x4004
80004720:	f0 1f 00 0d 	mcall	80004754 <calculate_slip+0x5c>
80004724:	14 98       	mov	r8,r10
80004726:	16 99       	mov	r9,r11
80004728:	30 0a       	mov	r10,0
8000472a:	fc 1b 40 16 	movh	r11,0x4016
8000472e:	f0 1f 00 0b 	mcall	80004758 <calculate_slip+0x60>
80004732:	c0 b0       	breq	80004748 <calculate_slip+0x50>
		slip = (v_r - v_f)/v_r;
80004734:	5c 55       	castu.b	r5
80004736:	e5 a6 0c 05 	cop	cp0,cr12,cr0,cr5,0x4c
8000473a:	0c 9b       	mov	r11,r6
8000473c:	e5 a1 0c 6c 	cop	cp0,cr12,cr6,cr12,0x42
80004740:	f0 1f 00 07 	mcall	8000475c <calculate_slip+0x64>
80004744:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	} else {
		slip = ecu_data->slip_target; //Feed zero error to traction controller
80004748:	6f ec       	ld.w	r12,r7[0x78]
	}
	return slip;
}
8000474a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000474e:	00 00       	add	r0,r0
80004750:	80 00       	ld.sh	r0,r0[0x0]
80004752:	79 14       	ld.w	r4,r12[0x44]
80004754:	80 00       	ld.sh	r0,r0[0x0]
80004756:	6e c8       	ld.w	r8,r7[0x30]
80004758:	80 00       	ld.sh	r0,r0[0x0]
8000475a:	74 34       	ld.w	r4,r10[0xc]
8000475c:	80 00       	ld.sh	r0,r0[0x0]
8000475e:	77 b4       	ld.w	r4,r11[0x6c]

80004760 <traction_control>:
#include "queue_handles.h"
#include "fsm_ecu.h"
#include "fsm_ecu_functions.h"
#include "fsm_control.h"

void traction_control(fsm_ecu_data_t* ecu_data) {
80004760:	d4 21       	pushm	r4-r7,lr
80004762:	18 97       	mov	r7,r12
	static float e_prev			= 0;
	static float e_filter_prev	= 0;
	static float e_filter_pprev	= 0;
	float torque_limit			= 0;
	
	if (ecu_data->slip_target > 0.1) {
80004764:	79 e6       	ld.w	r6,r12[0x78]
80004766:	0c 9c       	mov	r12,r6
80004768:	f0 1f 00 28 	mcall	80004808 <traction_control+0xa8>
8000476c:	14 98       	mov	r8,r10
8000476e:	16 99       	mov	r9,r11
80004770:	e0 6a 99 9a 	mov	r10,39322
80004774:	ea 1a 99 99 	orh	r10,0x9999
80004778:	e0 6b 99 99 	mov	r11,39321
8000477c:	ea 1b 3f b9 	orh	r11,0x3fb9
80004780:	f0 1f 00 23 	mcall	8000480c <traction_control+0xac>
80004784:	c3 d0       	breq	800047fe <traction_control+0x9e>
		float Kp = ecu_data->Kp;
80004786:	6f b4       	ld.w	r4,r7[0x6c]
		float Ki = ecu_data->Ki;
80004788:	6f c5       	ld.w	r5,r7[0x70]
		float Kd = ecu_data->Kd;
		float slip_target = ecu_data->slip_target;
		float d_filter_gain = ecu_data->d_filter_gain;
		
		//Calculate slip and error
		e = 100*(calculate_slip(ecu_data) - slip_target); //Slip is a percentage value
8000478a:	0e 9c       	mov	r12,r7
8000478c:	f0 1f 00 21 	mcall	80004810 <traction_control+0xb0>
80004790:	e5 a1 06 c6 	cop	cp0,cr6,cr12,cr6,0x42
80004794:	fc 1b 42 c8 	movh	r11,0x42c8
80004798:	e5 a2 06 6b 	cop	cp0,cr6,cr6,cr11,0x44
8000479c:	49 e8       	lddpc	r8,80004814 <traction_control+0xb4>
8000479e:	91 06       	st.w	r8[0x0],r6
		
		//e_filter = (1-d_filter_gain)*e_filter_prev + d_filter_gain*e;
		//float d_action = Kd/Ts*(e_filter - 2*e_filter_prev + e_filter_pprev);
		
		delta_u = Kp*(e-e_prev) + Ki*Ts*e; //PI
800047a0:	49 e8       	lddpc	r8,80004818 <traction_control+0xb8>
800047a2:	70 09       	ld.w	r9,r8[0x0]
800047a4:	e5 a1 09 69 	cop	cp0,cr9,cr6,cr9,0x42
800047a8:	e0 6a d7 0a 	mov	r10,55050
800047ac:	ea 1a 3c a3 	orh	r10,0x3ca3
800047b0:	e5 a2 05 5a 	cop	cp0,cr5,cr5,cr10,0x44
800047b4:	e5 a2 05 65 	cop	cp0,cr5,cr6,cr5,0x44
800047b8:	e1 a5 04 94 	cop	cp0,cr4,cr9,cr4,0xa
800047bc:	49 89       	lddpc	r9,8000481c <traction_control+0xbc>
800047be:	93 04       	st.w	r9[0x0],r4
		e_prev = e;
800047c0:	91 06       	st.w	r8[0x0],r6
		//e_filter_pprev = e_filter_prev;
		//e_filter_prev  = e_filter;
		ecu_data->control_u += delta_u;
		ecu_data->control_u = max(0, min(50, ecu_data->control_u));
800047c2:	6e 7c       	ld.w	r12,r7[0x1c]
800047c4:	e5 a0 0c 4c 	cop	cp0,cr12,cr4,cr12,0x40
800047c8:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
800047cc:	33 28       	mov	r8,50
800047ce:	f0 0c 0d 4c 	min	r12,r8,r12
800047d2:	30 08       	mov	r8,0
800047d4:	f0 0c 0c 4c 	max	r12,r8,r12
800047d8:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
800047dc:	8f 7c       	st.w	r7[0x1c],r12
		
		torque_limit = 100 - ecu_data->control_u;
		torque_limit = MAX_TORQUE*torque_limit/100;
800047de:	e5 a1 0c bc 	cop	cp0,cr12,cr11,cr12,0x42
		ecu_data->traction_control_limit = (int16_t)torque_limit;
800047e2:	e0 68 f0 00 	mov	r8,61440
800047e6:	ea 18 46 ff 	orh	r8,0x46ff
800047ea:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
800047ee:	f0 1f 00 0d 	mcall	80004820 <traction_control+0xc0>
800047f2:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
800047f6:	ef 5c 00 18 	st.h	r7[24],r12
		asm("nop");
800047fa:	d7 03       	nop
800047fc:	d8 22       	popm	r4-r7,pc
	} else {
		ecu_data->traction_control_limit = MAX_TORQUE;
800047fe:	e0 68 7f f8 	mov	r8,32760
80004802:	ef 58 00 18 	st.h	r7[24],r8
80004806:	d8 22       	popm	r4-r7,pc
80004808:	80 00       	ld.sh	r0,r0[0x0]
8000480a:	79 14       	ld.w	r4,r12[0x44]
8000480c:	80 00       	ld.sh	r0,r0[0x0]
8000480e:	74 34       	ld.w	r4,r10[0xc]
80004810:	80 00       	ld.sh	r0,r0[0x0]
80004812:	46 f8       	lddsp	r8,sp[0x1bc]
80004814:	00 00       	add	r0,r0
80004816:	cc 24       	brge	8000479a <traction_control+0x3a>
80004818:	00 00       	add	r0,r0
8000481a:	cc 1c       	rcall	8000499c <can0_int_tx_handler+0x8>
8000481c:	00 00       	add	r0,r0
8000481e:	cc 20       	breq	800047a2 <traction_control+0x42>
80004820:	80 00       	ld.sh	r0,r0[0x0]
80004822:	77 b4       	ld.w	r4,r11[0x6c]

80004824 <canif_clear_all_mob>:
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
80004824:	eb cd 40 fc 	pushm	r2-r7,lr
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004828:	58 0b       	cp.w	r11,0
8000482a:	c1 f0       	breq	80004868 <canif_clear_all_mob+0x44>

#include "compiler.h"
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
8000482c:	f6 c3 00 01 	sub	r3,r11,1
80004830:	5c 53       	castu.b	r3
80004832:	2f f3       	sub	r3,-1
80004834:	a5 63       	lsl	r3,0x4
80004836:	30 08       	mov	r8,0
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
		CANIF_clr_mob(ch,mob_number)
80004838:	fc 7a 1c 00 	mov	r10,-189440
8000483c:	a7 6c       	lsl	r12,0x6
8000483e:	f8 c9 ff ff 	sub	r9,r12,-1
80004842:	10 9b       	mov	r11,r8
80004844:	30 04       	mov	r4,0
80004846:	30 05       	mov	r5,0
80004848:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
8000484c:	fc 08 09 0b 	st.w	lr[r8],r11
80004850:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004854:	10 0e       	add	lr,r8
80004856:	9d 1b       	st.w	lr[0x4],r11
80004858:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
8000485c:	10 0e       	add	lr,r8
8000485e:	fc e5 00 08 	st.d	lr[8],r4
80004862:	2f 08       	sub	r8,-16
void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004864:	06 38       	cp.w	r8,r3
80004866:	cf 11       	brne	80004848 <canif_clear_all_mob+0x24>
80004868:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc

8000486c <canif_fixed_baudrate>:
	return MOB_NOT_COMPLETED;
}

uint8_t canif_fixed_baudrate(uint8_t ch)
{
  CANIF_conf_bt(ch);
8000486c:	a9 7c       	lsl	r12,0x9
8000486e:	e2 2c e3 f4 	sub	r12,189428
80004872:	78 08       	ld.w	r8,r12[0x0]
80004874:	e4 18 ff e7 	andh	r8,0xffe7
80004878:	99 08       	st.w	r12[0x0],r8
8000487a:	78 08       	ld.w	r8,r12[0x0]
8000487c:	b3 b8       	sbr	r8,0x13
8000487e:	99 08       	st.w	r12[0x0],r8
80004880:	78 08       	ld.w	r8,r12[0x0]
80004882:	e4 18 ff f8 	andh	r8,0xfff8
80004886:	99 08       	st.w	r12[0x0],r8
80004888:	78 08       	ld.w	r8,r12[0x0]
8000488a:	b1 b8       	sbr	r8,0x11
8000488c:	99 08       	st.w	r12[0x0],r8
8000488e:	78 08       	ld.w	r8,r12[0x0]
80004890:	e0 18 ff c0 	andl	r8,0xffc0
80004894:	99 08       	st.w	r12[0x0],r8
80004896:	78 08       	ld.w	r8,r12[0x0]
80004898:	a1 a8       	sbr	r8,0x0
8000489a:	99 08       	st.w	r12[0x0],r8
8000489c:	78 08       	ld.w	r8,r12[0x0]
8000489e:	e0 18 c7 ff 	andl	r8,0xc7ff
800048a2:	99 08       	st.w	r12[0x0],r8
800048a4:	78 08       	ld.w	r8,r12[0x0]
800048a6:	ab b8       	sbr	r8,0xb
800048a8:	99 08       	st.w	r12[0x0],r8
800048aa:	78 08       	ld.w	r8,r12[0x0]
800048ac:	e0 18 f8 ff 	andl	r8,0xf8ff
800048b0:	99 08       	st.w	r12[0x0],r8
800048b2:	78 08       	ld.w	r8,r12[0x0]
800048b4:	a9 a8       	sbr	r8,0x8
800048b6:	99 08       	st.w	r12[0x0],r8
  return 1;
}
800048b8:	5e ff       	retal	1

800048ba <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
800048ba:	fe 78 08 00 	mov	r8,-63488
800048be:	f8 c9 ff e7 	sub	r9,r12,-25
800048c2:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800048c6:	a1 ca       	cbr	r10,0x0
800048c8:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800048cc:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800048d0:	fe 7a 08 00 	mov	r10,-63488
800048d4:	12 9c       	mov	r12,r9
800048d6:	c0 48       	rjmp	800048de <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
800048d8:	20 18       	sub	r8,1
800048da:	c0 21       	brne	800048de <scif_stop_gclk+0x24>
800048dc:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800048de:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
800048e2:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800048e6:	cf 91       	brne	800048d8 <scif_stop_gclk+0x1e>
800048e8:	5e fd       	retal	0
800048ea:	d7 03       	nop

800048ec <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
800048ec:	d4 21       	pushm	r4-r7,lr
800048ee:	18 97       	mov	r7,r12
800048f0:	16 95       	mov	r5,r11
800048f2:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
800048f4:	a1 99       	lsr	r9,0x1
800048f6:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800048fa:	f8 c9 ff e7 	sub	r9,r12,-25
800048fe:	fe 78 08 00 	mov	r8,-63488
80004902:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004906:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000490a:	c0 50       	breq	80004914 <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
8000490c:	f0 1f 00 18 	mcall	8000496c <scif_gc_setup+0x80>
80004910:	c1 44       	brge	80004938 <scif_gc_setup+0x4c>
80004912:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
80004914:	a1 76       	lsl	r6,0x1
80004916:	e2 16 00 02 	andl	r6,0x2,COH
8000491a:	a9 65       	lsl	r5,0x8
8000491c:	e2 15 0f 00 	andl	r5,0xf00,COH
80004920:	0a 46       	or	r6,r5
80004922:	b1 64       	lsl	r4,0x10
80004924:	e6 14 00 ff 	andh	r4,0xff,COH
80004928:	ed e4 10 04 	or	r4,r6,r4
8000492c:	2e 77       	sub	r7,-25
8000492e:	fe 78 08 00 	mov	r8,-63488
80004932:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
80004936:	d8 2a       	popm	r4-r7,pc,r12=0
80004938:	ec 09 15 01 	lsl	r9,r6,0x1
8000493c:	e2 19 00 02 	andl	r9,0x2,COH
80004940:	ea 08 15 08 	lsl	r8,r5,0x8
80004944:	e2 18 0f 00 	andl	r8,0xf00,COH
80004948:	10 49       	or	r9,r8
8000494a:	e8 08 15 10 	lsl	r8,r4,0x10
8000494e:	e6 18 00 ff 	andh	r8,0xff,COH
80004952:	10 49       	or	r9,r8
80004954:	fe 78 08 00 	mov	r8,-63488
80004958:	2e 77       	sub	r7,-25
8000495a:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
8000495e:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
80004962:	a1 a9       	sbr	r9,0x0
80004964:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
80004968:	d8 2a       	popm	r4-r7,pc,r12=0
8000496a:	00 00       	add	r0,r0
8000496c:	80 00       	ld.sh	r0,r0[0x0]
8000496e:	48 ba       	lddpc	r10,80004998 <can0_int_tx_handler+0x4>

80004970 <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
80004970:	f8 c9 ff e7 	sub	r9,r12,-25
80004974:	fe 78 08 00 	mov	r8,-63488
80004978:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000497c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004980:	c0 91       	brne	80004992 <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
80004982:	fe 78 08 00 	mov	r8,-63488
80004986:	12 9c       	mov	r12,r9
80004988:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
8000498c:	a1 a9       	sbr	r9,0x0
8000498e:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
80004992:	5e fd       	retal	0

80004994 <can0_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_tx_handler(void)
{
80004994:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(0);
80004996:	fc 78 1c 00 	mov	r8,-189440
8000499a:	70 cc       	ld.w	r12,r8[0x30]
8000499c:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
800049a0:	32 08       	mov	r8,32
800049a2:	f0 0c 18 00 	cp.b	r12,r8
800049a6:	c0 f0       	breq	800049c4 <can0_int_tx_handler+0x30>
  {
    CANIF_mob_clear_txok_status(0,handle);
800049a8:	30 19       	mov	r9,1
800049aa:	f2 0c 09 49 	lsl	r9,r9,r12
800049ae:	fc 78 1c 00 	mov	r8,-189440
800049b2:	f1 49 00 54 	st.w	r8[84],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800049b6:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049ba:	a3 68       	lsl	r8,0x2
800049bc:	e2 28 e3 a0 	sub	r8,189344
800049c0:	30 f9       	mov	r9,15
800049c2:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
800049c4:	48 38       	lddpc	r8,800049d0 <can0_int_tx_handler+0x3c>
800049c6:	70 08       	ld.w	r8,r8[0x0]
800049c8:	30 0b       	mov	r11,0
800049ca:	5d 18       	icall	r8
}
800049cc:	d4 02       	popm	lr
800049ce:	d6 03       	rete
800049d0:	00 00       	add	r0,r0
800049d2:	cc 2c       	rcall	80004b56 <can1_int_wakeup_handler+0x12>

800049d4 <can0_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_rx_handler(void)
{
800049d4:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(0) ;
800049d6:	fc 78 1c 00 	mov	r8,-189440
800049da:	70 cc       	ld.w	r12,r8[0x30]
800049dc:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
800049e0:	32 08       	mov	r8,32
800049e2:	f0 0c 18 00 	cp.b	r12,r8
800049e6:	c0 f0       	breq	80004a04 <can0_int_rx_handler+0x30>
  {
    CANIF_mob_clear_rxok_status(0,handle);
800049e8:	30 19       	mov	r9,1
800049ea:	f2 0c 09 49 	lsl	r9,r9,r12
800049ee:	fc 78 1c 00 	mov	r8,-189440
800049f2:	f1 49 00 4c 	st.w	r8[76],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800049f6:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049fa:	a3 68       	lsl	r8,0x2
800049fc:	e2 28 e3 a0 	sub	r8,189344
80004a00:	30 f9       	mov	r9,15
80004a02:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
80004a04:	48 38       	lddpc	r8,80004a10 <can0_int_rx_handler+0x3c>
80004a06:	70 08       	ld.w	r8,r8[0x0]
80004a08:	30 0b       	mov	r11,0
80004a0a:	5d 18       	icall	r8
}
80004a0c:	d4 02       	popm	lr
80004a0e:	d6 03       	rete
80004a10:	00 00       	add	r0,r0
80004a12:	cc 2c       	rcall	80004b96 <can_tx+0x2e>

80004a14 <can0_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_busoff_handler(void)
{
80004a14:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(0);
80004a16:	fc 78 1c 00 	mov	r8,-189440
80004a1a:	70 b9       	ld.w	r9,r8[0x2c]
80004a1c:	91 a9       	st.w	r8[0x28],r9
    can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_BUSOFF);
80004a1e:	48 58       	lddpc	r8,80004a30 <can0_int_busoff_handler+0x1c>
80004a20:	70 08       	ld.w	r8,r8[0x0]
80004a22:	30 4b       	mov	r11,4
80004a24:	e0 6c 00 ff 	mov	r12,255
80004a28:	5d 18       	icall	r8
}
80004a2a:	d4 02       	popm	lr
80004a2c:	d6 03       	rete
80004a2e:	00 00       	add	r0,r0
80004a30:	00 00       	add	r0,r0
80004a32:	cc 2c       	rcall	80004bb6 <can_tx+0x4e>

80004a34 <can0_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_cerr_handler(void)
{
80004a34:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
80004a36:	fc 78 1c 00 	mov	r8,-189440
80004a3a:	70 b9       	ld.w	r9,r8[0x2c]
80004a3c:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_ERROR);
80004a3e:	48 58       	lddpc	r8,80004a50 <can0_int_cerr_handler+0x1c>
80004a40:	70 08       	ld.w	r8,r8[0x0]
80004a42:	30 2b       	mov	r11,2
80004a44:	e0 6c 00 ff 	mov	r12,255
80004a48:	5d 18       	icall	r8
}
80004a4a:	d4 02       	popm	lr
80004a4c:	d6 03       	rete
80004a4e:	00 00       	add	r0,r0
80004a50:	00 00       	add	r0,r0
80004a52:	cc 2c       	rcall	80004bd6 <can_tx+0x6e>

80004a54 <can0_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_wakeup_handler(void)
{
80004a54:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
80004a56:	fc 78 1c 00 	mov	r8,-189440
80004a5a:	70 b9       	ld.w	r9,r8[0x2c]
80004a5c:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_WAKEUP);
80004a5e:	48 58       	lddpc	r8,80004a70 <can0_int_wakeup_handler+0x1c>
80004a60:	70 08       	ld.w	r8,r8[0x0]
80004a62:	30 3b       	mov	r11,3
80004a64:	e0 6c 00 ff 	mov	r12,255
80004a68:	5d 18       	icall	r8
}
80004a6a:	d4 02       	popm	lr
80004a6c:	d6 03       	rete
80004a6e:	00 00       	add	r0,r0
80004a70:	00 00       	add	r0,r0
80004a72:	cc 2c       	rcall	80004bf6 <can_tx+0x8e>

80004a74 <can1_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_tx_handler(void)
{
80004a74:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(1) ;
80004a76:	fc 78 1c 00 	mov	r8,-189440
80004a7a:	f0 fc 02 30 	ld.w	r12,r8[560]
80004a7e:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
80004a82:	32 08       	mov	r8,32
80004a84:	f0 0c 18 00 	cp.b	r12,r8
80004a88:	c0 f0       	breq	80004aa6 <can1_int_tx_handler+0x32>
  {
    CANIF_mob_clear_txok_status(1,handle);
80004a8a:	30 19       	mov	r9,1
80004a8c:	f2 0c 09 49 	lsl	r9,r9,r12
80004a90:	fc 78 1c 00 	mov	r8,-189440
80004a94:	f1 49 02 54 	st.w	r8[596],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
80004a98:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004a9c:	a3 68       	lsl	r8,0x2
80004a9e:	e2 28 e1 a0 	sub	r8,188832
80004aa2:	30 f9       	mov	r9,15
80004aa4:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
80004aa6:	48 48       	lddpc	r8,80004ab4 <can1_int_tx_handler+0x40>
80004aa8:	70 18       	ld.w	r8,r8[0x4]
80004aaa:	30 0b       	mov	r11,0
80004aac:	5d 18       	icall	r8
}
80004aae:	d4 02       	popm	lr
80004ab0:	d6 03       	rete
80004ab2:	00 00       	add	r0,r0
80004ab4:	00 00       	add	r0,r0
80004ab6:	cc 2c       	rcall	80004c3a <can_tx+0xd2>

80004ab8 <can1_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_rx_handler(void)
{
80004ab8:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(1) ;
80004aba:	fc 78 1c 00 	mov	r8,-189440
80004abe:	f0 fc 02 30 	ld.w	r12,r8[560]
80004ac2:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
80004ac6:	32 08       	mov	r8,32
80004ac8:	f0 0c 18 00 	cp.b	r12,r8
80004acc:	c0 f0       	breq	80004aea <can1_int_rx_handler+0x32>
  {
    CANIF_mob_clear_rxok_status(1,handle);
80004ace:	30 19       	mov	r9,1
80004ad0:	f2 0c 09 49 	lsl	r9,r9,r12
80004ad4:	fc 78 1c 00 	mov	r8,-189440
80004ad8:	f1 49 02 4c 	st.w	r8[588],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
80004adc:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004ae0:	a3 68       	lsl	r8,0x2
80004ae2:	e2 28 e1 a0 	sub	r8,188832
80004ae6:	30 f9       	mov	r9,15
80004ae8:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
80004aea:	48 48       	lddpc	r8,80004af8 <can1_int_rx_handler+0x40>
80004aec:	70 18       	ld.w	r8,r8[0x4]
80004aee:	30 0b       	mov	r11,0
80004af0:	5d 18       	icall	r8
}
80004af2:	d4 02       	popm	lr
80004af4:	d6 03       	rete
80004af6:	00 00       	add	r0,r0
80004af8:	00 00       	add	r0,r0
80004afa:	cc 2c       	rcall	80004c7e <can_tx+0x116>

80004afc <can1_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_busoff_handler(void)
{
80004afc:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(1);
80004afe:	fc 78 1c 00 	mov	r8,-189440
80004b02:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004b06:	f1 49 02 28 	st.w	r8[552],r9
    can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_BUSOFF);
80004b0a:	48 58       	lddpc	r8,80004b1c <can1_int_busoff_handler+0x20>
80004b0c:	70 18       	ld.w	r8,r8[0x4]
80004b0e:	30 4b       	mov	r11,4
80004b10:	e0 6c 00 ff 	mov	r12,255
80004b14:	5d 18       	icall	r8
}
80004b16:	d4 02       	popm	lr
80004b18:	d6 03       	rete
80004b1a:	00 00       	add	r0,r0
80004b1c:	00 00       	add	r0,r0
80004b1e:	cc 2c       	rcall	80004ca2 <can_rx+0x14>

80004b20 <can1_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_cerr_handler(void)
{
80004b20:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004b22:	fc 78 1c 00 	mov	r8,-189440
80004b26:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004b2a:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_ERROR);
80004b2e:	48 58       	lddpc	r8,80004b40 <can1_int_cerr_handler+0x20>
80004b30:	70 18       	ld.w	r8,r8[0x4]
80004b32:	30 2b       	mov	r11,2
80004b34:	e0 6c 00 ff 	mov	r12,255
80004b38:	5d 18       	icall	r8
}
80004b3a:	d4 02       	popm	lr
80004b3c:	d6 03       	rete
80004b3e:	00 00       	add	r0,r0
80004b40:	00 00       	add	r0,r0
80004b42:	cc 2c       	rcall	80004cc6 <can_rx+0x38>

80004b44 <can1_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_wakeup_handler(void)
{
80004b44:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004b46:	fc 78 1c 00 	mov	r8,-189440
80004b4a:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004b4e:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
80004b52:	48 58       	lddpc	r8,80004b64 <can1_int_wakeup_handler+0x20>
80004b54:	70 18       	ld.w	r8,r8[0x4]
80004b56:	30 3b       	mov	r11,3
80004b58:	e0 6c 00 ff 	mov	r12,255
80004b5c:	5d 18       	icall	r8
}
80004b5e:	d4 02       	popm	lr
80004b60:	d6 03       	rete
80004b62:	00 00       	add	r0,r0
80004b64:	00 00       	add	r0,r0
80004b66:	cc 2c       	rcall	80004cea <can_rx+0x5c>

80004b68 <can_tx>:
U8 can_tx( U8 ch,
           U8 handle,
           U8 dlc,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004b68:	eb cd 40 f8 	pushm	r3-r7,lr
    if ((ch > 1) ||
80004b6c:	30 1e       	mov	lr,1
80004b6e:	f8 0e 18 00 	cp.b	lr,r12
80004b72:	f9 be 02 00 	movhs	lr,0
80004b76:	30 17       	mov	r7,1
80004b78:	30 f6       	mov	r6,15
80004b7a:	f6 06 18 00 	cp.b	r6,r11
80004b7e:	f9 b7 02 00 	movhs	r7,0
80004b82:	0e 96       	mov	r6,r7
80004b84:	0c 4e       	or	lr,r6
80004b86:	30 06       	mov	r6,0
80004b88:	ec 0e 18 00 	cp.b	lr,r6
80004b8c:	c7 d1       	brne	80004c86 <can_tx+0x11e>
80004b8e:	30 8e       	mov	lr,8
80004b90:	fc 0a 18 00 	cp.b	r10,lr
80004b94:	e0 8b 00 79 	brhi	80004c86 <can_tx+0x11e>
        (handle > (NB_MOB_CHANNEL-1)) ||
        (dlc > 8))
        return  CAN_CMD_REFUSED;

    if (can_msg->ide_bit){
80004b98:	70 0e       	ld.w	lr,r8[0x0]
80004b9a:	e6 1e 20 00 	andh	lr,0x2000,COH
80004b9e:	c1 40       	breq	80004bc6 <can_tx+0x5e>
             CANIF_set_ext_id(ch,
80004ba0:	f6 0e 15 04 	lsl	lr,r11,0x4
80004ba4:	fc 77 1c 00 	mov	r7,-189440
80004ba8:	f8 06 15 06 	lsl	r6,r12,0x6
80004bac:	2f f6       	sub	r6,-1
80004bae:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004bb2:	70 04       	ld.w	r4,r8[0x0]
80004bb4:	bd b4       	sbr	r4,0x1d
80004bb6:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);

             CANIF_set_ext_idmask(ch,
80004bba:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004bbe:	0e 0e       	add	lr,r7
80004bc0:	70 17       	ld.w	r7,r8[0x4]
80004bc2:	9d 17       	st.w	lr[0x4],r7
80004bc4:	c1 28       	rjmp	80004be8 <can_tx+0x80>
                                handle,
                                can_msg->id_mask);
    }
    else {
             CANIF_set_std_id(ch,
80004bc6:	f6 0e 15 04 	lsl	lr,r11,0x4
80004bca:	fc 77 1c 00 	mov	r7,-189440
80004bce:	f8 06 15 06 	lsl	r6,r12,0x6
80004bd2:	2f f6       	sub	r6,-1
80004bd4:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004bd8:	70 04       	ld.w	r4,r8[0x0]
80004bda:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);
             CANIF_set_std_idmask(ch,
80004bde:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004be2:	0e 0e       	add	lr,r7
80004be4:	70 17       	ld.w	r7,r8[0x4]
80004be6:	9d 17       	st.w	lr[0x4],r7
                                handle,
                                can_msg->id_mask);
    }
    CANIF_mob_clr_dlc(ch,handle);
80004be8:	16 97       	mov	r7,r11
80004bea:	f8 0e 15 09 	lsl	lr,r12,0x9
80004bee:	2f 8e       	sub	lr,-8
80004bf0:	f6 0b 00 16 	add	r6,r11,r11<<0x1
80004bf4:	fc 06 00 2e 	add	lr,lr,r6<<0x2
80004bf8:	e2 2e e3 ac 	sub	lr,189356
80004bfc:	7c 06       	ld.w	r6,lr[0x0]
80004bfe:	e0 16 ff f0 	andl	r6,0xfff0
80004c02:	9d 06       	st.w	lr[0x0],r6
    CANIF_mob_set_dlc(ch,handle,dlc);
80004c04:	7c 06       	ld.w	r6,lr[0x0]
80004c06:	ed ea 10 0a 	or	r10,r6,r10
80004c0a:	9d 0a       	st.w	lr[0x0],r10
    if (req_type == CAN_REMOTE_FRAME){
80004c0c:	30 1a       	mov	r10,1
80004c0e:	f4 09 18 00 	cp.b	r9,r10
80004c12:	c1 b1       	brne	80004c48 <can_tx+0xe0>
            CANIF_set_rtr(ch,handle);
80004c14:	f6 09 15 04 	lsl	r9,r11,0x4
80004c18:	fc 7a 1c 00 	mov	r10,-189440
80004c1c:	f8 05 15 06 	lsl	r5,r12,0x6
80004c20:	2f f5       	sub	r5,-1
80004c22:	f4 05 03 34 	ld.w	r4,r10[r5<<0x3]
80004c26:	f2 04 03 03 	ld.w	r3,r9[r4]
80004c2a:	30 16       	mov	r6,1
80004c2c:	e7 d6 d3 c1 	bfins	r3,r6,0x1e,0x1
80004c30:	f2 04 09 03 	st.w	r9[r4],r3
            CANIF_set_rtrmask(ch,handle);
80004c34:	f4 05 03 3a 	ld.w	r10,r10[r5<<0x3]
80004c38:	14 09       	add	r9,r10
80004c3a:	72 1a       	ld.w	r10,r9[0x4]
80004c3c:	f5 d6 d3 c1 	bfins	r10,r6,0x1e,0x1
80004c40:	93 1a       	st.w	r9[0x4],r10
            CANIF_mob_set_automode(ch,handle);
80004c42:	7c 09       	ld.w	r9,lr[0x0]
80004c44:	a5 b9       	sbr	r9,0x5
80004c46:	9d 09       	st.w	lr[0x0],r9
    }
    CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004c48:	fc 79 1c 00 	mov	r9,-189440
80004c4c:	f8 0a 15 06 	lsl	r10,r12,0x6
80004c50:	2f fa       	sub	r10,-1
80004c52:	f2 0a 03 3a 	ld.w	r10,r9[r10<<0x3]
80004c56:	a5 6b       	lsl	r11,0x4
80004c58:	14 0b       	add	r11,r10
80004c5a:	f0 e4 00 08 	ld.d	r4,r8[8]
80004c5e:	f6 e5 00 08 	st.d	r11[8],r4
    CANIF_config_tx(ch,handle);
80004c62:	7c 08       	ld.w	r8,lr[0x0]
80004c64:	a5 a8       	sbr	r8,0x4
80004c66:	9d 08       	st.w	lr[0x0],r8
    CANIF_mob_enable(ch,handle);
80004c68:	30 18       	mov	r8,1
80004c6a:	f0 07 09 48 	lsl	r8,r8,r7
80004c6e:	f8 0a 15 09 	lsl	r10,r12,0x9
80004c72:	f2 0a 00 0a 	add	r10,r9,r10
80004c76:	2c ca       	sub	r10,-52
80004c78:	95 08       	st.w	r10[0x0],r8
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004c7a:	a9 7c       	lsl	r12,0x9
80004c7c:	2c 0c       	sub	r12,-64
80004c7e:	18 09       	add	r9,r12
80004c80:	93 08       	st.w	r9[0x0],r8
80004c82:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
#endif
    return CAN_CMD_ACCEPTED;
80004c86:	e0 6c 00 ff 	mov	r12,255
}
80004c8a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc

80004c8e <can_rx>:

U8 can_rx( U8 ch,
           U8 handle,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004c8e:	eb cd 40 e0 	pushm	r5-r7,lr
    if ((ch > 1) ||
80004c92:	30 18       	mov	r8,1
80004c94:	f8 08 18 00 	cp.b	r8,r12
80004c98:	f9 b8 02 00 	movhs	r8,0
80004c9c:	30 1e       	mov	lr,1
80004c9e:	30 f7       	mov	r7,15
80004ca0:	f6 07 18 00 	cp.b	r7,r11
80004ca4:	f9 be 02 00 	movhs	lr,0
80004ca8:	1c 48       	or	r8,lr
80004caa:	30 07       	mov	r7,0
80004cac:	ee 08 18 00 	cp.b	r8,r7
80004cb0:	c0 50       	breq	80004cba <can_rx+0x2c>
80004cb2:	e0 6c 00 ff 	mov	r12,255
80004cb6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        (handle > (NB_MOB_CHANNEL-1)))
        return  CAN_CMD_REFUSED;
    if (can_msg->ide_bit){
80004cba:	72 08       	ld.w	r8,r9[0x0]
80004cbc:	e6 18 20 00 	andh	r8,0x2000,COH
80004cc0:	c1 40       	breq	80004ce8 <can_rx+0x5a>
    	CANIF_set_ext_id(ch,
80004cc2:	f6 08 15 04 	lsl	r8,r11,0x4
80004cc6:	fc 7e 1c 00 	mov	lr,-189440
80004cca:	f8 07 15 06 	lsl	r7,r12,0x6
80004cce:	2f f7       	sub	r7,-1
80004cd0:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004cd4:	72 05       	ld.w	r5,r9[0x0]
80004cd6:	bd b5       	sbr	r5,0x1d
80004cd8:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_ext_idmask(ch,
80004cdc:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004ce0:	1c 08       	add	r8,lr
80004ce2:	72 1e       	ld.w	lr,r9[0x4]
80004ce4:	91 1e       	st.w	r8[0x4],lr
80004ce6:	c1 28       	rjmp	80004d0a <can_rx+0x7c>
                          handle,
                          can_msg->id_mask);
    }
    else {
    	CANIF_set_std_id(ch,
80004ce8:	f6 08 15 04 	lsl	r8,r11,0x4
80004cec:	fc 7e 1c 00 	mov	lr,-189440
80004cf0:	f8 07 15 06 	lsl	r7,r12,0x6
80004cf4:	2f f7       	sub	r7,-1
80004cf6:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004cfa:	72 05       	ld.w	r5,r9[0x0]
80004cfc:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_std_idmask(ch,
80004d00:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004d04:	1c 08       	add	r8,lr
80004d06:	72 1e       	ld.w	lr,r9[0x4]
80004d08:	91 1e       	st.w	r8[0x4],lr
                          handle,
                          can_msg->id_mask);
    }
    if (req_type == CAN_REMOTE_FRAME){
80004d0a:	30 18       	mov	r8,1
80004d0c:	f0 0a 18 00 	cp.b	r10,r8
80004d10:	c2 a1       	brne	80004d64 <can_rx+0xd6>
            CANIF_set_rtr(ch,handle);
80004d12:	f6 08 15 04 	lsl	r8,r11,0x4
80004d16:	fc 7e 1c 00 	mov	lr,-189440
80004d1a:	f8 0a 15 06 	lsl	r10,r12,0x6
80004d1e:	2f fa       	sub	r10,-1
80004d20:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004d24:	f0 07 03 06 	ld.w	r6,r8[r7]
80004d28:	30 15       	mov	r5,1
80004d2a:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004d2e:	f0 07 09 06 	st.w	r8[r7],r6
            CANIF_set_rtrmask(ch,handle);
80004d32:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004d36:	f0 07 00 07 	add	r7,r8,r7
80004d3a:	6e 16       	ld.w	r6,r7[0x4]
80004d3c:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004d40:	8f 16       	st.w	r7[0x4],r6
            CANIF_mob_set_automode(ch,handle);
80004d42:	f6 0b 00 17 	add	r7,r11,r11<<0x1
80004d46:	a3 67       	lsl	r7,0x2
80004d48:	ee 0a 00 37 	add	r7,r7,r10<<0x3
80004d4c:	e2 27 e3 ac 	sub	r7,189356
80004d50:	6e 06       	ld.w	r6,r7[0x0]
80004d52:	a5 b6       	sbr	r6,0x5
80004d54:	8f 06       	st.w	r7[0x0],r6
            CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004d56:	fc 0a 03 3a 	ld.w	r10,lr[r10<<0x3]
80004d5a:	14 08       	add	r8,r10
80004d5c:	f2 e6 00 08 	ld.d	r6,r9[8]
80004d60:	f0 e7 00 08 	st.d	r8[8],r6
    }
    CANIF_config_rx(ch,handle);
80004d64:	f8 08 15 09 	lsl	r8,r12,0x9
80004d68:	2f 88       	sub	r8,-8
80004d6a:	f6 0b 00 19 	add	r9,r11,r11<<0x1
80004d6e:	f0 09 00 28 	add	r8,r8,r9<<0x2
80004d72:	e2 28 e3 ac 	sub	r8,189356
80004d76:	70 09       	ld.w	r9,r8[0x0]
80004d78:	a5 c9       	cbr	r9,0x4
80004d7a:	91 09       	st.w	r8[0x0],r9
    CANIF_mob_enable(ch,handle);
80004d7c:	30 18       	mov	r8,1
80004d7e:	f0 0b 09 4b 	lsl	r11,r8,r11
80004d82:	f8 08 15 09 	lsl	r8,r12,0x9
80004d86:	e2 28 e3 cc 	sub	r8,189388
80004d8a:	91 0b       	st.w	r8[0x0],r11
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004d8c:	a9 7c       	lsl	r12,0x9
80004d8e:	e2 2c e3 c0 	sub	r12,189376
80004d92:	99 0b       	st.w	r12[0x0],r11
80004d94:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

80004d98 <can_get_mob_data>:
}

Union64 can_get_mob_data( U8 ch ,
                           U8 handle)
{
    return ((CANIF_mob_get_ptr_data(ch,handle)->data));
80004d98:	a7 6c       	lsl	r12,0x6
80004d9a:	2f fc       	sub	r12,-1
80004d9c:	fc 78 1c 00 	mov	r8,-189440
80004da0:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004da4:	a5 6b       	lsl	r11,0x4
80004da6:	f6 08 00 08 	add	r8,r11,r8
}
80004daa:	70 2b       	ld.w	r11,r8[0x8]
80004dac:	70 3a       	ld.w	r10,r8[0xc]
80004dae:	5e fc       	retal	r12

80004db0 <can_get_mob_dlc>:

U8 can_get_mob_dlc( U8 ch ,
                    U8 handle)
{
    return (CANIF_mob_get_dlc(ch,handle));
80004db0:	a9 7c       	lsl	r12,0x9
80004db2:	2f 8c       	sub	r12,-8
80004db4:	f6 0b 00 1b 	add	r11,r11,r11<<0x1
80004db8:	f8 0b 00 2c 	add	r12,r12,r11<<0x2
80004dbc:	e2 2c e3 ac 	sub	r12,189356
80004dc0:	78 0c       	ld.w	r12,r12[0x0]
}
80004dc2:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
80004dc6:	5e fc       	retal	r12

80004dc8 <can_get_mob_id>:

U32 can_get_mob_id( U8 ch ,
                    U8 handle)
{
    return (CANIF_get_ext_id(ch,handle));
80004dc8:	a7 6c       	lsl	r12,0x6
80004dca:	2f fc       	sub	r12,-1
80004dcc:	fc 78 1c 00 	mov	r8,-189440
80004dd0:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004dd4:	a5 6b       	lsl	r11,0x4
80004dd6:	f6 08 03 0c 	ld.w	r12,r11[r8]
}
80004dda:	f9 dc c0 1d 	bfextu	r12,r12,0x0,0x1d
80004dde:	5e fc       	retal	r12

80004de0 <can_enable_interrupt>:
  CANIF_clr_interrupt_status(1);
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
}

U8 can_enable_interrupt(U8 ch)
{
80004de0:	d4 01       	pushm	lr
  if ((ch > 1))
80004de2:	30 18       	mov	r8,1
80004de4:	f0 0c 18 00 	cp.b	r12,r8
80004de8:	e0 88 00 05 	brls	80004df2 <can_enable_interrupt+0x12>
80004dec:	e0 6c 00 ff 	mov	r12,255
80004df0:	d8 02       	popm	pc
        return  CAN_CMD_REFUSED;

  if (ch==0)
80004df2:	58 0c       	cp.w	r12,0
80004df4:	c2 51       	brne	80004e3e <can_enable_interrupt+0x5e>
  {
    INTC_register_interrupt(&can0_int_tx_handler, AVR32_CANIF_TXOK_IRQ_0, CAN0_INT_TX_LEVEL);
80004df6:	30 0a       	mov	r10,0
80004df8:	e0 6b 01 23 	mov	r11,291
80004dfc:	4a 6c       	lddpc	r12,80004e94 <can_enable_interrupt+0xb4>
80004dfe:	f0 1f 00 27 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_rx_handler, AVR32_CANIF_RXOK_IRQ_0, CAN0_INT_RX_LEVEL);
80004e02:	30 0a       	mov	r10,0
80004e04:	e0 6b 01 22 	mov	r11,290
80004e08:	4a 5c       	lddpc	r12,80004e9c <can_enable_interrupt+0xbc>
80004e0a:	f0 1f 00 24 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_0, CAN0_INT_BOFF_LEVEL);
80004e0e:	30 0a       	mov	r10,0
80004e10:	e0 6b 01 20 	mov	r11,288
80004e14:	4a 3c       	lddpc	r12,80004ea0 <can_enable_interrupt+0xc0>
80004e16:	f0 1f 00 21 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_0, CAN0_INT_ERR_LEVEL);
80004e1a:	30 0a       	mov	r10,0
80004e1c:	e0 6b 01 21 	mov	r11,289
80004e20:	4a 1c       	lddpc	r12,80004ea4 <can_enable_interrupt+0xc4>
80004e22:	f0 1f 00 1e 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_0, CAN0_INT_WAKE_UP_LEVEL);
80004e26:	30 0a       	mov	r10,0
80004e28:	e0 6b 01 24 	mov	r11,292
80004e2c:	49 fc       	lddpc	r12,80004ea8 <can_enable_interrupt+0xc8>
80004e2e:	f0 1f 00 1b 	mcall	80004e98 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004e32:	e0 69 01 c9 	mov	r9,457
80004e36:	fc 78 1c 00 	mov	r8,-189440
80004e3a:	91 79       	st.w	r8[0x1c],r9
80004e3c:	d8 0a       	popm	pc,r12=0
  }
  else if (ch == 1)
80004e3e:	30 18       	mov	r8,1
80004e40:	f0 0c 18 00 	cp.b	r12,r8
80004e44:	c0 20       	breq	80004e48 <can_enable_interrupt+0x68>
80004e46:	d8 0a       	popm	pc,r12=0
  {
    INTC_register_interrupt(&can1_int_tx_handler, AVR32_CANIF_TXOK_IRQ_1, CAN1_INT_TX_LEVEL);
80004e48:	30 0a       	mov	r10,0
80004e4a:	e0 6b 01 28 	mov	r11,296
80004e4e:	49 8c       	lddpc	r12,80004eac <can_enable_interrupt+0xcc>
80004e50:	f0 1f 00 12 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_rx_handler, AVR32_CANIF_RXOK_IRQ_1, CAN1_INT_RX_LEVEL);
80004e54:	30 0a       	mov	r10,0
80004e56:	e0 6b 01 27 	mov	r11,295
80004e5a:	49 6c       	lddpc	r12,80004eb0 <can_enable_interrupt+0xd0>
80004e5c:	f0 1f 00 0f 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_1, CAN1_INT_BOFF_LEVEL);
80004e60:	30 0a       	mov	r10,0
80004e62:	e0 6b 01 25 	mov	r11,293
80004e66:	49 4c       	lddpc	r12,80004eb4 <can_enable_interrupt+0xd4>
80004e68:	f0 1f 00 0c 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_1, CAN1_INT_ERR_LEVEL);
80004e6c:	30 0a       	mov	r10,0
80004e6e:	e0 6b 01 26 	mov	r11,294
80004e72:	49 2c       	lddpc	r12,80004eb8 <can_enable_interrupt+0xd8>
80004e74:	f0 1f 00 09 	mcall	80004e98 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_1, CAN1_INT_WAKE_UP_LEVEL);
80004e78:	30 0a       	mov	r10,0
80004e7a:	e0 6b 01 29 	mov	r11,297
80004e7e:	49 0c       	lddpc	r12,80004ebc <can_enable_interrupt+0xdc>
80004e80:	f0 1f 00 06 	mcall	80004e98 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004e84:	e0 69 01 c9 	mov	r9,457
80004e88:	fc 78 1c 00 	mov	r8,-189440
80004e8c:	f1 49 02 1c 	st.w	r8[540],r9
80004e90:	d8 0a       	popm	pc,r12=0
80004e92:	00 00       	add	r0,r0
80004e94:	80 00       	ld.sh	r0,r0[0x0]
80004e96:	49 94       	lddpc	r4,80004ef8 <can_init+0x38>
80004e98:	80 00       	ld.sh	r0,r0[0x0]
80004e9a:	6a 50       	ld.w	r0,r5[0x14]
80004e9c:	80 00       	ld.sh	r0,r0[0x0]
80004e9e:	49 d4       	lddpc	r4,80004f10 <can_init+0x50>
80004ea0:	80 00       	ld.sh	r0,r0[0x0]
80004ea2:	4a 14       	lddpc	r4,80004f24 <can_init+0x64>
80004ea4:	80 00       	ld.sh	r0,r0[0x0]
80004ea6:	4a 34       	lddpc	r4,80004f30 <can_init+0x70>
80004ea8:	80 00       	ld.sh	r0,r0[0x0]
80004eaa:	4a 54       	lddpc	r4,80004f3c <can_init+0x7c>
80004eac:	80 00       	ld.sh	r0,r0[0x0]
80004eae:	4a 74       	lddpc	r4,80004f48 <can_init+0x88>
80004eb0:	80 00       	ld.sh	r0,r0[0x0]
80004eb2:	4a b8       	lddpc	r8,80004f5c <can_init+0x9c>
80004eb4:	80 00       	ld.sh	r0,r0[0x0]
80004eb6:	4a fc       	lddpc	r12,80004f70 <can_init+0xb0>
80004eb8:	80 00       	ld.sh	r0,r0[0x0]
80004eba:	4b 20       	lddpc	r0,80004f80 <can_init+0xc0>
80004ebc:	80 00       	ld.sh	r0,r0[0x0]
80004ebe:	4b 44       	lddpc	r4,80004f8c <can_init+0xcc>

80004ec0 <can_init>:

U8 can_init(U8 ch,
            U32 can_msg_ram_add,
            U8 operating_mode,
            void (*can_msg_callback_channel) (U8 handle, U8 event))
{
80004ec0:	d4 21       	pushm	r4-r7,lr
80004ec2:	18 96       	mov	r6,r12
80004ec4:	14 95       	mov	r5,r10
80004ec6:	12 94       	mov	r4,r9
   if ( ch > 1)
80004ec8:	30 18       	mov	r8,1
80004eca:	f0 0c 18 00 	cp.b	r12,r8
80004ece:	e0 8b 00 91 	brhi	80004ff0 <can_init+0x130>
         return  CAN_CMD_REFUSED;

   // Initialize CAN channel
   CANIF_set_reset(ch);
80004ed2:	18 97       	mov	r7,r12
80004ed4:	f8 08 15 09 	lsl	r8,r12,0x9
80004ed8:	e2 28 e3 f0 	sub	r8,189424
80004edc:	30 19       	mov	r9,1
80004ede:	91 09       	st.w	r8[0x0],r9
   while(CANIF_channel_enable_status(ch));
80004ee0:	f8 09 15 09 	lsl	r9,r12,0x9
80004ee4:	e2 29 e3 ec 	sub	r9,189420
80004ee8:	72 08       	ld.w	r8,r9[0x0]
80004eea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004eee:	cf d1       	brne	80004ee8 <can_init+0x28>
   CANIF_clr_reset(ch);
80004ef0:	ee 08 15 09 	lsl	r8,r7,0x9
80004ef4:	e2 28 e3 f0 	sub	r8,189424
80004ef8:	30 09       	mov	r9,0
80004efa:	91 09       	st.w	r8[0x0],r9

   CANIF_set_ram_add(ch,(unsigned long) can_msg_ram_add);
80004efc:	ee 09 15 06 	lsl	r9,r7,0x6
80004f00:	2f f9       	sub	r9,-1
80004f02:	fc 78 1c 00 	mov	r8,-189440
80004f06:	f0 09 09 3b 	st.w	r8[r9<<0x3],r11
   if ((CANIF_bit_timing(ch))==0) return (0);
80004f0a:	0e 9c       	mov	r12,r7
80004f0c:	f0 1f 00 3f 	mcall	80005008 <can_init+0x148>
80004f10:	c7 20       	breq	80004ff4 <can_init+0x134>
   switch(operating_mode)
80004f12:	30 18       	mov	r8,1
80004f14:	f0 05 18 00 	cp.b	r5,r8
80004f18:	c1 50       	breq	80004f42 <can_init+0x82>
80004f1a:	c0 63       	brcs	80004f26 <can_init+0x66>
80004f1c:	30 28       	mov	r8,2
80004f1e:	f0 05 18 00 	cp.b	r5,r8
80004f22:	c2 d1       	brne	80004f7c <can_init+0xbc>
80004f24:	c1 e8       	rjmp	80004f60 <can_init+0xa0>
   {
    case CANIF_CHANNEL_MODE_NORMAL:
      CANIF_set_channel_mode(ch,0);
80004f26:	ee 08 15 09 	lsl	r8,r7,0x9
80004f2a:	e2 28 e3 f4 	sub	r8,189428
80004f2e:	70 09       	ld.w	r9,r8[0x0]
80004f30:	e4 19 fc ff 	andh	r9,0xfcff
80004f34:	91 09       	st.w	r8[0x0],r9
80004f36:	70 09       	ld.w	r9,r8[0x0]
80004f38:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004f3a:	70 09       	ld.w	r9,r8[0x0]
80004f3c:	bb c9       	cbr	r9,0x1a
80004f3e:	91 09       	st.w	r8[0x0],r9
      break;
80004f40:	c1 e8       	rjmp	80004f7c <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LISTENING:
      CANIF_set_channel_mode(ch,1);
80004f42:	ee 08 15 09 	lsl	r8,r7,0x9
80004f46:	e2 28 e3 f4 	sub	r8,189428
80004f4a:	70 09       	ld.w	r9,r8[0x0]
80004f4c:	e4 19 fc ff 	andh	r9,0xfcff
80004f50:	91 09       	st.w	r8[0x0],r9
80004f52:	70 09       	ld.w	r9,r8[0x0]
80004f54:	b9 a9       	sbr	r9,0x18
80004f56:	91 09       	st.w	r8[0x0],r9
      CANIF_set_overrun_mode(ch);
80004f58:	70 09       	ld.w	r9,r8[0x0]
80004f5a:	bb a9       	sbr	r9,0x1a
80004f5c:	91 09       	st.w	r8[0x0],r9
      break;
80004f5e:	c0 f8       	rjmp	80004f7c <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LOOPBACK:
      CANIF_set_channel_mode(ch,2);
80004f60:	ee 08 15 09 	lsl	r8,r7,0x9
80004f64:	e2 28 e3 f4 	sub	r8,189428
80004f68:	70 09       	ld.w	r9,r8[0x0]
80004f6a:	e4 19 fc ff 	andh	r9,0xfcff
80004f6e:	91 09       	st.w	r8[0x0],r9
80004f70:	70 09       	ld.w	r9,r8[0x0]
80004f72:	b9 b9       	sbr	r9,0x19
80004f74:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004f76:	70 09       	ld.w	r9,r8[0x0]
80004f78:	bb c9       	cbr	r9,0x1a
80004f7a:	91 09       	st.w	r8[0x0],r9
      break;
   }
   canif_clear_all_mob(ch,NB_MOB_CHANNEL);
80004f7c:	31 0b       	mov	r11,16
80004f7e:	0e 9c       	mov	r12,r7
80004f80:	f0 1f 00 23 	mcall	8000500c <can_init+0x14c>
   CANIF_enable(ch);
80004f84:	ee 08 15 09 	lsl	r8,r7,0x9
80004f88:	e2 28 e3 f0 	sub	r8,189424
80004f8c:	70 09       	ld.w	r9,r8[0x0]
80004f8e:	a1 b9       	sbr	r9,0x1
80004f90:	91 09       	st.w	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80004f92:	ee 78 42 40 	mov	r8,1000000
80004f96:	30 09       	mov	r9,0
80004f98:	e0 6a be 3f 	mov	r10,48703
80004f9c:	ea 1a 93 76 	orh	r10,0x9376
80004fa0:	30 1b       	mov	r11,1
80004fa2:	f0 1f 00 1c 	mcall	80005010 <can_init+0x150>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004fa6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004faa:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004fae:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004fb2:	14 38       	cp.w	r8,r10
80004fb4:	e0 88 00 08 	brls	80004fc4 <can_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004fb8:	12 38       	cp.w	r8,r9
80004fba:	fe 98 ff fa 	brls	80004fae <can_init+0xee>
80004fbe:	12 3a       	cp.w	r10,r9
80004fc0:	c1 b3       	brcs	80004ff6 <can_init+0x136>
80004fc2:	cf 6b       	rjmp	80004fae <can_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004fc4:	12 38       	cp.w	r8,r9
80004fc6:	e0 8b 00 18 	brhi	80004ff6 <can_init+0x136>
80004fca:	12 3a       	cp.w	r10,r9
80004fcc:	c1 53       	brcs	80004ff6 <can_init+0x136>
80004fce:	cf 0b       	rjmp	80004fae <can_init+0xee>
            return CAN_CMD_REFUSED;
   }
#endif

#ifdef CAN_LIB_UNDER_INTERRUPT
   switch(ch)
80004fd0:	58 06       	cp.w	r6,0
80004fd2:	c0 60       	breq	80004fde <can_init+0x11e>
80004fd4:	30 18       	mov	r8,1
80004fd6:	f0 06 18 00 	cp.b	r6,r8
80004fda:	c0 71       	brne	80004fe8 <can_init+0x128>
80004fdc:	c0 48       	rjmp	80004fe4 <can_init+0x124>
   {
    case 0:
        can_lib_params.can_msg_callback_channel0     = can_msg_callback_channel;
80004fde:	48 e8       	lddpc	r8,80005014 <can_init+0x154>
80004fe0:	91 04       	st.w	r8[0x0],r4
        break;
80004fe2:	c0 38       	rjmp	80004fe8 <can_init+0x128>
    case 1:
        can_lib_params.can_msg_callback_channel1     = can_msg_callback_channel;
80004fe4:	48 c8       	lddpc	r8,80005014 <can_init+0x154>
80004fe6:	91 14       	st.w	r8[0x4],r4
        break;
   }
    can_enable_interrupt(ch);
80004fe8:	0e 9c       	mov	r12,r7
80004fea:	f0 1f 00 0c 	mcall	80005018 <can_init+0x158>
80004fee:	d8 2a       	popm	r4-r7,pc,r12=0
#endif

   return CAN_CMD_ACCEPTED;
80004ff0:	e0 6c 00 ff 	mov	r12,255
}
80004ff4:	d8 22       	popm	r4-r7,pc
 * - 3x bits of interframe.
 */
#define DELAY_HZ         (BAUDRATE_HZ/141.0)   /*Compute Maximum delay time*/
#define DELAY            (1000000 / DELAY_HZ)  /*Compute Delay in s*/
   delay_us(DELAY);
   if(!CANIF_channel_enable_status(ch)) {
80004ff6:	ee 08 15 09 	lsl	r8,r7,0x9
80004ffa:	e2 28 e3 ec 	sub	r8,189420
80004ffe:	70 08       	ld.w	r8,r8[0x0]
80005000:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005004:	ce 61       	brne	80004fd0 <can_init+0x110>
80005006:	cf 5b       	rjmp	80004ff0 <can_init+0x130>
80005008:	80 00       	ld.sh	r0,r0[0x0]
8000500a:	48 6c       	lddpc	r12,80005020 <can_out_callback_channel1+0x4>
8000500c:	80 00       	ld.sh	r0,r0[0x0]
8000500e:	48 24       	lddpc	r4,80005014 <can_init+0x154>
80005010:	80 00       	ld.sh	r0,r0[0x0]
80005012:	79 fe       	ld.w	lr,r12[0x7c]
80005014:	00 00       	add	r0,r0
80005016:	cc 2c       	rcall	8000519a <can_out_callback_channel1+0x17e>
80005018:	80 00       	ld.sh	r0,r0[0x0]
8000501a:	4d e0       	lddpc	r0,80005190 <can_out_callback_channel1+0x174>

8000501c <can_out_callback_channel1>:
		mob_rx_bspd.can_msg);
	} 
}

/* Call Back called by can_drv, channel 1 */
void can_out_callback_channel1(U8 handle, U8 event){
8000501c:	d4 21       	pushm	r4-r7,lr
8000501e:	20 6d       	sub	sp,24
80005020:	16 94       	mov	r4,r11
	if (handle == mob_rx_speed_sens_fl.handle) {
80005022:	fe f8 03 66 	ld.w	r8,pc[870]
80005026:	11 87       	ld.ub	r7,r8[0x0]
80005028:	f8 07 18 00 	cp.b	r7,r12
8000502c:	c2 f1       	brne	8000508a <can_out_callback_channel1+0x6e>
		mob_rx_speed_sens_fl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000502e:	fe f5 03 5a 	ld.w	r5,pc[858]
80005032:	6a 16       	ld.w	r6,r5[0x4]
80005034:	0e 9b       	mov	r11,r7
80005036:	30 1c       	mov	r12,1
80005038:	f0 1f 00 d5 	mcall	8000538c <can_out_callback_channel1+0x370>
8000503c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fl.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005040:	6a 16       	ld.w	r6,r5[0x4]
80005042:	0e 9b       	mov	r11,r7
80005044:	30 1c       	mov	r12,1
80005046:	f0 1f 00 d3 	mcall	80005390 <can_out_callback_channel1+0x374>
8000504a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fl.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
8000504c:	0e 9b       	mov	r11,r7
8000504e:	30 1c       	mov	r12,1
80005050:	f0 1f 00 d1 	mcall	80005394 <can_out_callback_channel1+0x378>
80005054:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fl.status				= event;
80005058:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fl, &mob_rx_speed_sens_fl.can_msg->data.u16[0], NULL);
8000505c:	6a 1b       	ld.w	r11,r5[0x4]
8000505e:	30 29       	mov	r9,2
80005060:	30 0a       	mov	r10,0
80005062:	2f 8b       	sub	r11,-8
80005064:	fe f8 03 34 	ld.w	r8,pc[820]
80005068:	70 0c       	ld.w	r12,r8[0x0]
8000506a:	f0 1f 00 cd 	mcall	8000539c <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fl.can_msg->data.u64 = 0x0LL;
8000506e:	6a 18       	ld.w	r8,r5[0x4]
80005070:	30 0a       	mov	r10,0
80005072:	30 0b       	mov	r11,0
80005074:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005078:	6a 19       	ld.w	r9,r5[0x4]
8000507a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000507e:	0b 8b       	ld.ub	r11,r5[0x0]
80005080:	30 1c       	mov	r12,1
80005082:	f0 1f 00 c8 	mcall	800053a0 <can_out_callback_channel1+0x384>
80005086:	e0 8f 01 7f 	bral	80005384 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fl.handle,
		mob_rx_speed_sens_fl.req_type,
		mob_rx_speed_sens_fl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_fr.handle) {
8000508a:	fe f8 03 1a 	ld.w	r8,pc[794]
8000508e:	11 87       	ld.ub	r7,r8[0x0]
80005090:	f8 07 18 00 	cp.b	r7,r12
80005094:	c2 f1       	brne	800050f2 <can_out_callback_channel1+0xd6>
		mob_rx_speed_sens_fr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005096:	fe f5 03 0e 	ld.w	r5,pc[782]
8000509a:	6a 16       	ld.w	r6,r5[0x4]
8000509c:	0e 9b       	mov	r11,r7
8000509e:	30 1c       	mov	r12,1
800050a0:	f0 1f 00 bb 	mcall	8000538c <can_out_callback_channel1+0x370>
800050a4:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
800050a8:	6a 16       	ld.w	r6,r5[0x4]
800050aa:	0e 9b       	mov	r11,r7
800050ac:	30 1c       	mov	r12,1
800050ae:	f0 1f 00 b9 	mcall	80005390 <can_out_callback_channel1+0x374>
800050b2:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
800050b4:	0e 9b       	mov	r11,r7
800050b6:	30 1c       	mov	r12,1
800050b8:	f0 1f 00 b7 	mcall	80005394 <can_out_callback_channel1+0x378>
800050bc:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fr.status				= event;
800050c0:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fr, &mob_rx_speed_sens_fr.can_msg->data.u16[0], NULL);
800050c4:	6a 1b       	ld.w	r11,r5[0x4]
800050c6:	30 29       	mov	r9,2
800050c8:	30 0a       	mov	r10,0
800050ca:	2f 8b       	sub	r11,-8
800050cc:	fe f8 02 dc 	ld.w	r8,pc[732]
800050d0:	70 0c       	ld.w	r12,r8[0x0]
800050d2:	f0 1f 00 b3 	mcall	8000539c <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fr.can_msg->data.u64 = 0x0LL;
800050d6:	6a 18       	ld.w	r8,r5[0x4]
800050d8:	30 0a       	mov	r10,0
800050da:	30 0b       	mov	r11,0
800050dc:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800050e0:	6a 19       	ld.w	r9,r5[0x4]
800050e2:	eb 3a 00 09 	ld.ub	r10,r5[9]
800050e6:	0b 8b       	ld.ub	r11,r5[0x0]
800050e8:	30 1c       	mov	r12,1
800050ea:	f0 1f 00 ae 	mcall	800053a0 <can_out_callback_channel1+0x384>
800050ee:	e0 8f 01 4b 	bral	80005384 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fr.handle,
		mob_rx_speed_sens_fr.req_type,
		mob_rx_speed_sens_fr.can_msg);
	} else if (handle == mob_rx_speed_sens_rl.handle) {
800050f2:	fe f8 02 ba 	ld.w	r8,pc[698]
800050f6:	11 87       	ld.ub	r7,r8[0x0]
800050f8:	f8 07 18 00 	cp.b	r7,r12
800050fc:	c2 e1       	brne	80005158 <can_out_callback_channel1+0x13c>
		mob_rx_speed_sens_rl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800050fe:	fe f5 02 ae 	ld.w	r5,pc[686]
80005102:	6a 16       	ld.w	r6,r5[0x4]
80005104:	0e 9b       	mov	r11,r7
80005106:	30 1c       	mov	r12,1
80005108:	f0 1f 00 a1 	mcall	8000538c <can_out_callback_channel1+0x370>
8000510c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rl.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005110:	6a 16       	ld.w	r6,r5[0x4]
80005112:	0e 9b       	mov	r11,r7
80005114:	30 1c       	mov	r12,1
80005116:	f0 1f 00 9f 	mcall	80005390 <can_out_callback_channel1+0x374>
8000511a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rl.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
8000511c:	0e 9b       	mov	r11,r7
8000511e:	30 1c       	mov	r12,1
80005120:	f0 1f 00 9d 	mcall	80005394 <can_out_callback_channel1+0x378>
80005124:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rl.status				= event;
80005128:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rl, &mob_rx_speed_sens_rl.can_msg->data.u16[0], NULL);
8000512c:	6a 1b       	ld.w	r11,r5[0x4]
8000512e:	30 29       	mov	r9,2
80005130:	30 0a       	mov	r10,0
80005132:	2f 8b       	sub	r11,-8
80005134:	fe f8 02 7c 	ld.w	r8,pc[636]
80005138:	70 0c       	ld.w	r12,r8[0x0]
8000513a:	f0 1f 00 99 	mcall	8000539c <can_out_callback_channel1+0x380>
	
		/* Empty message field */
		mob_rx_speed_sens_rl.can_msg->data.u64 = 0x0LL;
8000513e:	6a 18       	ld.w	r8,r5[0x4]
80005140:	30 0a       	mov	r10,0
80005142:	30 0b       	mov	r11,0
80005144:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
80005148:	6a 19       	ld.w	r9,r5[0x4]
8000514a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000514e:	0b 8b       	ld.ub	r11,r5[0x0]
80005150:	30 1c       	mov	r12,1
80005152:	f0 1f 00 94 	mcall	800053a0 <can_out_callback_channel1+0x384>
80005156:	c1 79       	rjmp	80005384 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rl.handle,
		mob_rx_speed_sens_rl.req_type,
		mob_rx_speed_sens_rl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_rr.handle) {
80005158:	fe f8 02 5c 	ld.w	r8,pc[604]
8000515c:	11 87       	ld.ub	r7,r8[0x0]
8000515e:	f8 07 18 00 	cp.b	r7,r12
80005162:	c2 e1       	brne	800051be <can_out_callback_channel1+0x1a2>
		mob_rx_speed_sens_rr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005164:	fe f5 02 50 	ld.w	r5,pc[592]
80005168:	6a 16       	ld.w	r6,r5[0x4]
8000516a:	0e 9b       	mov	r11,r7
8000516c:	30 1c       	mov	r12,1
8000516e:	f0 1f 00 88 	mcall	8000538c <can_out_callback_channel1+0x370>
80005172:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005176:	6a 16       	ld.w	r6,r5[0x4]
80005178:	0e 9b       	mov	r11,r7
8000517a:	30 1c       	mov	r12,1
8000517c:	f0 1f 00 85 	mcall	80005390 <can_out_callback_channel1+0x374>
80005180:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005182:	0e 9b       	mov	r11,r7
80005184:	30 1c       	mov	r12,1
80005186:	f0 1f 00 84 	mcall	80005394 <can_out_callback_channel1+0x378>
8000518a:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rr.status				= event;
8000518e:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rr, &mob_rx_speed_sens_rr.can_msg->data.u16[0], NULL);
80005192:	6a 1b       	ld.w	r11,r5[0x4]
80005194:	30 29       	mov	r9,2
80005196:	30 0a       	mov	r10,0
80005198:	2f 8b       	sub	r11,-8
8000519a:	fe f8 02 1e 	ld.w	r8,pc[542]
8000519e:	70 0c       	ld.w	r12,r8[0x0]
800051a0:	f0 1f 00 7f 	mcall	8000539c <can_out_callback_channel1+0x380>
		
		/* Empty message field */
		mob_rx_speed_sens_rr.can_msg->data.u64 = 0x0LL;
800051a4:	6a 18       	ld.w	r8,r5[0x4]
800051a6:	30 0a       	mov	r10,0
800051a8:	30 0b       	mov	r11,0
800051aa:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800051ae:	6a 19       	ld.w	r9,r5[0x4]
800051b0:	eb 3a 00 09 	ld.ub	r10,r5[9]
800051b4:	0b 8b       	ld.ub	r11,r5[0x0]
800051b6:	30 1c       	mov	r12,1
800051b8:	f0 1f 00 7a 	mcall	800053a0 <can_out_callback_channel1+0x384>
800051bc:	ce 48       	rjmp	80005384 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rr.handle,
		mob_rx_speed_sens_rr.req_type,
		mob_rx_speed_sens_rr.can_msg);
	
	}	else if (handle == mob_rx_trq_sens1.handle) {
800051be:	fe f8 01 fe 	ld.w	r8,pc[510]
800051c2:	11 87       	ld.ub	r7,r8[0x0]
800051c4:	f8 07 18 00 	cp.b	r7,r12
800051c8:	c3 51       	brne	80005232 <can_out_callback_channel1+0x216>
		mob_rx_trq_sens1.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800051ca:	4f d5       	lddpc	r5,800053bc <can_out_callback_channel1+0x3a0>
800051cc:	6a 16       	ld.w	r6,r5[0x4]
800051ce:	0e 9b       	mov	r11,r7
800051d0:	30 1c       	mov	r12,1
800051d2:	f0 1f 00 6f 	mcall	8000538c <can_out_callback_channel1+0x370>
800051d6:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens1.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800051da:	6a 16       	ld.w	r6,r5[0x4]
800051dc:	0e 9b       	mov	r11,r7
800051de:	30 1c       	mov	r12,1
800051e0:	f0 1f 00 6c 	mcall	80005390 <can_out_callback_channel1+0x374>
800051e4:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens1.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800051e6:	0e 9b       	mov	r11,r7
800051e8:	30 1c       	mov	r12,1
800051ea:	f0 1f 00 6b 	mcall	80005394 <can_out_callback_channel1+0x378>
800051ee:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens1.status					= event;
800051f2:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_trq_sens1, &mob_rx_trq_sens1.can_msg->data.s16[0], NULL);
800051f6:	6a 1b       	ld.w	r11,r5[0x4]
800051f8:	30 29       	mov	r9,2
800051fa:	30 0a       	mov	r10,0
800051fc:	2f 8b       	sub	r11,-8
800051fe:	4f 18       	lddpc	r8,800053c0 <can_out_callback_channel1+0x3a4>
80005200:	70 0c       	ld.w	r12,r8[0x0]
80005202:	f0 1f 00 67 	mcall	8000539c <can_out_callback_channel1+0x380>
		xQueueOverwriteFromISR(queue_trq_sens1_err, &mob_rx_trq_sens1.can_msg->data.u8[2], NULL);
80005206:	6a 1b       	ld.w	r11,r5[0x4]
80005208:	30 29       	mov	r9,2
8000520a:	30 0a       	mov	r10,0
8000520c:	2f 6b       	sub	r11,-10
8000520e:	4e e8       	lddpc	r8,800053c4 <can_out_callback_channel1+0x3a8>
80005210:	70 0c       	ld.w	r12,r8[0x0]
80005212:	f0 1f 00 63 	mcall	8000539c <can_out_callback_channel1+0x380>
		asm("nop");
80005216:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens1.can_msg->data.u64 = 0x0LL;
80005218:	6a 18       	ld.w	r8,r5[0x4]
8000521a:	30 0a       	mov	r10,0
8000521c:	30 0b       	mov	r11,0
8000521e:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
80005222:	6a 19       	ld.w	r9,r5[0x4]
80005224:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005228:	0b 8b       	ld.ub	r11,r5[0x0]
8000522a:	30 1c       	mov	r12,1
8000522c:	f0 1f 00 5d 	mcall	800053a0 <can_out_callback_channel1+0x384>
80005230:	ca a8       	rjmp	80005384 <can_out_callback_channel1+0x368>
		mob_rx_trq_sens1.handle,
		mob_rx_trq_sens1.req_type,
		mob_rx_trq_sens1.can_msg);
	
	} else if (handle == mob_rx_bms_precharge.handle) {
80005232:	4e 68       	lddpc	r8,800053c8 <can_out_callback_channel1+0x3ac>
80005234:	11 87       	ld.ub	r7,r8[0x0]
80005236:	f8 07 18 00 	cp.b	r7,r12
8000523a:	c3 31       	brne	800052a0 <can_out_callback_channel1+0x284>
		mob_rx_bms_precharge.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000523c:	4e 35       	lddpc	r5,800053c8 <can_out_callback_channel1+0x3ac>
8000523e:	6a 16       	ld.w	r6,r5[0x4]
80005240:	0e 9b       	mov	r11,r7
80005242:	30 1c       	mov	r12,1
80005244:	f0 1f 00 52 	mcall	8000538c <can_out_callback_channel1+0x370>
80005248:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_precharge.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
8000524c:	6a 16       	ld.w	r6,r5[0x4]
8000524e:	0e 9b       	mov	r11,r7
80005250:	30 1c       	mov	r12,1
80005252:	f0 1f 00 50 	mcall	80005390 <can_out_callback_channel1+0x374>
80005256:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_precharge.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005258:	0e 9b       	mov	r11,r7
8000525a:	30 1c       	mov	r12,1
8000525c:	f0 1f 00 4e 	mcall	80005394 <can_out_callback_channel1+0x378>
80005260:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_precharge.status				= event;
80005264:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_precharge.can_msg->data.u64;
80005268:	6a 18       	ld.w	r8,r5[0x4]
8000526a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000526e:	fa eb 00 0c 	st.d	sp[12],r10
		bms_can_msg.id = mob_rx_bms_precharge.can_msg->id;
80005272:	70 08       	ld.w	r8,r8[0x0]
80005274:	50 58       	stdsp	sp[0x14],r8
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
80005276:	30 09       	mov	r9,0
80005278:	12 9a       	mov	r10,r9
8000527a:	fa cb ff f4 	sub	r11,sp,-12
8000527e:	4d 48       	lddpc	r8,800053cc <can_out_callback_channel1+0x3b0>
80005280:	70 0c       	ld.w	r12,r8[0x0]
80005282:	f0 1f 00 47 	mcall	8000539c <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_precharge.can_msg->data.u64 = 0x0LL;
80005286:	6a 18       	ld.w	r8,r5[0x4]
80005288:	30 0a       	mov	r10,0
8000528a:	30 0b       	mov	r11,0
8000528c:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005290:	6a 19       	ld.w	r9,r5[0x4]
80005292:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005296:	0b 8b       	ld.ub	r11,r5[0x0]
80005298:	30 1c       	mov	r12,1
8000529a:	f0 1f 00 42 	mcall	800053a0 <can_out_callback_channel1+0x384>
8000529e:	c7 38       	rjmp	80005384 <can_out_callback_channel1+0x368>
		mob_rx_bms_precharge.handle,
		mob_rx_bms_precharge.req_type,
		mob_rx_bms_precharge.can_msg);
		
	} else if (handle == mob_rx_bms_battvolt.handle) {
800052a0:	4c c8       	lddpc	r8,800053d0 <can_out_callback_channel1+0x3b4>
800052a2:	11 87       	ld.ub	r7,r8[0x0]
800052a4:	f8 07 18 00 	cp.b	r7,r12
800052a8:	c3 21       	brne	8000530c <can_out_callback_channel1+0x2f0>
		mob_rx_bms_battvolt.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800052aa:	4c a5       	lddpc	r5,800053d0 <can_out_callback_channel1+0x3b4>
800052ac:	6a 16       	ld.w	r6,r5[0x4]
800052ae:	0e 9b       	mov	r11,r7
800052b0:	30 1c       	mov	r12,1
800052b2:	f0 1f 00 37 	mcall	8000538c <can_out_callback_channel1+0x370>
800052b6:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_battvolt.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800052ba:	6a 16       	ld.w	r6,r5[0x4]
800052bc:	0e 9b       	mov	r11,r7
800052be:	30 1c       	mov	r12,1
800052c0:	f0 1f 00 34 	mcall	80005390 <can_out_callback_channel1+0x374>
800052c4:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_battvolt.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800052c6:	0e 9b       	mov	r11,r7
800052c8:	30 1c       	mov	r12,1
800052ca:	f0 1f 00 33 	mcall	80005394 <can_out_callback_channel1+0x378>
800052ce:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_battvolt.status				= event;
800052d2:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_battvolt.can_msg->data.u64;
800052d6:	6a 18       	ld.w	r8,r5[0x4]
800052d8:	f0 ea 00 08 	ld.d	r10,r8[8]
800052dc:	fa eb 00 00 	st.d	sp[0],r10
		bms_can_msg.id = mob_rx_bms_battvolt.can_msg->id;
800052e0:	70 08       	ld.w	r8,r8[0x0]
800052e2:	50 28       	stdsp	sp[0x8],r8
		
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
800052e4:	30 09       	mov	r9,0
800052e6:	12 9a       	mov	r10,r9
800052e8:	1a 9b       	mov	r11,sp
800052ea:	4b 98       	lddpc	r8,800053cc <can_out_callback_channel1+0x3b0>
800052ec:	70 0c       	ld.w	r12,r8[0x0]
800052ee:	f0 1f 00 2c 	mcall	8000539c <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_battvolt.can_msg->data.u64 = 0x0LL;
800052f2:	6a 18       	ld.w	r8,r5[0x4]
800052f4:	30 0a       	mov	r10,0
800052f6:	30 0b       	mov	r11,0
800052f8:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800052fc:	6a 19       	ld.w	r9,r5[0x4]
800052fe:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005302:	0b 8b       	ld.ub	r11,r5[0x0]
80005304:	30 1c       	mov	r12,1
80005306:	f0 1f 00 27 	mcall	800053a0 <can_out_callback_channel1+0x384>
8000530a:	c3 d8       	rjmp	80005384 <can_out_callback_channel1+0x368>
		mob_rx_bms_battvolt.handle,
		mob_rx_bms_battvolt.req_type,
		mob_rx_bms_battvolt.can_msg);	
	} else if (handle == mob_brk.handle) {
8000530c:	4b 28       	lddpc	r8,800053d4 <can_out_callback_channel1+0x3b8>
8000530e:	11 87       	ld.ub	r7,r8[0x0]
80005310:	f8 07 18 00 	cp.b	r7,r12
80005314:	c3 81       	brne	80005384 <can_out_callback_channel1+0x368>
		mob_brk.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005316:	4b 05       	lddpc	r5,800053d4 <can_out_callback_channel1+0x3b8>
80005318:	6a 16       	ld.w	r6,r5[0x4]
8000531a:	0e 9b       	mov	r11,r7
8000531c:	30 1c       	mov	r12,1
8000531e:	f0 1f 00 1c 	mcall	8000538c <can_out_callback_channel1+0x370>
80005322:	ec eb 00 08 	st.d	r6[8],r10
		mob_brk.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005326:	6a 16       	ld.w	r6,r5[0x4]
80005328:	0e 9b       	mov	r11,r7
8000532a:	30 1c       	mov	r12,1
8000532c:	f0 1f 00 19 	mcall	80005390 <can_out_callback_channel1+0x374>
80005330:	8d 0c       	st.w	r6[0x0],r12
		mob_brk.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005332:	0e 9b       	mov	r11,r7
80005334:	30 1c       	mov	r12,1
80005336:	f0 1f 00 18 	mcall	80005394 <can_out_callback_channel1+0x378>
8000533a:	eb 6c 00 08 	st.b	r5[8],r12
		mob_brk.status				= event;
8000533e:	eb 64 00 0a 	st.b	r5[10],r4
		
		if (mob_brk.can_msg->id == (CANR_FCN_DATA_ID | CANR_GRP_SENS_BRK_ID | CANR_MODULE_ID0_ID)) {
80005342:	6a 1b       	ld.w	r11,r5[0x4]
80005344:	76 08       	ld.w	r8,r11[0x0]
80005346:	e0 48 06 18 	cp.w	r8,1560
8000534a:	c0 91       	brne	8000535c <can_out_callback_channel1+0x340>
			xQueueSendToBackFromISR( queue_brake_front, &mob_brk.can_msg->data.u16[0], NULL );
8000534c:	30 09       	mov	r9,0
8000534e:	12 9a       	mov	r10,r9
80005350:	2f 8b       	sub	r11,-8
80005352:	4a 28       	lddpc	r8,800053d8 <can_out_callback_channel1+0x3bc>
80005354:	70 0c       	ld.w	r12,r8[0x0]
80005356:	f0 1f 00 12 	mcall	8000539c <can_out_callback_channel1+0x380>
8000535a:	c0 88       	rjmp	8000536a <can_out_callback_channel1+0x34e>
		} else {
			xQueueSendToBackFromISR( queue_brake_rear, &mob_brk.can_msg->data.u16[0], NULL );
8000535c:	30 09       	mov	r9,0
8000535e:	12 9a       	mov	r10,r9
80005360:	2f 8b       	sub	r11,-8
80005362:	49 f8       	lddpc	r8,800053dc <can_out_callback_channel1+0x3c0>
80005364:	70 0c       	ld.w	r12,r8[0x0]
80005366:	f0 1f 00 0e 	mcall	8000539c <can_out_callback_channel1+0x380>
		}
		/* Empty message field */
		mob_brk.can_msg->data.u64 = 0x0LL;
8000536a:	49 b8       	lddpc	r8,800053d4 <can_out_callback_channel1+0x3b8>
8000536c:	70 19       	ld.w	r9,r8[0x4]
8000536e:	30 0a       	mov	r10,0
80005370:	30 0b       	mov	r11,0
80005372:	f2 eb 00 08 	st.d	r9[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005376:	70 19       	ld.w	r9,r8[0x4]
80005378:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000537c:	11 8b       	ld.ub	r11,r8[0x0]
8000537e:	30 1c       	mov	r12,1
80005380:	f0 1f 00 08 	mcall	800053a0 <can_out_callback_channel1+0x384>
		mob_brk.handle,
		mob_brk.req_type,
		mob_brk.can_msg);
	}
}
80005384:	2f ad       	sub	sp,-24
80005386:	d8 22       	popm	r4-r7,pc
80005388:	00 00       	add	r0,r0
8000538a:	00 20       	rsub	r0,r0
8000538c:	80 00       	ld.sh	r0,r0[0x0]
8000538e:	4d 98       	lddpc	r8,800054f0 <can_out_callback_channel0+0x110>
80005390:	80 00       	ld.sh	r0,r0[0x0]
80005392:	4d c8       	lddpc	r8,80005500 <can_out_callback_channel0+0x120>
80005394:	80 00       	ld.sh	r0,r0[0x0]
80005396:	4d b0       	lddpc	r0,80005500 <can_out_callback_channel0+0x120>
80005398:	00 00       	add	r0,r0
8000539a:	cf 78       	rjmp	80005588 <can_out_callback_channel0+0x1a8>
8000539c:	80 00       	ld.sh	r0,r0[0x0]
8000539e:	2c ac       	sub	r12,-54
800053a0:	80 00       	ld.sh	r0,r0[0x0]
800053a2:	4c 8e       	lddpc	lr,800054c0 <can_out_callback_channel0+0xe0>
800053a4:	00 00       	add	r0,r0
800053a6:	01 a0       	ld.ub	r0,r0[0x2]
800053a8:	00 00       	add	r0,r0
800053aa:	cf 70       	breq	80005398 <can_out_callback_channel1+0x37c>
800053ac:	00 00       	add	r0,r0
800053ae:	00 14       	sub	r4,r0
800053b0:	00 00       	add	r0,r0
800053b2:	cf 84       	brge	800053a2 <can_out_callback_channel1+0x386>
800053b4:	00 00       	add	r0,r0
800053b6:	00 38       	cp.w	r8,r0
800053b8:	00 00       	add	r0,r0
800053ba:	cf 6c       	rcall	800055a6 <can_out_callback_channel0+0x1c6>
800053bc:	00 00       	add	r0,r0
800053be:	01 b8       	ld.ub	r8,r0[0x3]
800053c0:	00 00       	add	r0,r0
800053c2:	cf 88       	rjmp	800055b2 <can_out_callback_channel0+0x1d2>
800053c4:	00 00       	add	r0,r0
800053c6:	cf 74       	brge	800053b4 <can_out_callback_channel1+0x398>
800053c8:	00 00       	add	r0,r0
800053ca:	00 ac       	st.w	r0++,r12
800053cc:	00 00       	add	r0,r0
800053ce:	cf 54       	brge	800053b8 <can_out_callback_channel1+0x39c>
800053d0:	00 00       	add	r0,r0
800053d2:	01 34       	ld.ub	r4,r0++
800053d4:	00 00       	add	r0,r0
800053d6:	01 58       	ld.sh	r8,--r0
800053d8:	00 00       	add	r0,r0
800053da:	cf 90       	breq	800053cc <can_out_callback_channel1+0x3b0>
800053dc:	00 00       	add	r0,r0
800053de:	cf 68       	rjmp	800055ca <can_out_callback_channel0+0x1ea>

800053e0 <can_out_callback_channel0>:
		, mob_rx_bspd.can_msg
	);
	asm("nop");
}

void can_out_callback_channel0(U8 handle, U8 event){
800053e0:	d4 21       	pushm	r4-r7,lr
800053e2:	20 6d       	sub	sp,24
800053e4:	16 94       	mov	r4,r11
	if (handle == mob_rx_dash_pri.handle) {
800053e6:	4e d8       	lddpc	r8,80005598 <can_out_callback_channel0+0x1b8>
800053e8:	11 87       	ld.ub	r7,r8[0x0]
800053ea:	f8 07 18 00 	cp.b	r7,r12
800053ee:	c3 41       	brne	80005456 <can_out_callback_channel0+0x76>
		mob_rx_dash_pri.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800053f0:	4e a5       	lddpc	r5,80005598 <can_out_callback_channel0+0x1b8>
800053f2:	6a 16       	ld.w	r6,r5[0x4]
800053f4:	0e 9b       	mov	r11,r7
800053f6:	30 0c       	mov	r12,0
800053f8:	f0 1f 00 69 	mcall	8000559c <can_out_callback_channel0+0x1bc>
800053fc:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_pri.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005400:	6a 16       	ld.w	r6,r5[0x4]
80005402:	0e 9b       	mov	r11,r7
80005404:	30 0c       	mov	r12,0
80005406:	f0 1f 00 67 	mcall	800055a0 <can_out_callback_channel0+0x1c0>
8000540a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_pri.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
8000540c:	0e 9b       	mov	r11,r7
8000540e:	30 0c       	mov	r12,0
80005410:	f0 1f 00 65 	mcall	800055a4 <can_out_callback_channel0+0x1c4>
80005414:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_pri.status				= event;
80005418:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_pri.can_msg->data.u64;
8000541c:	6a 18       	ld.w	r8,r5[0x4]
8000541e:	f0 ea 00 08 	ld.d	r10,r8[8]
80005422:	fa eb 00 0c 	st.d	sp[12],r10
		dash_can_msg.id = mob_rx_dash_pri.can_msg->id;
80005426:	70 08       	ld.w	r8,r8[0x0]
80005428:	fb 58 00 14 	st.h	sp[20],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
8000542c:	30 09       	mov	r9,0
8000542e:	12 9a       	mov	r10,r9
80005430:	fa cb ff f4 	sub	r11,sp,-12
80005434:	4d d8       	lddpc	r8,800055a8 <can_out_callback_channel0+0x1c8>
80005436:	70 0c       	ld.w	r12,r8[0x0]
80005438:	f0 1f 00 5d 	mcall	800055ac <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_pri.can_msg->data.u64 = 0x0LL;
8000543c:	6a 18       	ld.w	r8,r5[0x4]
8000543e:	30 0a       	mov	r10,0
80005440:	30 0b       	mov	r11,0
80005442:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005446:	6a 19       	ld.w	r9,r5[0x4]
80005448:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000544c:	0b 8b       	ld.ub	r11,r5[0x0]
8000544e:	30 0c       	mov	r12,0
80005450:	f0 1f 00 58 	mcall	800055b0 <can_out_callback_channel0+0x1d0>
80005454:	c9 f8       	rjmp	80005592 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_pri.handle,
		mob_rx_dash_pri.req_type,
		mob_rx_dash_pri.can_msg);
		
	} else if (handle == mob_rx_dash_data.handle) {
80005456:	4d 88       	lddpc	r8,800055b4 <can_out_callback_channel0+0x1d4>
80005458:	11 87       	ld.ub	r7,r8[0x0]
8000545a:	f8 07 18 00 	cp.b	r7,r12
8000545e:	c3 21       	brne	800054c2 <can_out_callback_channel0+0xe2>
		mob_rx_dash_data.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005460:	4d 55       	lddpc	r5,800055b4 <can_out_callback_channel0+0x1d4>
80005462:	6a 16       	ld.w	r6,r5[0x4]
80005464:	0e 9b       	mov	r11,r7
80005466:	30 0c       	mov	r12,0
80005468:	f0 1f 00 4d 	mcall	8000559c <can_out_callback_channel0+0x1bc>
8000546c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_data.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005470:	6a 16       	ld.w	r6,r5[0x4]
80005472:	0e 9b       	mov	r11,r7
80005474:	30 0c       	mov	r12,0
80005476:	f0 1f 00 4b 	mcall	800055a0 <can_out_callback_channel0+0x1c0>
8000547a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_data.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
8000547c:	0e 9b       	mov	r11,r7
8000547e:	30 0c       	mov	r12,0
80005480:	f0 1f 00 49 	mcall	800055a4 <can_out_callback_channel0+0x1c4>
80005484:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_data.status				= event;
80005488:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_data.can_msg->data.u64;
8000548c:	6a 18       	ld.w	r8,r5[0x4]
8000548e:	f0 ea 00 08 	ld.d	r10,r8[8]
80005492:	fa eb 00 00 	st.d	sp[0],r10
		dash_can_msg.id = mob_rx_dash_data.can_msg->id;
80005496:	70 08       	ld.w	r8,r8[0x0]
80005498:	ba 48       	st.h	sp[0x8],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
8000549a:	30 09       	mov	r9,0
8000549c:	12 9a       	mov	r10,r9
8000549e:	1a 9b       	mov	r11,sp
800054a0:	4c 28       	lddpc	r8,800055a8 <can_out_callback_channel0+0x1c8>
800054a2:	70 0c       	ld.w	r12,r8[0x0]
800054a4:	f0 1f 00 42 	mcall	800055ac <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_data.can_msg->data.u64 = 0x0LL;
800054a8:	6a 18       	ld.w	r8,r5[0x4]
800054aa:	30 0a       	mov	r10,0
800054ac:	30 0b       	mov	r11,0
800054ae:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
800054b2:	6a 19       	ld.w	r9,r5[0x4]
800054b4:	eb 3a 00 09 	ld.ub	r10,r5[9]
800054b8:	0b 8b       	ld.ub	r11,r5[0x0]
800054ba:	30 0c       	mov	r12,0
800054bc:	f0 1f 00 3d 	mcall	800055b0 <can_out_callback_channel0+0x1d0>
800054c0:	c6 98       	rjmp	80005592 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_data.handle,
		mob_rx_dash_data.req_type,
		mob_rx_dash_data.can_msg);
		
	} else if (handle == mob_rx_trq_sens0.handle) {
800054c2:	4b e8       	lddpc	r8,800055b8 <can_out_callback_channel0+0x1d8>
800054c4:	11 87       	ld.ub	r7,r8[0x0]
800054c6:	f8 07 18 00 	cp.b	r7,r12
800054ca:	c3 51       	brne	80005534 <can_out_callback_channel0+0x154>
		mob_rx_trq_sens0.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800054cc:	4b b5       	lddpc	r5,800055b8 <can_out_callback_channel0+0x1d8>
800054ce:	6a 16       	ld.w	r6,r5[0x4]
800054d0:	0e 9b       	mov	r11,r7
800054d2:	30 0c       	mov	r12,0
800054d4:	f0 1f 00 32 	mcall	8000559c <can_out_callback_channel0+0x1bc>
800054d8:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens0.can_msg->id		= can_get_mob_id(CAN_BUS_0, handle);
800054dc:	6a 16       	ld.w	r6,r5[0x4]
800054de:	0e 9b       	mov	r11,r7
800054e0:	30 0c       	mov	r12,0
800054e2:	f0 1f 00 30 	mcall	800055a0 <can_out_callback_channel0+0x1c0>
800054e6:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens0.dlc				= can_get_mob_dlc(CAN_BUS_0, handle);
800054e8:	0e 9b       	mov	r11,r7
800054ea:	30 0c       	mov	r12,0
800054ec:	f0 1f 00 2e 	mcall	800055a4 <can_out_callback_channel0+0x1c4>
800054f0:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens0.status				= event;
800054f4:	eb 64 00 0a 	st.b	r5[10],r4
	
		xQueueOverwriteFromISR(queue_trq_sens0, &mob_rx_trq_sens0.can_msg->data.s16[0], NULL);
800054f8:	6a 1b       	ld.w	r11,r5[0x4]
800054fa:	30 29       	mov	r9,2
800054fc:	30 0a       	mov	r10,0
800054fe:	2f 8b       	sub	r11,-8
80005500:	4a f8       	lddpc	r8,800055bc <can_out_callback_channel0+0x1dc>
80005502:	70 0c       	ld.w	r12,r8[0x0]
80005504:	f0 1f 00 2a 	mcall	800055ac <can_out_callback_channel0+0x1cc>
		xQueueOverwriteFromISR(queue_trq_sens0_err, &mob_rx_trq_sens0.can_msg->data.u8[2], NULL);
80005508:	6a 1b       	ld.w	r11,r5[0x4]
8000550a:	30 29       	mov	r9,2
8000550c:	30 0a       	mov	r10,0
8000550e:	2f 6b       	sub	r11,-10
80005510:	4a c8       	lddpc	r8,800055c0 <can_out_callback_channel0+0x1e0>
80005512:	70 0c       	ld.w	r12,r8[0x0]
80005514:	f0 1f 00 26 	mcall	800055ac <can_out_callback_channel0+0x1cc>
		asm("nop");
80005518:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens0.can_msg->data.u64 = 0x0LL;
8000551a:	6a 18       	ld.w	r8,r5[0x4]
8000551c:	30 0a       	mov	r10,0
8000551e:	30 0b       	mov	r11,0
80005520:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
80005524:	6a 19       	ld.w	r9,r5[0x4]
80005526:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000552a:	0b 8b       	ld.ub	r11,r5[0x0]
8000552c:	30 0c       	mov	r12,0
8000552e:	f0 1f 00 21 	mcall	800055b0 <can_out_callback_channel0+0x1d0>
80005532:	c3 08       	rjmp	80005592 <can_out_callback_channel0+0x1b2>
		mob_rx_trq_sens0.handle,
		mob_rx_trq_sens0.req_type,
		mob_rx_trq_sens0.can_msg);
		
	}	else if (handle == mob_rx_bspd.handle) {
80005534:	4a 48       	lddpc	r8,800055c4 <can_out_callback_channel0+0x1e4>
80005536:	11 87       	ld.ub	r7,r8[0x0]
80005538:	f8 07 18 00 	cp.b	r7,r12
8000553c:	c2 b1       	brne	80005592 <can_out_callback_channel0+0x1b2>
		mob_rx_bspd.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
8000553e:	4a 25       	lddpc	r5,800055c4 <can_out_callback_channel0+0x1e4>
80005540:	6a 16       	ld.w	r6,r5[0x4]
80005542:	0e 9b       	mov	r11,r7
80005544:	30 0c       	mov	r12,0
80005546:	f0 1f 00 16 	mcall	8000559c <can_out_callback_channel0+0x1bc>
8000554a:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bspd.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000554e:	6a 16       	ld.w	r6,r5[0x4]
80005550:	0e 9b       	mov	r11,r7
80005552:	30 0c       	mov	r12,0
80005554:	f0 1f 00 13 	mcall	800055a0 <can_out_callback_channel0+0x1c0>
80005558:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bspd.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
8000555a:	0e 9b       	mov	r11,r7
8000555c:	30 0c       	mov	r12,0
8000555e:	f0 1f 00 12 	mcall	800055a4 <can_out_callback_channel0+0x1c4>
80005562:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bspd.status				= event;
80005566:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR( queue_bspd, &mob_rx_bspd.can_msg->data.u8[0], NULL );
8000556a:	6a 1b       	ld.w	r11,r5[0x4]
8000556c:	30 29       	mov	r9,2
8000556e:	30 0a       	mov	r10,0
80005570:	2f 8b       	sub	r11,-8
80005572:	49 68       	lddpc	r8,800055c8 <can_out_callback_channel0+0x1e8>
80005574:	70 0c       	ld.w	r12,r8[0x0]
80005576:	f0 1f 00 0e 	mcall	800055ac <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_bspd.can_msg->data.u64 = 0x0LL;
8000557a:	6a 18       	ld.w	r8,r5[0x4]
8000557c:	30 0a       	mov	r10,0
8000557e:	30 0b       	mov	r11,0
80005580:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005584:	6a 19       	ld.w	r9,r5[0x4]
80005586:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000558a:	0b 8b       	ld.ub	r11,r5[0x0]
8000558c:	30 0c       	mov	r12,0
8000558e:	f0 1f 00 09 	mcall	800055b0 <can_out_callback_channel0+0x1d0>
		mob_rx_bspd.handle,
		mob_rx_bspd.req_type,
		mob_rx_bspd.can_msg);
	} 
}
80005592:	2f ad       	sub	sp,-24
80005594:	d8 22       	popm	r4-r7,pc
80005596:	00 00       	add	r0,r0
80005598:	00 00       	add	r0,r0
8000559a:	01 4c       	ld.w	r12,--r0
8000559c:	80 00       	ld.sh	r0,r0[0x0]
8000559e:	4d 98       	lddpc	r8,80005700 <ecu_can_init+0x134>
800055a0:	80 00       	ld.sh	r0,r0[0x0]
800055a2:	4d c8       	lddpc	r8,80005710 <ecu_can_init+0x144>
800055a4:	80 00       	ld.sh	r0,r0[0x0]
800055a6:	4d b0       	lddpc	r0,80005710 <ecu_can_init+0x144>
800055a8:	00 00       	add	r0,r0
800055aa:	cf 7c       	rcall	80005798 <vListInitialise+0x10>
800055ac:	80 00       	ld.sh	r0,r0[0x0]
800055ae:	2c ac       	sub	r12,-54
800055b0:	80 00       	ld.sh	r0,r0[0x0]
800055b2:	4c 8e       	lddpc	lr,800056d0 <ecu_can_init+0x104>
800055b4:	00 00       	add	r0,r0
800055b6:	01 84       	ld.ub	r4,r0[0x0]
800055b8:	00 00       	add	r0,r0
800055ba:	01 ac       	ld.ub	r12,r0[0x2]
800055bc:	00 00       	add	r0,r0
800055be:	cf 60       	breq	800055aa <can_out_callback_channel0+0x1ca>
800055c0:	00 00       	add	r0,r0
800055c2:	cf 8c       	rcall	800057b2 <vListInsertEnd+0x10>
800055c4:	00 00       	add	r0,r0
800055c6:	00 2c       	rsub	r12,r0
800055c8:	00 00       	add	r0,r0
800055ca:	cf 80       	breq	800055ba <can_out_callback_channel0+0x1da>

800055cc <ecu_can_init>:
/* Allocate CAN mobs */
volatile can_msg_t mob_ram_ch0[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));
volatile can_msg_t mob_ram_ch1[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));


void ecu_can_init(void) {
800055cc:	d4 31       	pushm	r0-r7,lr
	/* Setup the generic clock for CAN output */
	scif_gc_setup(
800055ce:	30 09       	mov	r9,0
800055d0:	12 9a       	mov	r10,r9
800055d2:	30 3b       	mov	r11,3
800055d4:	30 1c       	mov	r12,1
800055d6:	f0 1f 00 53 	mcall	80005720 <ecu_can_init+0x154>
		SCIF_GCCTRL_OSC0,
		AVR32_SCIF_GC_NO_DIV_CLOCK,
		0
	);
	/* Now enable the generic clock input for the CAN module */
	scif_gc_enable(AVR32_SCIF_GCLK_CANIF);
800055da:	30 1c       	mov	r12,1
800055dc:	f0 1f 00 52 	mcall	80005724 <ecu_can_init+0x158>
		{CAN1_RX_PIN, CAN1_RX_FUNCTION},
		{CAN1_TX_PIN, CAN1_TX_FUNCTION}
	};
	
	/* Assign GPIO to CAN. */
	gpio_enable_module(CAN_GPIO_MAP, sizeof(CAN_GPIO_MAP) / sizeof(CAN_GPIO_MAP[0]));
800055e0:	30 4b       	mov	r11,4
800055e2:	4d 2c       	lddpc	r12,80005728 <ecu_can_init+0x15c>
800055e4:	f0 1f 00 52 	mcall	8000572c <ecu_can_init+0x160>
	

	/* Initialize interrupt vectors. */
	INTC_init_interrupts();
800055e8:	f0 1f 00 52 	mcall	80005730 <ecu_can_init+0x164>
	
	/* Allocate channel message box */
	mob_rx_speed_sens_fl.handle	= 0;
800055ec:	4d 27       	lddpc	r7,80005734 <ecu_can_init+0x168>
800055ee:	30 08       	mov	r8,0
800055f0:	ae 88       	st.b	r7[0x0],r8
	mob_rx_speed_sens_fr.handle	= 1;
800055f2:	4d 25       	lddpc	r5,80005738 <ecu_can_init+0x16c>
800055f4:	30 18       	mov	r8,1
800055f6:	aa 88       	st.b	r5[0x0],r8
	mob_rx_speed_sens_rl.handle	= 2;
800055f8:	4d 14       	lddpc	r4,8000573c <ecu_can_init+0x170>
800055fa:	30 28       	mov	r8,2
800055fc:	a8 88       	st.b	r4[0x0],r8
	mob_rx_speed_sens_rr.handle	= 3;
800055fe:	4d 13       	lddpc	r3,80005740 <ecu_can_init+0x174>
80005600:	30 38       	mov	r8,3
80005602:	a6 88       	st.b	r3[0x0],r8
	mob_rx_dash_pri.handle		= 4;
80005604:	4d 02       	lddpc	r2,80005744 <ecu_can_init+0x178>
80005606:	30 48       	mov	r8,4
80005608:	a4 88       	st.b	r2[0x0],r8
	mob_tx_dash.handle			= 5;
8000560a:	30 59       	mov	r9,5
8000560c:	4c f8       	lddpc	r8,80005748 <ecu_can_init+0x17c>
8000560e:	b0 89       	st.b	r8[0x0],r9
	mob_rx_trq_sens0.handle		= 6;
80005610:	4c f0       	lddpc	r0,8000574c <ecu_can_init+0x180>
80005612:	30 68       	mov	r8,6
80005614:	a0 88       	st.b	r0[0x0],r8
	mob_rx_trq_sens1.handle     = 7;
80005616:	30 78       	mov	r8,7
80005618:	4c e9       	lddpc	r9,80005750 <ecu_can_init+0x184>
8000561a:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_slow_data.handle	= 8;
8000561c:	30 89       	mov	r9,8
8000561e:	4c e8       	lddpc	r8,80005754 <ecu_can_init+0x188>
80005620:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_precharge.handle	= 9;
80005622:	30 98       	mov	r8,9
80005624:	4c d9       	lddpc	r9,80005758 <ecu_can_init+0x18c>
80005626:	b2 88       	st.b	r9[0x0],r8
	mob_brk.handle				= 10;
80005628:	30 a8       	mov	r8,10
8000562a:	4c d9       	lddpc	r9,8000575c <ecu_can_init+0x190>
8000562c:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_fast_data.handle	= 11;
8000562e:	30 b9       	mov	r9,11
80005630:	4c c8       	lddpc	r8,80005760 <ecu_can_init+0x194>
80005632:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_battvolt.handle  = 12;
80005634:	30 c8       	mov	r8,12
80005636:	4c c9       	lddpc	r9,80005764 <ecu_can_init+0x198>
80005638:	b2 88       	st.b	r9[0x0],r8
	mob_rx_bspd.handle			= 13;
8000563a:	30 d8       	mov	r8,13
8000563c:	4c b9       	lddpc	r9,80005768 <ecu_can_init+0x19c>
8000563e:	b2 88       	st.b	r9[0x0],r8
	mob_rx_dash_data.handle		= 14;
80005640:	4c b1       	lddpc	r1,8000576c <ecu_can_init+0x1a0>
80005642:	30 e8       	mov	r8,14
80005644:	a2 88       	st.b	r1[0x0],r8
	mob_slip_current.handle     = 15;
80005646:	30 f9       	mov	r9,15
80005648:	4c a8       	lddpc	r8,80005770 <ecu_can_init+0x1a4>
8000564a:	b0 89       	st.b	r8[0x0],r9


	/* Initialize CAN channels */
	can_init(CAN_BUS_0, ((uint32_t)&mob_ram_ch0[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel0);
8000564c:	4c a6       	lddpc	r6,80005774 <ecu_can_init+0x1a8>
8000564e:	4c b9       	lddpc	r9,80005778 <ecu_can_init+0x1ac>
80005650:	30 0a       	mov	r10,0
80005652:	0c 9b       	mov	r11,r6
80005654:	14 9c       	mov	r12,r10
80005656:	f0 1f 00 4a 	mcall	8000577c <ecu_can_init+0x1b0>
	can_init(CAN_BUS_1, ((uint32_t)&mob_ram_ch1[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel1);
8000565a:	4c a9       	lddpc	r9,80005780 <ecu_can_init+0x1b4>
8000565c:	30 0a       	mov	r10,0
8000565e:	ec cb ff 00 	sub	r11,r6,-256
80005662:	30 1c       	mov	r12,1
80005664:	f0 1f 00 46 	mcall	8000577c <ecu_can_init+0x1b0>
	
	
	/* Prepare for message reception */	
	can_rx(
80005668:	6e 19       	ld.w	r9,r7[0x4]
8000566a:	ef 3a 00 09 	ld.ub	r10,r7[9]
8000566e:	0f 8b       	ld.ub	r11,r7[0x0]
80005670:	30 1c       	mov	r12,1
80005672:	f0 1f 00 45 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fl.handle
		, mob_rx_speed_sens_fl.req_type
		, mob_rx_speed_sens_fl.can_msg
	);
	
	can_rx(
80005676:	6a 19       	ld.w	r9,r5[0x4]
80005678:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000567c:	0b 8b       	ld.ub	r11,r5[0x0]
8000567e:	30 1c       	mov	r12,1
80005680:	f0 1f 00 41 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fr.req_type
		, mob_rx_speed_sens_fr.can_msg
	);
	
	
	can_rx(
80005684:	68 19       	ld.w	r9,r4[0x4]
80005686:	e9 3a 00 09 	ld.ub	r10,r4[9]
8000568a:	09 8b       	ld.ub	r11,r4[0x0]
8000568c:	30 1c       	mov	r12,1
8000568e:	f0 1f 00 3e 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rl.handle
		, mob_rx_speed_sens_rl.req_type
		, mob_rx_speed_sens_rl.can_msg
	);
	
	can_rx(
80005692:	66 19       	ld.w	r9,r3[0x4]
80005694:	e7 3a 00 09 	ld.ub	r10,r3[9]
80005698:	07 8b       	ld.ub	r11,r3[0x0]
8000569a:	30 1c       	mov	r12,1
8000569c:	f0 1f 00 3a 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rr.handle
		, mob_rx_speed_sens_rr.req_type
		, mob_rx_speed_sens_rr.can_msg
	);
	
	can_rx(
800056a0:	64 19       	ld.w	r9,r2[0x4]
800056a2:	e5 3a 00 09 	ld.ub	r10,r2[9]
800056a6:	05 8b       	ld.ub	r11,r2[0x0]
800056a8:	30 0c       	mov	r12,0
800056aa:	f0 1f 00 37 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_dash_pri.handle
		, mob_rx_dash_pri.req_type
		, mob_rx_dash_pri.can_msg
	);
	
	can_rx(
800056ae:	62 19       	ld.w	r9,r1[0x4]
800056b0:	e3 3a 00 09 	ld.ub	r10,r1[9]
800056b4:	03 8b       	ld.ub	r11,r1[0x0]
800056b6:	30 0c       	mov	r12,0
800056b8:	f0 1f 00 33 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_dash_data.handle
		, mob_rx_dash_data.req_type
		, mob_rx_dash_data.can_msg
	);
	
	can_rx(
800056bc:	60 19       	ld.w	r9,r0[0x4]
800056be:	e1 3a 00 09 	ld.ub	r10,r0[9]
800056c2:	01 8b       	ld.ub	r11,r0[0x0]
800056c4:	30 0c       	mov	r12,0
800056c6:	f0 1f 00 30 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens0.handle
		, mob_rx_trq_sens0.req_type
		, mob_rx_trq_sens0.can_msg
	);

	can_rx(
800056ca:	4a 28       	lddpc	r8,80005750 <ecu_can_init+0x184>
800056cc:	70 19       	ld.w	r9,r8[0x4]
800056ce:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056d2:	11 8b       	ld.ub	r11,r8[0x0]
800056d4:	30 1c       	mov	r12,1
800056d6:	f0 1f 00 2c 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens1.req_type
		, mob_rx_trq_sens1.can_msg
	);

	
	can_rx(
800056da:	4a 08       	lddpc	r8,80005758 <ecu_can_init+0x18c>
800056dc:	70 19       	ld.w	r9,r8[0x4]
800056de:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056e2:	11 8b       	ld.ub	r11,r8[0x0]
800056e4:	30 1c       	mov	r12,1
800056e6:	f0 1f 00 28 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_bms_precharge.handle
		, mob_rx_bms_precharge.req_type
		, mob_rx_bms_precharge.can_msg
	);
	
	can_rx(
800056ea:	49 f8       	lddpc	r8,80005764 <ecu_can_init+0x198>
800056ec:	70 19       	ld.w	r9,r8[0x4]
800056ee:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056f2:	11 8b       	ld.ub	r11,r8[0x0]
800056f4:	30 1c       	mov	r12,1
800056f6:	f0 1f 00 24 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_rx_bms_battvolt.handle
		, mob_rx_bms_battvolt.req_type
		, mob_rx_bms_battvolt.can_msg
	);
	
	can_rx(
800056fa:	49 98       	lddpc	r8,8000575c <ecu_can_init+0x190>
800056fc:	70 19       	ld.w	r9,r8[0x4]
800056fe:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005702:	11 8b       	ld.ub	r11,r8[0x0]
80005704:	30 1c       	mov	r12,1
80005706:	f0 1f 00 20 	mcall	80005784 <ecu_can_init+0x1b8>
		, mob_brk.handle
		, mob_brk.req_type
		, mob_brk.can_msg
	);
	
	can_rx(
8000570a:	49 88       	lddpc	r8,80005768 <ecu_can_init+0x19c>
8000570c:	70 19       	ld.w	r9,r8[0x4]
8000570e:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005712:	11 8b       	ld.ub	r11,r8[0x0]
80005714:	30 0c       	mov	r12,0
80005716:	f0 1f 00 1c 	mcall	80005784 <ecu_can_init+0x1b8>
		CAN_BUS_0
		, mob_rx_bspd.handle
		, mob_rx_bspd.req_type
		, mob_rx_bspd.can_msg
	);
	asm("nop");
8000571a:	d7 03       	nop
}
8000571c:	d8 32       	popm	r0-r7,pc
8000571e:	00 00       	add	r0,r0
80005720:	80 00       	ld.sh	r0,r0[0x0]
80005722:	48 ec       	lddpc	r12,80005758 <ecu_can_init+0x18c>
80005724:	80 00       	ld.sh	r0,r0[0x0]
80005726:	49 70       	lddpc	r0,80005780 <ecu_can_init+0x1b4>
80005728:	80 00       	ld.sh	r0,r0[0x0]
8000572a:	80 50       	ld.sh	r0,r0[0xa]
8000572c:	80 00       	ld.sh	r0,r0[0x0]
8000572e:	68 94       	ld.w	r4,r4[0x24]
80005730:	80 00       	ld.sh	r0,r0[0x0]
80005732:	6a d0       	ld.w	r0,r5[0x34]
80005734:	00 00       	add	r0,r0
80005736:	00 20       	rsub	r0,r0
80005738:	00 00       	add	r0,r0
8000573a:	01 a0       	ld.ub	r0,r0[0x2]
8000573c:	00 00       	add	r0,r0
8000573e:	00 14       	sub	r4,r0
80005740:	00 00       	add	r0,r0
80005742:	00 38       	cp.w	r8,r0
80005744:	00 00       	add	r0,r0
80005746:	01 4c       	ld.w	r12,--r0
80005748:	00 00       	add	r0,r0
8000574a:	00 a0       	st.w	r0++,r0
8000574c:	00 00       	add	r0,r0
8000574e:	01 ac       	ld.ub	r12,r0[0x2]
80005750:	00 00       	add	r0,r0
80005752:	01 b8       	ld.ub	r8,r0[0x3]
80005754:	00 00       	add	r0,r0
80005756:	01 40       	ld.w	r0,--r0
80005758:	00 00       	add	r0,r0
8000575a:	00 ac       	st.w	r0++,r12
8000575c:	00 00       	add	r0,r0
8000575e:	01 58       	ld.sh	r8,--r0
80005760:	00 00       	add	r0,r0
80005762:	00 64       	and	r4,r0
80005764:	00 00       	add	r0,r0
80005766:	01 34       	ld.ub	r4,r0++
80005768:	00 00       	add	r0,r0
8000576a:	00 2c       	rsub	r12,r0
8000576c:	00 00       	add	r0,r0
8000576e:	01 84       	ld.ub	r4,r0[0x0]
80005770:	00 00       	add	r0,r0
80005772:	00 e8       	st.h	--r0,r8
80005774:	00 00       	add	r0,r0
80005776:	02 00       	add	r0,r1
80005778:	80 00       	ld.sh	r0,r0[0x0]
8000577a:	53 e0       	stdsp	sp[0xf8],r0
8000577c:	80 00       	ld.sh	r0,r0[0x0]
8000577e:	4e c0       	lddpc	r0,8000592c <SCALLYield+0x18>
80005780:	80 00       	ld.sh	r0,r0[0x0]
80005782:	50 1c       	stdsp	sp[0x4],r12
80005784:	80 00       	ld.sh	r0,r0[0x0]
80005786:	4c 8e       	lddpc	lr,800058a4 <pxPortInitialiseStack+0x8c>

80005788 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
80005788:	f8 c8 ff f8 	sub	r8,r12,-8
8000578c:	99 18       	st.w	r12[0x4],r8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
8000578e:	3f f9       	mov	r9,-1
80005790:	99 29       	st.w	r12[0x8],r9

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
80005792:	99 38       	st.w	r12[0xc],r8
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
80005794:	99 48       	st.w	r12[0x10],r8

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
80005796:	30 08       	mov	r8,0
80005798:	99 08       	st.w	r12[0x0],r8
}
8000579a:	5e fc       	retal	r12

8000579c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
8000579c:	30 08       	mov	r8,0
8000579e:	99 48       	st.w	r12[0x10],r8
}
800057a0:	5e fc       	retal	r12

800057a2 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
800057a2:	78 18       	ld.w	r8,r12[0x4]

	pxNewListItem->pxNext = pxIndex->pxNext;
800057a4:	70 19       	ld.w	r9,r8[0x4]
800057a6:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxPrevious = pxList->pxIndex;
800057a8:	78 19       	ld.w	r9,r12[0x4]
800057aa:	97 29       	st.w	r11[0x8],r9
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800057ac:	70 19       	ld.w	r9,r8[0x4]
800057ae:	93 2b       	st.w	r9[0x8],r11
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
800057b0:	91 1b       	st.w	r8[0x4],r11
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
800057b2:	99 1b       	st.w	r12[0x4],r11

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800057b4:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800057b6:	78 08       	ld.w	r8,r12[0x0]
800057b8:	2f f8       	sub	r8,-1
800057ba:	99 08       	st.w	r12[0x0],r8
}
800057bc:	5e fc       	retal	r12

800057be <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
800057be:	76 0a       	ld.w	r10,r11[0x0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
800057c0:	5b fa       	cp.w	r10,-1
800057c2:	c0 31       	brne	800057c8 <vListInsert+0xa>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
800057c4:	78 48       	ld.w	r8,r12[0x10]
800057c6:	c0 c8       	rjmp	800057de <vListInsert+0x20>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
800057c8:	f8 c8 ff f8 	sub	r8,r12,-8
800057cc:	70 19       	ld.w	r9,r8[0x4]
800057ce:	72 09       	ld.w	r9,r9[0x0]
800057d0:	12 3a       	cp.w	r10,r9
800057d2:	c0 63       	brcs	800057de <vListInsert+0x20>
800057d4:	70 18       	ld.w	r8,r8[0x4]
800057d6:	70 19       	ld.w	r9,r8[0x4]
800057d8:	72 09       	ld.w	r9,r9[0x0]
800057da:	12 3a       	cp.w	r10,r9
800057dc:	cf c2       	brcc	800057d4 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
800057de:	70 19       	ld.w	r9,r8[0x4]
800057e0:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800057e2:	93 2b       	st.w	r9[0x8],r11
	pxNewListItem->pxPrevious = pxIterator;
800057e4:	97 28       	st.w	r11[0x8],r8
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
800057e6:	91 1b       	st.w	r8[0x4],r11

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800057e8:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800057ea:	78 08       	ld.w	r8,r12[0x0]
800057ec:	2f f8       	sub	r8,-1
800057ee:	99 08       	st.w	r12[0x0],r8
}
800057f0:	5e fc       	retal	r12

800057f2 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
800057f2:	78 18       	ld.w	r8,r12[0x4]
800057f4:	78 29       	ld.w	r9,r12[0x8]
800057f6:	91 29       	st.w	r8[0x8],r9
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
800057f8:	78 28       	ld.w	r8,r12[0x8]
800057fa:	78 19       	ld.w	r9,r12[0x4]
800057fc:	91 19       	st.w	r8[0x4],r9

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
800057fe:	78 48       	ld.w	r8,r12[0x10]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
80005800:	70 19       	ld.w	r9,r8[0x4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
80005802:	18 39       	cp.w	r9,r12
80005804:	f9 f9 00 02 	ld.weq	r9,r12[0x8]
80005808:	f1 f9 0a 01 	st.weq	r8[0x4],r9
	}

	pxItemToRemove->pvContainer = NULL;
8000580c:	30 09       	mov	r9,0
8000580e:	99 49       	st.w	r12[0x10],r9
	( pxList->uxNumberOfItems )--;
80005810:	70 09       	ld.w	r9,r8[0x0]
80005812:	20 19       	sub	r9,1
80005814:	91 09       	st.w	r8[0x0],r9
}
80005816:	5e fc       	retal	r12

80005818 <pxPortInitialiseStack>:
	/* Setup the initial stack of the task.  The stack is set exactly as
	expected by the portRESTORE_CONTEXT() macro. */

	/* When the task starts, it will expect to find the function parameter in R12. */
	pxTopOfStack--;
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808;					/* R8 */
80005818:	e0 68 08 08 	mov	r8,2056
8000581c:	ea 18 08 08 	orh	r8,0x808
80005820:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909;					/* R9 */
80005822:	e0 68 09 09 	mov	r8,2313
80005826:	ea 18 09 09 	orh	r8,0x909
8000582a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A;					/* R10 */
8000582c:	e0 68 0a 0a 	mov	r8,2570
80005830:	ea 18 0a 0a 	orh	r8,0xa0a
80005834:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B;					/* R11 */
80005836:	e0 68 0b 0b 	mov	r8,2827
8000583a:	ea 18 0b 0b 	orh	r8,0xb0b
8000583e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters;					/* R12 */
80005840:	18 da       	st.w	--r12,r10
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF;					/* R14/LR */
80005842:	e0 68 be ef 	mov	r8,48879
80005846:	ea 18 de ad 	orh	r8,0xdead
8000584a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
8000584c:	18 db       	st.w	--r12,r11
	*pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR;				/* SR */
8000584e:	fc 18 00 40 	movh	r8,0x40
80005852:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF;					/* R0 */
80005854:	e0 68 00 ff 	mov	r8,255
80005858:	ea 18 ff 00 	orh	r8,0xff00
8000585c:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101;					/* R1 */
8000585e:	e0 68 01 01 	mov	r8,257
80005862:	ea 18 01 01 	orh	r8,0x101
80005866:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202;					/* R2 */
80005868:	e0 68 02 02 	mov	r8,514
8000586c:	ea 18 02 02 	orh	r8,0x202
80005870:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303;					/* R3 */
80005872:	e0 68 03 03 	mov	r8,771
80005876:	ea 18 03 03 	orh	r8,0x303
8000587a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404;					/* R4 */
8000587c:	e0 68 04 04 	mov	r8,1028
80005880:	ea 18 04 04 	orh	r8,0x404
80005884:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505;					/* R5 */
80005886:	e0 68 05 05 	mov	r8,1285
8000588a:	ea 18 05 05 	orh	r8,0x505
8000588e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606;					/* R6 */
80005890:	e0 68 06 06 	mov	r8,1542
80005894:	ea 18 06 06 	orh	r8,0x606
80005898:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707;					/* R7 */
8000589a:	e0 68 07 07 	mov	r8,1799
8000589e:	ea 18 07 07 	orh	r8,0x707
800058a2:	18 d8       	st.w	--r12,r8
	*pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING;			/* ulCriticalNesting */
800058a4:	30 08       	mov	r8,0
800058a6:	18 d8       	st.w	--r12,r8

	return pxTopOfStack;
}
800058a8:	5e fc       	retal	r12
800058aa:	d7 03       	nop

800058ac <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
__attribute__((__noinline__)) void vPortEnterCritical( void )
{
	/* Disable interrupts */
	portDISABLE_INTERRUPTS();
800058ac:	d3 03       	ssrf	0x10

	/* Now interrupts are disabled ulCriticalNesting can be accessed
	 directly.  Increment ulCriticalNesting to keep a count of how many times
	 portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
800058ae:	48 38       	lddpc	r8,800058b8 <vPortEnterCritical+0xc>
800058b0:	70 09       	ld.w	r9,r8[0x0]
800058b2:	2f f9       	sub	r9,-1
800058b4:	91 09       	st.w	r8[0x0],r9
}
800058b6:	5e fc       	retal	r12
800058b8:	00 00       	add	r0,r0
800058ba:	01 dc       	ld.ub	r12,r0[0x5]

800058bc <xPortStartScheduler>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
800058bc:	d4 01       	pushm	lr
	};

#endif

	/* Disable all interrupt/exception. */
	portDISABLE_INTERRUPTS();
800058be:	d3 03       	ssrf	0x10
		/* Start the timer/counter. */
		tc_start(tc, configTICK_TC_CHANNEL);
	}
	#else
	{
		INTC_register_interrupt(&vTick, AVR32_CORE_COMPARE_IRQ, AVR32_INTC_INT0);
800058c0:	30 0a       	mov	r10,0
800058c2:	14 9b       	mov	r11,r10
800058c4:	49 2c       	lddpc	r12,8000590c <xPortStartScheduler+0x50>
800058c6:	f0 1f 00 13 	mcall	80005910 <xPortStartScheduler+0x54>
/* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
clock cycles from now. */
#if( configTICK_USE_TC==0 )
	static void prvScheduleFirstTick(void)
	{
		Set_system_register(AVR32_COMPARE, configCPU_CLOCK_HZ/configTICK_RATE_HZ);
800058ca:	e0 68 bb 80 	mov	r8,48000
800058ce:	e3 b8 00 43 	mtsr	0x10c,r8
		Set_system_register(AVR32_COUNT, 0);
800058d2:	30 08       	mov	r8,0
800058d4:	e3 b8 00 42 	mtsr	0x108,r8
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	portRESTORE_CONTEXT();
800058d8:	e0 68 cd 04 	mov	r8,52484
800058dc:	ea 18 00 00 	orh	r8,0x0
800058e0:	70 00       	ld.w	r0,r8[0x0]
800058e2:	60 0d       	ld.w	sp,r0[0x0]
800058e4:	1b 00       	ld.w	r0,sp++
800058e6:	e0 68 01 dc 	mov	r8,476
800058ea:	ea 18 00 00 	orh	r8,0x0
800058ee:	91 00       	st.w	r8[0x0],r0
800058f0:	e3 cd 00 ff 	ldm	sp++,r0-r7
800058f4:	2f ed       	sub	sp,-8
800058f6:	e3 cd 5f 00 	ldm	sp++,r8-r12,lr
800058fa:	fa f0 ff e0 	ld.w	r0,sp[-32]
800058fe:	e3 b0 00 00 	mtsr	0x0,r0
80005902:	fa f0 ff dc 	ld.w	r0,sp[-36]
80005906:	fa ff ff e4 	ld.w	pc,sp[-28]

	/* Should not get here! */
	return 0;
}
8000590a:	d8 0a       	popm	pc,r12=0
8000590c:	80 00       	ld.sh	r0,r0[0x0]
8000590e:	59 d8       	cp.w	r8,29
80005910:	80 00       	ld.sh	r0,r0[0x0]
80005912:	6a 50       	ld.w	r0,r5[0x14]

80005914 <SCALLYield>:
/*-----------------------------------------------------------*/
__attribute__((__naked__)) void SCALLYield( void );
__attribute__((__naked__)) void SCALLYield( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_SCALL();
80005914:	20 6d       	sub	sp,24
80005916:	eb cd 00 ff 	pushm	r0-r7
8000591a:	fa c7 ff c0 	sub	r7,sp,-64
8000591e:	ee f0 ff f8 	ld.w	r0,r7[-8]
80005922:	ef 40 ff e0 	st.w	r7[-32],r0
80005926:	ee f0 ff fc 	ld.w	r0,r7[-4]
8000592a:	ef 40 ff e4 	st.w	r7[-28],r0
8000592e:	eb c7 5f 00 	stm	--r7,r8-r12,lr
80005932:	e0 68 01 dc 	mov	r8,476
80005936:	ea 18 00 00 	orh	r8,0x0
8000593a:	70 00       	ld.w	r0,r8[0x0]
8000593c:	1a d0       	st.w	--sp,r0
8000593e:	f0 1f 00 1a 	mcall	800059a4 <LABEL_RET_SCALL_260+0x14>
80005942:	e0 68 cd 04 	mov	r8,52484
80005946:	ea 18 00 00 	orh	r8,0x0
8000594a:	70 00       	ld.w	r0,r8[0x0]
8000594c:	81 0d       	st.w	r0[0x0],sp
	vTaskSwitchContext();
8000594e:	f0 1f 00 17 	mcall	800059a8 <LABEL_RET_SCALL_260+0x18>
	portRESTORE_CONTEXT_SCALL();
80005952:	e0 68 cd 04 	mov	r8,52484
80005956:	ea 18 00 00 	orh	r8,0x0
8000595a:	70 00       	ld.w	r0,r8[0x0]
8000595c:	60 0d       	ld.w	sp,r0[0x0]
8000595e:	1b 00       	ld.w	r0,sp++
80005960:	e0 68 01 dc 	mov	r8,476
80005964:	ea 18 00 00 	orh	r8,0x0
80005968:	91 00       	st.w	r8[0x0],r0
8000596a:	fa c7 ff d8 	sub	r7,sp,-40
8000596e:	e3 c7 5f 00 	ldm	r7++,r8-r12,lr
80005972:	ee f0 ff e0 	ld.w	r0,r7[-32]
80005976:	e0 61 01 dc 	mov	r1,476
8000597a:	ea 11 00 00 	orh	r1,0x0
8000597e:	62 02       	ld.w	r2,r1[0x0]
80005980:	58 02       	cp.w	r2,0
80005982:	c0 70       	breq	80005990 <LABEL_RET_SCALL_260>
80005984:	e4 c2 00 01 	sub	r2,r2,1
80005988:	83 02       	st.w	r1[0x0],r2
8000598a:	58 02       	cp.w	r2,0
8000598c:	c0 21       	brne	80005990 <LABEL_RET_SCALL_260>
8000598e:	b1 c0       	cbr	r0,0x10

80005990 <LABEL_RET_SCALL_260>:
80005990:	ef 40 ff f8 	st.w	r7[-8],r0
80005994:	ee f0 ff e4 	ld.w	r0,r7[-28]
80005998:	ef 40 ff fc 	st.w	r7[-4],r0
8000599c:	e3 cd 00 ff 	ldm	sp++,r0-r7
800059a0:	2f ad       	sub	sp,-24
800059a2:	d6 13       	rets
800059a4:	80 00       	ld.sh	r0,r0[0x0]
800059a6:	58 ac       	cp.w	r12,10
800059a8:	80 00       	ld.sh	r0,r0[0x0]
800059aa:	5a 6c       	cp.w	r12,-26

800059ac <prvClearCcInt>:
		Set_system_register(AVR32_COUNT, 0);
	}

	__attribute__((__noinline__)) static void prvClearCcInt(void)
	{
		Set_system_register(AVR32_COMPARE, Get_system_register(AVR32_COMPARE));
800059ac:	e1 b8 00 43 	mfsr	r8,0x10c
800059b0:	e3 b8 00 43 	mtsr	0x10c,r8
	}
800059b4:	5e fc       	retal	r12
800059b6:	d7 03       	nop

800059b8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

__attribute__((__noinline__)) void vPortExitCritical( void )
{
	if(ulCriticalNesting > portNO_CRITICAL_NESTING)
800059b8:	48 78       	lddpc	r8,800059d4 <vPortExitCritical+0x1c>
800059ba:	70 08       	ld.w	r8,r8[0x0]
800059bc:	58 08       	cp.w	r8,0
800059be:	5e 0c       	reteq	r12
	{
		ulCriticalNesting--;
800059c0:	48 58       	lddpc	r8,800059d4 <vPortExitCritical+0x1c>
800059c2:	70 09       	ld.w	r9,r8[0x0]
800059c4:	20 19       	sub	r9,1
800059c6:	91 09       	st.w	r8[0x0],r9
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
800059c8:	70 08       	ld.w	r8,r8[0x0]
800059ca:	58 08       	cp.w	r8,0
800059cc:	5e 1c       	retne	r12
		{
			/* Enable all interrupt/exception. */
			portENABLE_INTERRUPTS();
800059ce:	d5 03       	csrf	0x10
800059d0:	5e fc       	retal	r12
800059d2:	00 00       	add	r0,r0
800059d4:	00 00       	add	r0,r0
800059d6:	01 dc       	ld.ub	r12,r0[0x5]

800059d8 <vTick>:
/* The preemptive scheduler is defined as "naked" as the full context is saved
on entry as part of the context switch. */
__attribute__((__naked__)) static void vTick( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_OS_INT();
800059d8:	eb cd 00 ff 	pushm	r0-r7
800059dc:	e0 68 01 dc 	mov	r8,476
800059e0:	ea 18 00 00 	orh	r8,0x0
800059e4:	70 00       	ld.w	r0,r8[0x0]
800059e6:	1a d0       	st.w	--sp,r0
800059e8:	7a 90       	ld.w	r0,sp[0x24]
800059ea:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
800059ee:	58 10       	cp.w	r0,1
800059f0:	e0 8b 00 08 	brhi	80005a00 <LABEL_INT_SKIP_SAVE_CONTEXT_234>
800059f4:	e0 68 cd 04 	mov	r8,52484
800059f8:	ea 18 00 00 	orh	r8,0x0
800059fc:	70 00       	ld.w	r0,r8[0x0]
800059fe:	81 0d       	st.w	r0[0x0],sp

80005a00 <LABEL_INT_SKIP_SAVE_CONTEXT_234>:
	#if( configTICK_USE_TC==1 )
		/* Clear the interrupt flag. */
		prvClearTcInt();
	#else
		/* Clear the interrupt flag. */
		prvClearCcInt();
80005a00:	f0 1f 00 12 	mcall	80005a48 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x14>
	#endif

	/* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
	calls in a critical section . */
	portENTER_CRITICAL();
80005a04:	f0 1f 00 12 	mcall	80005a4c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
		vTaskIncrementTick();
80005a08:	f0 1f 00 12 	mcall	80005a50 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x1c>
	portEXIT_CRITICAL();
80005a0c:	f0 1f 00 12 	mcall	80005a54 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>

	/* Restore the context of the "elected task". */
	portRESTORE_CONTEXT_OS_INT();
80005a10:	7a 90       	ld.w	r0,sp[0x24]
80005a12:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
80005a16:	58 10       	cp.w	r0,1
80005a18:	e0 8b 00 0e 	brhi	80005a34 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>
80005a1c:	f0 1f 00 0c 	mcall	80005a4c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
80005a20:	f0 1f 00 0e 	mcall	80005a58 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x24>
80005a24:	f0 1f 00 0c 	mcall	80005a54 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>
80005a28:	e0 68 cd 04 	mov	r8,52484
80005a2c:	ea 18 00 00 	orh	r8,0x0
80005a30:	70 00       	ld.w	r0,r8[0x0]
80005a32:	60 0d       	ld.w	sp,r0[0x0]

80005a34 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>:
80005a34:	1b 00       	ld.w	r0,sp++
80005a36:	e0 68 01 dc 	mov	r8,476
80005a3a:	ea 18 00 00 	orh	r8,0x0
80005a3e:	91 00       	st.w	r8[0x0],r0
80005a40:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005a44:	d6 03       	rete
80005a46:	00 00       	add	r0,r0
80005a48:	80 00       	ld.sh	r0,r0[0x0]
80005a4a:	59 ac       	cp.w	r12,26
80005a4c:	80 00       	ld.sh	r0,r0[0x0]
80005a4e:	58 ac       	cp.w	r12,10
80005a50:	80 00       	ld.sh	r0,r0[0x0]
80005a52:	5c 20       	cpc	r0
80005a54:	80 00       	ld.sh	r0,r0[0x0]
80005a56:	59 b8       	cp.w	r8,27
80005a58:	80 00       	ld.sh	r0,r0[0x0]
80005a5a:	5a 6c       	cp.w	r12,-26

80005a5c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
80005a5c:	48 38       	lddpc	r8,80005a68 <vTaskSuspendAll+0xc>
80005a5e:	70 09       	ld.w	r9,r8[0x0]
80005a60:	2f f9       	sub	r9,-1
80005a62:	91 09       	st.w	r8[0x0],r9
}
80005a64:	5e fc       	retal	r12
80005a66:	00 00       	add	r0,r0
80005a68:	00 00       	add	r0,r0
80005a6a:	cd 34       	brge	80005a10 <LABEL_INT_SKIP_SAVE_CONTEXT_234+0x10>

80005a6c <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
80005a6c:	49 a8       	lddpc	r8,80005ad4 <vTaskSwitchContext+0x68>
80005a6e:	70 08       	ld.w	r8,r8[0x0]
80005a70:	58 08       	cp.w	r8,0
80005a72:	c0 b1       	brne	80005a88 <vTaskSwitchContext+0x1c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a74:	49 98       	lddpc	r8,80005ad8 <vTaskSwitchContext+0x6c>
80005a76:	70 08       	ld.w	r8,r8[0x0]
80005a78:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005a7c:	49 89       	lddpc	r9,80005adc <vTaskSwitchContext+0x70>
80005a7e:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
80005a82:	58 08       	cp.w	r8,0
80005a84:	c0 60       	breq	80005a90 <vTaskSwitchContext+0x24>
80005a86:	c1 18       	rjmp	80005aa8 <vTaskSwitchContext+0x3c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
80005a88:	30 19       	mov	r9,1
80005a8a:	49 68       	lddpc	r8,80005ae0 <vTaskSwitchContext+0x74>
80005a8c:	91 09       	st.w	r8[0x0],r9
80005a8e:	5e fc       	retal	r12

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005a90:	49 28       	lddpc	r8,80005ad8 <vTaskSwitchContext+0x6c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a92:	49 3a       	lddpc	r10,80005adc <vTaskSwitchContext+0x70>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005a94:	70 09       	ld.w	r9,r8[0x0]
80005a96:	20 19       	sub	r9,1
80005a98:	91 09       	st.w	r8[0x0],r9

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a9a:	70 09       	ld.w	r9,r8[0x0]
80005a9c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005aa0:	f4 09 03 29 	ld.w	r9,r10[r9<<0x2]
80005aa4:	58 09       	cp.w	r9,0
80005aa6:	cf 70       	breq	80005a94 <vTaskSwitchContext+0x28>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
80005aa8:	48 c8       	lddpc	r8,80005ad8 <vTaskSwitchContext+0x6c>
80005aaa:	70 08       	ld.w	r8,r8[0x0]
80005aac:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005ab0:	48 b9       	lddpc	r9,80005adc <vTaskSwitchContext+0x70>
80005ab2:	f2 08 00 28 	add	r8,r9,r8<<0x2
80005ab6:	70 19       	ld.w	r9,r8[0x4]
80005ab8:	72 19       	ld.w	r9,r9[0x4]
80005aba:	91 19       	st.w	r8[0x4],r9
80005abc:	f0 ca ff f8 	sub	r10,r8,-8
80005ac0:	14 39       	cp.w	r9,r10
80005ac2:	f3 f9 00 01 	ld.weq	r9,r9[0x4]
80005ac6:	f1 f9 0a 01 	st.weq	r8[0x4],r9
80005aca:	70 18       	ld.w	r8,r8[0x4]
80005acc:	70 39       	ld.w	r9,r8[0xc]
80005ace:	48 68       	lddpc	r8,80005ae4 <vTaskSwitchContext+0x78>
80005ad0:	91 09       	st.w	r8[0x0],r9
80005ad2:	5e fc       	retal	r12
80005ad4:	00 00       	add	r0,r0
80005ad6:	cd 34       	brge	80005a7c <vTaskSwitchContext+0x10>
80005ad8:	00 00       	add	r0,r0
80005ada:	cd 6c       	rcall	80005c86 <vTaskIncrementTick+0x66>
80005adc:	00 00       	add	r0,r0
80005ade:	cc 50       	breq	80005a68 <vTaskSuspendAll+0xc>
80005ae0:	00 00       	add	r0,r0
80005ae2:	cd 54       	brge	80005a8c <vTaskSwitchContext+0x20>
80005ae4:	00 00       	add	r0,r0
80005ae6:	cd 04       	brge	80005a86 <vTaskSwitchContext+0x1a>

80005ae8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
80005ae8:	48 48       	lddpc	r8,80005af8 <vTaskSetTimeOutState+0x10>
80005aea:	70 08       	ld.w	r8,r8[0x0]
80005aec:	99 08       	st.w	r12[0x0],r8
	pxTimeOut->xTimeOnEntering = xTickCount;
80005aee:	48 48       	lddpc	r8,80005afc <vTaskSetTimeOutState+0x14>
80005af0:	70 08       	ld.w	r8,r8[0x0]
80005af2:	99 18       	st.w	r12[0x4],r8
}
80005af4:	5e fc       	retal	r12
80005af6:	00 00       	add	r0,r0
80005af8:	00 00       	add	r0,r0
80005afa:	cc 48       	rjmp	80005c82 <vTaskIncrementTick+0x62>
80005afc:	00 00       	add	r0,r0
80005afe:	cd 30       	breq	80005aa4 <vTaskSwitchContext+0x38>

80005b00 <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
80005b00:	30 19       	mov	r9,1
80005b02:	48 28       	lddpc	r8,80005b08 <vTaskMissedYield+0x8>
80005b04:	91 09       	st.w	r8[0x0],r9
}
80005b06:	5e fc       	retal	r12
80005b08:	00 00       	add	r0,r0
80005b0a:	cd 54       	brge	80005ab4 <vTaskSwitchContext+0x48>

80005b0c <xTaskCheckForTimeOut>:
	pxTimeOut->xTimeOnEntering = xTickCount;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
80005b0c:	eb cd 40 c0 	pushm	r6-r7,lr
80005b10:	18 97       	mov	r7,r12
80005b12:	16 96       	mov	r6,r11
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
80005b14:	f0 1f 00 15 	mcall	80005b68 <xTaskCheckForTimeOut+0x5c>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
80005b18:	6c 08       	ld.w	r8,r6[0x0]
80005b1a:	5b f8       	cp.w	r8,-1
80005b1c:	c0 31       	brne	80005b22 <xTaskCheckForTimeOut+0x16>
80005b1e:	30 07       	mov	r7,0
80005b20:	c1 f8       	rjmp	80005b5e <xTaskCheckForTimeOut+0x52>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
80005b22:	49 39       	lddpc	r9,80005b6c <xTaskCheckForTimeOut+0x60>
80005b24:	72 09       	ld.w	r9,r9[0x0]
80005b26:	6e 0a       	ld.w	r10,r7[0x0]
80005b28:	12 3a       	cp.w	r10,r9
80005b2a:	c0 70       	breq	80005b38 <xTaskCheckForTimeOut+0x2c>
80005b2c:	49 19       	lddpc	r9,80005b70 <xTaskCheckForTimeOut+0x64>
80005b2e:	72 09       	ld.w	r9,r9[0x0]
80005b30:	6e 1a       	ld.w	r10,r7[0x4]
80005b32:	12 3a       	cp.w	r10,r9
80005b34:	e0 88 00 14 	brls	80005b5c <xTaskCheckForTimeOut+0x50>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
80005b38:	48 e9       	lddpc	r9,80005b70 <xTaskCheckForTimeOut+0x64>
80005b3a:	72 0a       	ld.w	r10,r9[0x0]
80005b3c:	6e 19       	ld.w	r9,r7[0x4]
80005b3e:	12 1a       	sub	r10,r9
80005b40:	14 38       	cp.w	r8,r10
80005b42:	e0 88 00 0d 	brls	80005b5c <xTaskCheckForTimeOut+0x50>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
80005b46:	48 ba       	lddpc	r10,80005b70 <xTaskCheckForTimeOut+0x64>
80005b48:	74 0a       	ld.w	r10,r10[0x0]
80005b4a:	14 19       	sub	r9,r10
80005b4c:	f2 08 00 08 	add	r8,r9,r8
80005b50:	8d 08       	st.w	r6[0x0],r8
			vTaskSetTimeOutState( pxTimeOut );
80005b52:	0e 9c       	mov	r12,r7
80005b54:	f0 1f 00 08 	mcall	80005b74 <xTaskCheckForTimeOut+0x68>
80005b58:	30 07       	mov	r7,0
80005b5a:	c0 28       	rjmp	80005b5e <xTaskCheckForTimeOut+0x52>
80005b5c:	30 17       	mov	r7,1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
80005b5e:	f0 1f 00 07 	mcall	80005b78 <xTaskCheckForTimeOut+0x6c>

	return xReturn;
}
80005b62:	0e 9c       	mov	r12,r7
80005b64:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005b68:	80 00       	ld.sh	r0,r0[0x0]
80005b6a:	58 ac       	cp.w	r12,10
80005b6c:	00 00       	add	r0,r0
80005b6e:	cc 48       	rjmp	80005cf6 <vTaskIncrementTick+0xd6>
80005b70:	00 00       	add	r0,r0
80005b72:	cd 30       	breq	80005b18 <xTaskCheckForTimeOut+0xc>
80005b74:	80 00       	ld.sh	r0,r0[0x0]
80005b76:	5a e8       	cp.w	r8,-18
80005b78:	80 00       	ld.sh	r0,r0[0x0]
80005b7a:	59 b8       	cp.w	r8,27

80005b7c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
80005b7c:	eb cd 40 80 	pushm	r7,lr
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
80005b80:	f0 1f 00 05 	mcall	80005b94 <xTaskGetTickCount+0x18>
	{
		xTicks = xTickCount;
80005b84:	48 58       	lddpc	r8,80005b98 <xTaskGetTickCount+0x1c>
80005b86:	70 07       	ld.w	r7,r8[0x0]
	}
	taskEXIT_CRITICAL();
80005b88:	f0 1f 00 05 	mcall	80005b9c <xTaskGetTickCount+0x20>

	return xTicks;
}
80005b8c:	0e 9c       	mov	r12,r7
80005b8e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b92:	00 00       	add	r0,r0
80005b94:	80 00       	ld.sh	r0,r0[0x0]
80005b96:	58 ac       	cp.w	r12,10
80005b98:	00 00       	add	r0,r0
80005b9a:	cd 30       	breq	80005b40 <xTaskCheckForTimeOut+0x34>
80005b9c:	80 00       	ld.sh	r0,r0[0x0]
80005b9e:	59 b8       	cp.w	r8,27

80005ba0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
80005ba0:	eb cd 40 c0 	pushm	r6-r7,lr
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
80005ba4:	78 38       	ld.w	r8,r12[0xc]
80005ba6:	70 37       	ld.w	r7,r8[0xc]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
80005ba8:	ee c6 ff e8 	sub	r6,r7,-24
80005bac:	0c 9c       	mov	r12,r6
80005bae:	f0 1f 00 16 	mcall	80005c04 <xTaskRemoveFromEventList+0x64>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005bb2:	49 68       	lddpc	r8,80005c08 <xTaskRemoveFromEventList+0x68>
80005bb4:	70 08       	ld.w	r8,r8[0x0]
80005bb6:	58 08       	cp.w	r8,0
80005bb8:	c1 71       	brne	80005be6 <xTaskRemoveFromEventList+0x46>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
80005bba:	ee c6 ff fc 	sub	r6,r7,-4
80005bbe:	0c 9c       	mov	r12,r6
80005bc0:	f0 1f 00 11 	mcall	80005c04 <xTaskRemoveFromEventList+0x64>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
80005bc4:	6e bc       	ld.w	r12,r7[0x2c]
80005bc6:	49 28       	lddpc	r8,80005c0c <xTaskRemoveFromEventList+0x6c>
80005bc8:	70 08       	ld.w	r8,r8[0x0]
80005bca:	10 3c       	cp.w	r12,r8
80005bcc:	e0 88 00 04 	brls	80005bd4 <xTaskRemoveFromEventList+0x34>
80005bd0:	48 f8       	lddpc	r8,80005c0c <xTaskRemoveFromEventList+0x6c>
80005bd2:	91 0c       	st.w	r8[0x0],r12
80005bd4:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005bd8:	0c 9b       	mov	r11,r6
80005bda:	48 e8       	lddpc	r8,80005c10 <xTaskRemoveFromEventList+0x70>
80005bdc:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005be0:	f0 1f 00 0d 	mcall	80005c14 <xTaskRemoveFromEventList+0x74>
80005be4:	c0 58       	rjmp	80005bee <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
80005be6:	0c 9b       	mov	r11,r6
80005be8:	48 cc       	lddpc	r12,80005c18 <xTaskRemoveFromEventList+0x78>
80005bea:	f0 1f 00 0b 	mcall	80005c14 <xTaskRemoveFromEventList+0x74>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005bee:	48 c8       	lddpc	r8,80005c1c <xTaskRemoveFromEventList+0x7c>
80005bf0:	70 08       	ld.w	r8,r8[0x0]
80005bf2:	6e bc       	ld.w	r12,r7[0x2c]
80005bf4:	70 b8       	ld.w	r8,r8[0x2c]
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
80005bf6:	10 3c       	cp.w	r12,r8
80005bf8:	f9 bc 02 01 	movhs	r12,1
80005bfc:	f9 bc 03 00 	movlo	r12,0
80005c00:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005c04:	80 00       	ld.sh	r0,r0[0x0]
80005c06:	57 f2       	stdsp	sp[0x1fc],r2
80005c08:	00 00       	add	r0,r0
80005c0a:	cd 34       	brge	80005bb0 <xTaskRemoveFromEventList+0x10>
80005c0c:	00 00       	add	r0,r0
80005c0e:	cd 6c       	rcall	80005dba <xTaskResumeAll+0x86>
80005c10:	00 00       	add	r0,r0
80005c12:	cc 50       	breq	80005b9c <xTaskGetTickCount+0x20>
80005c14:	80 00       	ld.sh	r0,r0[0x0]
80005c16:	57 a2       	stdsp	sp[0x1e8],r2
80005c18:	00 00       	add	r0,r0
80005c1a:	cd 08       	rjmp	80005dba <xTaskResumeAll+0x86>
80005c1c:	00 00       	add	r0,r0
80005c1e:	cd 04       	brge	80005bbe <xTaskRemoveFromEventList+0x1e>

80005c20 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
80005c20:	eb cd 40 fc 	pushm	r2-r7,lr
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005c24:	4b 98       	lddpc	r8,80005d08 <vTaskIncrementTick+0xe8>
80005c26:	70 08       	ld.w	r8,r8[0x0]
80005c28:	58 08       	cp.w	r8,0
80005c2a:	c6 91       	brne	80005cfc <vTaskIncrementTick+0xdc>
	{
		++xTickCount;
80005c2c:	4b 88       	lddpc	r8,80005d0c <vTaskIncrementTick+0xec>
80005c2e:	70 09       	ld.w	r9,r8[0x0]
80005c30:	2f f9       	sub	r9,-1
80005c32:	91 09       	st.w	r8[0x0],r9
		if( xTickCount == ( portTickType ) 0 )
80005c34:	70 08       	ld.w	r8,r8[0x0]
80005c36:	58 08       	cp.w	r8,0
80005c38:	c1 a1       	brne	80005c6c <vTaskIncrementTick+0x4c>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
80005c3a:	4b 68       	lddpc	r8,80005d10 <vTaskIncrementTick+0xf0>
80005c3c:	70 0a       	ld.w	r10,r8[0x0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
80005c3e:	4b 69       	lddpc	r9,80005d14 <vTaskIncrementTick+0xf4>
80005c40:	72 0b       	ld.w	r11,r9[0x0]
80005c42:	91 0b       	st.w	r8[0x0],r11
			pxOverflowDelayedTaskList = pxTemp;
80005c44:	93 0a       	st.w	r9[0x0],r10
			xNumOfOverflows++;
80005c46:	4b 59       	lddpc	r9,80005d18 <vTaskIncrementTick+0xf8>
80005c48:	72 0a       	ld.w	r10,r9[0x0]
80005c4a:	2f fa       	sub	r10,-1
80005c4c:	93 0a       	st.w	r9[0x0],r10

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80005c4e:	70 08       	ld.w	r8,r8[0x0]
80005c50:	70 08       	ld.w	r8,r8[0x0]
80005c52:	58 08       	cp.w	r8,0
80005c54:	c0 51       	brne	80005c5e <vTaskIncrementTick+0x3e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
80005c56:	3f f9       	mov	r9,-1
80005c58:	4b 18       	lddpc	r8,80005d1c <vTaskIncrementTick+0xfc>
80005c5a:	91 09       	st.w	r8[0x0],r9
80005c5c:	c0 88       	rjmp	80005c6c <vTaskIncrementTick+0x4c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80005c5e:	4a d8       	lddpc	r8,80005d10 <vTaskIncrementTick+0xf0>
80005c60:	70 08       	ld.w	r8,r8[0x0]
80005c62:	70 38       	ld.w	r8,r8[0xc]
80005c64:	70 38       	ld.w	r8,r8[0xc]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80005c66:	70 19       	ld.w	r9,r8[0x4]
80005c68:	4a d8       	lddpc	r8,80005d1c <vTaskIncrementTick+0xfc>
80005c6a:	91 09       	st.w	r8[0x0],r9
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
80005c6c:	4a 88       	lddpc	r8,80005d0c <vTaskIncrementTick+0xec>
80005c6e:	70 09       	ld.w	r9,r8[0x0]
80005c70:	4a b8       	lddpc	r8,80005d1c <vTaskIncrementTick+0xfc>
80005c72:	70 08       	ld.w	r8,r8[0x0]
80005c74:	10 39       	cp.w	r9,r8
80005c76:	c4 73       	brcs	80005d04 <vTaskIncrementTick+0xe4>
80005c78:	4a 68       	lddpc	r8,80005d10 <vTaskIncrementTick+0xf0>
80005c7a:	70 08       	ld.w	r8,r8[0x0]
80005c7c:	70 08       	ld.w	r8,r8[0x0]
80005c7e:	58 08       	cp.w	r8,0
80005c80:	c0 c0       	breq	80005c98 <vTaskIncrementTick+0x78>
80005c82:	4a 48       	lddpc	r8,80005d10 <vTaskIncrementTick+0xf0>
80005c84:	70 08       	ld.w	r8,r8[0x0]
80005c86:	70 38       	ld.w	r8,r8[0xc]
80005c88:	70 37       	ld.w	r7,r8[0xc]
80005c8a:	6e 18       	ld.w	r8,r7[0x4]
80005c8c:	4a 09       	lddpc	r9,80005d0c <vTaskIncrementTick+0xec>
80005c8e:	72 09       	ld.w	r9,r9[0x0]
80005c90:	12 38       	cp.w	r8,r9
80005c92:	e0 88 00 14 	brls	80005cba <vTaskIncrementTick+0x9a>
80005c96:	c0 e8       	rjmp	80005cb2 <vTaskIncrementTick+0x92>
80005c98:	3f f9       	mov	r9,-1
80005c9a:	4a 18       	lddpc	r8,80005d1c <vTaskIncrementTick+0xfc>
80005c9c:	91 09       	st.w	r8[0x0],r9
80005c9e:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005ca2:	6a 08       	ld.w	r8,r5[0x0]
80005ca4:	70 38       	ld.w	r8,r8[0xc]
80005ca6:	70 37       	ld.w	r7,r8[0xc]
80005ca8:	6e 18       	ld.w	r8,r7[0x4]
80005caa:	64 09       	ld.w	r9,r2[0x0]
80005cac:	12 38       	cp.w	r8,r9
80005cae:	e0 88 00 0a 	brls	80005cc2 <vTaskIncrementTick+0xa2>
80005cb2:	49 b9       	lddpc	r9,80005d1c <vTaskIncrementTick+0xfc>
80005cb4:	93 08       	st.w	r9[0x0],r8
80005cb6:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005cba:	49 a4       	lddpc	r4,80005d20 <vTaskIncrementTick+0x100>
80005cbc:	49 a3       	lddpc	r3,80005d24 <vTaskIncrementTick+0x104>
80005cbe:	49 55       	lddpc	r5,80005d10 <vTaskIncrementTick+0xf0>
80005cc0:	49 32       	lddpc	r2,80005d0c <vTaskIncrementTick+0xec>
80005cc2:	ee c6 ff fc 	sub	r6,r7,-4
80005cc6:	0c 9c       	mov	r12,r6
80005cc8:	f0 1f 00 18 	mcall	80005d28 <vTaskIncrementTick+0x108>
80005ccc:	6e a8       	ld.w	r8,r7[0x28]
80005cce:	58 08       	cp.w	r8,0
80005cd0:	c0 50       	breq	80005cda <vTaskIncrementTick+0xba>
80005cd2:	ee cc ff e8 	sub	r12,r7,-24
80005cd6:	f0 1f 00 15 	mcall	80005d28 <vTaskIncrementTick+0x108>
80005cda:	6e bc       	ld.w	r12,r7[0x2c]
80005cdc:	68 08       	ld.w	r8,r4[0x0]
80005cde:	10 3c       	cp.w	r12,r8
80005ce0:	e9 fc ba 00 	st.whi	r4[0x0],r12
80005ce4:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005ce8:	0c 9b       	mov	r11,r6
80005cea:	e6 0c 00 2c 	add	r12,r3,r12<<0x2
80005cee:	f0 1f 00 10 	mcall	80005d2c <vTaskIncrementTick+0x10c>
80005cf2:	6a 08       	ld.w	r8,r5[0x0]
80005cf4:	70 08       	ld.w	r8,r8[0x0]
80005cf6:	58 08       	cp.w	r8,0
80005cf8:	cd 51       	brne	80005ca2 <vTaskIncrementTick+0x82>
80005cfa:	cc fb       	rjmp	80005c98 <vTaskIncrementTick+0x78>
	}
	else
	{
		++uxMissedTicks;
80005cfc:	48 d8       	lddpc	r8,80005d30 <vTaskIncrementTick+0x110>
80005cfe:	70 09       	ld.w	r9,r8[0x0]
80005d00:	2f f9       	sub	r9,-1
80005d02:	91 09       	st.w	r8[0x0],r9
80005d04:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005d08:	00 00       	add	r0,r0
80005d0a:	cd 34       	brge	80005cb0 <vTaskIncrementTick+0x90>
80005d0c:	00 00       	add	r0,r0
80005d0e:	cd 30       	breq	80005cb4 <vTaskIncrementTick+0x94>
80005d10:	00 00       	add	r0,r0
80005d12:	cc 3c       	rcall	80005e98 <vTaskDelayUntil+0x20>
80005d14:	00 00       	add	r0,r0
80005d16:	cc 4c       	rcall	80005e9e <vTaskDelayUntil+0x26>
80005d18:	00 00       	add	r0,r0
80005d1a:	cc 48       	rjmp	80005ea2 <vTaskDelayUntil+0x2a>
80005d1c:	00 00       	add	r0,r0
80005d1e:	01 e0       	ld.ub	r0,r0[0x6]
80005d20:	00 00       	add	r0,r0
80005d22:	cd 6c       	rcall	80005ece <vTaskDelayUntil+0x56>
80005d24:	00 00       	add	r0,r0
80005d26:	cc 50       	breq	80005cb0 <vTaskIncrementTick+0x90>
80005d28:	80 00       	ld.sh	r0,r0[0x0]
80005d2a:	57 f2       	stdsp	sp[0x1fc],r2
80005d2c:	80 00       	ld.sh	r0,r0[0x0]
80005d2e:	57 a2       	stdsp	sp[0x1e8],r2
80005d30:	00 00       	add	r0,r0
80005d32:	cc 34       	brge	80005cb8 <vTaskIncrementTick+0x98>

80005d34 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
80005d34:	eb cd 40 fe 	pushm	r1-r7,lr
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80005d38:	f0 1f 00 2c 	mcall	80005de8 <xTaskResumeAll+0xb4>
	{
		--uxSchedulerSuspended;
80005d3c:	4a c8       	lddpc	r8,80005dec <xTaskResumeAll+0xb8>
80005d3e:	70 09       	ld.w	r9,r8[0x0]
80005d40:	20 19       	sub	r9,1
80005d42:	91 09       	st.w	r8[0x0],r9

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005d44:	70 08       	ld.w	r8,r8[0x0]
80005d46:	58 08       	cp.w	r8,0
80005d48:	c4 91       	brne	80005dda <xTaskResumeAll+0xa6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
80005d4a:	4a a8       	lddpc	r8,80005df0 <xTaskResumeAll+0xbc>
80005d4c:	70 08       	ld.w	r8,r8[0x0]
80005d4e:	58 08       	cp.w	r8,0
80005d50:	c4 50       	breq	80005dda <xTaskResumeAll+0xa6>
80005d52:	30 04       	mov	r4,0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005d54:	4a 85       	lddpc	r5,80005df4 <xTaskResumeAll+0xc0>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
80005d56:	4a 93       	lddpc	r3,80005df8 <xTaskResumeAll+0xc4>
80005d58:	4a 92       	lddpc	r2,80005dfc <xTaskResumeAll+0xc8>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005d5a:	4a a1       	lddpc	r1,80005e00 <xTaskResumeAll+0xcc>
80005d5c:	c1 e8       	rjmp	80005d98 <xTaskResumeAll+0x64>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
80005d5e:	6a 38       	ld.w	r8,r5[0xc]
80005d60:	70 37       	ld.w	r7,r8[0xc]
					vListRemove( &( pxTCB->xEventListItem ) );
80005d62:	ee cc ff e8 	sub	r12,r7,-24
80005d66:	f0 1f 00 28 	mcall	80005e04 <xTaskResumeAll+0xd0>
					vListRemove( &( pxTCB->xGenericListItem ) );
80005d6a:	ee c6 ff fc 	sub	r6,r7,-4
80005d6e:	0c 9c       	mov	r12,r6
80005d70:	f0 1f 00 25 	mcall	80005e04 <xTaskResumeAll+0xd0>
					prvAddTaskToReadyQueue( pxTCB );
80005d74:	6e bc       	ld.w	r12,r7[0x2c]
80005d76:	66 08       	ld.w	r8,r3[0x0]
80005d78:	10 3c       	cp.w	r12,r8
80005d7a:	e7 fc ba 00 	st.whi	r3[0x0],r12
80005d7e:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005d82:	0c 9b       	mov	r11,r6
80005d84:	e4 0c 00 2c 	add	r12,r2,r12<<0x2
80005d88:	f0 1f 00 20 	mcall	80005e08 <xTaskResumeAll+0xd4>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005d8c:	62 08       	ld.w	r8,r1[0x0]
80005d8e:	6e b9       	ld.w	r9,r7[0x2c]
80005d90:	70 b8       	ld.w	r8,r8[0x2c]
80005d92:	10 39       	cp.w	r9,r8
80005d94:	f9 b4 02 01 	movhs	r4,1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005d98:	6a 08       	ld.w	r8,r5[0x0]
80005d9a:	58 08       	cp.w	r8,0
80005d9c:	ce 11       	brne	80005d5e <xTaskResumeAll+0x2a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005d9e:	49 c8       	lddpc	r8,80005e0c <xTaskResumeAll+0xd8>
80005da0:	70 08       	ld.w	r8,r8[0x0]
80005da2:	58 08       	cp.w	r8,0
80005da4:	c0 f0       	breq	80005dc2 <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005da6:	49 a8       	lddpc	r8,80005e0c <xTaskResumeAll+0xd8>
80005da8:	70 08       	ld.w	r8,r8[0x0]
80005daa:	58 08       	cp.w	r8,0
80005dac:	c1 10       	breq	80005dce <xTaskResumeAll+0x9a>
					{
						vTaskIncrementTick();
						--uxMissedTicks;
80005dae:	49 87       	lddpc	r7,80005e0c <xTaskResumeAll+0xd8>
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
80005db0:	f0 1f 00 18 	mcall	80005e10 <xTaskResumeAll+0xdc>
						--uxMissedTicks;
80005db4:	6e 08       	ld.w	r8,r7[0x0]
80005db6:	20 18       	sub	r8,1
80005db8:	8f 08       	st.w	r7[0x0],r8
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005dba:	6e 08       	ld.w	r8,r7[0x0]
80005dbc:	58 08       	cp.w	r8,0
80005dbe:	cf 91       	brne	80005db0 <xTaskResumeAll+0x7c>
80005dc0:	c0 78       	rjmp	80005dce <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
80005dc2:	58 14       	cp.w	r4,1
80005dc4:	c0 50       	breq	80005dce <xTaskResumeAll+0x9a>
80005dc6:	49 48       	lddpc	r8,80005e14 <xTaskResumeAll+0xe0>
80005dc8:	70 08       	ld.w	r8,r8[0x0]
80005dca:	58 18       	cp.w	r8,1
80005dcc:	c0 71       	brne	80005dda <xTaskResumeAll+0xa6>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
80005dce:	30 09       	mov	r9,0
80005dd0:	49 18       	lddpc	r8,80005e14 <xTaskResumeAll+0xe0>
80005dd2:	91 09       	st.w	r8[0x0],r9
					portYIELD_WITHIN_API();
80005dd4:	d7 33       	scall
80005dd6:	30 17       	mov	r7,1
80005dd8:	c0 28       	rjmp	80005ddc <xTaskResumeAll+0xa8>
80005dda:	30 07       	mov	r7,0
				}
			}
		}
	}
	taskEXIT_CRITICAL();
80005ddc:	f0 1f 00 0f 	mcall	80005e18 <xTaskResumeAll+0xe4>

	return xAlreadyYielded;
}
80005de0:	0e 9c       	mov	r12,r7
80005de2:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80005de6:	00 00       	add	r0,r0
80005de8:	80 00       	ld.sh	r0,r0[0x0]
80005dea:	58 ac       	cp.w	r12,10
80005dec:	00 00       	add	r0,r0
80005dee:	cd 34       	brge	80005d94 <xTaskResumeAll+0x60>
80005df0:	00 00       	add	r0,r0
80005df2:	cd 50       	breq	80005d9c <xTaskResumeAll+0x68>
80005df4:	00 00       	add	r0,r0
80005df6:	cd 08       	rjmp	80005f96 <prvIdleTask+0x46>
80005df8:	00 00       	add	r0,r0
80005dfa:	cd 6c       	rcall	80005fa6 <prvIdleTask+0x56>
80005dfc:	00 00       	add	r0,r0
80005dfe:	cc 50       	breq	80005d88 <xTaskResumeAll+0x54>
80005e00:	00 00       	add	r0,r0
80005e02:	cd 04       	brge	80005da2 <xTaskResumeAll+0x6e>
80005e04:	80 00       	ld.sh	r0,r0[0x0]
80005e06:	57 f2       	stdsp	sp[0x1fc],r2
80005e08:	80 00       	ld.sh	r0,r0[0x0]
80005e0a:	57 a2       	stdsp	sp[0x1e8],r2
80005e0c:	00 00       	add	r0,r0
80005e0e:	cc 34       	brge	80005d94 <xTaskResumeAll+0x60>
80005e10:	80 00       	ld.sh	r0,r0[0x0]
80005e12:	5c 20       	cpc	r0
80005e14:	00 00       	add	r0,r0
80005e16:	cd 54       	brge	80005dc0 <xTaskResumeAll+0x8c>
80005e18:	80 00       	ld.sh	r0,r0[0x0]
80005e1a:	59 b8       	cp.w	r8,27

80005e1c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
80005e1c:	eb cd 40 80 	pushm	r7,lr
80005e20:	18 97       	mov	r7,r12
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80005e22:	49 08       	lddpc	r8,80005e60 <prvAddCurrentTaskToDelayedList+0x44>
80005e24:	70 08       	ld.w	r8,r8[0x0]
80005e26:	91 1c       	st.w	r8[0x4],r12

	if( xTimeToWake < xTickCount )
80005e28:	48 f8       	lddpc	r8,80005e64 <prvAddCurrentTaskToDelayedList+0x48>
80005e2a:	70 08       	ld.w	r8,r8[0x0]
80005e2c:	10 3c       	cp.w	r12,r8
80005e2e:	c0 a2       	brcc	80005e42 <prvAddCurrentTaskToDelayedList+0x26>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e30:	48 c8       	lddpc	r8,80005e60 <prvAddCurrentTaskToDelayedList+0x44>
80005e32:	70 0b       	ld.w	r11,r8[0x0]
80005e34:	48 d8       	lddpc	r8,80005e68 <prvAddCurrentTaskToDelayedList+0x4c>
80005e36:	70 0c       	ld.w	r12,r8[0x0]
80005e38:	2f cb       	sub	r11,-4
80005e3a:	f0 1f 00 0d 	mcall	80005e6c <prvAddCurrentTaskToDelayedList+0x50>
80005e3e:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e42:	48 88       	lddpc	r8,80005e60 <prvAddCurrentTaskToDelayedList+0x44>
80005e44:	70 0b       	ld.w	r11,r8[0x0]
80005e46:	48 b8       	lddpc	r8,80005e70 <prvAddCurrentTaskToDelayedList+0x54>
80005e48:	70 0c       	ld.w	r12,r8[0x0]
80005e4a:	2f cb       	sub	r11,-4
80005e4c:	f0 1f 00 08 	mcall	80005e6c <prvAddCurrentTaskToDelayedList+0x50>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
80005e50:	48 98       	lddpc	r8,80005e74 <prvAddCurrentTaskToDelayedList+0x58>
80005e52:	70 08       	ld.w	r8,r8[0x0]
80005e54:	10 37       	cp.w	r7,r8
80005e56:	c0 32       	brcc	80005e5c <prvAddCurrentTaskToDelayedList+0x40>
		{
			xNextTaskUnblockTime = xTimeToWake;
80005e58:	48 78       	lddpc	r8,80005e74 <prvAddCurrentTaskToDelayedList+0x58>
80005e5a:	91 07       	st.w	r8[0x0],r7
80005e5c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e60:	00 00       	add	r0,r0
80005e62:	cd 04       	brge	80005e02 <xTaskResumeAll+0xce>
80005e64:	00 00       	add	r0,r0
80005e66:	cd 30       	breq	80005e0c <xTaskResumeAll+0xd8>
80005e68:	00 00       	add	r0,r0
80005e6a:	cc 4c       	rcall	80005ff2 <xTaskGenericCreate+0x22>
80005e6c:	80 00       	ld.sh	r0,r0[0x0]
80005e6e:	57 be       	stdsp	sp[0x1ec],lr
80005e70:	00 00       	add	r0,r0
80005e72:	cc 3c       	rcall	80005ff8 <xTaskGenericCreate+0x28>
80005e74:	00 00       	add	r0,r0
80005e76:	01 e0       	ld.ub	r0,r0[0x6]

80005e78 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
80005e78:	eb cd 40 c0 	pushm	r6-r7,lr
80005e7c:	18 96       	mov	r6,r12
80005e7e:	16 97       	mov	r7,r11
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0 ) );

		vTaskSuspendAll();
80005e80:	f0 1f 00 18 	mcall	80005ee0 <vTaskDelayUntil+0x68>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
80005e84:	6c 08       	ld.w	r8,r6[0x0]
80005e86:	10 07       	add	r7,r8

			if( xTickCount < *pxPreviousWakeTime )
80005e88:	49 79       	lddpc	r9,80005ee4 <vTaskDelayUntil+0x6c>
80005e8a:	72 09       	ld.w	r9,r9[0x0]
80005e8c:	12 38       	cp.w	r8,r9
80005e8e:	e0 88 00 0c 	brls	80005ea6 <vTaskDelayUntil+0x2e>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
80005e92:	0e 38       	cp.w	r8,r7
80005e94:	e0 88 00 22 	brls	80005ed8 <vTaskDelayUntil+0x60>
80005e98:	49 38       	lddpc	r8,80005ee4 <vTaskDelayUntil+0x6c>
80005e9a:	70 08       	ld.w	r8,r8[0x0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005e9c:	8d 07       	st.w	r6[0x0],r7

			if( xShouldDelay != pdFALSE )
80005e9e:	10 37       	cp.w	r7,r8
80005ea0:	e0 88 00 14 	brls	80005ec8 <vTaskDelayUntil+0x50>
80005ea4:	c0 a8       	rjmp	80005eb8 <vTaskDelayUntil+0x40>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
80005ea6:	0e 38       	cp.w	r8,r7
80005ea8:	e0 8b 00 16 	brhi	80005ed4 <vTaskDelayUntil+0x5c>
80005eac:	48 e8       	lddpc	r8,80005ee4 <vTaskDelayUntil+0x6c>
80005eae:	70 08       	ld.w	r8,r8[0x0]
80005eb0:	10 37       	cp.w	r7,r8
80005eb2:	e0 8b 00 11 	brhi	80005ed4 <vTaskDelayUntil+0x5c>
80005eb6:	c1 18       	rjmp	80005ed8 <vTaskDelayUntil+0x60>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005eb8:	48 c8       	lddpc	r8,80005ee8 <vTaskDelayUntil+0x70>
80005eba:	70 0c       	ld.w	r12,r8[0x0]
80005ebc:	2f cc       	sub	r12,-4
80005ebe:	f0 1f 00 0c 	mcall	80005eec <vTaskDelayUntil+0x74>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80005ec2:	0e 9c       	mov	r12,r7
80005ec4:	f0 1f 00 0b 	mcall	80005ef0 <vTaskDelayUntil+0x78>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
80005ec8:	f0 1f 00 0b 	mcall	80005ef4 <vTaskDelayUntil+0x7c>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
80005ecc:	c0 81       	brne	80005edc <vTaskDelayUntil+0x64>
		{
			portYIELD_WITHIN_API();
80005ece:	d7 33       	scall
80005ed0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005ed4:	8d 07       	st.w	r6[0x0],r7
80005ed6:	cf 1b       	rjmp	80005eb8 <vTaskDelayUntil+0x40>
80005ed8:	8d 07       	st.w	r6[0x0],r7
80005eda:	cf 7b       	rjmp	80005ec8 <vTaskDelayUntil+0x50>
80005edc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005ee0:	80 00       	ld.sh	r0,r0[0x0]
80005ee2:	5a 5c       	cp.w	r12,-27
80005ee4:	00 00       	add	r0,r0
80005ee6:	cd 30       	breq	80005e8c <vTaskDelayUntil+0x14>
80005ee8:	00 00       	add	r0,r0
80005eea:	cd 04       	brge	80005e8a <vTaskDelayUntil+0x12>
80005eec:	80 00       	ld.sh	r0,r0[0x0]
80005eee:	57 f2       	stdsp	sp[0x1fc],r2
80005ef0:	80 00       	ld.sh	r0,r0[0x0]
80005ef2:	5e 1c       	retne	r12
80005ef4:	80 00       	ld.sh	r0,r0[0x0]
80005ef6:	5d 34       	musfr	r4

80005ef8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
80005ef8:	eb cd 40 c0 	pushm	r6-r7,lr
80005efc:	16 96       	mov	r6,r11
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
80005efe:	48 e7       	lddpc	r7,80005f34 <vTaskPlaceOnEventList+0x3c>
80005f00:	6e 0b       	ld.w	r11,r7[0x0]
80005f02:	2e 8b       	sub	r11,-24
80005f04:	f0 1f 00 0d 	mcall	80005f38 <vTaskPlaceOnEventList+0x40>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005f08:	6e 0c       	ld.w	r12,r7[0x0]
80005f0a:	2f cc       	sub	r12,-4
80005f0c:	f0 1f 00 0c 	mcall	80005f3c <vTaskPlaceOnEventList+0x44>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
80005f10:	5b f6       	cp.w	r6,-1
80005f12:	c0 81       	brne	80005f22 <vTaskPlaceOnEventList+0x2a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005f14:	6e 0b       	ld.w	r11,r7[0x0]
80005f16:	2f cb       	sub	r11,-4
80005f18:	48 ac       	lddpc	r12,80005f40 <vTaskPlaceOnEventList+0x48>
80005f1a:	f0 1f 00 0b 	mcall	80005f44 <vTaskPlaceOnEventList+0x4c>
80005f1e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
80005f22:	48 a8       	lddpc	r8,80005f48 <vTaskPlaceOnEventList+0x50>
80005f24:	70 0c       	ld.w	r12,r8[0x0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
80005f26:	ec 0c 00 0c 	add	r12,r6,r12
80005f2a:	f0 1f 00 09 	mcall	80005f4c <vTaskPlaceOnEventList+0x54>
80005f2e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005f32:	00 00       	add	r0,r0
80005f34:	00 00       	add	r0,r0
80005f36:	cd 04       	brge	80005ed6 <vTaskDelayUntil+0x5e>
80005f38:	80 00       	ld.sh	r0,r0[0x0]
80005f3a:	57 be       	stdsp	sp[0x1ec],lr
80005f3c:	80 00       	ld.sh	r0,r0[0x0]
80005f3e:	57 f2       	stdsp	sp[0x1fc],r2
80005f40:	00 00       	add	r0,r0
80005f42:	cd 58       	rjmp	800060ec <xTaskGenericCreate+0x11c>
80005f44:	80 00       	ld.sh	r0,r0[0x0]
80005f46:	57 a2       	stdsp	sp[0x1e8],r2
80005f48:	00 00       	add	r0,r0
80005f4a:	cd 30       	breq	80005ef0 <vTaskDelayUntil+0x78>
80005f4c:	80 00       	ld.sh	r0,r0[0x0]
80005f4e:	5e 1c       	retne	r12

80005f50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80005f50:	eb cd 40 f8 	pushm	r3-r7,lr
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005f54:	49 57       	lddpc	r7,80005fa8 <prvIdleTask+0x58>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005f56:	49 64       	lddpc	r4,80005fac <prvIdleTask+0x5c>

				taskENTER_CRITICAL();
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					--uxCurrentNumberOfTasks;
80005f58:	49 63       	lddpc	r3,80005fb0 <prvIdleTask+0x60>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005f5a:	49 75       	lddpc	r5,80005fb4 <prvIdleTask+0x64>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005f5c:	6e 08       	ld.w	r8,r7[0x0]
80005f5e:	58 08       	cp.w	r8,0
80005f60:	c1 e0       	breq	80005f9c <prvIdleTask+0x4c>
		{
			vTaskSuspendAll();
80005f62:	f0 1f 00 16 	mcall	80005fb8 <prvIdleTask+0x68>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005f66:	68 06       	ld.w	r6,r4[0x0]
			xTaskResumeAll();
80005f68:	f0 1f 00 15 	mcall	80005fbc <prvIdleTask+0x6c>

			if( xListIsEmpty == pdFALSE )
80005f6c:	58 06       	cp.w	r6,0
80005f6e:	c1 70       	breq	80005f9c <prvIdleTask+0x4c>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
80005f70:	f0 1f 00 14 	mcall	80005fc0 <prvIdleTask+0x70>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
80005f74:	68 38       	ld.w	r8,r4[0xc]
80005f76:	70 36       	ld.w	r6,r8[0xc]
					vListRemove( &( pxTCB->xGenericListItem ) );
80005f78:	ec cc ff fc 	sub	r12,r6,-4
80005f7c:	f0 1f 00 12 	mcall	80005fc4 <prvIdleTask+0x74>
					--uxCurrentNumberOfTasks;
80005f80:	66 08       	ld.w	r8,r3[0x0]
80005f82:	20 18       	sub	r8,1
80005f84:	87 08       	st.w	r3[0x0],r8
					--uxTasksDeleted;
80005f86:	6e 08       	ld.w	r8,r7[0x0]
80005f88:	20 18       	sub	r8,1
80005f8a:	8f 08       	st.w	r7[0x0],r8
				}
				taskEXIT_CRITICAL();
80005f8c:	f0 1f 00 0f 	mcall	80005fc8 <prvIdleTask+0x78>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
80005f90:	6c cc       	ld.w	r12,r6[0x30]
80005f92:	f0 1f 00 0f 	mcall	80005fcc <prvIdleTask+0x7c>
		vPortFree( pxTCB );
80005f96:	0c 9c       	mov	r12,r6
80005f98:	f0 1f 00 0d 	mcall	80005fcc <prvIdleTask+0x7c>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005f9c:	6a 08       	ld.w	r8,r5[0x0]
80005f9e:	58 18       	cp.w	r8,1
80005fa0:	fe 98 ff de 	brls	80005f5c <prvIdleTask+0xc>
			{
				taskYIELD();
80005fa4:	d7 33       	scall
80005fa6:	cd bb       	rjmp	80005f5c <prvIdleTask+0xc>
80005fa8:	00 00       	add	r0,r0
80005faa:	cc 44       	brge	80005f32 <vTaskPlaceOnEventList+0x3a>
80005fac:	00 00       	add	r0,r0
80005fae:	cc f0       	breq	80005f4c <vTaskPlaceOnEventList+0x54>
80005fb0:	00 00       	add	r0,r0
80005fb2:	cd 50       	breq	80005f5c <prvIdleTask+0xc>
80005fb4:	00 00       	add	r0,r0
80005fb6:	cc 50       	breq	80005f40 <vTaskPlaceOnEventList+0x48>
80005fb8:	80 00       	ld.sh	r0,r0[0x0]
80005fba:	5a 5c       	cp.w	r12,-27
80005fbc:	80 00       	ld.sh	r0,r0[0x0]
80005fbe:	5d 34       	musfr	r4
80005fc0:	80 00       	ld.sh	r0,r0[0x0]
80005fc2:	58 ac       	cp.w	r12,10
80005fc4:	80 00       	ld.sh	r0,r0[0x0]
80005fc6:	57 f2       	stdsp	sp[0x1fc],r2
80005fc8:	80 00       	ld.sh	r0,r0[0x0]
80005fca:	59 b8       	cp.w	r8,27
80005fcc:	80 00       	ld.sh	r0,r0[0x0]
80005fce:	2b 9c       	sub	r12,-71

80005fd0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
80005fd0:	d4 31       	pushm	r0-r7,lr
80005fd2:	20 1d       	sub	sp,4
80005fd4:	fa c4 ff d8 	sub	r4,sp,-40
80005fd8:	50 0c       	stdsp	sp[0x0],r12
80005fda:	16 91       	mov	r1,r11
80005fdc:	14 97       	mov	r7,r10
80005fde:	12 90       	mov	r0,r9
80005fe0:	10 93       	mov	r3,r8
80005fe2:	68 02       	ld.w	r2,r4[0x0]
80005fe4:	68 16       	ld.w	r6,r4[0x4]
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
80005fe6:	34 4c       	mov	r12,68
80005fe8:	f0 1f 00 5b 	mcall	80006154 <xTaskGenericCreate+0x184>
80005fec:	18 95       	mov	r5,r12

	if( pxNewTCB != NULL )
80005fee:	c0 31       	brne	80005ff4 <xTaskGenericCreate+0x24>
80005ff0:	3f fc       	mov	r12,-1
80005ff2:	ca d8       	rjmp	8000614c <xTaskGenericCreate+0x17c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80005ff4:	58 06       	cp.w	r6,0
80005ff6:	e0 81 00 ad 	brne	80006150 <xTaskGenericCreate+0x180>
80005ffa:	0e 9c       	mov	r12,r7
80005ffc:	5c 7c       	castu.h	r12
80005ffe:	a3 6c       	lsl	r12,0x2
80006000:	f0 1f 00 55 	mcall	80006154 <xTaskGenericCreate+0x184>
80006004:	18 96       	mov	r6,r12
80006006:	8b cc       	st.w	r5[0x30],r12

		if( pxNewTCB->pxStack == NULL )
80006008:	c0 61       	brne	80006014 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
8000600a:	0a 9c       	mov	r12,r5
8000600c:	f0 1f 00 53 	mcall	80006158 <xTaskGenericCreate+0x188>
80006010:	3f fc       	mov	r12,-1
80006012:	c9 d8       	rjmp	8000614c <xTaskGenericCreate+0x17c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
80006014:	5c 77       	castu.h	r7
80006016:	ee 0a 15 02 	lsl	r10,r7,0x2
8000601a:	e0 6b 00 a5 	mov	r11,165
8000601e:	0c 9c       	mov	r12,r6
80006020:	f0 1f 00 4f 	mcall	8000615c <xTaskGenericCreate+0x18c>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
80006024:	ee c6 00 01 	sub	r6,r7,1
80006028:	6a c8       	ld.w	r8,r5[0x30]
8000602a:	f0 06 00 26 	add	r6,r8,r6<<0x2
8000602e:	e0 16 ff fc 	andl	r6,0xfffc
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
80006032:	31 0a       	mov	r10,16
80006034:	02 9b       	mov	r11,r1
80006036:	ea cc ff cc 	sub	r12,r5,-52
8000603a:	f0 1f 00 4a 	mcall	80006160 <xTaskGenericCreate+0x190>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
8000603e:	30 08       	mov	r8,0
80006040:	eb 68 00 43 	st.b	r5[67],r8
80006044:	58 73       	cp.w	r3,7
80006046:	e6 07 17 80 	movls	r7,r3
8000604a:	f9 b7 0b 07 	movhi	r7,7
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
8000604e:	8b b7       	st.w	r5[0x2c],r7
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80006050:	ea c4 ff fc 	sub	r4,r5,-4
80006054:	08 9c       	mov	r12,r4
80006056:	f0 1f 00 44 	mcall	80006164 <xTaskGenericCreate+0x194>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
8000605a:	ea cc ff e8 	sub	r12,r5,-24
8000605e:	f0 1f 00 42 	mcall	80006164 <xTaskGenericCreate+0x194>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80006062:	8b 45       	st.w	r5[0x10],r5

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
80006064:	ee 07 11 08 	rsub	r7,r7,8
80006068:	8b 67       	st.w	r5[0x18],r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
8000606a:	8b 95       	st.w	r5[0x24],r5
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
8000606c:	00 9a       	mov	r10,r0
8000606e:	40 0b       	lddsp	r11,sp[0x0]
80006070:	0c 9c       	mov	r12,r6
80006072:	f0 1f 00 3e 	mcall	80006168 <xTaskGenericCreate+0x198>
80006076:	8b 0c       	st.w	r5[0x0],r12
		if( ( void * ) pxCreatedTask != NULL )
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
80006078:	58 02       	cp.w	r2,0
8000607a:	e5 f5 1a 00 	st.wne	r2[0x0],r5
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
8000607e:	f0 1f 00 3c 	mcall	8000616c <xTaskGenericCreate+0x19c>
		{
			uxCurrentNumberOfTasks++;
80006082:	4b c8       	lddpc	r8,80006170 <xTaskGenericCreate+0x1a0>
80006084:	70 09       	ld.w	r9,r8[0x0]
80006086:	2f f9       	sub	r9,-1
80006088:	91 09       	st.w	r8[0x0],r9
			if( pxCurrentTCB == NULL )
8000608a:	4b b8       	lddpc	r8,80006174 <xTaskGenericCreate+0x1a4>
8000608c:	70 08       	ld.w	r8,r8[0x0]
8000608e:	58 08       	cp.w	r8,0
80006090:	c2 61       	brne	800060dc <xTaskGenericCreate+0x10c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80006092:	4b 98       	lddpc	r8,80006174 <xTaskGenericCreate+0x1a4>
80006094:	91 05       	st.w	r8[0x0],r5

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
80006096:	4b 78       	lddpc	r8,80006170 <xTaskGenericCreate+0x1a0>
80006098:	70 08       	ld.w	r8,r8[0x0]
8000609a:	58 18       	cp.w	r8,1
8000609c:	c2 b1       	brne	800060f2 <xTaskGenericCreate+0x122>
8000609e:	4b 77       	lddpc	r7,80006178 <xTaskGenericCreate+0x1a8>

/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
800060a0:	ee c6 ff 60 	sub	r6,r7,-160
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
800060a4:	0e 9c       	mov	r12,r7
800060a6:	f0 1f 00 36 	mcall	8000617c <xTaskGenericCreate+0x1ac>
800060aa:	2e c7       	sub	r7,-20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
800060ac:	0c 37       	cp.w	r7,r6
800060ae:	cf b1       	brne	800060a4 <xTaskGenericCreate+0xd4>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
800060b0:	4b 47       	lddpc	r7,80006180 <xTaskGenericCreate+0x1b0>
800060b2:	0e 9c       	mov	r12,r7
800060b4:	f0 1f 00 32 	mcall	8000617c <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
800060b8:	4b 36       	lddpc	r6,80006184 <xTaskGenericCreate+0x1b4>
800060ba:	0c 9c       	mov	r12,r6
800060bc:	f0 1f 00 30 	mcall	8000617c <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xPendingReadyList );
800060c0:	4b 2c       	lddpc	r12,80006188 <xTaskGenericCreate+0x1b8>
800060c2:	f0 1f 00 2f 	mcall	8000617c <xTaskGenericCreate+0x1ac>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
800060c6:	4b 2c       	lddpc	r12,8000618c <xTaskGenericCreate+0x1bc>
800060c8:	f0 1f 00 2d 	mcall	8000617c <xTaskGenericCreate+0x1ac>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
800060cc:	4b 1c       	lddpc	r12,80006190 <xTaskGenericCreate+0x1c0>
800060ce:	f0 1f 00 2c 	mcall	8000617c <xTaskGenericCreate+0x1ac>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
800060d2:	4b 18       	lddpc	r8,80006194 <xTaskGenericCreate+0x1c4>
800060d4:	91 07       	st.w	r8[0x0],r7
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
800060d6:	4b 18       	lddpc	r8,80006198 <xTaskGenericCreate+0x1c8>
800060d8:	91 06       	st.w	r8[0x0],r6
800060da:	c0 c8       	rjmp	800060f2 <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
800060dc:	4b 08       	lddpc	r8,8000619c <xTaskGenericCreate+0x1cc>
800060de:	70 08       	ld.w	r8,r8[0x0]
800060e0:	58 08       	cp.w	r8,0
800060e2:	c0 81       	brne	800060f2 <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
800060e4:	4a 48       	lddpc	r8,80006174 <xTaskGenericCreate+0x1a4>
800060e6:	70 08       	ld.w	r8,r8[0x0]
800060e8:	70 b8       	ld.w	r8,r8[0x2c]
800060ea:	10 33       	cp.w	r3,r8
800060ec:	c0 33       	brcs	800060f2 <xTaskGenericCreate+0x122>
					{
						pxCurrentTCB = pxNewTCB;
800060ee:	4a 28       	lddpc	r8,80006174 <xTaskGenericCreate+0x1a4>
800060f0:	91 05       	st.w	r8[0x0],r5
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
800060f2:	6a b8       	ld.w	r8,r5[0x2c]
800060f4:	4a b9       	lddpc	r9,800061a0 <xTaskGenericCreate+0x1d0>
800060f6:	72 09       	ld.w	r9,r9[0x0]
800060f8:	12 38       	cp.w	r8,r9
800060fa:	e0 88 00 04 	brls	80006102 <xTaskGenericCreate+0x132>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
800060fe:	4a 99       	lddpc	r9,800061a0 <xTaskGenericCreate+0x1d0>
80006100:	93 08       	st.w	r9[0x0],r8
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
80006102:	4a 98       	lddpc	r8,800061a4 <xTaskGenericCreate+0x1d4>
80006104:	70 09       	ld.w	r9,r8[0x0]
80006106:	2f f9       	sub	r9,-1
80006108:	91 09       	st.w	r8[0x0],r9

			prvAddTaskToReadyQueue( pxNewTCB );
8000610a:	6a b8       	ld.w	r8,r5[0x2c]
8000610c:	4a 79       	lddpc	r9,800061a8 <xTaskGenericCreate+0x1d8>
8000610e:	72 09       	ld.w	r9,r9[0x0]
80006110:	12 38       	cp.w	r8,r9
80006112:	e0 88 00 04 	brls	8000611a <xTaskGenericCreate+0x14a>
80006116:	4a 59       	lddpc	r9,800061a8 <xTaskGenericCreate+0x1d8>
80006118:	93 08       	st.w	r9[0x0],r8
8000611a:	6a bc       	ld.w	r12,r5[0x2c]
8000611c:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80006120:	08 9b       	mov	r11,r4
80006122:	49 68       	lddpc	r8,80006178 <xTaskGenericCreate+0x1a8>
80006124:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80006128:	f0 1f 00 21 	mcall	800061ac <xTaskGenericCreate+0x1dc>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
8000612c:	f0 1f 00 21 	mcall	800061b0 <xTaskGenericCreate+0x1e0>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
80006130:	49 b8       	lddpc	r8,8000619c <xTaskGenericCreate+0x1cc>
80006132:	70 08       	ld.w	r8,r8[0x0]
80006134:	58 08       	cp.w	r8,0
80006136:	c0 a0       	breq	8000614a <xTaskGenericCreate+0x17a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
80006138:	48 f8       	lddpc	r8,80006174 <xTaskGenericCreate+0x1a4>
8000613a:	70 08       	ld.w	r8,r8[0x0]
8000613c:	70 b8       	ld.w	r8,r8[0x2c]
8000613e:	10 33       	cp.w	r3,r8
80006140:	e0 88 00 05 	brls	8000614a <xTaskGenericCreate+0x17a>
			{
				portYIELD_WITHIN_API();
80006144:	d7 33       	scall
80006146:	30 1c       	mov	r12,1
80006148:	c0 28       	rjmp	8000614c <xTaskGenericCreate+0x17c>
8000614a:	30 1c       	mov	r12,1
			}
		}
	}

	return xReturn;
}
8000614c:	2f fd       	sub	sp,-4
8000614e:	d8 32       	popm	r0-r7,pc
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80006150:	99 c6       	st.w	r12[0x30],r6
80006152:	c6 1b       	rjmp	80006014 <xTaskGenericCreate+0x44>
80006154:	80 00       	ld.sh	r0,r0[0x0]
80006156:	2b a0       	sub	r0,-70
80006158:	80 00       	ld.sh	r0,r0[0x0]
8000615a:	2b 9c       	sub	r12,-71
8000615c:	80 00       	ld.sh	r0,r0[0x0]
8000615e:	7d aa       	ld.w	r10,lr[0x68]
80006160:	80 00       	ld.sh	r0,r0[0x0]
80006162:	7d b8       	ld.w	r8,lr[0x6c]
80006164:	80 00       	ld.sh	r0,r0[0x0]
80006166:	57 9c       	stdsp	sp[0x1e4],r12
80006168:	80 00       	ld.sh	r0,r0[0x0]
8000616a:	58 18       	cp.w	r8,1
8000616c:	80 00       	ld.sh	r0,r0[0x0]
8000616e:	58 ac       	cp.w	r12,10
80006170:	00 00       	add	r0,r0
80006172:	cd 50       	breq	8000611c <xTaskGenericCreate+0x14c>
80006174:	00 00       	add	r0,r0
80006176:	cd 04       	brge	80006116 <xTaskGenericCreate+0x146>
80006178:	00 00       	add	r0,r0
8000617a:	cc 50       	breq	80006104 <xTaskGenericCreate+0x134>
8000617c:	80 00       	ld.sh	r0,r0[0x0]
8000617e:	57 88       	stdsp	sp[0x1e0],r8
80006180:	00 00       	add	r0,r0
80006182:	cd 1c       	rcall	80006324 <wdt_scheduler+0x34>
80006184:	00 00       	add	r0,r0
80006186:	cd 38       	rjmp	8000632c <wdt_scheduler+0x3c>
80006188:	00 00       	add	r0,r0
8000618a:	cd 08       	rjmp	8000632a <wdt_scheduler+0x3a>
8000618c:	00 00       	add	r0,r0
8000618e:	cc f0       	breq	8000612c <xTaskGenericCreate+0x15c>
80006190:	00 00       	add	r0,r0
80006192:	cd 58       	rjmp	8000633c <wdt_scheduler+0x4c>
80006194:	00 00       	add	r0,r0
80006196:	cc 3c       	rcall	8000631c <wdt_scheduler+0x2c>
80006198:	00 00       	add	r0,r0
8000619a:	cc 4c       	rcall	80006322 <wdt_scheduler+0x32>
8000619c:	00 00       	add	r0,r0
8000619e:	cc 40       	breq	80006126 <xTaskGenericCreate+0x156>
800061a0:	00 00       	add	r0,r0
800061a2:	cc 38       	rjmp	80006328 <wdt_scheduler+0x38>
800061a4:	00 00       	add	r0,r0
800061a6:	cd 4c       	rcall	8000634e <wdt_scheduler+0x5e>
800061a8:	00 00       	add	r0,r0
800061aa:	cd 6c       	rcall	80006356 <wdt_scheduler+0x66>
800061ac:	80 00       	ld.sh	r0,r0[0x0]
800061ae:	57 a2       	stdsp	sp[0x1e8],r2
800061b0:	80 00       	ld.sh	r0,r0[0x0]
800061b2:	59 b8       	cp.w	r8,27

800061b4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
800061b4:	d4 01       	pushm	lr
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
800061b6:	30 09       	mov	r9,0
800061b8:	1a d9       	st.w	--sp,r9
800061ba:	1a d9       	st.w	--sp,r9
800061bc:	1a d9       	st.w	--sp,r9
800061be:	12 98       	mov	r8,r9
800061c0:	e0 6a 01 00 	mov	r10,256
800061c4:	48 9b       	lddpc	r11,800061e8 <vTaskStartScheduler+0x34>
800061c6:	48 ac       	lddpc	r12,800061ec <vTaskStartScheduler+0x38>
800061c8:	f0 1f 00 0a 	mcall	800061f0 <vTaskStartScheduler+0x3c>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
800061cc:	2f dd       	sub	sp,-12
800061ce:	58 1c       	cp.w	r12,1
800061d0:	c0 a1       	brne	800061e4 <vTaskStartScheduler+0x30>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
800061d2:	d3 03       	ssrf	0x10

		xSchedulerRunning = pdTRUE;
800061d4:	30 19       	mov	r9,1
800061d6:	48 88       	lddpc	r8,800061f4 <vTaskStartScheduler+0x40>
800061d8:	91 09       	st.w	r8[0x0],r9
		xTickCount = ( portTickType ) 0;
800061da:	30 09       	mov	r9,0
800061dc:	48 78       	lddpc	r8,800061f8 <vTaskStartScheduler+0x44>
800061de:	91 09       	st.w	r8[0x0],r9
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
800061e0:	f0 1f 00 07 	mcall	800061fc <vTaskStartScheduler+0x48>
800061e4:	d8 02       	popm	pc
800061e6:	00 00       	add	r0,r0
800061e8:	80 00       	ld.sh	r0,r0[0x0]
800061ea:	80 70       	ld.sh	r0,r0[0xe]
800061ec:	80 00       	ld.sh	r0,r0[0x0]
800061ee:	5f 50       	srlt	r0
800061f0:	80 00       	ld.sh	r0,r0[0x0]
800061f2:	5f d0       	srvc	r0
800061f4:	00 00       	add	r0,r0
800061f6:	cc 40       	breq	8000617e <xTaskGenericCreate+0x1ae>
800061f8:	00 00       	add	r0,r0
800061fa:	cd 30       	breq	800061a0 <xTaskGenericCreate+0x1d0>
800061fc:	80 00       	ld.sh	r0,r0[0x0]
800061fe:	58 bc       	cp.w	r12,11

80006200 <get_and_send_periodic_data>:
		fsm_ecu_init(&ecu_data);
		wdt_enable(&opt);
	}
}

uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer) {
80006200:	eb cd 40 c0 	pushm	r6-r7,lr
80006204:	18 96       	mov	r6,r12
80006206:	16 97       	mov	r7,r11
	if ((data_timer % TIMER_10_HZ) == 0) {
80006208:	16 98       	mov	r8,r11
8000620a:	5c 78       	castu.h	r8
8000620c:	e0 6b cc cd 	mov	r11,52429
80006210:	ea 1b cc cc 	orh	r11,0xcccc
80006214:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006218:	f6 09 16 02 	lsr	r9,r11,0x2
8000621c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006220:	12 18       	sub	r8,r9
80006222:	30 0a       	mov	r10,0
80006224:	f4 08 19 00 	cp.h	r8,r10
80006228:	c1 21       	brne	8000624c <get_and_send_periodic_data+0x4c>
		ecu_can_inverter_read_reg(VDC_REG);
8000622a:	e0 6c 00 eb 	mov	r12,235
8000622e:	f0 1f 00 2b 	mcall	800062d8 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(RPM_REG);
80006232:	33 0c       	mov	r12,48
80006234:	f0 1f 00 29 	mcall	800062d8 <get_and_send_periodic_data+0xd8>
		ecu_can_send_fast_data(ecu_data->inverter_vdc, ecu_data->ecu_error, ecu_data->rpm, ecu_data->trq_cmd);
80006238:	ed 09 00 16 	ld.sh	r9,r6[22]
8000623c:	ed 1a 00 40 	ld.uh	r10,r6[64]
80006240:	ed 1b 00 5a 	ld.uh	r11,r6[90]
80006244:	ed 1c 00 3e 	ld.uh	r12,r6[62]
80006248:	f0 1f 00 25 	mcall	800062dc <get_and_send_periodic_data+0xdc>
	}
	
	if ((data_timer % TIMER_2_HZ) == 0) {
8000624c:	0e 98       	mov	r8,r7
8000624e:	5c 78       	castu.h	r8
80006250:	e0 6b 85 1f 	mov	r11,34079
80006254:	ea 1b 51 eb 	orh	r11,0x51eb
80006258:	f0 0b 06 4a 	mulu.d	r10,r8,r11
8000625c:	f6 09 16 03 	lsr	r9,r11,0x3
80006260:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006264:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006268:	12 18       	sub	r8,r9
8000626a:	30 0a       	mov	r10,0
8000626c:	f4 08 19 00 	cp.h	r8,r10
80006270:	c0 b1       	brne	80006286 <get_and_send_periodic_data+0x86>
		if (ecu_data->state == STATE_ERROR) {
80006272:	6c 08       	ld.w	r8,r6[0x0]
80006274:	58 88       	cp.w	r8,8
80006276:	c0 51       	brne	80006280 <get_and_send_periodic_data+0x80>
			ecu_can_send_alive(1);
80006278:	30 1c       	mov	r12,1
8000627a:	f0 1f 00 1a 	mcall	800062e0 <get_and_send_periodic_data+0xe0>
8000627e:	c0 48       	rjmp	80006286 <get_and_send_periodic_data+0x86>
			} else {
			ecu_can_send_alive(0);
80006280:	30 0c       	mov	r12,0
80006282:	f0 1f 00 18 	mcall	800062e0 <get_and_send_periodic_data+0xe0>
		}
	}
	
	if ((data_timer % TIMER_1_HZ) == 0) {
80006286:	0e 98       	mov	r8,r7
80006288:	5c 78       	castu.h	r8
8000628a:	e0 6b 85 1f 	mov	r11,34079
8000628e:	ea 1b 51 eb 	orh	r11,0x51eb
80006292:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006296:	f6 09 16 04 	lsr	r9,r11,0x4
8000629a:	f2 09 10 32 	mul	r9,r9,50
8000629e:	12 18       	sub	r8,r9
800062a0:	30 09       	mov	r9,0
800062a2:	f2 08 19 00 	cp.h	r8,r9
800062a6:	c1 51       	brne	800062d0 <get_and_send_periodic_data+0xd0>
		ecu_can_inverter_read_reg(MOTOR_TEMP_REG);
800062a8:	34 9c       	mov	r12,73
800062aa:	f0 1f 00 0c 	mcall	800062d8 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(IGBT_TEMP_REG);
800062ae:	34 ac       	mov	r12,74
800062b0:	f0 1f 00 0a 	mcall	800062d8 <get_and_send_periodic_data+0xd8>
		ecu_can_send_slow_data(ecu_data->motor_temp, ecu_data->inverter_temp, ecu_data->config_max_trq);
800062b4:	ed 3a 00 69 	ld.ub	r10,r6[105]
800062b8:	ed 1b 00 44 	ld.uh	r11,r6[68]
800062bc:	ed 1c 00 42 	ld.uh	r12,r6[66]
800062c0:	f0 1f 00 09 	mcall	800062e4 <get_and_send_periodic_data+0xe4>
		save_state(&mcp2515_spiModule, ecu_data);
800062c4:	0c 9b       	mov	r11,r6
800062c6:	48 9c       	lddpc	r12,800062e8 <get_and_send_periodic_data+0xe8>
800062c8:	f0 1f 00 09 	mcall	800062ec <get_and_send_periodic_data+0xec>
		data_timer = 0;
		asm("nop");
800062cc:	d7 03       	nop
800062ce:	30 07       	mov	r7,0
	}
	return data_timer;
800062d0:	0e 9c       	mov	r12,r7
800062d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800062d6:	00 00       	add	r0,r0
800062d8:	80 00       	ld.sh	r0,r0[0x0]
800062da:	2a d4       	sub	r4,-83
800062dc:	80 00       	ld.sh	r0,r0[0x0]
800062de:	2a 98       	sub	r8,-87
800062e0:	80 00       	ld.sh	r0,r0[0x0]
800062e2:	29 00       	sub	r0,-112
800062e4:	80 00       	ld.sh	r0,r0[0x0]
800062e6:	2a 5c       	sub	r12,-91
800062e8:	00 00       	add	r0,r0
800062ea:	d0 28       	*unknown*
800062ec:	80 00       	ld.sh	r0,r0[0x0]
800062ee:	31 f8       	mov	r8,31

800062f0 <wdt_scheduler>:
		portEXIT_CRITICAL();
	}
}


void wdt_scheduler(void) {
800062f0:	d4 01       	pushm	lr
	// Watchdog reset
	if(AVR32_PM.RCAUSE.wdt) {
800062f2:	fe 78 04 00 	mov	r8,-64512
800062f6:	f0 f8 01 80 	ld.w	r8,r8[384]
800062fa:	e2 18 00 08 	andl	r8,0x8,COH
800062fe:	c0 b0       	breq	80006314 <wdt_scheduler+0x24>
		power_on_reset = 0;
80006300:	30 09       	mov	r9,0
80006302:	49 38       	lddpc	r8,8000634c <wdt_scheduler+0x5c>
80006304:	b0 89       	st.b	r8[0x0],r9
		load_state(&mcp2515_spiModule, &ecu_data);
80006306:	49 3b       	lddpc	r11,80006350 <wdt_scheduler+0x60>
80006308:	49 3c       	lddpc	r12,80006354 <wdt_scheduler+0x64>
8000630a:	f0 1f 00 14 	mcall	80006358 <wdt_scheduler+0x68>
		wdt_reenable();
8000630e:	f0 1f 00 14 	mcall	8000635c <wdt_scheduler+0x6c>
80006312:	d8 02       	popm	pc
	} else if (AVR32_PM.RCAUSE.por) {
80006314:	fe 78 04 00 	mov	r8,-64512
80006318:	f0 f8 01 80 	ld.w	r8,r8[384]
8000631c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006320:	c0 b0       	breq	80006336 <wdt_scheduler+0x46>
		power_on_reset = 1;
80006322:	30 19       	mov	r9,1
80006324:	48 a8       	lddpc	r8,8000634c <wdt_scheduler+0x5c>
80006326:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
80006328:	48 ac       	lddpc	r12,80006350 <wdt_scheduler+0x60>
8000632a:	f0 1f 00 0e 	mcall	80006360 <wdt_scheduler+0x70>
		wdt_enable(&opt);
8000632e:	48 ec       	lddpc	r12,80006364 <wdt_scheduler+0x74>
80006330:	f0 1f 00 0e 	mcall	80006368 <wdt_scheduler+0x78>
80006334:	d8 02       	popm	pc
	} else {
		power_on_reset = 0;
80006336:	30 09       	mov	r9,0
80006338:	48 58       	lddpc	r8,8000634c <wdt_scheduler+0x5c>
8000633a:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
8000633c:	48 5c       	lddpc	r12,80006350 <wdt_scheduler+0x60>
8000633e:	f0 1f 00 09 	mcall	80006360 <wdt_scheduler+0x70>
		wdt_enable(&opt);
80006342:	48 9c       	lddpc	r12,80006364 <wdt_scheduler+0x74>
80006344:	f0 1f 00 09 	mcall	80006368 <wdt_scheduler+0x78>
80006348:	d8 02       	popm	pc
8000634a:	00 00       	add	r0,r0
8000634c:	00 00       	add	r0,r0
8000634e:	cd 78       	rjmp	800064fc <main+0x190>
80006350:	00 00       	add	r0,r0
80006352:	cf 94       	brge	80006344 <wdt_scheduler+0x54>
80006354:	00 00       	add	r0,r0
80006356:	d0 28       	*unknown*
80006358:	80 00       	ld.sh	r0,r0[0x0]
8000635a:	30 ec       	mov	r12,14
8000635c:	80 00       	ld.sh	r0,r0[0x0]
8000635e:	21 e8       	sub	r8,30
80006360:	80 00       	ld.sh	r0,r0[0x0]
80006362:	35 68       	mov	r8,86
80006364:	00 00       	add	r0,r0
80006366:	01 e8       	ld.ub	r8,r0[0x6]
80006368:	80 00       	ld.sh	r0,r0[0x0]
8000636a:	22 28       	sub	r8,34

8000636c <main>:
struct spi_device spi_init_module(void);
void wdt_scheduler(void);
uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer);


int main(void){	
8000636c:	eb cd 40 e0 	pushm	r5-r7,lr
	board_init();
80006370:	f0 1f 00 50 	mcall	800064b0 <main+0x144>
	spi_init_pins();
80006374:	f0 1f 00 50 	mcall	800064b4 <main+0x148>
	mcp2515_spiModule = spi_init_module();
80006378:	f0 1f 00 50 	mcall	800064b8 <main+0x14c>
8000637c:	4d 08       	lddpc	r8,800064bc <main+0x150>
8000637e:	b0 8c       	st.b	r8[0x0],r12
	queue_from_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN, sizeof(inverter_can_msg_t));
80006380:	30 0a       	mov	r10,0
80006382:	30 cb       	mov	r11,12
80006384:	30 5c       	mov	r12,5
80006386:	f0 1f 00 4f 	mcall	800064c0 <main+0x154>
8000638a:	4c f8       	lddpc	r8,800064c4 <main+0x158>
8000638c:	91 0c       	st.w	r8[0x0],r12
	queue_to_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN+5, sizeof(inverter_can_msg_t));
8000638e:	30 0a       	mov	r10,0
80006390:	30 cb       	mov	r11,12
80006392:	30 ac       	mov	r12,10
80006394:	f0 1f 00 4b 	mcall	800064c0 <main+0x154>
80006398:	4c c8       	lddpc	r8,800064c8 <main+0x15c>
8000639a:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fl		= xQueueCreate(1, sizeof(uint16_t));	
8000639c:	30 0a       	mov	r10,0
8000639e:	30 2b       	mov	r11,2
800063a0:	30 1c       	mov	r12,1
800063a2:	f0 1f 00 48 	mcall	800064c0 <main+0x154>
800063a6:	4c a8       	lddpc	r8,800064cc <main+0x160>
800063a8:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fr		= xQueueCreate(1, sizeof(uint16_t));	
800063aa:	30 0a       	mov	r10,0
800063ac:	30 2b       	mov	r11,2
800063ae:	30 1c       	mov	r12,1
800063b0:	f0 1f 00 44 	mcall	800064c0 <main+0x154>
800063b4:	4c 78       	lddpc	r8,800064d0 <main+0x164>
800063b6:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rl		= xQueueCreate(1, sizeof(uint16_t));	
800063b8:	30 0a       	mov	r10,0
800063ba:	30 2b       	mov	r11,2
800063bc:	30 1c       	mov	r12,1
800063be:	f0 1f 00 41 	mcall	800064c0 <main+0x154>
800063c2:	4c 58       	lddpc	r8,800064d4 <main+0x168>
800063c4:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rr		= xQueueCreate(1, sizeof(uint16_t));
800063c6:	30 0a       	mov	r10,0
800063c8:	30 2b       	mov	r11,2
800063ca:	30 1c       	mov	r12,1
800063cc:	f0 1f 00 3d 	mcall	800064c0 <main+0x154>
800063d0:	4c 28       	lddpc	r8,800064d8 <main+0x16c>
800063d2:	91 0c       	st.w	r8[0x0],r12
	//queue_traction_control = xQueueCreate(1, sizeof(int16_t));
	queue_dash_msg		= xQueueCreate(QUEUE_DASH_MSG_LEN, sizeof(dash_can_msg_t));	
800063d4:	30 0a       	mov	r10,0
800063d6:	30 cb       	mov	r11,12
800063d8:	30 5c       	mov	r12,5
800063da:	f0 1f 00 3a 	mcall	800064c0 <main+0x154>
800063de:	4c 08       	lddpc	r8,800064dc <main+0x170>
800063e0:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0		= xQueueCreate(1, sizeof(int16_t));
800063e2:	30 0a       	mov	r10,0
800063e4:	30 2b       	mov	r11,2
800063e6:	30 1c       	mov	r12,1
800063e8:	f0 1f 00 36 	mcall	800064c0 <main+0x154>
800063ec:	4b d8       	lddpc	r8,800064e0 <main+0x174>
800063ee:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1		= xQueueCreate(1, sizeof(int16_t));
800063f0:	30 0a       	mov	r10,0
800063f2:	30 2b       	mov	r11,2
800063f4:	30 1c       	mov	r12,1
800063f6:	f0 1f 00 33 	mcall	800064c0 <main+0x154>
800063fa:	4b b8       	lddpc	r8,800064e4 <main+0x178>
800063fc:	91 0c       	st.w	r8[0x0],r12
	queue_bms_rx		= xQueueCreate(QUEUE_BMS_RX_LEN, sizeof(bms_can_msg_t));
800063fe:	30 0a       	mov	r10,0
80006400:	30 cb       	mov	r11,12
80006402:	30 5c       	mov	r12,5
80006404:	f0 1f 00 2f 	mcall	800064c0 <main+0x154>
80006408:	4b 88       	lddpc	r8,800064e8 <main+0x17c>
8000640a:	91 0c       	st.w	r8[0x0],r12
	queue_brake_front	= xQueueCreate(2, sizeof(uint16_t));
8000640c:	30 0a       	mov	r10,0
8000640e:	30 2b       	mov	r11,2
80006410:	16 9c       	mov	r12,r11
80006412:	f0 1f 00 2c 	mcall	800064c0 <main+0x154>
80006416:	4b 68       	lddpc	r8,800064ec <main+0x180>
80006418:	91 0c       	st.w	r8[0x0],r12
	queue_brake_rear	= xQueueCreate(2, sizeof(uint16_t));
8000641a:	30 0a       	mov	r10,0
8000641c:	30 2b       	mov	r11,2
8000641e:	16 9c       	mov	r12,r11
80006420:	f0 1f 00 28 	mcall	800064c0 <main+0x154>
80006424:	4b 38       	lddpc	r8,800064f0 <main+0x184>
80006426:	91 0c       	st.w	r8[0x0],r12
	queue_bspd			= xQueueCreate(1, sizeof(uint8_t));
80006428:	30 0a       	mov	r10,0
8000642a:	30 1b       	mov	r11,1
8000642c:	16 9c       	mov	r12,r11
8000642e:	f0 1f 00 25 	mcall	800064c0 <main+0x154>
80006432:	4b 18       	lddpc	r8,800064f4 <main+0x188>
80006434:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0_err = xQueueCreate(1, sizeof(uint8_t));
80006436:	30 0a       	mov	r10,0
80006438:	30 1b       	mov	r11,1
8000643a:	16 9c       	mov	r12,r11
8000643c:	f0 1f 00 21 	mcall	800064c0 <main+0x154>
80006440:	4a e8       	lddpc	r8,800064f8 <main+0x18c>
80006442:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1_err = xQueueCreate(1, sizeof(uint8_t));
80006444:	30 0a       	mov	r10,0
80006446:	30 1b       	mov	r11,1
80006448:	16 9c       	mov	r12,r11
8000644a:	f0 1f 00 1e 	mcall	800064c0 <main+0x154>
8000644e:	4a c8       	lddpc	r8,800064fc <main+0x190>
80006450:	91 0c       	st.w	r8[0x0],r12
	
	xTaskCreate(
80006452:	4a c5       	lddpc	r5,80006500 <main+0x194>
80006454:	30 07       	mov	r7,0
80006456:	1a d7       	st.w	--sp,r7
80006458:	1a d7       	st.w	--sp,r7
8000645a:	4a b6       	lddpc	r6,80006504 <main+0x198>
8000645c:	1a d6       	st.w	--sp,r6
8000645e:	30 18       	mov	r8,1
80006460:	0a 99       	mov	r9,r5
80006462:	e0 6a 01 00 	mov	r10,256
80006466:	4a 9b       	lddpc	r11,80006508 <main+0x19c>
80006468:	4a 9c       	lddpc	r12,8000650c <main+0x1a0>
8000646a:	f0 1f 00 2a 	mcall	80006510 <main+0x1a4>
		, (void *) &task_check_alive[0]
		, TASK_MAIN_PRIORITY
		, (xTaskHandle *) &task_handles[0]
	);
	
 	xTaskCreate(
8000646e:	1a d7       	st.w	--sp,r7
80006470:	1a d7       	st.w	--sp,r7
80006472:	2f c6       	sub	r6,-4
80006474:	1a d6       	st.w	--sp,r6
80006476:	30 18       	mov	r8,1
80006478:	ea c9 ff fc 	sub	r9,r5,-4
8000647c:	e0 6a 01 00 	mov	r10,256
80006480:	4a 5b       	lddpc	r11,80006514 <main+0x1a8>
80006482:	4a 6c       	lddpc	r12,80006518 <main+0x1ac>
80006484:	f0 1f 00 23 	mcall	80006510 <main+0x1a4>
 		, (void *) &task_check_alive[1]
 		, TASK_SPI_CAN_PRIORITY
 		, (xTaskHandle *) &task_handles[1]
 	);
	 	 
	xTaskCreate(
80006488:	1a d7       	st.w	--sp,r7
8000648a:	1a d7       	st.w	--sp,r7
8000648c:	1a d7       	st.w	--sp,r7
8000648e:	30 28       	mov	r8,2
80006490:	0e 99       	mov	r9,r7
80006492:	e0 6a 01 00 	mov	r10,256
80006496:	4a 2b       	lddpc	r11,8000651c <main+0x1b0>
80006498:	4a 2c       	lddpc	r12,80006520 <main+0x1b4>
8000649a:	f0 1f 00 1e 	mcall	80006510 <main+0x1a4>
	 	, TASK_WATCHDOG_PRIORITY
	 	, NULL
	);
		
	#ifdef USE_WDT
		wdt_scheduler();
8000649e:	2f 7d       	sub	sp,-36
800064a0:	f0 1f 00 21 	mcall	80006524 <main+0x1b8>
	#else
		fsm_ecu_init(&ecu_data);
	#endif
	vTaskStartScheduler();
800064a4:	f0 1f 00 21 	mcall	80006528 <main+0x1bc>
}
800064a8:	0e 9c       	mov	r12,r7
800064aa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800064ae:	00 00       	add	r0,r0
800064b0:	80 00       	ld.sh	r0,r0[0x0]
800064b2:	6e 24       	ld.w	r4,r7[0x8]
800064b4:	80 00       	ld.sh	r0,r0[0x0]
800064b6:	35 54       	mov	r4,85
800064b8:	80 00       	ld.sh	r0,r0[0x0]
800064ba:	34 cc       	mov	r12,76
800064bc:	00 00       	add	r0,r0
800064be:	d0 28       	*unknown*
800064c0:	80 00       	ld.sh	r0,r0[0x0]
800064c2:	30 44       	mov	r4,4
800064c4:	00 00       	add	r0,r0
800064c6:	cf 58       	rjmp	800066b0 <task_spi_can+0xcc>
800064c8:	00 00       	add	r0,r0
800064ca:	cf 64       	brge	800064b6 <main+0x14a>
800064cc:	00 00       	add	r0,r0
800064ce:	cf 78       	rjmp	800066bc <task_spi_can+0xd8>
800064d0:	00 00       	add	r0,r0
800064d2:	cf 70       	breq	800064c0 <main+0x154>
800064d4:	00 00       	add	r0,r0
800064d6:	cf 84       	brge	800064c6 <main+0x15a>
800064d8:	00 00       	add	r0,r0
800064da:	cf 6c       	rcall	800066c6 <task_spi_can+0xe2>
800064dc:	00 00       	add	r0,r0
800064de:	cf 7c       	rcall	800066cc <task_spi_can+0xe8>
800064e0:	00 00       	add	r0,r0
800064e2:	cf 60       	breq	800064ce <main+0x162>
800064e4:	00 00       	add	r0,r0
800064e6:	cf 88       	rjmp	800066d6 <task_spi_can+0xf2>
800064e8:	00 00       	add	r0,r0
800064ea:	cf 54       	brge	800064d4 <main+0x168>
800064ec:	00 00       	add	r0,r0
800064ee:	cf 90       	breq	800064e0 <main+0x174>
800064f0:	00 00       	add	r0,r0
800064f2:	cf 68       	rjmp	800066de <task_spi_can+0xfa>
800064f4:	00 00       	add	r0,r0
800064f6:	cf 80       	breq	800064e6 <main+0x17a>
800064f8:	00 00       	add	r0,r0
800064fa:	cf 8c       	rcall	800066ea <task_spi_can+0x106>
800064fc:	00 00       	add	r0,r0
800064fe:	cf 74       	brge	800064ec <main+0x180>
80006500:	00 00       	add	r0,r0
80006502:	cd 7c       	rcall	800066b0 <task_spi_can+0xcc>
80006504:	00 00       	add	r0,r0
80006506:	cd 70       	breq	800064b4 <main+0x148>
80006508:	80 00       	ld.sh	r0,r0[0x0]
8000650a:	80 78       	ld.sh	r8,r0[0xe]
8000650c:	80 00       	ld.sh	r0,r0[0x0]
8000650e:	67 4c       	ld.w	r12,r3[0x50]
80006510:	80 00       	ld.sh	r0,r0[0x0]
80006512:	5f d0       	srvc	r0
80006514:	80 00       	ld.sh	r0,r0[0x0]
80006516:	80 84       	ld.uh	r4,r0[0x0]
80006518:	80 00       	ld.sh	r0,r0[0x0]
8000651a:	65 e4       	ld.w	r4,r2[0x78]
8000651c:	80 00       	ld.sh	r0,r0[0x0]
8000651e:	80 90       	ld.uh	r0,r0[0x2]
80006520:	80 00       	ld.sh	r0,r0[0x0]
80006522:	65 2c       	ld.w	r12,r2[0x48]
80006524:	80 00       	ld.sh	r0,r0[0x0]
80006526:	62 f0       	ld.w	r0,r1[0x3c]
80006528:	80 00       	ld.sh	r0,r0[0x0]
8000652a:	61 b4       	ld.w	r4,r0[0x6c]

8000652c <task_watchdog>:


static portTASK_FUNCTION(task_watchdog, pvParameters) {
8000652c:	d4 31       	pushm	r0-r7,lr
8000652e:	20 1d       	sub	sp,4
	portTickType first_run = xTaskGetTickCount();
80006530:	f0 1f 00 22 	mcall	800065b8 <task_watchdog+0x8c>
80006534:	fa c2 ff fc 	sub	r2,sp,-4
80006538:	04 dc       	st.w	--r2,r12
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
8000653a:	33 c1       	mov	r1,60
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
8000653c:	4a 07       	lddpc	r7,800065bc <task_watchdog+0x90>
				seppuku++;
8000653e:	4a 16       	lddpc	r6,800065c0 <task_watchdog+0x94>
				gpio_set_pin_high(LED1);	
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006540:	30 05       	mov	r5,0
		}
		
		if (power_on_reset == 1) {
80006542:	4a 10       	lddpc	r0,800065c4 <task_watchdog+0x98>
80006544:	30 13       	mov	r3,1
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
80006546:	30 04       	mov	r4,0
	portTickType first_run = xTaskGetTickCount();
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
80006548:	02 9b       	mov	r11,r1
8000654a:	1a 9c       	mov	r12,sp
8000654c:	f0 1f 00 1f 	mcall	800065c8 <task_watchdog+0x9c>
		/* Perform routine work.
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
80006550:	f0 1f 00 1f 	mcall	800065cc <task_watchdog+0xa0>
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006554:	6e 08       	ld.w	r8,r7[0x0]
80006556:	58 08       	cp.w	r8,0
80006558:	c0 71       	brne	80006566 <task_watchdog+0x3a>
				seppuku++;
8000655a:	0d 88       	ld.ub	r8,r6[0x0]
8000655c:	2f f8       	sub	r8,-1
8000655e:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006560:	35 3c       	mov	r12,83
80006562:	f0 1f 00 1c 	mcall	800065d0 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006566:	8f 05       	st.w	r7[0x0],r5
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006568:	6e 18       	ld.w	r8,r7[0x4]
8000656a:	58 08       	cp.w	r8,0
8000656c:	c0 71       	brne	8000657a <task_watchdog+0x4e>
				seppuku++;
8000656e:	0d 88       	ld.ub	r8,r6[0x0]
80006570:	2f f8       	sub	r8,-1
80006572:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006574:	35 3c       	mov	r12,83
80006576:	f0 1f 00 17 	mcall	800065d0 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000657a:	8f 15       	st.w	r7[0x4],r5
		}
		
		if (power_on_reset == 1) {
8000657c:	01 88       	ld.ub	r8,r0[0x0]
8000657e:	e6 08 18 00 	cp.b	r8,r3
80006582:	c0 b1       	brne	80006598 <task_watchdog+0x6c>
			por_timer++;
80006584:	49 49       	lddpc	r9,800065d4 <task_watchdog+0xa8>
80006586:	13 88       	ld.ub	r8,r9[0x0]
80006588:	2f f8       	sub	r8,-1
8000658a:	b2 88       	st.b	r9[0x0],r8
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
8000658c:	30 99       	mov	r9,9
8000658e:	f2 08 18 00 	cp.b	r8,r9
80006592:	e0 8b 00 0d 	brhi	800065ac <task_watchdog+0x80>
80006596:	c0 38       	rjmp	8000659c <task_watchdog+0x70>
		}
		
		if (power_on_reset == 1) {
			por_timer++;
		} else {
			por_timer = 0;
80006598:	48 f8       	lddpc	r8,800065d4 <task_watchdog+0xa8>
8000659a:	b0 84       	st.b	r8[0x0],r4
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
8000659c:	0d 88       	ld.ub	r8,r6[0x0]
8000659e:	e8 08 18 00 	cp.b	r8,r4
800065a2:	c0 41       	brne	800065aa <task_watchdog+0x7e>
				/* Clear watchdog timer */
				wdt_clear();
800065a4:	f0 1f 00 0d 	mcall	800065d8 <task_watchdog+0xac>
800065a8:	c0 28       	rjmp	800065ac <task_watchdog+0x80>
			} else {
				asm("nop");
800065aa:	d7 03       	nop
			}
		}
		portEXIT_CRITICAL();
800065ac:	f0 1f 00 0c 	mcall	800065dc <task_watchdog+0xb0>
		gpio_toggle_pin(LED2);
800065b0:	35 2c       	mov	r12,82
800065b2:	f0 1f 00 0c 	mcall	800065e0 <task_watchdog+0xb4>
	}
800065b6:	cc 9b       	rjmp	80006548 <task_watchdog+0x1c>
800065b8:	80 00       	ld.sh	r0,r0[0x0]
800065ba:	5b 7c       	cp.w	r12,-9
800065bc:	00 00       	add	r0,r0
800065be:	cd 7c       	rcall	8000676c <task_main+0x20>
800065c0:	00 00       	add	r0,r0
800065c2:	cd 79       	rjmp	80006970 <gpio_configure_pin+0xac>
800065c4:	00 00       	add	r0,r0
800065c6:	cd 78       	rjmp	80006774 <task_main+0x28>
800065c8:	80 00       	ld.sh	r0,r0[0x0]
800065ca:	5e 78       	retpl	r8
800065cc:	80 00       	ld.sh	r0,r0[0x0]
800065ce:	58 ac       	cp.w	r12,10
800065d0:	80 00       	ld.sh	r0,r0[0x0]
800065d2:	6a 0a       	ld.w	r10,r5[0x0]
800065d4:	00 00       	add	r0,r0
800065d6:	cd 84       	brge	80006586 <task_watchdog+0x5a>
800065d8:	80 00       	ld.sh	r0,r0[0x0]
800065da:	22 04       	sub	r4,32
800065dc:	80 00       	ld.sh	r0,r0[0x0]
800065de:	59 b8       	cp.w	r8,27
800065e0:	80 00       	ld.sh	r0,r0[0x0]
800065e2:	6a 36       	ld.w	r6,r5[0xc]

800065e4 <task_spi_can>:
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
	}
}
	
static portTASK_FUNCTION(task_spi_can, pvParameters) {
800065e4:	d4 31       	pushm	r0-r7,lr
800065e6:	20 4d       	sub	sp,16
800065e8:	18 92       	mov	r2,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	portTickType first_run = xTaskGetTickCount();
800065ea:	f0 1f 00 4a 	mcall	80006710 <task_spi_can+0x12c>
800065ee:	fa c3 ff f0 	sub	r3,sp,-16
800065f2:	06 dc       	st.w	--r3,r12
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
800065f4:	4c 8c       	lddpc	r12,80006714 <task_spi_can+0x130>
800065f6:	f0 1f 00 49 	mcall	80006718 <task_spi_can+0x134>
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
800065fa:	30 51       	mov	r1,5
800065fc:	36 e0       	mov	r0,110
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
800065fe:	4c 67       	lddpc	r7,80006714 <task_spi_can+0x130>
				
			}
			
			if ( messageReceivedOnBuffer1){
				inverter_can_msg.data.u64 = 0x00L;
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
80006600:	30 14       	mov	r4,1
	portTickType first_run = xTaskGetTickCount();
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
80006602:	02 9b       	mov	r11,r1
80006604:	06 9c       	mov	r12,r3
80006606:	f0 1f 00 46 	mcall	8000671c <task_spi_can+0x138>
8000660a:	00 9c       	mov	r12,r0
8000660c:	f0 1f 00 45 	mcall	80006720 <task_spi_can+0x13c>
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
80006610:	c3 31       	brne	80006676 <task_spi_can+0x92>
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
80006612:	32 cb       	mov	r11,44
80006614:	0e 9c       	mov	r12,r7
80006616:	f0 1f 00 44 	mcall	80006724 <task_spi_can+0x140>
			
			bool messageReceivedOnBuffer0 = canintfRegister & ( 1 << RX0IF);	// determine where messages have come from
8000661a:	18 96       	mov	r6,r12
			bool messageReceivedOnBuffer1 = canintfRegister & ( 1 << RX1IF);
			
			if ( messageReceivedOnBuffer0){
8000661c:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
80006620:	c1 60       	breq	8000664c <task_spi_can+0x68>
				gpio_toggle_pin(LED3);
80006622:	35 1c       	mov	r12,81
80006624:	f0 1f 00 41 	mcall	80006728 <task_spi_can+0x144>
				inverter_can_msg.data.u64 = 0x00L;
80006628:	30 08       	mov	r8,0
8000662a:	30 09       	mov	r9,0
8000662c:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,0,inverter_can_msg.data.u8,6);
80006630:	30 69       	mov	r9,6
80006632:	1a 9a       	mov	r10,sp
80006634:	30 0b       	mov	r11,0
80006636:	0e 9c       	mov	r12,r7
80006638:	f0 1f 00 3d 	mcall	8000672c <task_spi_can+0x148>
8000663c:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
8000663e:	30 09       	mov	r9,0
80006640:	12 9a       	mov	r10,r9
80006642:	1a 9b       	mov	r11,sp
80006644:	4b b8       	lddpc	r8,80006730 <task_spi_can+0x14c>
80006646:	70 0c       	ld.w	r12,r8[0x0]
80006648:	f0 1f 00 3b 	mcall	80006734 <task_spi_can+0x150>
				
			}
			
			if ( messageReceivedOnBuffer1){
8000664c:	e2 16 00 02 	andl	r6,0x2,COH
80006650:	c1 30       	breq	80006676 <task_spi_can+0x92>
				inverter_can_msg.data.u64 = 0x00L;
80006652:	30 08       	mov	r8,0
80006654:	30 09       	mov	r9,0
80006656:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
8000665a:	30 69       	mov	r9,6
8000665c:	1a 9a       	mov	r10,sp
8000665e:	08 9b       	mov	r11,r4
80006660:	0e 9c       	mov	r12,r7
80006662:	f0 1f 00 33 	mcall	8000672c <task_spi_can+0x148>
80006666:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
80006668:	30 09       	mov	r9,0
8000666a:	12 9a       	mov	r10,r9
8000666c:	1a 9b       	mov	r11,sp
8000666e:	4b 18       	lddpc	r8,80006730 <task_spi_can+0x14c>
80006670:	70 0c       	ld.w	r12,r8[0x0]
80006672:	f0 1f 00 31 	mcall	80006734 <task_spi_can+0x150>
			
			//portEXIT_CRITICAL();
		}
		

		uint8_t TXBuffer0controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB0CTRL);	//check if transmit register 0 is ready to receive new data
80006676:	33 0b       	mov	r11,48
80006678:	0e 9c       	mov	r12,r7
8000667a:	f0 1f 00 2b 	mcall	80006724 <task_spi_can+0x140>
8000667e:	18 95       	mov	r5,r12
		bool TXbuffer0Empty = !(TXBuffer0controlReg & (1 << TXREQ));
		uint8_t TXBuffer1controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB1CTRL); //check if transmit register 1 is ready to receive new data
80006680:	34 0b       	mov	r11,64
80006682:	0e 9c       	mov	r12,r7
80006684:	f0 1f 00 28 	mcall	80006724 <task_spi_can+0x140>
80006688:	18 96       	mov	r6,r12
		bool TXbuffer1Empty = !(TXBuffer1controlReg & ( 1 << TXREQ));
		
		bool messageSent = false;	
				
		if ( TXbuffer0Empty && !messageSent){
8000668a:	e2 15 00 08 	andl	r5,0x8,COH
8000668e:	c1 a1       	brne	800066c2 <task_spi_can+0xde>
			inverter_can_msg.dlc = 0;
80006690:	30 0a       	mov	r10,0
80006692:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
80006694:	30 08       	mov	r8,0
80006696:	30 09       	mov	r9,0
80006698:	fa e9 00 00 	st.d	sp[0],r8
			
			if ( xQueueReceive(queue_to_inverter, &inverter_can_msg,0) == pdTRUE){
8000669c:	14 99       	mov	r9,r10
8000669e:	1a 9b       	mov	r11,sp
800066a0:	4a 68       	lddpc	r8,80006738 <task_spi_can+0x154>
800066a2:	70 0c       	ld.w	r12,r8[0x0]
800066a4:	f0 1f 00 26 	mcall	8000673c <task_spi_can+0x158>
800066a8:	58 1c       	cp.w	r12,1
800066aa:	c0 c1       	brne	800066c2 <task_spi_can+0xde>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,0);
800066ac:	30 08       	mov	r8,0
800066ae:	e0 69 01 00 	mov	r9,256
800066b2:	1a 9a       	mov	r10,sp
800066b4:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800066b8:	0e 9c       	mov	r12,r7
800066ba:	f0 1f 00 22 	mcall	80006740 <task_spi_can+0x15c>
800066be:	08 98       	mov	r8,r4
800066c0:	c0 28       	rjmp	800066c4 <task_spi_can+0xe0>
800066c2:	30 08       	mov	r8,0
				messageSent = true;
			}
		}
		
		if ( TXbuffer1Empty && !messageSent){
800066c4:	e2 16 00 08 	andl	r6,0x8,COH
800066c8:	c1 a1       	brne	800066fc <task_spi_can+0x118>
800066ca:	58 08       	cp.w	r8,0
800066cc:	c1 81       	brne	800066fc <task_spi_can+0x118>
			inverter_can_msg.dlc = 0;
800066ce:	30 0a       	mov	r10,0
800066d0:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
800066d2:	30 08       	mov	r8,0
800066d4:	30 09       	mov	r9,0
800066d6:	fa e9 00 00 	st.d	sp[0],r8
			
			if (xQueueReceive(queue_to_inverter, & inverter_can_msg,0) == pdTRUE){
800066da:	14 99       	mov	r9,r10
800066dc:	1a 9b       	mov	r11,sp
800066de:	49 78       	lddpc	r8,80006738 <task_spi_can+0x154>
800066e0:	70 0c       	ld.w	r12,r8[0x0]
800066e2:	f0 1f 00 17 	mcall	8000673c <task_spi_can+0x158>
800066e6:	58 1c       	cp.w	r12,1
800066e8:	c0 a1       	brne	800066fc <task_spi_can+0x118>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,1);
800066ea:	08 98       	mov	r8,r4
800066ec:	e0 69 01 00 	mov	r9,256
800066f0:	1a 9a       	mov	r10,sp
800066f2:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800066f6:	0e 9c       	mov	r12,r7
800066f8:	f0 1f 00 12 	mcall	80006740 <task_spi_can+0x15c>
				messageSent = true;
			}
		}
		gpio_toggle_pin(LED3);
800066fc:	35 1c       	mov	r12,81
800066fe:	f0 1f 00 0b 	mcall	80006728 <task_spi_can+0x144>
		portENTER_CRITICAL();
80006702:	f0 1f 00 11 	mcall	80006744 <task_spi_can+0x160>
		*pxTaskHasExecuted = pdTRUE;
80006706:	85 04       	st.w	r2[0x0],r4
		portEXIT_CRITICAL();
80006708:	f0 1f 00 10 	mcall	80006748 <task_spi_can+0x164>
	}
8000670c:	c7 bb       	rjmp	80006602 <task_spi_can+0x1e>
8000670e:	00 00       	add	r0,r0
80006710:	80 00       	ld.sh	r0,r0[0x0]
80006712:	5b 7c       	cp.w	r12,-9
80006714:	00 00       	add	r0,r0
80006716:	d0 28       	*unknown*
80006718:	80 00       	ld.sh	r0,r0[0x0]
8000671a:	33 6c       	mov	r12,54
8000671c:	80 00       	ld.sh	r0,r0[0x0]
8000671e:	5e 78       	retpl	r8
80006720:	80 00       	ld.sh	r0,r0[0x0]
80006722:	69 f4       	ld.w	r4,r4[0x7c]
80006724:	80 00       	ld.sh	r0,r0[0x0]
80006726:	32 88       	mov	r8,40
80006728:	80 00       	ld.sh	r0,r0[0x0]
8000672a:	6a 36       	ld.w	r6,r5[0xc]
8000672c:	80 00       	ld.sh	r0,r0[0x0]
8000672e:	33 e8       	mov	r8,62
80006730:	00 00       	add	r0,r0
80006732:	cf 58       	rjmp	8000691c <gpio_configure_pin+0x58>
80006734:	80 00       	ld.sh	r0,r0[0x0]
80006736:	2e c8       	sub	r8,-20
80006738:	00 00       	add	r0,r0
8000673a:	cf 64       	brge	80006726 <task_spi_can+0x142>
8000673c:	80 00       	ld.sh	r0,r0[0x0]
8000673e:	2d ac       	sub	r12,-38
80006740:	80 00       	ld.sh	r0,r0[0x0]
80006742:	34 40       	mov	r0,68
80006744:	80 00       	ld.sh	r0,r0[0x0]
80006746:	58 ac       	cp.w	r12,10
80006748:	80 00       	ld.sh	r0,r0[0x0]
8000674a:	59 b8       	cp.w	r8,27

8000674c <task_main>:
		gpio_toggle_pin(LED2);
	}
}


static portTASK_FUNCTION( task_main, pvParameters ) {	
8000674c:	eb cd 40 fe 	pushm	r1-r7,lr
80006750:	20 1d       	sub	sp,4
80006752:	18 94       	mov	r4,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
80006754:	f0 1f 00 14 	mcall	800067a4 <task_main+0x58>
	portTickType first_run = xTaskGetTickCount();
80006758:	f0 1f 00 14 	mcall	800067a8 <task_main+0x5c>
8000675c:	fa c5 ff fc 	sub	r5,sp,-4
80006760:	0a dc       	st.w	--r5,r12
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006762:	31 43       	mov	r3,20
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006764:	49 26       	lddpc	r6,800067ac <task_main+0x60>
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
80006766:	49 37       	lddpc	r7,800067b0 <task_main+0x64>
	
		portENTER_CRITICAL();
		data_timer++;
		*pxTaskHasExecuted = pdTRUE;
80006768:	30 12       	mov	r2,1
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
8000676a:	35 01       	mov	r1,80
static portTASK_FUNCTION( task_main, pvParameters ) {	
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
	portTickType first_run = xTaskGetTickCount();
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
8000676c:	06 9b       	mov	r11,r3
8000676e:	1a 9c       	mov	r12,sp
80006770:	f0 1f 00 11 	mcall	800067b4 <task_main+0x68>
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006774:	0c 9b       	mov	r11,r6
80006776:	6c 0c       	ld.w	r12,r6[0x0]
80006778:	f0 1f 00 10 	mcall	800067b8 <task_main+0x6c>
8000677c:	8d 0c       	st.w	r6[0x0],r12
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
8000677e:	8e 0b       	ld.sh	r11,r7[0x0]
80006780:	5c 7b       	castu.h	r11
80006782:	0c 9c       	mov	r12,r6
80006784:	f0 1f 00 0e 	mcall	800067bc <task_main+0x70>
80006788:	ae 0c       	st.h	r7[0x0],r12
	
		portENTER_CRITICAL();
8000678a:	f0 1f 00 0e 	mcall	800067c0 <task_main+0x74>
		data_timer++;
8000678e:	8e 08       	ld.sh	r8,r7[0x0]
80006790:	2f f8       	sub	r8,-1
80006792:	ae 08       	st.h	r7[0x0],r8
		*pxTaskHasExecuted = pdTRUE;
80006794:	89 02       	st.w	r4[0x0],r2
		portEXIT_CRITICAL();	
80006796:	f0 1f 00 0c 	mcall	800067c4 <task_main+0x78>
		gpio_toggle_pin(LED4);
8000679a:	02 9c       	mov	r12,r1
8000679c:	f0 1f 00 0b 	mcall	800067c8 <task_main+0x7c>
800067a0:	ce 6b       	rjmp	8000676c <task_main+0x20>
800067a2:	00 00       	add	r0,r0
800067a4:	80 00       	ld.sh	r0,r0[0x0]
800067a6:	2b 78       	sub	r8,-73
800067a8:	80 00       	ld.sh	r0,r0[0x0]
800067aa:	5b 7c       	cp.w	r12,-9
800067ac:	00 00       	add	r0,r0
800067ae:	cf 94       	brge	800067a0 <task_main+0x54>
800067b0:	00 00       	add	r0,r0
800067b2:	01 e4       	ld.ub	r4,r0[0x6]
800067b4:	80 00       	ld.sh	r0,r0[0x0]
800067b6:	5e 78       	retpl	r8
800067b8:	80 00       	ld.sh	r0,r0[0x0]
800067ba:	36 48       	mov	r8,100
800067bc:	80 00       	ld.sh	r0,r0[0x0]
800067be:	62 00       	ld.w	r0,r1[0x0]
800067c0:	80 00       	ld.sh	r0,r0[0x0]
800067c2:	58 ac       	cp.w	r12,10
800067c4:	80 00       	ld.sh	r0,r0[0x0]
800067c6:	59 b8       	cp.w	r8,27
800067c8:	80 00       	ld.sh	r0,r0[0x0]
800067ca:	6a 36       	ld.w	r6,r5[0xc]

800067cc <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800067cc:	fe 68 00 00 	mov	r8,-131072
800067d0:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800067d2:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
800067d6:	91 09       	st.w	r8[0x0],r9
}
800067d8:	5e fc       	retal	r12
800067da:	d7 03       	nop

800067dc <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
800067dc:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
800067de:	e0 68 8a 3f 	mov	r8,35391
800067e2:	ea 18 01 f7 	orh	r8,0x1f7
800067e6:	10 3c       	cp.w	r12,r8
800067e8:	e0 88 00 06 	brls	800067f4 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
800067ec:	30 1c       	mov	r12,1
800067ee:	f0 1f 00 04 	mcall	800067fc <flashc_set_bus_freq+0x20>
800067f2:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
800067f4:	30 0c       	mov	r12,0
800067f6:	f0 1f 00 02 	mcall	800067fc <flashc_set_bus_freq+0x20>
800067fa:	d8 02       	popm	pc
800067fc:	80 00       	ld.sh	r0,r0[0x0]
800067fe:	67 cc       	ld.w	r12,r3[0x70]

80006800 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006800:	f8 08 16 05 	lsr	r8,r12,0x5
80006804:	a9 78       	lsl	r8,0x9
80006806:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
8000680a:	58 7b       	cp.w	r11,7
8000680c:	e0 8b 00 05 	brhi	80006816 <gpio_enable_module_pin+0x16>
80006810:	4a 09       	lddpc	r9,80006890 <gpio_enable_module_pin+0x90>
80006812:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80006816:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006818:	30 19       	mov	r9,1
8000681a:	f2 0c 09 49 	lsl	r9,r9,r12
8000681e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006820:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006822:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006824:	c3 18       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006826:	30 19       	mov	r9,1
80006828:	f2 0c 09 49 	lsl	r9,r9,r12
8000682c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000682e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006830:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006832:	c2 a8       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006834:	30 19       	mov	r9,1
80006836:	f2 0c 09 49 	lsl	r9,r9,r12
8000683a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000683c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000683e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006840:	c2 38       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006842:	30 19       	mov	r9,1
80006844:	f2 0c 09 49 	lsl	r9,r9,r12
80006848:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000684a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000684c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000684e:	c1 c8       	rjmp	80006886 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006850:	30 19       	mov	r9,1
80006852:	f2 0c 09 49 	lsl	r9,r9,r12
80006856:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006858:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000685a:	91 d9       	st.w	r8[0x34],r9
		break;
8000685c:	c1 58       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000685e:	30 19       	mov	r9,1
80006860:	f2 0c 09 49 	lsl	r9,r9,r12
80006864:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006866:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006868:	91 d9       	st.w	r8[0x34],r9
		break;
8000686a:	c0 e8       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000686c:	30 19       	mov	r9,1
8000686e:	f2 0c 09 49 	lsl	r9,r9,r12
80006872:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006874:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006876:	91 d9       	st.w	r8[0x34],r9
		break;
80006878:	c0 78       	rjmp	80006886 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000687a:	30 19       	mov	r9,1
8000687c:	f2 0c 09 49 	lsl	r9,r9,r12
80006880:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006882:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006884:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80006886:	30 19       	mov	r9,1
80006888:	f2 0c 09 4c 	lsl	r12,r9,r12
8000688c:	91 2c       	st.w	r8[0x8],r12
8000688e:	5e fd       	retal	0
80006890:	80 00       	ld.sh	r0,r0[0x0]
80006892:	80 9c       	ld.uh	r12,r0[0x2]

80006894 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80006894:	d4 21       	pushm	r4-r7,lr
80006896:	18 97       	mov	r7,r12
80006898:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000689a:	58 0b       	cp.w	r11,0
8000689c:	c0 31       	brne	800068a2 <gpio_enable_module+0xe>
8000689e:	30 05       	mov	r5,0
800068a0:	c0 d8       	rjmp	800068ba <gpio_enable_module+0x26>
800068a2:	30 06       	mov	r6,0
800068a4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800068a6:	6e 1b       	ld.w	r11,r7[0x4]
800068a8:	6e 0c       	ld.w	r12,r7[0x0]
800068aa:	f0 1f 00 06 	mcall	800068c0 <gpio_enable_module+0x2c>
800068ae:	18 45       	or	r5,r12
		gpiomap++;
800068b0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800068b2:	2f f6       	sub	r6,-1
800068b4:	0c 34       	cp.w	r4,r6
800068b6:	fe 9b ff f8 	brhi	800068a6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800068ba:	0a 9c       	mov	r12,r5
800068bc:	d8 22       	popm	r4-r7,pc
800068be:	00 00       	add	r0,r0
800068c0:	80 00       	ld.sh	r0,r0[0x0]
800068c2:	68 00       	ld.w	r0,r4[0x0]

800068c4 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800068c4:	f8 08 16 05 	lsr	r8,r12,0x5
800068c8:	a9 78       	lsl	r8,0x9
800068ca:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
800068ce:	16 99       	mov	r9,r11
800068d0:	e2 19 00 08 	andl	r9,0x8,COH
800068d4:	c0 70       	breq	800068e2 <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
800068d6:	30 19       	mov	r9,1
800068d8:	f2 0c 09 49 	lsl	r9,r9,r12
800068dc:	f1 49 00 84 	st.w	r8[132],r9
800068e0:	c0 68       	rjmp	800068ec <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
800068e2:	30 19       	mov	r9,1
800068e4:	f2 0c 09 49 	lsl	r9,r9,r12
800068e8:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
800068ec:	16 99       	mov	r9,r11
800068ee:	e2 19 00 04 	andl	r9,0x4,COH
800068f2:	c0 70       	breq	80006900 <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
800068f4:	30 19       	mov	r9,1
800068f6:	f2 0c 09 49 	lsl	r9,r9,r12
800068fa:	f1 49 00 74 	st.w	r8[116],r9
800068fe:	c0 68       	rjmp	8000690a <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
80006900:	30 19       	mov	r9,1
80006902:	f2 0c 09 49 	lsl	r9,r9,r12
80006906:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
8000690a:	16 99       	mov	r9,r11
8000690c:	e2 19 00 40 	andl	r9,0x40,COH
80006910:	c0 70       	breq	8000691e <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
80006912:	30 19       	mov	r9,1
80006914:	f2 0c 09 49 	lsl	r9,r9,r12
80006918:	f1 49 00 e4 	st.w	r8[228],r9
8000691c:	c0 68       	rjmp	80006928 <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
8000691e:	30 19       	mov	r9,1
80006920:	f2 0c 09 49 	lsl	r9,r9,r12
80006924:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
80006928:	16 99       	mov	r9,r11
8000692a:	e2 19 00 10 	andl	r9,0x10,COH
8000692e:	c0 70       	breq	8000693c <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
80006930:	30 19       	mov	r9,1
80006932:	f2 0c 09 49 	lsl	r9,r9,r12
80006936:	f1 49 01 04 	st.w	r8[260],r9
8000693a:	c0 68       	rjmp	80006946 <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
8000693c:	30 19       	mov	r9,1
8000693e:	f2 0c 09 49 	lsl	r9,r9,r12
80006942:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80006946:	16 99       	mov	r9,r11
80006948:	e2 19 00 20 	andl	r9,0x20,COH
8000694c:	c0 70       	breq	8000695a <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
8000694e:	30 19       	mov	r9,1
80006950:	f2 0c 09 49 	lsl	r9,r9,r12
80006954:	f1 49 01 14 	st.w	r8[276],r9
80006958:	c0 68       	rjmp	80006964 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
8000695a:	30 19       	mov	r9,1
8000695c:	f2 0c 09 49 	lsl	r9,r9,r12
80006960:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80006964:	16 99       	mov	r9,r11
80006966:	e2 19 00 80 	andl	r9,0x80,COH
8000696a:	c2 40       	breq	800069b2 <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
8000696c:	16 99       	mov	r9,r11
8000696e:	e2 19 01 80 	andl	r9,0x180,COH
80006972:	c0 90       	breq	80006984 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006974:	30 19       	mov	r9,1
80006976:	f2 0c 09 49 	lsl	r9,r9,r12
8000697a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000697e:	f1 49 00 b8 	st.w	r8[184],r9
80006982:	c1 88       	rjmp	800069b2 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80006984:	16 99       	mov	r9,r11
80006986:	e2 19 02 80 	andl	r9,0x280,COH
8000698a:	c0 90       	breq	8000699c <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000698c:	30 19       	mov	r9,1
8000698e:	f2 0c 09 49 	lsl	r9,r9,r12
80006992:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80006996:	f1 49 00 b8 	st.w	r8[184],r9
8000699a:	c0 c8       	rjmp	800069b2 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
8000699c:	16 99       	mov	r9,r11
8000699e:	e2 19 03 80 	andl	r9,0x380,COH
800069a2:	c0 80       	breq	800069b2 <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800069a4:	30 19       	mov	r9,1
800069a6:	f2 0c 09 49 	lsl	r9,r9,r12
800069aa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
800069ae:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800069b2:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800069b6:	c1 50       	breq	800069e0 <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
800069b8:	e2 1b 00 02 	andl	r11,0x2,COH
800069bc:	c0 70       	breq	800069ca <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
800069be:	30 19       	mov	r9,1
800069c0:	f2 0c 09 49 	lsl	r9,r9,r12
800069c4:	f1 49 00 54 	st.w	r8[84],r9
800069c8:	c0 68       	rjmp	800069d4 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
800069ca:	30 19       	mov	r9,1
800069cc:	f2 0c 09 49 	lsl	r9,r9,r12
800069d0:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
800069d4:	30 19       	mov	r9,1
800069d6:	f2 0c 09 49 	lsl	r9,r9,r12
800069da:	f1 49 00 44 	st.w	r8[68],r9
800069de:	c0 68       	rjmp	800069ea <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
800069e0:	30 19       	mov	r9,1
800069e2:	f2 0c 09 49 	lsl	r9,r9,r12
800069e6:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800069ea:	30 19       	mov	r9,1
800069ec:	f2 0c 09 4c 	lsl	r12,r9,r12
800069f0:	91 1c       	st.w	r8[0x4],r12
}
800069f2:	5e fc       	retal	r12

800069f4 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069f4:	f8 08 16 05 	lsr	r8,r12,0x5
800069f8:	a9 78       	lsl	r8,0x9
800069fa:	e0 28 e0 00 	sub	r8,57344
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800069fe:	71 88       	ld.w	r8,r8[0x60]
80006a00:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80006a04:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80006a08:	5e fc       	retal	r12

80006a0a <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a0a:	f8 08 16 05 	lsr	r8,r12,0x5
80006a0e:	a9 78       	lsl	r8,0x9
80006a10:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80006a14:	30 19       	mov	r9,1
80006a16:	f2 0c 09 4c 	lsl	r12,r9,r12
80006a1a:	f1 4c 00 54 	st.w	r8[84],r12
}
80006a1e:	5e fc       	retal	r12

80006a20 <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a20:	f8 08 16 05 	lsr	r8,r12,0x5
80006a24:	a9 78       	lsl	r8,0x9
80006a26:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80006a2a:	30 19       	mov	r9,1
80006a2c:	f2 0c 09 4c 	lsl	r12,r9,r12
80006a30:	f1 4c 00 58 	st.w	r8[88],r12
}
80006a34:	5e fc       	retal	r12

80006a36 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a36:	f8 08 16 05 	lsr	r8,r12,0x5
80006a3a:	a9 78       	lsl	r8,0x9
80006a3c:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80006a40:	30 19       	mov	r9,1
80006a42:	f2 0c 09 4c 	lsl	r12,r9,r12
80006a46:	f1 4c 00 5c 	st.w	r8[92],r12
}
80006a4a:	5e fc       	retal	r12

80006a4c <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006a4c:	c0 08       	rjmp	80006a4c <_unhandled_interrupt>
80006a4e:	d7 03       	nop

80006a50 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006a50:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006a54:	49 99       	lddpc	r9,80006ab8 <INTC_register_interrupt+0x68>
80006a56:	f2 08 00 39 	add	r9,r9,r8<<0x3
80006a5a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80006a5e:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006a60:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006a64:	58 0a       	cp.w	r10,0
80006a66:	c0 91       	brne	80006a78 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a68:	49 59       	lddpc	r9,80006abc <INTC_register_interrupt+0x6c>
80006a6a:	49 6a       	lddpc	r10,80006ac0 <INTC_register_interrupt+0x70>
80006a6c:	12 1a       	sub	r10,r9
80006a6e:	fe 79 00 00 	mov	r9,-65536
80006a72:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a76:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80006a78:	58 1a       	cp.w	r10,1
80006a7a:	c0 a1       	brne	80006a8e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006a7c:	49 09       	lddpc	r9,80006abc <INTC_register_interrupt+0x6c>
80006a7e:	49 2a       	lddpc	r10,80006ac4 <INTC_register_interrupt+0x74>
80006a80:	12 1a       	sub	r10,r9
80006a82:	bf aa       	sbr	r10,0x1e
80006a84:	fe 79 00 00 	mov	r9,-65536
80006a88:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a8c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80006a8e:	58 2a       	cp.w	r10,2
80006a90:	c0 a1       	brne	80006aa4 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006a92:	48 b9       	lddpc	r9,80006abc <INTC_register_interrupt+0x6c>
80006a94:	48 da       	lddpc	r10,80006ac8 <INTC_register_interrupt+0x78>
80006a96:	12 1a       	sub	r10,r9
80006a98:	bf ba       	sbr	r10,0x1f
80006a9a:	fe 79 00 00 	mov	r9,-65536
80006a9e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006aa2:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006aa4:	48 69       	lddpc	r9,80006abc <INTC_register_interrupt+0x6c>
80006aa6:	48 aa       	lddpc	r10,80006acc <INTC_register_interrupt+0x7c>
80006aa8:	12 1a       	sub	r10,r9
80006aaa:	ea 1a c0 00 	orh	r10,0xc000
80006aae:	fe 79 00 00 	mov	r9,-65536
80006ab2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006ab6:	5e fc       	retal	r12
80006ab8:	80 00       	ld.sh	r0,r0[0x0]
80006aba:	80 bc       	ld.uh	r12,r0[0x6]
80006abc:	80 00       	ld.sh	r0,r0[0x0]
80006abe:	7e 00       	ld.w	r0,pc[0x0]
80006ac0:	80 00       	ld.sh	r0,r0[0x0]
80006ac2:	7f 04       	ld.w	r4,pc[0x40]
80006ac4:	80 00       	ld.sh	r0,r0[0x0]
80006ac6:	7f 12       	ld.w	r2,pc[0x44]
80006ac8:	80 00       	ld.sh	r0,r0[0x0]
80006aca:	7f 20       	ld.w	r0,pc[0x48]
80006acc:	80 00       	ld.sh	r0,r0[0x0]
80006ace:	7f 2e       	ld.w	lr,pc[0x48]

80006ad0 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006ad0:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006ad2:	49 18       	lddpc	r8,80006b14 <INTC_init_interrupts+0x44>
80006ad4:	e3 b8 00 01 	mtsr	0x4,r8
80006ad8:	49 0e       	lddpc	lr,80006b18 <INTC_init_interrupts+0x48>
80006ada:	30 07       	mov	r7,0
80006adc:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006ade:	49 0c       	lddpc	r12,80006b1c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006ae0:	49 05       	lddpc	r5,80006b20 <INTC_init_interrupts+0x50>
80006ae2:	10 15       	sub	r5,r8
80006ae4:	fe 76 00 00 	mov	r6,-65536
80006ae8:	c1 18       	rjmp	80006b0a <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006aea:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006aec:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006aee:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006af0:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006af4:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006af6:	10 3a       	cp.w	r10,r8
80006af8:	fe 9b ff fc 	brhi	80006af0 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006afc:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006b00:	2f f7       	sub	r7,-1
80006b02:	2f 8e       	sub	lr,-8
80006b04:	e0 47 00 2f 	cp.w	r7,47
80006b08:	c0 50       	breq	80006b12 <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006b0a:	7c 08       	ld.w	r8,lr[0x0]
80006b0c:	58 08       	cp.w	r8,0
80006b0e:	ce e1       	brne	80006aea <INTC_init_interrupts+0x1a>
80006b10:	cf 6b       	rjmp	80006afc <INTC_init_interrupts+0x2c>
80006b12:	d8 22       	popm	r4-r7,pc
80006b14:	80 00       	ld.sh	r0,r0[0x0]
80006b16:	7e 00       	ld.w	r0,pc[0x0]
80006b18:	80 00       	ld.sh	r0,r0[0x0]
80006b1a:	80 bc       	ld.uh	r12,r0[0x6]
80006b1c:	80 00       	ld.sh	r0,r0[0x0]
80006b1e:	6a 4c       	ld.w	r12,r5[0x10]
80006b20:	80 00       	ld.sh	r0,r0[0x0]
80006b22:	7f 04       	ld.w	r4,pc[0x40]

80006b24 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006b24:	fe 78 00 00 	mov	r8,-65536
80006b28:	e0 69 00 83 	mov	r9,131
80006b2c:	f2 0c 01 0c 	sub	r12,r9,r12
80006b30:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006b34:	f2 ca ff c0 	sub	r10,r9,-64
80006b38:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006b3c:	58 08       	cp.w	r8,0
80006b3e:	c0 21       	brne	80006b42 <_get_interrupt_handler+0x1e>
80006b40:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006b42:	f0 08 12 00 	clz	r8,r8
80006b46:	48 5a       	lddpc	r10,80006b58 <_get_interrupt_handler+0x34>
80006b48:	f4 09 00 39 	add	r9,r10,r9<<0x3
80006b4c:	f0 08 11 1f 	rsub	r8,r8,31
80006b50:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006b52:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006b56:	5e fc       	retal	r12
80006b58:	80 00       	ld.sh	r0,r0[0x0]
80006b5a:	80 bc       	ld.uh	r12,r0[0x6]

80006b5c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006b5c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006b60:	fe c0 ed 60 	sub	r0,pc,-4768

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006b64:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006b68:	d5 53       	csrf	0x15
  cp      r0, r1
80006b6a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006b6c:	e0 61 04 00 	mov	r1,1024
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006b70:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006b72:	c0 72       	brcc	80006b80 <idata_load_loop_end>
  cp      r0, r1
80006b74:	fe c2 e9 3c 	sub	r2,pc,-5828

80006b78 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006b78:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006b7a:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006b7c:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006b7e:	cf d3       	brcs	80006b78 <idata_load_loop>

80006b80 <idata_load_loop_end>:
  mov     r2, 0
80006b80:	e0 60 04 00 	mov	r0,1024
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006b84:	e0 61 d0 30 	mov	r1,53296
  cp      r0, r1
  brlo    udata_clear_loop
80006b88:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006b8a:	c0 62       	brcc	80006b96 <udata_clear_loop_end>
80006b8c:	30 02       	mov	r2,0
80006b8e:	30 03       	mov	r3,0

80006b90 <udata_clear_loop>:
80006b90:	a1 22       	st.d	r0++,r2
80006b92:	02 30       	cp.w	r0,r1
80006b94:	cf e3       	brcs	80006b90 <udata_clear_loop>

80006b96 <udata_clear_loop_end>:
80006b96:	fe cf 08 2a 	sub	pc,pc,2090
80006b9a:	d7 03       	nop

80006b9c <osc_priv_enable_rc120m>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b9c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006ba0:	d3 03       	ssrf	0x10
void osc_priv_enable_rc120m(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80006ba2:	fe 78 08 00 	mov	r8,-63488
80006ba6:	35 8a       	mov	r10,88
80006ba8:	ea 1a aa 00 	orh	r10,0xaa00
80006bac:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006bae:	30 1a       	mov	r10,1
80006bb0:	f1 4a 00 58 	st.w	r8[88],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bb4:	12 98       	mov	r8,r9
80006bb6:	e6 18 00 01 	andh	r8,0x1,COH
80006bba:	c0 21       	brne	80006bbe <osc_priv_enable_rc120m+0x22>
      cpu_irq_enable();
80006bbc:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006bbe:	5e fc       	retal	r12

80006bc0 <osc_priv_enable_rc8m>:
{
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80006bc0:	fe 79 08 00 	mov	r9,-63488
80006bc4:	73 28       	ld.w	r8,r9[0x48]
80006bc6:	e6 18 00 01 	andh	r8,0x1,COH
80006bca:	cf d0       	breq	80006bc4 <osc_priv_enable_rc8m+0x4>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006bcc:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006bd0:	d3 03       	ssrf	0x10
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
	rccr8 = AVR32_SCIF.rccr8;
80006bd2:	fe 78 08 00 	mov	r8,-63488
80006bd6:	71 2b       	ld.w	r11,r8[0x48]
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80006bd8:	e0 6a 02 00 	mov	r10,512
80006bdc:	ea 1a 80 80 	orh	r10,0x8080
80006be0:	15 ba       	ld.ub	r10,r10[0x3]
80006be2:	b1 aa       	sbr	r10,0x10
80006be4:	16 6a       	and	r10,r11
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80006be6:	b9 aa       	sbr	r10,0x18
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80006be8:	34 8b       	mov	r11,72
80006bea:	ea 1b aa 00 	orh	r11,0xaa00
80006bee:	91 6b       	st.w	r8[0x18],r11
	AVR32_SCIF.rccr8 = rccr8;
80006bf0:	f1 4a 00 48 	st.w	r8[72],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bf4:	12 98       	mov	r8,r9
80006bf6:	e6 18 00 01 	andh	r8,0x1,COH
80006bfa:	c0 21       	brne	80006bfe <osc_priv_enable_rc8m+0x3e>
      cpu_irq_enable();
80006bfc:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006bfe:	5e fc       	retal	r12

80006c00 <osc_priv_enable_osc32>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c00:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c04:	d3 03       	ssrf	0x10
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80006c06:	fe 78 08 00 	mov	r8,-63488
80006c0a:	34 ca       	mov	r10,76
80006c0c:	ea 1a aa 00 	orh	r10,0xaa00
80006c10:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl32 =
80006c12:	e2 6a 01 01 	mov	r10,131329
80006c16:	f1 4a 00 4c 	st.w	r8[76],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c1a:	12 98       	mov	r8,r9
80006c1c:	e6 18 00 01 	andh	r8,0x1,COH
80006c20:	c0 21       	brne	80006c24 <osc_priv_enable_osc32+0x24>
      cpu_irq_enable();
80006c22:	d5 03       	csrf	0x10
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
}
80006c24:	5e fc       	retal	r12

80006c26 <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c26:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c2a:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80006c2c:	fe 78 08 00 	mov	r8,-63488
80006c30:	32 4a       	mov	r10,36
80006c32:	ea 1a aa 00 	orh	r10,0xaa00
80006c36:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80006c38:	e0 7a 0c 07 	mov	r10,68615
80006c3c:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c3e:	12 98       	mov	r8,r9
80006c40:	e6 18 00 01 	andh	r8,0x1,COH
80006c44:	c0 21       	brne	80006c48 <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80006c46:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80006c48:	5e fc       	retal	r12

80006c4a <pll_enable>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c4a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c4e:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80006c50:	2f 9b       	sub	r11,-7
80006c52:	f6 0a 15 02 	lsl	r10,r11,0x2
80006c56:	ea 1a aa 00 	orh	r10,0xaa00
80006c5a:	fe 78 08 00 	mov	r8,-63488
80006c5e:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80006c60:	78 0a       	ld.w	r10,r12[0x0]
80006c62:	a1 aa       	sbr	r10,0x0
80006c64:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c68:	12 98       	mov	r8,r9
80006c6a:	e6 18 00 01 	andh	r8,0x1,COH
80006c6e:	c0 21       	brne	80006c72 <pll_enable+0x28>
      cpu_irq_enable();
80006c70:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c72:	5e fc       	retal	r12

80006c74 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006c74:	d4 01       	pushm	lr
	switch (id) {
80006c76:	30 28       	mov	r8,2
80006c78:	f0 0c 18 00 	cp.b	r12,r8
80006c7c:	c1 50       	breq	80006ca6 <osc_enable+0x32>
80006c7e:	e0 8b 00 05 	brhi	80006c88 <osc_enable+0x14>
80006c82:	58 0c       	cp.w	r12,0
80006c84:	c1 61       	brne	80006cb0 <osc_enable+0x3c>
80006c86:	c0 a8       	rjmp	80006c9a <osc_enable+0x26>
80006c88:	30 38       	mov	r8,3
80006c8a:	f0 0c 18 00 	cp.b	r12,r8
80006c8e:	c0 90       	breq	80006ca0 <osc_enable+0x2c>
80006c90:	30 48       	mov	r8,4
80006c92:	f0 0c 18 00 	cp.b	r12,r8
80006c96:	c0 d1       	brne	80006cb0 <osc_enable+0x3c>
80006c98:	c0 a8       	rjmp	80006cac <osc_enable+0x38>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006c9a:	f0 1f 00 07 	mcall	80006cb4 <osc_enable+0x40>
		break;
80006c9e:	d8 02       	popm	pc
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006ca0:	f0 1f 00 06 	mcall	80006cb8 <osc_enable+0x44>
		break;
80006ca4:	d8 02       	popm	pc
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006ca6:	f0 1f 00 06 	mcall	80006cbc <osc_enable+0x48>
		break;
80006caa:	d8 02       	popm	pc

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006cac:	f0 1f 00 05 	mcall	80006cc0 <osc_enable+0x4c>
80006cb0:	d8 02       	popm	pc
80006cb2:	00 00       	add	r0,r0
80006cb4:	80 00       	ld.sh	r0,r0[0x0]
80006cb6:	6c 26       	ld.w	r6,r6[0x8]
80006cb8:	80 00       	ld.sh	r0,r0[0x0]
80006cba:	6c 00       	ld.w	r0,r6[0x0]
80006cbc:	80 00       	ld.sh	r0,r0[0x0]
80006cbe:	6b c0       	ld.w	r0,r5[0x70]
80006cc0:	80 00       	ld.sh	r0,r0[0x0]
80006cc2:	6b 9c       	ld.w	r12,r5[0x64]

80006cc4 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006cc4:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006cc8:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006cca:	fe 78 04 00 	mov	r8,-64512
80006cce:	fc 1a aa 00 	movh	r10,0xaa00
80006cd2:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80006cd6:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006cd8:	12 98       	mov	r8,r9
80006cda:	e6 18 00 01 	andh	r8,0x1,COH
80006cde:	c0 21       	brne	80006ce2 <sysclk_set_source+0x1e>
      cpu_irq_enable();
80006ce0:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006ce2:	5e fc       	retal	r12

80006ce4 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80006ce4:	eb cd 40 80 	pushm	r7,lr
	uint32_t   pbc_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80006ce8:	58 0c       	cp.w	r12,0
80006cea:	c0 30       	breq	80006cf0 <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80006cec:	20 1c       	sub	r12,1
80006cee:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006cf0:	58 0b       	cp.w	r11,0
80006cf2:	c0 30       	breq	80006cf8 <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80006cf4:	20 1b       	sub	r11,1
80006cf6:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006cf8:	58 0a       	cp.w	r10,0
80006cfa:	c0 30       	breq	80006d00 <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80006cfc:	20 1a       	sub	r10,1
80006cfe:	a7 ba       	sbr	r10,0x7
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80006d00:	58 09       	cp.w	r9,0
80006d02:	c0 30       	breq	80006d08 <sysclk_set_prescalers+0x24>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80006d04:	20 19       	sub	r9,1
80006d06:	a7 b9       	sbr	r9,0x7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006d08:	e1 be 00 00 	mfsr	lr,0x0
	cpu_irq_disable();
80006d0c:	d3 03       	ssrf	0x10
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006d0e:	fe 78 04 00 	mov	r8,-64512
80006d12:	30 47       	mov	r7,4
80006d14:	ea 17 aa 00 	orh	r7,0xaa00
80006d18:	f1 47 00 58 	st.w	r8[88],r7
	AVR32_PM.cpusel = cpu_cksel;
80006d1c:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80006d1e:	30 cc       	mov	r12,12
80006d20:	ea 1c aa 00 	orh	r12,0xaa00
80006d24:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80006d28:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006d2a:	31 0b       	mov	r11,16
80006d2c:	ea 1b aa 00 	orh	r11,0xaa00
80006d30:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80006d34:	91 4a       	st.w	r8[0x10],r10
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80006d36:	31 4a       	mov	r10,20
80006d38:	ea 1a aa 00 	orh	r10,0xaa00
80006d3c:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.pbcsel = pbc_cksel;
80006d40:	91 59       	st.w	r8[0x14],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006d42:	1c 98       	mov	r8,lr
80006d44:	e6 18 00 01 	andh	r8,0x1,COH
80006d48:	c0 21       	brne	80006d4c <sysclk_set_prescalers+0x68>
      cpu_irq_enable();
80006d4a:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006d4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006d50 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006d50:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006d52:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006d56:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006d58:	a3 6c       	lsl	r12,0x2
80006d5a:	fe 7a 04 20 	mov	r10,-64480
80006d5e:	f8 0a 00 08 	add	r8,r12,r10
80006d62:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80006d64:	30 1e       	mov	lr,1
80006d66:	fc 0b 09 4b 	lsl	r11,lr,r11
80006d6a:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006d6c:	32 0a       	mov	r10,32
80006d6e:	ea 1a aa 00 	orh	r10,0xaa00
80006d72:	14 0c       	add	r12,r10
80006d74:	fe 7a 04 00 	mov	r10,-64512
80006d78:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006d7c:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006d7e:	12 98       	mov	r8,r9
80006d80:	e6 18 00 01 	andh	r8,0x1,COH
80006d84:	c0 21       	brne	80006d88 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80006d86:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006d88:	d8 02       	popm	pc
80006d8a:	d7 03       	nop

80006d8c <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006d8c:	d4 01       	pushm	lr
80006d8e:	20 1d       	sub	sp,4
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006d90:	30 19       	mov	r9,1
80006d92:	12 9a       	mov	r10,r9
80006d94:	12 9b       	mov	r11,r9
80006d96:	30 0c       	mov	r12,0
80006d98:	f0 1f 00 1e 	mcall	80006e10 <sysclk_init+0x84>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006d9c:	fe 78 08 00 	mov	r8,-63488
80006da0:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80006da2:	e2 18 00 10 	andl	r8,0x10,COH
80006da6:	c2 91       	brne	80006df8 <sysclk_init+0x6c>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006da8:	fe 78 08 00 	mov	r8,-63488
80006dac:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80006dae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006db2:	c0 a1       	brne	80006dc6 <sysclk_init+0x3a>
			osc_enable(OSC_ID_OSC0);
80006db4:	30 0c       	mov	r12,0
80006db6:	f0 1f 00 18 	mcall	80006e14 <sysclk_init+0x88>
80006dba:	fe 79 08 00 	mov	r9,-63488
80006dbe:	72 58       	ld.w	r8,r9[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80006dc0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006dc4:	cf d0       	breq	80006dbe <sysclk_init+0x32>
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006dc6:	31 08       	mov	r8,16
80006dc8:	a3 b8       	sbr	r8,0x3
80006dca:	50 08       	stdsp	sp[0x0],r8
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006dcc:	10 99       	mov	r9,r8
80006dce:	ea 19 3f 00 	orh	r9,0x3f00
80006dd2:	e8 19 01 00 	orl	r9,0x100
80006dd6:	30 68       	mov	r8,6
80006dd8:	20 18       	sub	r8,1
80006dda:	f3 e8 11 08 	or	r8,r9,r8<<0x10
80006dde:	fa cc ff fc 	sub	r12,sp,-4
80006de2:	18 d8       	st.w	--r12,r8
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
80006de4:	30 0b       	mov	r11,0
80006de6:	1a 9c       	mov	r12,sp
80006de8:	f0 1f 00 0c 	mcall	80006e18 <sysclk_init+0x8c>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006dec:	fe 79 08 00 	mov	r9,-63488
80006df0:	72 58       	ld.w	r8,r9[0x14]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80006df2:	e2 18 00 10 	andl	r8,0x10,COH
80006df6:	cf d0       	breq	80006df0 <sysclk_init+0x64>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006df8:	e0 6c 6c 00 	mov	r12,27648
80006dfc:	ea 1c 02 dc 	orh	r12,0x2dc
80006e00:	f0 1f 00 07 	mcall	80006e1c <sysclk_init+0x90>
		sysclk_set_source(SYSCLK_SRC_PLL0);
80006e04:	30 3c       	mov	r12,3
80006e06:	f0 1f 00 07 	mcall	80006e20 <sysclk_init+0x94>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006e0a:	2f fd       	sub	sp,-4
80006e0c:	d8 02       	popm	pc
80006e0e:	00 00       	add	r0,r0
80006e10:	80 00       	ld.sh	r0,r0[0x0]
80006e12:	6c e4       	ld.w	r4,r6[0x38]
80006e14:	80 00       	ld.sh	r0,r0[0x0]
80006e16:	6c 74       	ld.w	r4,r6[0x1c]
80006e18:	80 00       	ld.sh	r0,r0[0x0]
80006e1a:	6c 4a       	ld.w	r10,r6[0x10]
80006e1c:	80 00       	ld.sh	r0,r0[0x0]
80006e1e:	67 dc       	ld.w	r12,r3[0x74]
80006e20:	80 00       	ld.sh	r0,r0[0x0]
80006e22:	6c c4       	ld.w	r4,r6[0x30]

80006e24 <board_init>:
#include <conf_board.h>
#include "ecu_can.h"
#include "mcp2515.h"

void board_init(void)
{
80006e24:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	#ifdef USE_WDT
		wdt_disable();
80006e26:	f0 1f 00 25 	mcall	80006eb8 <board_init+0x94>
	#endif
	/* Disable all interrupts. */
	Disable_global_interrupt();
80006e2a:	d3 03       	ssrf	0x10
	sysclk_init();
80006e2c:	f0 1f 00 24 	mcall	80006ebc <board_init+0x98>
	delay_init(sysclk_get_cpu_hz());
	
	gpio_configure_pin(LED1,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006e30:	30 3b       	mov	r11,3
80006e32:	35 3c       	mov	r12,83
80006e34:	f0 1f 00 23 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(LED2,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006e38:	30 3b       	mov	r11,3
80006e3a:	35 2c       	mov	r12,82
80006e3c:	f0 1f 00 21 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(LED3,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006e40:	30 3b       	mov	r11,3
80006e42:	35 1c       	mov	r12,81
80006e44:	f0 1f 00 1f 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(LED4,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006e48:	30 3b       	mov	r11,3
80006e4a:	35 0c       	mov	r12,80
80006e4c:	f0 1f 00 1d 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(AIR_PLUS,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e50:	30 1b       	mov	r11,1
80006e52:	30 4c       	mov	r12,4
80006e54:	f0 1f 00 1b 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(FRG_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e58:	30 1b       	mov	r11,1
80006e5a:	30 9c       	mov	r12,9
80006e5c:	f0 1f 00 19 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(RFE_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e60:	30 1b       	mov	r11,1
80006e62:	31 0c       	mov	r12,16
80006e64:	f0 1f 00 17 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(INVERTER_BTB,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e68:	30 8b       	mov	r11,8
80006e6a:	37 dc       	mov	r12,125
80006e6c:	f0 1f 00 15 	mcall	80006ec0 <board_init+0x9c>
	
	
	gpio_configure_pin(INVERTER_DIN1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e70:	30 1b       	mov	r11,1
80006e72:	30 5c       	mov	r12,5
80006e74:	f0 1f 00 13 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DIN2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e78:	30 1b       	mov	r11,1
80006e7a:	30 6c       	mov	r12,6
80006e7c:	f0 1f 00 11 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT1,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e80:	30 8b       	mov	r11,8
80006e82:	37 5c       	mov	r12,117
80006e84:	f0 1f 00 0f 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT2,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e88:	30 8b       	mov	r11,8
80006e8a:	37 bc       	mov	r12,123
80006e8c:	f0 1f 00 0d 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT3,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e90:	30 8b       	mov	r11,8
80006e92:	37 cc       	mov	r12,124
80006e94:	f0 1f 00 0b 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(END1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e98:	30 1b       	mov	r11,1
80006e9a:	30 7c       	mov	r12,7
80006e9c:	f0 1f 00 09 	mcall	80006ec0 <board_init+0x9c>
	gpio_configure_pin(END2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006ea0:	30 1b       	mov	r11,1
80006ea2:	30 8c       	mov	r12,8
80006ea4:	f0 1f 00 07 	mcall	80006ec0 <board_init+0x9c>
	
	gpio_configure_pin(INT1, GPIO_DIR_INPUT| GPIO_PULL_UP); 
80006ea8:	30 4b       	mov	r11,4
80006eaa:	36 ec       	mov	r12,110
80006eac:	f0 1f 00 05 	mcall	80006ec0 <board_init+0x9c>
	
	ecu_can_init();
80006eb0:	f0 1f 00 05 	mcall	80006ec4 <board_init+0xa0>
	
	Enable_global_interrupt();
80006eb4:	d5 03       	csrf	0x10
	
}
80006eb6:	d8 02       	popm	pc
80006eb8:	80 00       	ld.sh	r0,r0[0x0]
80006eba:	21 d4       	sub	r4,29
80006ebc:	80 00       	ld.sh	r0,r0[0x0]
80006ebe:	6d 8c       	ld.w	r12,r6[0x60]
80006ec0:	80 00       	ld.sh	r0,r0[0x0]
80006ec2:	68 c4       	ld.w	r4,r4[0x30]
80006ec4:	80 00       	ld.sh	r0,r0[0x0]
80006ec6:	55 cc       	stdsp	sp[0x170],r12

80006ec8 <__avr32_f64_mul>:
80006ec8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80006ecc:	e0 80 00 dc 	breq	80007084 <__avr32_f64_mul_op1_zero>
80006ed0:	d4 21       	pushm	r4-r7,lr
80006ed2:	f7 e9 20 0e 	eor	lr,r11,r9
80006ed6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80006eda:	30 15       	mov	r5,1
80006edc:	c4 30       	breq	80006f62 <__avr32_f64_mul_op1_subnormal>
80006ede:	ab 6b       	lsl	r11,0xa
80006ee0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80006ee4:	ab 6a       	lsl	r10,0xa
80006ee6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80006eea:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80006eee:	c5 c0       	breq	80006fa6 <__avr32_f64_mul_op2_subnormal>
80006ef0:	a1 78       	lsl	r8,0x1
80006ef2:	5c f9       	rol	r9
80006ef4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80006ef8:	e0 47 07 ff 	cp.w	r7,2047
80006efc:	c7 70       	breq	80006fea <__avr32_f64_mul_op_nan_or_inf>
80006efe:	e0 46 07 ff 	cp.w	r6,2047
80006f02:	c7 40       	breq	80006fea <__avr32_f64_mul_op_nan_or_inf>
80006f04:	ee 06 00 0c 	add	r12,r7,r6
80006f08:	e0 2c 03 fe 	sub	r12,1022
80006f0c:	f6 08 06 44 	mulu.d	r4,r11,r8
80006f10:	f4 09 07 44 	macu.d	r4,r10,r9
80006f14:	f4 08 06 46 	mulu.d	r6,r10,r8
80006f18:	f6 09 06 4a 	mulu.d	r10,r11,r9
80006f1c:	08 07       	add	r7,r4
80006f1e:	f4 05 00 4a 	adc	r10,r10,r5
80006f22:	5c 0b       	acr	r11
80006f24:	ed bb 00 14 	bld	r11,0x14
80006f28:	c0 50       	breq	80006f32 <__avr32_f64_mul+0x6a>
80006f2a:	a1 77       	lsl	r7,0x1
80006f2c:	5c fa       	rol	r10
80006f2e:	5c fb       	rol	r11
80006f30:	20 1c       	sub	r12,1
80006f32:	58 0c       	cp.w	r12,0
80006f34:	e0 8a 00 6f 	brle	80007012 <__avr32_f64_mul_res_subnormal>
80006f38:	e0 4c 07 ff 	cp.w	r12,2047
80006f3c:	e0 84 00 9c 	brge	80007074 <__avr32_f64_mul_res_inf>
80006f40:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80006f44:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80006f48:	ef e6 12 17 	or	r7,r7,r6>>0x1
80006f4c:	ee 17 80 00 	eorh	r7,0x8000
80006f50:	f1 b7 04 20 	satu	r7,0x1
80006f54:	0e 0a       	add	r10,r7
80006f56:	5c 0b       	acr	r11
80006f58:	ed be 00 1f 	bld	lr,0x1f
80006f5c:	ef bb 00 1f 	bst	r11,0x1f
80006f60:	d8 22       	popm	r4-r7,pc

80006f62 <__avr32_f64_mul_op1_subnormal>:
80006f62:	e4 1b 00 0f 	andh	r11,0xf
80006f66:	f4 0c 12 00 	clz	r12,r10
80006f6a:	f6 06 12 00 	clz	r6,r11
80006f6e:	f7 bc 03 e1 	sublo	r12,-31
80006f72:	f8 06 17 30 	movlo	r6,r12
80006f76:	f7 b6 02 01 	subhs	r6,1
80006f7a:	e0 46 00 20 	cp.w	r6,32
80006f7e:	c0 d4       	brge	80006f98 <__avr32_f64_mul_op1_subnormal+0x36>
80006f80:	ec 0c 11 20 	rsub	r12,r6,32
80006f84:	f6 06 09 4b 	lsl	r11,r11,r6
80006f88:	f4 0c 0a 4c 	lsr	r12,r10,r12
80006f8c:	18 4b       	or	r11,r12
80006f8e:	f4 06 09 4a 	lsl	r10,r10,r6
80006f92:	20 b6       	sub	r6,11
80006f94:	0c 17       	sub	r7,r6
80006f96:	ca ab       	rjmp	80006eea <__avr32_f64_mul+0x22>
80006f98:	f4 06 09 4b 	lsl	r11,r10,r6
80006f9c:	c6 40       	breq	80007064 <__avr32_f64_mul_res_zero>
80006f9e:	30 0a       	mov	r10,0
80006fa0:	20 b6       	sub	r6,11
80006fa2:	0c 17       	sub	r7,r6
80006fa4:	ca 3b       	rjmp	80006eea <__avr32_f64_mul+0x22>

80006fa6 <__avr32_f64_mul_op2_subnormal>:
80006fa6:	e4 19 00 0f 	andh	r9,0xf
80006faa:	f0 0c 12 00 	clz	r12,r8
80006fae:	f2 05 12 00 	clz	r5,r9
80006fb2:	f7 bc 03 ea 	sublo	r12,-22
80006fb6:	f8 05 17 30 	movlo	r5,r12
80006fba:	f7 b5 02 0a 	subhs	r5,10
80006fbe:	e0 45 00 20 	cp.w	r5,32
80006fc2:	c0 d4       	brge	80006fdc <__avr32_f64_mul_op2_subnormal+0x36>
80006fc4:	ea 0c 11 20 	rsub	r12,r5,32
80006fc8:	f2 05 09 49 	lsl	r9,r9,r5
80006fcc:	f0 0c 0a 4c 	lsr	r12,r8,r12
80006fd0:	18 49       	or	r9,r12
80006fd2:	f0 05 09 48 	lsl	r8,r8,r5
80006fd6:	20 25       	sub	r5,2
80006fd8:	0a 16       	sub	r6,r5
80006fda:	c8 fb       	rjmp	80006ef8 <__avr32_f64_mul+0x30>
80006fdc:	f0 05 09 49 	lsl	r9,r8,r5
80006fe0:	c4 20       	breq	80007064 <__avr32_f64_mul_res_zero>
80006fe2:	30 08       	mov	r8,0
80006fe4:	20 25       	sub	r5,2
80006fe6:	0a 16       	sub	r6,r5
80006fe8:	c8 8b       	rjmp	80006ef8 <__avr32_f64_mul+0x30>

80006fea <__avr32_f64_mul_op_nan_or_inf>:
80006fea:	e4 19 00 0f 	andh	r9,0xf
80006fee:	e4 1b 00 0f 	andh	r11,0xf
80006ff2:	14 4b       	or	r11,r10
80006ff4:	10 49       	or	r9,r8
80006ff6:	e0 47 07 ff 	cp.w	r7,2047
80006ffa:	c0 91       	brne	8000700c <__avr32_f64_mul_op1_not_naninf>
80006ffc:	58 0b       	cp.w	r11,0
80006ffe:	c3 81       	brne	8000706e <__avr32_f64_mul_res_nan>
80007000:	e0 46 07 ff 	cp.w	r6,2047
80007004:	c3 81       	brne	80007074 <__avr32_f64_mul_res_inf>
80007006:	58 09       	cp.w	r9,0
80007008:	c3 60       	breq	80007074 <__avr32_f64_mul_res_inf>
8000700a:	c3 28       	rjmp	8000706e <__avr32_f64_mul_res_nan>

8000700c <__avr32_f64_mul_op1_not_naninf>:
8000700c:	58 09       	cp.w	r9,0
8000700e:	c3 30       	breq	80007074 <__avr32_f64_mul_res_inf>
80007010:	c2 f8       	rjmp	8000706e <__avr32_f64_mul_res_nan>

80007012 <__avr32_f64_mul_res_subnormal>:
80007012:	5c 3c       	neg	r12
80007014:	2f fc       	sub	r12,-1
80007016:	f1 bc 04 c0 	satu	r12,0x6
8000701a:	e0 4c 00 20 	cp.w	r12,32
8000701e:	c1 14       	brge	80007040 <__avr32_f64_mul_res_subnormal+0x2e>
80007020:	f8 08 11 20 	rsub	r8,r12,32
80007024:	0e 46       	or	r6,r7
80007026:	ee 0c 0a 47 	lsr	r7,r7,r12
8000702a:	f4 08 09 49 	lsl	r9,r10,r8
8000702e:	12 47       	or	r7,r9
80007030:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007034:	f6 08 09 49 	lsl	r9,r11,r8
80007038:	12 4a       	or	r10,r9
8000703a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000703e:	c8 3b       	rjmp	80006f44 <__avr32_f64_mul+0x7c>
80007040:	f8 08 11 20 	rsub	r8,r12,32
80007044:	f9 b9 00 00 	moveq	r9,0
80007048:	c0 30       	breq	8000704e <__avr32_f64_mul_res_subnormal+0x3c>
8000704a:	f6 08 09 49 	lsl	r9,r11,r8
8000704e:	0e 46       	or	r6,r7
80007050:	ed ea 10 16 	or	r6,r6,r10<<0x1
80007054:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007058:	f3 ea 10 07 	or	r7,r9,r10
8000705c:	f6 0c 0a 4a 	lsr	r10,r11,r12
80007060:	30 0b       	mov	r11,0
80007062:	c7 1b       	rjmp	80006f44 <__avr32_f64_mul+0x7c>

80007064 <__avr32_f64_mul_res_zero>:
80007064:	1c 9b       	mov	r11,lr
80007066:	e6 1b 80 00 	andh	r11,0x8000,COH
8000706a:	30 0a       	mov	r10,0
8000706c:	d8 22       	popm	r4-r7,pc

8000706e <__avr32_f64_mul_res_nan>:
8000706e:	3f fb       	mov	r11,-1
80007070:	3f fa       	mov	r10,-1
80007072:	d8 22       	popm	r4-r7,pc

80007074 <__avr32_f64_mul_res_inf>:
80007074:	f0 6b 00 00 	mov	r11,-1048576
80007078:	ed be 00 1f 	bld	lr,0x1f
8000707c:	ef bb 00 1f 	bst	r11,0x1f
80007080:	30 0a       	mov	r10,0
80007082:	d8 22       	popm	r4-r7,pc

80007084 <__avr32_f64_mul_op1_zero>:
80007084:	f7 e9 20 0b 	eor	r11,r11,r9
80007088:	e6 1b 80 00 	andh	r11,0x8000,COH
8000708c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80007090:	e0 4c 07 ff 	cp.w	r12,2047
80007094:	5e 1c       	retne	r12
80007096:	3f fa       	mov	r10,-1
80007098:	3f fb       	mov	r11,-1
8000709a:	5e fc       	retal	r12

8000709c <__avr32_f64_sub_from_add>:
8000709c:	ee 19 80 00 	eorh	r9,0x8000

800070a0 <__avr32_f64_sub>:
800070a0:	f7 e9 20 0c 	eor	r12,r11,r9
800070a4:	e0 86 00 ca 	brmi	80007238 <__avr32_f64_add_from_sub>
800070a8:	eb cd 40 e0 	pushm	r5-r7,lr
800070ac:	16 9c       	mov	r12,r11
800070ae:	e6 1c 80 00 	andh	r12,0x8000,COH
800070b2:	bf db       	cbr	r11,0x1f
800070b4:	bf d9       	cbr	r9,0x1f
800070b6:	10 3a       	cp.w	r10,r8
800070b8:	f2 0b 13 00 	cpc	r11,r9
800070bc:	c0 92       	brcc	800070ce <__avr32_f64_sub+0x2e>
800070be:	16 97       	mov	r7,r11
800070c0:	12 9b       	mov	r11,r9
800070c2:	0e 99       	mov	r9,r7
800070c4:	14 97       	mov	r7,r10
800070c6:	10 9a       	mov	r10,r8
800070c8:	0e 98       	mov	r8,r7
800070ca:	ee 1c 80 00 	eorh	r12,0x8000
800070ce:	f6 07 16 14 	lsr	r7,r11,0x14
800070d2:	ab 7b       	lsl	r11,0xb
800070d4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800070d8:	ab 7a       	lsl	r10,0xb
800070da:	bf bb       	sbr	r11,0x1f
800070dc:	f2 06 16 14 	lsr	r6,r9,0x14
800070e0:	c4 40       	breq	80007168 <__avr32_f64_sub_opL_subnormal>
800070e2:	ab 79       	lsl	r9,0xb
800070e4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800070e8:	ab 78       	lsl	r8,0xb
800070ea:	bf b9       	sbr	r9,0x1f

800070ec <__avr32_f64_sub_opL_subnormal_done>:
800070ec:	e0 47 07 ff 	cp.w	r7,2047
800070f0:	c4 f0       	breq	8000718e <__avr32_f64_sub_opH_nan_or_inf>
800070f2:	0e 26       	rsub	r6,r7
800070f4:	c1 20       	breq	80007118 <__avr32_f64_sub_shift_done>
800070f6:	ec 05 11 20 	rsub	r5,r6,32
800070fa:	e0 46 00 20 	cp.w	r6,32
800070fe:	c7 c2       	brcc	800071f6 <__avr32_f64_sub_longshift>
80007100:	f0 05 09 4e 	lsl	lr,r8,r5
80007104:	f2 05 09 45 	lsl	r5,r9,r5
80007108:	f0 06 0a 48 	lsr	r8,r8,r6
8000710c:	f2 06 0a 49 	lsr	r9,r9,r6
80007110:	0a 48       	or	r8,r5
80007112:	58 0e       	cp.w	lr,0
80007114:	5f 1e       	srne	lr
80007116:	1c 48       	or	r8,lr

80007118 <__avr32_f64_sub_shift_done>:
80007118:	10 1a       	sub	r10,r8
8000711a:	f6 09 01 4b 	sbc	r11,r11,r9
8000711e:	f6 06 12 00 	clz	r6,r11
80007122:	c0 e0       	breq	8000713e <__avr32_f64_sub_longnormalize_done>
80007124:	c7 83       	brcs	80007214 <__avr32_f64_sub_longnormalize>
80007126:	ec 0e 11 20 	rsub	lr,r6,32
8000712a:	f6 06 09 4b 	lsl	r11,r11,r6
8000712e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80007132:	1c 4b       	or	r11,lr
80007134:	f4 06 09 4a 	lsl	r10,r10,r6
80007138:	0c 17       	sub	r7,r6
8000713a:	e0 8a 00 39 	brle	800071ac <__avr32_f64_sub_subnormal_result>

8000713e <__avr32_f64_sub_longnormalize_done>:
8000713e:	f4 09 15 15 	lsl	r9,r10,0x15
80007142:	ab 9a       	lsr	r10,0xb
80007144:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007148:	ab 9b       	lsr	r11,0xb
8000714a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000714e:	18 4b       	or	r11,r12

80007150 <__avr32_f64_sub_round>:
80007150:	fc 17 80 00 	movh	r7,0x8000
80007154:	ed ba 00 00 	bld	r10,0x0
80007158:	f7 b7 01 ff 	subne	r7,-1
8000715c:	0e 39       	cp.w	r9,r7
8000715e:	5f 29       	srhs	r9
80007160:	12 0a       	add	r10,r9
80007162:	5c 0b       	acr	r11
80007164:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007168 <__avr32_f64_sub_opL_subnormal>:
80007168:	ab 79       	lsl	r9,0xb
8000716a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000716e:	ab 78       	lsl	r8,0xb
80007170:	f3 e8 10 0e 	or	lr,r9,r8
80007174:	f9 b6 01 01 	movne	r6,1
80007178:	ee 0e 11 00 	rsub	lr,r7,0
8000717c:	f9 b7 00 01 	moveq	r7,1
80007180:	ef bb 00 1f 	bst	r11,0x1f
80007184:	f7 ea 10 0e 	or	lr,r11,r10
80007188:	f9 b7 00 00 	moveq	r7,0
8000718c:	cb 0b       	rjmp	800070ec <__avr32_f64_sub_opL_subnormal_done>

8000718e <__avr32_f64_sub_opH_nan_or_inf>:
8000718e:	bf db       	cbr	r11,0x1f
80007190:	f7 ea 10 0e 	or	lr,r11,r10
80007194:	c0 81       	brne	800071a4 <__avr32_f64_sub_return_nan>
80007196:	e0 46 07 ff 	cp.w	r6,2047
8000719a:	c0 50       	breq	800071a4 <__avr32_f64_sub_return_nan>
8000719c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800071a0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071a4 <__avr32_f64_sub_return_nan>:
800071a4:	3f fa       	mov	r10,-1
800071a6:	3f fb       	mov	r11,-1
800071a8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071ac <__avr32_f64_sub_subnormal_result>:
800071ac:	5c 37       	neg	r7
800071ae:	2f f7       	sub	r7,-1
800071b0:	f1 b7 04 c0 	satu	r7,0x6
800071b4:	e0 47 00 20 	cp.w	r7,32
800071b8:	c1 14       	brge	800071da <__avr32_f64_sub_subnormal_result+0x2e>
800071ba:	ee 08 11 20 	rsub	r8,r7,32
800071be:	f4 08 09 49 	lsl	r9,r10,r8
800071c2:	5f 16       	srne	r6
800071c4:	f4 07 0a 4a 	lsr	r10,r10,r7
800071c8:	0c 4a       	or	r10,r6
800071ca:	f6 08 09 49 	lsl	r9,r11,r8
800071ce:	f5 e9 10 0a 	or	r10,r10,r9
800071d2:	f4 07 0a 4b 	lsr	r11,r10,r7
800071d6:	30 07       	mov	r7,0
800071d8:	cb 3b       	rjmp	8000713e <__avr32_f64_sub_longnormalize_done>
800071da:	ee 08 11 40 	rsub	r8,r7,64
800071de:	f6 08 09 49 	lsl	r9,r11,r8
800071e2:	14 49       	or	r9,r10
800071e4:	5f 16       	srne	r6
800071e6:	f6 07 0a 4a 	lsr	r10,r11,r7
800071ea:	0c 4a       	or	r10,r6
800071ec:	30 0b       	mov	r11,0
800071ee:	30 07       	mov	r7,0
800071f0:	ca 7b       	rjmp	8000713e <__avr32_f64_sub_longnormalize_done>
800071f2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071f6 <__avr32_f64_sub_longshift>:
800071f6:	f1 b6 04 c0 	satu	r6,0x6
800071fa:	f0 0e 17 00 	moveq	lr,r8
800071fe:	c0 40       	breq	80007206 <__avr32_f64_sub_longshift+0x10>
80007200:	f2 05 09 4e 	lsl	lr,r9,r5
80007204:	10 4e       	or	lr,r8
80007206:	f2 06 0a 48 	lsr	r8,r9,r6
8000720a:	30 09       	mov	r9,0
8000720c:	58 0e       	cp.w	lr,0
8000720e:	5f 1e       	srne	lr
80007210:	1c 48       	or	r8,lr
80007212:	c8 3b       	rjmp	80007118 <__avr32_f64_sub_shift_done>

80007214 <__avr32_f64_sub_longnormalize>:
80007214:	f4 06 12 00 	clz	r6,r10
80007218:	f9 b7 03 00 	movlo	r7,0
8000721c:	f9 b6 03 00 	movlo	r6,0
80007220:	f9 bc 03 00 	movlo	r12,0
80007224:	f7 b6 02 e0 	subhs	r6,-32
80007228:	f4 06 09 4b 	lsl	r11,r10,r6
8000722c:	30 0a       	mov	r10,0
8000722e:	0c 17       	sub	r7,r6
80007230:	fe 9a ff be 	brle	800071ac <__avr32_f64_sub_subnormal_result>
80007234:	c8 5b       	rjmp	8000713e <__avr32_f64_sub_longnormalize_done>
80007236:	d7 03       	nop

80007238 <__avr32_f64_add_from_sub>:
80007238:	ee 19 80 00 	eorh	r9,0x8000

8000723c <__avr32_f64_add>:
8000723c:	f7 e9 20 0c 	eor	r12,r11,r9
80007240:	fe 96 ff 2e 	brmi	8000709c <__avr32_f64_sub_from_add>
80007244:	eb cd 40 e0 	pushm	r5-r7,lr
80007248:	16 9c       	mov	r12,r11
8000724a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000724e:	bf db       	cbr	r11,0x1f
80007250:	bf d9       	cbr	r9,0x1f
80007252:	12 3b       	cp.w	r11,r9
80007254:	c0 72       	brcc	80007262 <__avr32_f64_add+0x26>
80007256:	16 97       	mov	r7,r11
80007258:	12 9b       	mov	r11,r9
8000725a:	0e 99       	mov	r9,r7
8000725c:	14 97       	mov	r7,r10
8000725e:	10 9a       	mov	r10,r8
80007260:	0e 98       	mov	r8,r7
80007262:	30 0e       	mov	lr,0
80007264:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007268:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000726c:	b5 ab       	sbr	r11,0x14
8000726e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007272:	c6 20       	breq	80007336 <__avr32_f64_add_op2_subnormal>
80007274:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80007278:	b5 a9       	sbr	r9,0x14
8000727a:	e0 47 07 ff 	cp.w	r7,2047
8000727e:	c2 80       	breq	800072ce <__avr32_f64_add_opH_nan_or_inf>
80007280:	0e 26       	rsub	r6,r7
80007282:	c1 20       	breq	800072a6 <__avr32_f64_add_shift_done>
80007284:	e0 46 00 36 	cp.w	r6,54
80007288:	c1 52       	brcc	800072b2 <__avr32_f64_add_res_of_done>
8000728a:	ec 05 11 20 	rsub	r5,r6,32
8000728e:	e0 46 00 20 	cp.w	r6,32
80007292:	c3 52       	brcc	800072fc <__avr32_f64_add_longshift>
80007294:	f0 05 09 4e 	lsl	lr,r8,r5
80007298:	f2 05 09 45 	lsl	r5,r9,r5
8000729c:	f0 06 0a 48 	lsr	r8,r8,r6
800072a0:	f2 06 0a 49 	lsr	r9,r9,r6
800072a4:	0a 48       	or	r8,r5

800072a6 <__avr32_f64_add_shift_done>:
800072a6:	10 0a       	add	r10,r8
800072a8:	f6 09 00 4b 	adc	r11,r11,r9
800072ac:	ed bb 00 15 	bld	r11,0x15
800072b0:	c3 40       	breq	80007318 <__avr32_f64_add_res_of>

800072b2 <__avr32_f64_add_res_of_done>:
800072b2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800072b6:	18 4b       	or	r11,r12

800072b8 <__avr32_f64_add_round>:
800072b8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800072bc:	18 4e       	or	lr,r12
800072be:	ee 1e 80 00 	eorh	lr,0x8000
800072c2:	f1 be 04 20 	satu	lr,0x1
800072c6:	1c 0a       	add	r10,lr
800072c8:	5c 0b       	acr	r11
800072ca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072ce <__avr32_f64_add_opH_nan_or_inf>:
800072ce:	b5 cb       	cbr	r11,0x14
800072d0:	f7 ea 10 0e 	or	lr,r11,r10
800072d4:	c1 01       	brne	800072f4 <__avr32_f64_add_return_nan>
800072d6:	e0 46 07 ff 	cp.w	r6,2047
800072da:	c0 30       	breq	800072e0 <__avr32_f64_add_opL_nan_or_inf>
800072dc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072e0 <__avr32_f64_add_opL_nan_or_inf>:
800072e0:	b5 c9       	cbr	r9,0x14
800072e2:	f3 e8 10 0e 	or	lr,r9,r8
800072e6:	c0 71       	brne	800072f4 <__avr32_f64_add_return_nan>
800072e8:	30 0a       	mov	r10,0
800072ea:	fc 1b 7f f0 	movh	r11,0x7ff0
800072ee:	18 4b       	or	r11,r12
800072f0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072f4 <__avr32_f64_add_return_nan>:
800072f4:	3f fa       	mov	r10,-1
800072f6:	3f fb       	mov	r11,-1
800072f8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072fc <__avr32_f64_add_longshift>:
800072fc:	f1 b6 04 c0 	satu	r6,0x6
80007300:	f0 0e 17 00 	moveq	lr,r8
80007304:	c0 60       	breq	80007310 <__avr32_f64_add_longshift+0x14>
80007306:	f2 05 09 4e 	lsl	lr,r9,r5
8000730a:	58 08       	cp.w	r8,0
8000730c:	5f 18       	srne	r8
8000730e:	10 4e       	or	lr,r8
80007310:	f2 06 0a 48 	lsr	r8,r9,r6
80007314:	30 09       	mov	r9,0
80007316:	cc 8b       	rjmp	800072a6 <__avr32_f64_add_shift_done>

80007318 <__avr32_f64_add_res_of>:
80007318:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000731c:	a1 9b       	lsr	r11,0x1
8000731e:	5d 0a       	ror	r10
80007320:	5d 0e       	ror	lr
80007322:	2f f7       	sub	r7,-1
80007324:	e0 47 07 ff 	cp.w	r7,2047
80007328:	f9 ba 00 00 	moveq	r10,0
8000732c:	f9 bb 00 00 	moveq	r11,0
80007330:	f9 be 00 00 	moveq	lr,0
80007334:	cb fb       	rjmp	800072b2 <__avr32_f64_add_res_of_done>

80007336 <__avr32_f64_add_op2_subnormal>:
80007336:	30 16       	mov	r6,1
80007338:	58 07       	cp.w	r7,0
8000733a:	ca 01       	brne	8000727a <__avr32_f64_add+0x3e>
8000733c:	b5 cb       	cbr	r11,0x14
8000733e:	10 0a       	add	r10,r8
80007340:	f6 09 00 4b 	adc	r11,r11,r9
80007344:	18 4b       	or	r11,r12
80007346:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000734a:	d7 03       	nop

8000734c <__avr32_u32_to_f64>:
8000734c:	f8 cb 00 00 	sub	r11,r12,0
80007350:	30 0c       	mov	r12,0
80007352:	c0 38       	rjmp	80007358 <__avr32_s32_to_f64+0x4>

80007354 <__avr32_s32_to_f64>:
80007354:	18 9b       	mov	r11,r12
80007356:	5c 4b       	abs	r11
80007358:	30 0a       	mov	r10,0
8000735a:	5e 0b       	reteq	r11
8000735c:	d4 01       	pushm	lr
8000735e:	e0 69 04 1e 	mov	r9,1054
80007362:	f6 08 12 00 	clz	r8,r11
80007366:	c1 70       	breq	80007394 <__avr32_s32_to_f64+0x40>
80007368:	c0 c3       	brcs	80007380 <__avr32_s32_to_f64+0x2c>
8000736a:	f0 0e 11 20 	rsub	lr,r8,32
8000736e:	f6 08 09 4b 	lsl	r11,r11,r8
80007372:	f4 0e 0a 4e 	lsr	lr,r10,lr
80007376:	1c 4b       	or	r11,lr
80007378:	f4 08 09 4a 	lsl	r10,r10,r8
8000737c:	10 19       	sub	r9,r8
8000737e:	c0 b8       	rjmp	80007394 <__avr32_s32_to_f64+0x40>
80007380:	f4 08 12 00 	clz	r8,r10
80007384:	f9 b8 03 00 	movlo	r8,0
80007388:	f7 b8 02 e0 	subhs	r8,-32
8000738c:	f4 08 09 4b 	lsl	r11,r10,r8
80007390:	30 0a       	mov	r10,0
80007392:	10 19       	sub	r9,r8
80007394:	58 09       	cp.w	r9,0
80007396:	e0 89 00 30 	brgt	800073f6 <__avr32_s32_to_f64+0xa2>
8000739a:	5c 39       	neg	r9
8000739c:	2f f9       	sub	r9,-1
8000739e:	e0 49 00 36 	cp.w	r9,54
800073a2:	c0 43       	brcs	800073aa <__avr32_s32_to_f64+0x56>
800073a4:	30 0b       	mov	r11,0
800073a6:	30 0a       	mov	r10,0
800073a8:	c2 68       	rjmp	800073f4 <__avr32_s32_to_f64+0xa0>
800073aa:	2f 69       	sub	r9,-10
800073ac:	f2 08 11 20 	rsub	r8,r9,32
800073b0:	e0 49 00 20 	cp.w	r9,32
800073b4:	c0 b2       	brcc	800073ca <__avr32_s32_to_f64+0x76>
800073b6:	f4 08 09 4e 	lsl	lr,r10,r8
800073ba:	f6 08 09 48 	lsl	r8,r11,r8
800073be:	f4 09 0a 4a 	lsr	r10,r10,r9
800073c2:	f6 09 0a 4b 	lsr	r11,r11,r9
800073c6:	10 4b       	or	r11,r8
800073c8:	c0 88       	rjmp	800073d8 <__avr32_s32_to_f64+0x84>
800073ca:	f6 08 09 4e 	lsl	lr,r11,r8
800073ce:	14 4e       	or	lr,r10
800073d0:	16 9a       	mov	r10,r11
800073d2:	30 0b       	mov	r11,0
800073d4:	f4 09 0a 4a 	lsr	r10,r10,r9
800073d8:	ed ba 00 00 	bld	r10,0x0
800073dc:	c0 92       	brcc	800073ee <__avr32_s32_to_f64+0x9a>
800073de:	1c 7e       	tst	lr,lr
800073e0:	c0 41       	brne	800073e8 <__avr32_s32_to_f64+0x94>
800073e2:	ed ba 00 01 	bld	r10,0x1
800073e6:	c0 42       	brcc	800073ee <__avr32_s32_to_f64+0x9a>
800073e8:	2f fa       	sub	r10,-1
800073ea:	f7 bb 02 ff 	subhs	r11,-1
800073ee:	5c fc       	rol	r12
800073f0:	5d 0b       	ror	r11
800073f2:	5d 0a       	ror	r10
800073f4:	d8 02       	popm	pc
800073f6:	e0 68 03 ff 	mov	r8,1023
800073fa:	ed ba 00 0b 	bld	r10,0xb
800073fe:	f7 b8 00 ff 	subeq	r8,-1
80007402:	10 0a       	add	r10,r8
80007404:	5c 0b       	acr	r11
80007406:	f7 b9 03 fe 	sublo	r9,-2
8000740a:	e0 49 07 ff 	cp.w	r9,2047
8000740e:	c0 55       	brlt	80007418 <__avr32_s32_to_f64+0xc4>
80007410:	30 0a       	mov	r10,0
80007412:	fc 1b ff e0 	movh	r11,0xffe0
80007416:	c0 c8       	rjmp	8000742e <__floatsidf_return_op1>
80007418:	ed bb 00 1f 	bld	r11,0x1f
8000741c:	f7 b9 01 01 	subne	r9,1
80007420:	ab 9a       	lsr	r10,0xb
80007422:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007426:	a1 7b       	lsl	r11,0x1
80007428:	ab 9b       	lsr	r11,0xb
8000742a:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000742e <__floatsidf_return_op1>:
8000742e:	a1 7c       	lsl	r12,0x1
80007430:	5d 0b       	ror	r11
80007432:	d8 02       	popm	pc

80007434 <__avr32_f64_cmp_lt>:
80007434:	1a de       	st.w	--sp,lr
80007436:	1a d7       	st.w	--sp,r7
80007438:	a1 7b       	lsl	r11,0x1
8000743a:	5f 3c       	srlo	r12
8000743c:	a1 79       	lsl	r9,0x1
8000743e:	5f 37       	srlo	r7
80007440:	5c fc       	rol	r12
80007442:	fc 1e ff e0 	movh	lr,0xffe0
80007446:	58 0a       	cp.w	r10,0
80007448:	fc 0b 13 00 	cpc	r11,lr
8000744c:	e0 8b 00 1d 	brhi	80007486 <__avr32_f64_cmp_lt+0x52>
80007450:	58 08       	cp.w	r8,0
80007452:	fc 09 13 00 	cpc	r9,lr
80007456:	e0 8b 00 18 	brhi	80007486 <__avr32_f64_cmp_lt+0x52>
8000745a:	58 0b       	cp.w	r11,0
8000745c:	f5 ba 00 00 	subfeq	r10,0
80007460:	c1 50       	breq	8000748a <__avr32_f64_cmp_lt+0x56>
80007462:	1b 07       	ld.w	r7,sp++
80007464:	1b 0e       	ld.w	lr,sp++
80007466:	58 3c       	cp.w	r12,3
80007468:	c0 a0       	breq	8000747c <__avr32_f64_cmp_lt+0x48>
8000746a:	58 1c       	cp.w	r12,1
8000746c:	c0 33       	brcs	80007472 <__avr32_f64_cmp_lt+0x3e>
8000746e:	5e 0d       	reteq	0
80007470:	5e 1f       	retne	1
80007472:	10 3a       	cp.w	r10,r8
80007474:	f2 0b 13 00 	cpc	r11,r9
80007478:	5e 2d       	reths	0
8000747a:	5e 3f       	retlo	1
8000747c:	14 38       	cp.w	r8,r10
8000747e:	f6 09 13 00 	cpc	r9,r11
80007482:	5e 2d       	reths	0
80007484:	5e 3f       	retlo	1
80007486:	1b 07       	ld.w	r7,sp++
80007488:	d8 0a       	popm	pc,r12=0
8000748a:	58 17       	cp.w	r7,1
8000748c:	5f 1c       	srne	r12
8000748e:	58 09       	cp.w	r9,0
80007490:	f5 b8 00 00 	subfeq	r8,0
80007494:	1b 07       	ld.w	r7,sp++
80007496:	1b 0e       	ld.w	lr,sp++
80007498:	5e 0d       	reteq	0
8000749a:	5e fc       	retal	r12

8000749c <__avr32_f64_div>:
8000749c:	eb cd 40 ff 	pushm	r0-r7,lr
800074a0:	f7 e9 20 0e 	eor	lr,r11,r9
800074a4:	f6 07 16 14 	lsr	r7,r11,0x14
800074a8:	a9 7b       	lsl	r11,0x9
800074aa:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
800074ae:	a9 7a       	lsl	r10,0x9
800074b0:	bd bb       	sbr	r11,0x1d
800074b2:	e4 1b 3f ff 	andh	r11,0x3fff
800074b6:	ab d7       	cbr	r7,0xb
800074b8:	e0 80 00 cc 	breq	80007650 <__avr32_f64_div_round_subnormal+0x54>
800074bc:	e0 47 07 ff 	cp.w	r7,2047
800074c0:	e0 84 00 b5 	brge	8000762a <__avr32_f64_div_round_subnormal+0x2e>
800074c4:	f2 06 16 14 	lsr	r6,r9,0x14
800074c8:	a9 79       	lsl	r9,0x9
800074ca:	f3 e8 13 79 	or	r9,r9,r8>>0x17
800074ce:	a9 78       	lsl	r8,0x9
800074d0:	bd b9       	sbr	r9,0x1d
800074d2:	e4 19 3f ff 	andh	r9,0x3fff
800074d6:	ab d6       	cbr	r6,0xb
800074d8:	e0 80 00 e2 	breq	8000769c <__avr32_f64_div_round_subnormal+0xa0>
800074dc:	e0 46 07 ff 	cp.w	r6,2047
800074e0:	e0 84 00 b2 	brge	80007644 <__avr32_f64_div_round_subnormal+0x48>
800074e4:	0c 17       	sub	r7,r6
800074e6:	fe 37 fc 01 	sub	r7,-1023
800074ea:	fc 1c 80 00 	movh	r12,0x8000
800074ee:	f8 03 16 01 	lsr	r3,r12,0x1
800074f2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800074f6:	5c d4       	com	r4
800074f8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800074fc:	e6 09 06 44 	mulu.d	r4,r3,r9
80007500:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007504:	e6 05 06 44 	mulu.d	r4,r3,r5
80007508:	ea 03 15 02 	lsl	r3,r5,0x2
8000750c:	e6 09 06 44 	mulu.d	r4,r3,r9
80007510:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007514:	e6 05 06 44 	mulu.d	r4,r3,r5
80007518:	ea 03 15 02 	lsl	r3,r5,0x2
8000751c:	e6 09 06 44 	mulu.d	r4,r3,r9
80007520:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007524:	e6 05 06 44 	mulu.d	r4,r3,r5
80007528:	ea 03 15 02 	lsl	r3,r5,0x2
8000752c:	e6 08 06 40 	mulu.d	r0,r3,r8
80007530:	e4 09 07 40 	macu.d	r0,r2,r9
80007534:	e6 09 06 44 	mulu.d	r4,r3,r9
80007538:	02 04       	add	r4,r1
8000753a:	5c 05       	acr	r5
8000753c:	a3 65       	lsl	r5,0x2
8000753e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80007542:	a3 64       	lsl	r4,0x2
80007544:	5c 34       	neg	r4
80007546:	f8 05 01 45 	sbc	r5,r12,r5
8000754a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000754e:	e4 05 07 40 	macu.d	r0,r2,r5
80007552:	e6 05 06 44 	mulu.d	r4,r3,r5
80007556:	02 04       	add	r4,r1
80007558:	5c 05       	acr	r5
8000755a:	ea 03 15 02 	lsl	r3,r5,0x2
8000755e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80007562:	e8 02 15 02 	lsl	r2,r4,0x2
80007566:	e6 08 06 40 	mulu.d	r0,r3,r8
8000756a:	e4 09 07 40 	macu.d	r0,r2,r9
8000756e:	e6 09 06 44 	mulu.d	r4,r3,r9
80007572:	02 04       	add	r4,r1
80007574:	5c 05       	acr	r5
80007576:	a3 65       	lsl	r5,0x2
80007578:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000757c:	a3 64       	lsl	r4,0x2
8000757e:	5c 34       	neg	r4
80007580:	f8 05 01 45 	sbc	r5,r12,r5
80007584:	e6 04 06 40 	mulu.d	r0,r3,r4
80007588:	e4 05 07 40 	macu.d	r0,r2,r5
8000758c:	e6 05 06 44 	mulu.d	r4,r3,r5
80007590:	02 04       	add	r4,r1
80007592:	5c 05       	acr	r5
80007594:	ea 03 15 02 	lsl	r3,r5,0x2
80007598:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000759c:	e8 02 15 02 	lsl	r2,r4,0x2
800075a0:	e6 0a 06 40 	mulu.d	r0,r3,r10
800075a4:	e4 0b 07 40 	macu.d	r0,r2,r11
800075a8:	e6 0b 06 42 	mulu.d	r2,r3,r11
800075ac:	02 02       	add	r2,r1
800075ae:	5c 03       	acr	r3
800075b0:	ed b3 00 1c 	bld	r3,0x1c
800075b4:	c0 90       	breq	800075c6 <__avr32_f64_div+0x12a>
800075b6:	a1 72       	lsl	r2,0x1
800075b8:	5c f3       	rol	r3
800075ba:	20 17       	sub	r7,1
800075bc:	a3 9a       	lsr	r10,0x3
800075be:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
800075c2:	a3 9b       	lsr	r11,0x3
800075c4:	c0 58       	rjmp	800075ce <__avr32_f64_div+0x132>
800075c6:	a5 8a       	lsr	r10,0x4
800075c8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
800075cc:	a5 8b       	lsr	r11,0x4
800075ce:	58 07       	cp.w	r7,0
800075d0:	e0 8a 00 8b 	brle	800076e6 <__avr32_f64_div_res_subnormal>
800075d4:	e0 12 ff 00 	andl	r2,0xff00
800075d8:	e8 12 00 80 	orl	r2,0x80
800075dc:	e6 08 06 40 	mulu.d	r0,r3,r8
800075e0:	e4 09 07 40 	macu.d	r0,r2,r9
800075e4:	e4 08 06 44 	mulu.d	r4,r2,r8
800075e8:	e6 09 06 48 	mulu.d	r8,r3,r9
800075ec:	00 05       	add	r5,r0
800075ee:	f0 01 00 48 	adc	r8,r8,r1
800075f2:	5c 09       	acr	r9
800075f4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800075f8:	58 04       	cp.w	r4,0
800075fa:	5c 25       	cpc	r5

800075fc <__avr32_f64_div_round_subnormal>:
800075fc:	f4 08 13 00 	cpc	r8,r10
80007600:	f6 09 13 00 	cpc	r9,r11
80007604:	5f 36       	srlo	r6
80007606:	f8 06 17 00 	moveq	r6,r12
8000760a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000760e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80007612:	e6 0b 16 08 	lsr	r11,r3,0x8
80007616:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000761a:	ed be 00 1f 	bld	lr,0x1f
8000761e:	ef bb 00 1f 	bst	r11,0x1f
80007622:	0c 0a       	add	r10,r6
80007624:	5c 0b       	acr	r11
80007626:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000762a:	e4 1b 00 0f 	andh	r11,0xf
8000762e:	14 4b       	or	r11,r10
80007630:	e0 81 00 a7 	brne	8000777e <__avr32_f64_div_res_subnormal+0x98>
80007634:	f2 06 16 14 	lsr	r6,r9,0x14
80007638:	ab d6       	cbr	r6,0xb
8000763a:	e0 46 07 ff 	cp.w	r6,2047
8000763e:	e0 81 00 a4 	brne	80007786 <__avr32_f64_div_res_subnormal+0xa0>
80007642:	c9 e8       	rjmp	8000777e <__avr32_f64_div_res_subnormal+0x98>
80007644:	e4 19 00 0f 	andh	r9,0xf
80007648:	10 49       	or	r9,r8
8000764a:	e0 81 00 9a 	brne	8000777e <__avr32_f64_div_res_subnormal+0x98>
8000764e:	c9 28       	rjmp	80007772 <__avr32_f64_div_res_subnormal+0x8c>
80007650:	a3 7b       	lsl	r11,0x3
80007652:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80007656:	a3 7a       	lsl	r10,0x3
80007658:	f5 eb 10 04 	or	r4,r10,r11
8000765c:	e0 80 00 a0 	breq	8000779c <__avr32_f64_div_op1_zero>
80007660:	f6 04 12 00 	clz	r4,r11
80007664:	c1 70       	breq	80007692 <__avr32_f64_div_round_subnormal+0x96>
80007666:	c0 c3       	brcs	8000767e <__avr32_f64_div_round_subnormal+0x82>
80007668:	e8 05 11 20 	rsub	r5,r4,32
8000766c:	f6 04 09 4b 	lsl	r11,r11,r4
80007670:	f4 05 0a 45 	lsr	r5,r10,r5
80007674:	0a 4b       	or	r11,r5
80007676:	f4 04 09 4a 	lsl	r10,r10,r4
8000767a:	08 17       	sub	r7,r4
8000767c:	c0 b8       	rjmp	80007692 <__avr32_f64_div_round_subnormal+0x96>
8000767e:	f4 04 12 00 	clz	r4,r10
80007682:	f9 b4 03 00 	movlo	r4,0
80007686:	f7 b4 02 e0 	subhs	r4,-32
8000768a:	f4 04 09 4b 	lsl	r11,r10,r4
8000768e:	30 0a       	mov	r10,0
80007690:	08 17       	sub	r7,r4
80007692:	a3 8a       	lsr	r10,0x2
80007694:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80007698:	a3 8b       	lsr	r11,0x2
8000769a:	c1 1b       	rjmp	800074bc <__avr32_f64_div+0x20>
8000769c:	a3 79       	lsl	r9,0x3
8000769e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
800076a2:	a3 78       	lsl	r8,0x3
800076a4:	f3 e8 10 04 	or	r4,r9,r8
800076a8:	c6 f0       	breq	80007786 <__avr32_f64_div_res_subnormal+0xa0>
800076aa:	f2 04 12 00 	clz	r4,r9
800076ae:	c1 70       	breq	800076dc <__avr32_f64_div_round_subnormal+0xe0>
800076b0:	c0 c3       	brcs	800076c8 <__avr32_f64_div_round_subnormal+0xcc>
800076b2:	e8 05 11 20 	rsub	r5,r4,32
800076b6:	f2 04 09 49 	lsl	r9,r9,r4
800076ba:	f0 05 0a 45 	lsr	r5,r8,r5
800076be:	0a 49       	or	r9,r5
800076c0:	f0 04 09 48 	lsl	r8,r8,r4
800076c4:	08 16       	sub	r6,r4
800076c6:	c0 b8       	rjmp	800076dc <__avr32_f64_div_round_subnormal+0xe0>
800076c8:	f0 04 12 00 	clz	r4,r8
800076cc:	f9 b4 03 00 	movlo	r4,0
800076d0:	f7 b4 02 e0 	subhs	r4,-32
800076d4:	f0 04 09 49 	lsl	r9,r8,r4
800076d8:	30 08       	mov	r8,0
800076da:	08 16       	sub	r6,r4
800076dc:	a3 88       	lsr	r8,0x2
800076de:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800076e2:	a3 89       	lsr	r9,0x2
800076e4:	cf ca       	rjmp	800074dc <__avr32_f64_div+0x40>

800076e6 <__avr32_f64_div_res_subnormal>:
800076e6:	5c 37       	neg	r7
800076e8:	2f f7       	sub	r7,-1
800076ea:	f1 b7 04 c0 	satu	r7,0x6
800076ee:	e0 47 00 20 	cp.w	r7,32
800076f2:	c1 54       	brge	8000771c <__avr32_f64_div_res_subnormal+0x36>
800076f4:	ee 06 11 20 	rsub	r6,r7,32
800076f8:	e4 07 0a 42 	lsr	r2,r2,r7
800076fc:	e6 06 09 4c 	lsl	r12,r3,r6
80007700:	18 42       	or	r2,r12
80007702:	e6 07 0a 43 	lsr	r3,r3,r7
80007706:	f4 06 09 41 	lsl	r1,r10,r6
8000770a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000770e:	f6 06 09 4c 	lsl	r12,r11,r6
80007712:	18 4a       	or	r10,r12
80007714:	f6 07 0a 4b 	lsr	r11,r11,r7
80007718:	30 00       	mov	r0,0
8000771a:	c1 58       	rjmp	80007744 <__avr32_f64_div_res_subnormal+0x5e>
8000771c:	ee 06 11 20 	rsub	r6,r7,32
80007720:	f9 b0 00 00 	moveq	r0,0
80007724:	f9 bc 00 00 	moveq	r12,0
80007728:	c0 50       	breq	80007732 <__avr32_f64_div_res_subnormal+0x4c>
8000772a:	f4 06 09 40 	lsl	r0,r10,r6
8000772e:	f6 06 09 4c 	lsl	r12,r11,r6
80007732:	e6 07 0a 42 	lsr	r2,r3,r7
80007736:	30 03       	mov	r3,0
80007738:	f4 07 0a 41 	lsr	r1,r10,r7
8000773c:	18 41       	or	r1,r12
8000773e:	f6 07 0a 4a 	lsr	r10,r11,r7
80007742:	30 0b       	mov	r11,0
80007744:	e0 12 ff 00 	andl	r2,0xff00
80007748:	e8 12 00 80 	orl	r2,0x80
8000774c:	e6 08 06 46 	mulu.d	r6,r3,r8
80007750:	e4 09 07 46 	macu.d	r6,r2,r9
80007754:	e4 08 06 44 	mulu.d	r4,r2,r8
80007758:	e6 09 06 48 	mulu.d	r8,r3,r9
8000775c:	0c 05       	add	r5,r6
8000775e:	f0 07 00 48 	adc	r8,r8,r7
80007762:	5c 09       	acr	r9
80007764:	30 07       	mov	r7,0
80007766:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000776a:	00 34       	cp.w	r4,r0
8000776c:	e2 05 13 00 	cpc	r5,r1
80007770:	c4 6b       	rjmp	800075fc <__avr32_f64_div_round_subnormal>
80007772:	1c 9b       	mov	r11,lr
80007774:	e6 1b 80 00 	andh	r11,0x8000,COH
80007778:	30 0a       	mov	r10,0
8000777a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000777e:	3f fb       	mov	r11,-1
80007780:	30 0a       	mov	r10,0
80007782:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80007786:	f5 eb 10 04 	or	r4,r10,r11
8000778a:	c0 90       	breq	8000779c <__avr32_f64_div_op1_zero>
8000778c:	1c 9b       	mov	r11,lr
8000778e:	e6 1b 80 00 	andh	r11,0x8000,COH
80007792:	ea 1b 7f f0 	orh	r11,0x7ff0
80007796:	30 0a       	mov	r10,0
80007798:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000779c <__avr32_f64_div_op1_zero>:
8000779c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800077a0:	ce f0       	breq	8000777e <__avr32_f64_div_res_subnormal+0x98>
800077a2:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
800077a6:	e0 44 07 ff 	cp.w	r4,2047
800077aa:	ce 41       	brne	80007772 <__avr32_f64_div_res_subnormal+0x8c>
800077ac:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
800077b0:	ce 10       	breq	80007772 <__avr32_f64_div_res_subnormal+0x8c>
800077b2:	ce 6b       	rjmp	8000777e <__avr32_f64_div_res_subnormal+0x98>

800077b4 <__avr32_f32_div>:
800077b4:	f7 ec 20 08 	eor	r8,r11,r12
800077b8:	a1 7c       	lsl	r12,0x1
800077ba:	a1 7b       	lsl	r11,0x1
800077bc:	c7 a0       	breq	800078b0 <__divsf_return_op1+0x16>
800077be:	18 7c       	tst	r12,r12
800077c0:	f9 b9 00 00 	moveq	r9,0
800077c4:	c0 90       	breq	800077d6 <__avr32_f32_div+0x22>
800077c6:	f8 09 16 18 	lsr	r9,r12,0x18
800077ca:	c7 e0       	breq	800078c6 <__divsf_return_op1+0x2c>
800077cc:	e0 49 00 ff 	cp.w	r9,255
800077d0:	c6 82       	brcc	800078a0 <__divsf_return_op1+0x6>
800077d2:	a7 7c       	lsl	r12,0x7
800077d4:	bf bc       	sbr	r12,0x1f
800077d6:	f6 0a 16 18 	lsr	r10,r11,0x18
800077da:	c7 e0       	breq	800078d6 <__divsf_return_op1+0x3c>
800077dc:	e0 4a 00 ff 	cp.w	r10,255
800077e0:	c6 62       	brcc	800078ac <__divsf_return_op1+0x12>
800077e2:	a7 7b       	lsl	r11,0x7
800077e4:	bf bb       	sbr	r11,0x1f
800077e6:	58 09       	cp.w	r9,0
800077e8:	f5 bc 00 00 	subfeq	r12,0
800077ec:	5e 0d       	reteq	0
800077ee:	1a d5       	st.w	--sp,r5
800077f0:	bb 27       	st.d	--sp,r6
800077f2:	14 19       	sub	r9,r10
800077f4:	28 19       	sub	r9,-127
800077f6:	fc 1a 80 00 	movh	r10,0x8000
800077fa:	a3 8c       	lsr	r12,0x2
800077fc:	f6 05 16 02 	lsr	r5,r11,0x2
80007800:	f4 0b 16 01 	lsr	r11,r10,0x1
80007804:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
80007808:	5c d6       	com	r6
8000780a:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
8000780e:	f6 05 06 46 	mulu.d	r6,r11,r5
80007812:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007816:	f6 07 06 46 	mulu.d	r6,r11,r7
8000781a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000781e:	f6 05 06 46 	mulu.d	r6,r11,r5
80007822:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007826:	f6 07 06 46 	mulu.d	r6,r11,r7
8000782a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000782e:	f6 05 06 46 	mulu.d	r6,r11,r5
80007832:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007836:	f6 07 06 46 	mulu.d	r6,r11,r7
8000783a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000783e:	f6 05 06 46 	mulu.d	r6,r11,r5
80007842:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007846:	f6 07 06 46 	mulu.d	r6,r11,r7
8000784a:	ee 0b 15 02 	lsl	r11,r7,0x2
8000784e:	f6 0c 06 46 	mulu.d	r6,r11,r12
80007852:	a5 8c       	lsr	r12,0x4
80007854:	ed b7 00 1c 	bld	r7,0x1c
80007858:	c0 40       	breq	80007860 <__avr32_f32_div+0xac>
8000785a:	a1 77       	lsl	r7,0x1
8000785c:	20 19       	sub	r9,1
8000785e:	a1 7c       	lsl	r12,0x1
80007860:	58 09       	cp.w	r9,0
80007862:	e0 8a 00 42 	brle	800078e6 <__avr32_f32_div_res_subnormal>
80007866:	e0 17 ff e0 	andl	r7,0xffe0
8000786a:	e8 17 00 10 	orl	r7,0x10
8000786e:	ea 07 06 4a 	mulu.d	r10,r5,r7
80007872:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
80007876:	58 0a       	cp.w	r10,0

80007878 <__avr32_f32_div_round_subnormal>:
80007878:	f8 0b 13 00 	cpc	r11,r12
8000787c:	5f 3b       	srlo	r11
8000787e:	ea 0b 17 00 	moveq	r11,r5
80007882:	ee 0c 16 05 	lsr	r12,r7,0x5
80007886:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
8000788a:	bb 07       	ld.d	r6,sp++
8000788c:	1b 05       	ld.w	r5,sp++
8000788e:	ed b8 00 1f 	bld	r8,0x1f
80007892:	ef bc 00 1f 	bst	r12,0x1f
80007896:	16 0c       	add	r12,r11
80007898:	5e fc       	retal	r12

8000789a <__divsf_return_op1>:
8000789a:	a1 78       	lsl	r8,0x1
8000789c:	5d 0c       	ror	r12
8000789e:	5e fc       	retal	r12
800078a0:	5e 1e       	retne	-1
800078a2:	fc 19 ff 00 	movh	r9,0xff00
800078a6:	12 3b       	cp.w	r11,r9
800078a8:	cf 93       	brcs	8000789a <__divsf_return_op1>
800078aa:	5e fe       	retal	-1
800078ac:	5e 0d       	reteq	0
800078ae:	5e fe       	retal	-1
800078b0:	18 7c       	tst	r12,r12
800078b2:	5e 0e       	reteq	-1
800078b4:	f8 09 16 18 	lsr	r9,r12,0x18
800078b8:	c0 70       	breq	800078c6 <__divsf_return_op1+0x2c>
800078ba:	e0 49 00 ff 	cp.w	r9,255
800078be:	cf 12       	brcc	800078a0 <__divsf_return_op1+0x6>
800078c0:	fc 1c ff 00 	movh	r12,0xff00
800078c4:	ce bb       	rjmp	8000789a <__divsf_return_op1>
800078c6:	a7 7c       	lsl	r12,0x7
800078c8:	f8 09 12 00 	clz	r9,r12
800078cc:	f8 09 09 4c 	lsl	r12,r12,r9
800078d0:	f2 09 11 01 	rsub	r9,r9,1
800078d4:	c8 1b       	rjmp	800077d6 <__avr32_f32_div+0x22>
800078d6:	a7 7b       	lsl	r11,0x7
800078d8:	f6 0a 12 00 	clz	r10,r11
800078dc:	f6 0a 09 4b 	lsl	r11,r11,r10
800078e0:	f4 0a 11 01 	rsub	r10,r10,1
800078e4:	c8 5b       	rjmp	800077ee <__avr32_f32_div+0x3a>

800078e6 <__avr32_f32_div_res_subnormal>:
800078e6:	5c 39       	neg	r9
800078e8:	2f f9       	sub	r9,-1
800078ea:	f1 b9 04 a0 	satu	r9,0x5
800078ee:	f2 0a 11 20 	rsub	r10,r9,32
800078f2:	ee 09 0a 47 	lsr	r7,r7,r9
800078f6:	f8 0a 09 46 	lsl	r6,r12,r10
800078fa:	f8 09 0a 4c 	lsr	r12,r12,r9
800078fe:	e0 17 ff e0 	andl	r7,0xffe0
80007902:	e8 17 00 10 	orl	r7,0x10
80007906:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000790a:	30 09       	mov	r9,0
8000790c:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
80007910:	0c 3a       	cp.w	r10,r6
80007912:	cb 3b       	rjmp	80007878 <__avr32_f32_div_round_subnormal>

80007914 <__avr32_f32_to_f64>:
80007914:	f8 0b 15 01 	lsl	r11,r12,0x1
80007918:	f9 ba 00 00 	moveq	r10,0
8000791c:	5e 0b       	reteq	r11
8000791e:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80007922:	e0 49 00 ff 	cp.w	r9,255
80007926:	c1 e0       	breq	80007962 <__extendsfdf_return_op1+0x6>
80007928:	a7 7b       	lsl	r11,0x7
8000792a:	30 0a       	mov	r10,0
8000792c:	58 09       	cp.w	r9,0
8000792e:	f7 b9 00 ff 	subeq	r9,-1
80007932:	5f 18       	srne	r8
80007934:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80007938:	fe 39 fc 80 	sub	r9,-896
8000793c:	f6 08 12 00 	clz	r8,r11
80007940:	10 19       	sub	r9,r8
80007942:	f6 08 09 4b 	lsl	r11,r11,r8
80007946:	ed bb 00 1f 	bld	r11,0x1f
8000794a:	f7 b9 01 01 	subne	r9,1
8000794e:	ab 9a       	lsr	r10,0xb
80007950:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007954:	a1 7b       	lsl	r11,0x1
80007956:	ab 9b       	lsr	r11,0xb
80007958:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000795c <__extendsfdf_return_op1>:
8000795c:	a1 7c       	lsl	r12,0x1
8000795e:	5d 0b       	ror	r11
80007960:	5e fb       	retal	r11
80007962:	fc 1a ff e0 	movh	r10,0xffe0
80007966:	a9 6b       	lsl	r11,0x8
80007968:	f9 bb 01 ff 	movne	r11,-1
8000796c:	f4 0b 17 00 	moveq	r11,r10
80007970:	30 0a       	mov	r10,0
80007972:	cf 5b       	rjmp	8000795c <__extendsfdf_return_op1>

80007974 <__avr32_f64_to_f32>:
80007974:	f6 09 15 01 	lsl	r9,r11,0x1
80007978:	b5 99       	lsr	r9,0x15
8000797a:	5e 0d       	reteq	0
8000797c:	f6 08 15 0a 	lsl	r8,r11,0xa
80007980:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80007984:	ab 6a       	lsl	r10,0xa
80007986:	5c 3a       	neg	r10
80007988:	5c fc       	rol	r12
8000798a:	e0 49 07 ff 	cp.w	r9,2047
8000798e:	c1 a0       	breq	800079c2 <__truncdfsf_return_op1+0x6>
80007990:	e0 29 03 80 	sub	r9,896
80007994:	bf bc       	sbr	r12,0x1f
80007996:	58 09       	cp.w	r9,0
80007998:	e0 8a 00 1a 	brle	800079cc <__truncdfsf_return_op1+0x10>
8000799c:	37 fa       	mov	r10,127
8000799e:	ed bc 00 08 	bld	r12,0x8
800079a2:	f7 ba 00 ff 	subeq	r10,-1
800079a6:	14 0c       	add	r12,r10
800079a8:	f7 b9 03 fe 	sublo	r9,-2
800079ac:	ed bc 00 1f 	bld	r12,0x1f
800079b0:	f7 b9 01 01 	subne	r9,1
800079b4:	f8 0c 16 07 	lsr	r12,r12,0x7
800079b8:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

800079bc <__truncdfsf_return_op1>:
800079bc:	a1 7b       	lsl	r11,0x1
800079be:	5d 0c       	ror	r12
800079c0:	5e fc       	retal	r12
800079c2:	bf dc       	cbr	r12,0x1f
800079c4:	5e 1e       	retne	-1
800079c6:	fc 1c 7f 80 	movh	r12,0x7f80
800079ca:	5e fc       	retal	r12
800079cc:	f2 09 11 01 	rsub	r9,r9,1
800079d0:	59 99       	cp.w	r9,25
800079d2:	f9 bc 02 00 	movhs	r12,0
800079d6:	c1 32       	brcc	800079fc <__truncdfsf_return_op1+0x40>
800079d8:	f2 0a 11 20 	rsub	r10,r9,32
800079dc:	f8 0a 09 4a 	lsl	r10,r12,r10
800079e0:	5f 1a       	srne	r10
800079e2:	f8 09 0a 4c 	lsr	r12,r12,r9
800079e6:	14 4c       	or	r12,r10
800079e8:	37 fa       	mov	r10,127
800079ea:	ed bc 00 08 	bld	r12,0x8
800079ee:	f7 ba 00 ff 	subeq	r10,-1
800079f2:	14 0c       	add	r12,r10
800079f4:	f8 0c 16 07 	lsr	r12,r12,0x7
800079f8:	a1 7b       	lsl	r11,0x1
800079fa:	5d 0c       	ror	r12
800079fc:	5e fc       	retal	r12

800079fe <__avr32_udiv64>:
800079fe:	d4 31       	pushm	r0-r7,lr
80007a00:	1a 97       	mov	r7,sp
80007a02:	20 3d       	sub	sp,12
80007a04:	10 9c       	mov	r12,r8
80007a06:	12 9e       	mov	lr,r9
80007a08:	14 93       	mov	r3,r10
80007a0a:	58 09       	cp.w	r9,0
80007a0c:	e0 81 00 bd 	brne	80007b86 <__avr32_udiv64+0x188>
80007a10:	16 38       	cp.w	r8,r11
80007a12:	e0 88 00 40 	brls	80007a92 <__avr32_udiv64+0x94>
80007a16:	f0 08 12 00 	clz	r8,r8
80007a1a:	c0 d0       	breq	80007a34 <__avr32_udiv64+0x36>
80007a1c:	f6 08 09 4b 	lsl	r11,r11,r8
80007a20:	f0 09 11 20 	rsub	r9,r8,32
80007a24:	f8 08 09 4c 	lsl	r12,r12,r8
80007a28:	f4 09 0a 49 	lsr	r9,r10,r9
80007a2c:	f4 08 09 43 	lsl	r3,r10,r8
80007a30:	f3 eb 10 0b 	or	r11,r9,r11
80007a34:	f8 0e 16 10 	lsr	lr,r12,0x10
80007a38:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80007a3c:	f6 0e 0d 00 	divu	r0,r11,lr
80007a40:	e6 0b 16 10 	lsr	r11,r3,0x10
80007a44:	00 99       	mov	r9,r0
80007a46:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007a4a:	e0 0a 02 48 	mul	r8,r0,r10
80007a4e:	10 3b       	cp.w	r11,r8
80007a50:	c0 a2       	brcc	80007a64 <__avr32_udiv64+0x66>
80007a52:	20 19       	sub	r9,1
80007a54:	18 0b       	add	r11,r12
80007a56:	18 3b       	cp.w	r11,r12
80007a58:	c0 63       	brcs	80007a64 <__avr32_udiv64+0x66>
80007a5a:	10 3b       	cp.w	r11,r8
80007a5c:	f7 b9 03 01 	sublo	r9,1
80007a60:	f7 dc e3 0b 	addcs	r11,r11,r12
80007a64:	f6 08 01 01 	sub	r1,r11,r8
80007a68:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007a6c:	e2 0e 0d 00 	divu	r0,r1,lr
80007a70:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007a74:	00 98       	mov	r8,r0
80007a76:	e0 0a 02 4a 	mul	r10,r0,r10
80007a7a:	14 33       	cp.w	r3,r10
80007a7c:	c0 82       	brcc	80007a8c <__avr32_udiv64+0x8e>
80007a7e:	20 18       	sub	r8,1
80007a80:	18 03       	add	r3,r12
80007a82:	18 33       	cp.w	r3,r12
80007a84:	c0 43       	brcs	80007a8c <__avr32_udiv64+0x8e>
80007a86:	14 33       	cp.w	r3,r10
80007a88:	f7 b8 03 01 	sublo	r8,1
80007a8c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80007a90:	cd f8       	rjmp	80007c4e <__avr32_udiv64+0x250>
80007a92:	58 08       	cp.w	r8,0
80007a94:	c0 51       	brne	80007a9e <__avr32_udiv64+0xa0>
80007a96:	30 19       	mov	r9,1
80007a98:	f2 08 0d 08 	divu	r8,r9,r8
80007a9c:	10 9c       	mov	r12,r8
80007a9e:	f8 06 12 00 	clz	r6,r12
80007aa2:	c0 41       	brne	80007aaa <__avr32_udiv64+0xac>
80007aa4:	18 1b       	sub	r11,r12
80007aa6:	30 19       	mov	r9,1
80007aa8:	c4 08       	rjmp	80007b28 <__avr32_udiv64+0x12a>
80007aaa:	ec 01 11 20 	rsub	r1,r6,32
80007aae:	f4 01 0a 49 	lsr	r9,r10,r1
80007ab2:	f8 06 09 4c 	lsl	r12,r12,r6
80007ab6:	f6 06 09 48 	lsl	r8,r11,r6
80007aba:	f6 01 0a 41 	lsr	r1,r11,r1
80007abe:	f3 e8 10 08 	or	r8,r9,r8
80007ac2:	f8 03 16 10 	lsr	r3,r12,0x10
80007ac6:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80007aca:	e2 03 0d 00 	divu	r0,r1,r3
80007ace:	f0 0b 16 10 	lsr	r11,r8,0x10
80007ad2:	00 9e       	mov	lr,r0
80007ad4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007ad8:	e0 05 02 49 	mul	r9,r0,r5
80007adc:	12 3b       	cp.w	r11,r9
80007ade:	c0 a2       	brcc	80007af2 <__avr32_udiv64+0xf4>
80007ae0:	20 1e       	sub	lr,1
80007ae2:	18 0b       	add	r11,r12
80007ae4:	18 3b       	cp.w	r11,r12
80007ae6:	c0 63       	brcs	80007af2 <__avr32_udiv64+0xf4>
80007ae8:	12 3b       	cp.w	r11,r9
80007aea:	f7 be 03 01 	sublo	lr,1
80007aee:	f7 dc e3 0b 	addcs	r11,r11,r12
80007af2:	12 1b       	sub	r11,r9
80007af4:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80007af8:	f6 03 0d 02 	divu	r2,r11,r3
80007afc:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80007b00:	04 99       	mov	r9,r2
80007b02:	e4 05 02 4b 	mul	r11,r2,r5
80007b06:	16 38       	cp.w	r8,r11
80007b08:	c0 a2       	brcc	80007b1c <__avr32_udiv64+0x11e>
80007b0a:	20 19       	sub	r9,1
80007b0c:	18 08       	add	r8,r12
80007b0e:	18 38       	cp.w	r8,r12
80007b10:	c0 63       	brcs	80007b1c <__avr32_udiv64+0x11e>
80007b12:	16 38       	cp.w	r8,r11
80007b14:	f7 b9 03 01 	sublo	r9,1
80007b18:	f1 dc e3 08 	addcs	r8,r8,r12
80007b1c:	f4 06 09 43 	lsl	r3,r10,r6
80007b20:	f0 0b 01 0b 	sub	r11,r8,r11
80007b24:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007b28:	f8 06 16 10 	lsr	r6,r12,0x10
80007b2c:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80007b30:	f6 06 0d 00 	divu	r0,r11,r6
80007b34:	e6 0b 16 10 	lsr	r11,r3,0x10
80007b38:	00 9a       	mov	r10,r0
80007b3a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007b3e:	e0 0e 02 48 	mul	r8,r0,lr
80007b42:	10 3b       	cp.w	r11,r8
80007b44:	c0 a2       	brcc	80007b58 <__avr32_udiv64+0x15a>
80007b46:	20 1a       	sub	r10,1
80007b48:	18 0b       	add	r11,r12
80007b4a:	18 3b       	cp.w	r11,r12
80007b4c:	c0 63       	brcs	80007b58 <__avr32_udiv64+0x15a>
80007b4e:	10 3b       	cp.w	r11,r8
80007b50:	f7 ba 03 01 	sublo	r10,1
80007b54:	f7 dc e3 0b 	addcs	r11,r11,r12
80007b58:	f6 08 01 01 	sub	r1,r11,r8
80007b5c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007b60:	e2 06 0d 00 	divu	r0,r1,r6
80007b64:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007b68:	00 98       	mov	r8,r0
80007b6a:	e0 0e 02 4b 	mul	r11,r0,lr
80007b6e:	16 33       	cp.w	r3,r11
80007b70:	c0 82       	brcc	80007b80 <__avr32_udiv64+0x182>
80007b72:	20 18       	sub	r8,1
80007b74:	18 03       	add	r3,r12
80007b76:	18 33       	cp.w	r3,r12
80007b78:	c0 43       	brcs	80007b80 <__avr32_udiv64+0x182>
80007b7a:	16 33       	cp.w	r3,r11
80007b7c:	f7 b8 03 01 	sublo	r8,1
80007b80:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007b84:	c6 98       	rjmp	80007c56 <__avr32_udiv64+0x258>
80007b86:	16 39       	cp.w	r9,r11
80007b88:	e0 8b 00 65 	brhi	80007c52 <__avr32_udiv64+0x254>
80007b8c:	f2 09 12 00 	clz	r9,r9
80007b90:	c0 b1       	brne	80007ba6 <__avr32_udiv64+0x1a8>
80007b92:	10 3a       	cp.w	r10,r8
80007b94:	5f 2a       	srhs	r10
80007b96:	1c 3b       	cp.w	r11,lr
80007b98:	5f b8       	srhi	r8
80007b9a:	10 4a       	or	r10,r8
80007b9c:	f2 0a 18 00 	cp.b	r10,r9
80007ba0:	c5 90       	breq	80007c52 <__avr32_udiv64+0x254>
80007ba2:	30 18       	mov	r8,1
80007ba4:	c5 98       	rjmp	80007c56 <__avr32_udiv64+0x258>
80007ba6:	f0 09 09 46 	lsl	r6,r8,r9
80007baa:	f2 03 11 20 	rsub	r3,r9,32
80007bae:	fc 09 09 4e 	lsl	lr,lr,r9
80007bb2:	f0 03 0a 48 	lsr	r8,r8,r3
80007bb6:	f6 09 09 4c 	lsl	r12,r11,r9
80007bba:	f4 03 0a 42 	lsr	r2,r10,r3
80007bbe:	ef 46 ff f4 	st.w	r7[-12],r6
80007bc2:	f6 03 0a 43 	lsr	r3,r11,r3
80007bc6:	18 42       	or	r2,r12
80007bc8:	f1 ee 10 0c 	or	r12,r8,lr
80007bcc:	f8 01 16 10 	lsr	r1,r12,0x10
80007bd0:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007bd4:	e6 01 0d 04 	divu	r4,r3,r1
80007bd8:	e4 03 16 10 	lsr	r3,r2,0x10
80007bdc:	08 9e       	mov	lr,r4
80007bde:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007be2:	e8 06 02 48 	mul	r8,r4,r6
80007be6:	10 33       	cp.w	r3,r8
80007be8:	c0 a2       	brcc	80007bfc <__avr32_udiv64+0x1fe>
80007bea:	20 1e       	sub	lr,1
80007bec:	18 03       	add	r3,r12
80007bee:	18 33       	cp.w	r3,r12
80007bf0:	c0 63       	brcs	80007bfc <__avr32_udiv64+0x1fe>
80007bf2:	10 33       	cp.w	r3,r8
80007bf4:	f7 be 03 01 	sublo	lr,1
80007bf8:	e7 dc e3 03 	addcs	r3,r3,r12
80007bfc:	10 13       	sub	r3,r8
80007bfe:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007c02:	e6 01 0d 00 	divu	r0,r3,r1
80007c06:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007c0a:	00 98       	mov	r8,r0
80007c0c:	e0 06 02 46 	mul	r6,r0,r6
80007c10:	0c 3b       	cp.w	r11,r6
80007c12:	c0 a2       	brcc	80007c26 <__avr32_udiv64+0x228>
80007c14:	20 18       	sub	r8,1
80007c16:	18 0b       	add	r11,r12
80007c18:	18 3b       	cp.w	r11,r12
80007c1a:	c0 63       	brcs	80007c26 <__avr32_udiv64+0x228>
80007c1c:	0c 3b       	cp.w	r11,r6
80007c1e:	f7 dc e3 0b 	addcs	r11,r11,r12
80007c22:	f7 b8 03 01 	sublo	r8,1
80007c26:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007c2a:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007c2e:	0c 1b       	sub	r11,r6
80007c30:	f0 04 06 42 	mulu.d	r2,r8,r4
80007c34:	06 95       	mov	r5,r3
80007c36:	16 35       	cp.w	r5,r11
80007c38:	e0 8b 00 0a 	brhi	80007c4c <__avr32_udiv64+0x24e>
80007c3c:	5f 0b       	sreq	r11
80007c3e:	f4 09 09 49 	lsl	r9,r10,r9
80007c42:	12 32       	cp.w	r2,r9
80007c44:	5f b9       	srhi	r9
80007c46:	f7 e9 00 09 	and	r9,r11,r9
80007c4a:	c0 60       	breq	80007c56 <__avr32_udiv64+0x258>
80007c4c:	20 18       	sub	r8,1
80007c4e:	30 09       	mov	r9,0
80007c50:	c0 38       	rjmp	80007c56 <__avr32_udiv64+0x258>
80007c52:	30 09       	mov	r9,0
80007c54:	12 98       	mov	r8,r9
80007c56:	10 9a       	mov	r10,r8
80007c58:	12 93       	mov	r3,r9
80007c5a:	10 92       	mov	r2,r8
80007c5c:	12 9b       	mov	r11,r9
80007c5e:	2f dd       	sub	sp,-12
80007c60:	d8 32       	popm	r0-r7,pc

80007c62 <memcpy>:
80007c62:	58 8a       	cp.w	r10,8
80007c64:	c2 f5       	brlt	80007cc2 <memcpy+0x60>
80007c66:	f9 eb 10 09 	or	r9,r12,r11
80007c6a:	e2 19 00 03 	andl	r9,0x3,COH
80007c6e:	e0 81 00 97 	brne	80007d9c <memcpy+0x13a>
80007c72:	e0 4a 00 20 	cp.w	r10,32
80007c76:	c3 b4       	brge	80007cec <memcpy+0x8a>
80007c78:	f4 08 14 02 	asr	r8,r10,0x2
80007c7c:	f0 09 11 08 	rsub	r9,r8,8
80007c80:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007c84:	76 69       	ld.w	r9,r11[0x18]
80007c86:	99 69       	st.w	r12[0x18],r9
80007c88:	76 59       	ld.w	r9,r11[0x14]
80007c8a:	99 59       	st.w	r12[0x14],r9
80007c8c:	76 49       	ld.w	r9,r11[0x10]
80007c8e:	99 49       	st.w	r12[0x10],r9
80007c90:	76 39       	ld.w	r9,r11[0xc]
80007c92:	99 39       	st.w	r12[0xc],r9
80007c94:	76 29       	ld.w	r9,r11[0x8]
80007c96:	99 29       	st.w	r12[0x8],r9
80007c98:	76 19       	ld.w	r9,r11[0x4]
80007c9a:	99 19       	st.w	r12[0x4],r9
80007c9c:	76 09       	ld.w	r9,r11[0x0]
80007c9e:	99 09       	st.w	r12[0x0],r9
80007ca0:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007ca4:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007ca8:	e0 1a 00 03 	andl	r10,0x3
80007cac:	f4 0a 11 04 	rsub	r10,r10,4
80007cb0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007cb4:	17 a9       	ld.ub	r9,r11[0x2]
80007cb6:	b0 a9       	st.b	r8[0x2],r9
80007cb8:	17 99       	ld.ub	r9,r11[0x1]
80007cba:	b0 99       	st.b	r8[0x1],r9
80007cbc:	17 89       	ld.ub	r9,r11[0x0]
80007cbe:	b0 89       	st.b	r8[0x0],r9
80007cc0:	5e fc       	retal	r12
80007cc2:	f4 0a 11 09 	rsub	r10,r10,9
80007cc6:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007cca:	17 f9       	ld.ub	r9,r11[0x7]
80007ccc:	b8 f9       	st.b	r12[0x7],r9
80007cce:	17 e9       	ld.ub	r9,r11[0x6]
80007cd0:	b8 e9       	st.b	r12[0x6],r9
80007cd2:	17 d9       	ld.ub	r9,r11[0x5]
80007cd4:	b8 d9       	st.b	r12[0x5],r9
80007cd6:	17 c9       	ld.ub	r9,r11[0x4]
80007cd8:	b8 c9       	st.b	r12[0x4],r9
80007cda:	17 b9       	ld.ub	r9,r11[0x3]
80007cdc:	b8 b9       	st.b	r12[0x3],r9
80007cde:	17 a9       	ld.ub	r9,r11[0x2]
80007ce0:	b8 a9       	st.b	r12[0x2],r9
80007ce2:	17 99       	ld.ub	r9,r11[0x1]
80007ce4:	b8 99       	st.b	r12[0x1],r9
80007ce6:	17 89       	ld.ub	r9,r11[0x0]
80007ce8:	b8 89       	st.b	r12[0x0],r9
80007cea:	5e fc       	retal	r12
80007cec:	eb cd 40 c0 	pushm	r6-r7,lr
80007cf0:	18 99       	mov	r9,r12
80007cf2:	22 0a       	sub	r10,32
80007cf4:	b7 07       	ld.d	r6,r11++
80007cf6:	b3 26       	st.d	r9++,r6
80007cf8:	b7 07       	ld.d	r6,r11++
80007cfa:	b3 26       	st.d	r9++,r6
80007cfc:	b7 07       	ld.d	r6,r11++
80007cfe:	b3 26       	st.d	r9++,r6
80007d00:	b7 07       	ld.d	r6,r11++
80007d02:	b3 26       	st.d	r9++,r6
80007d04:	22 0a       	sub	r10,32
80007d06:	cf 74       	brge	80007cf4 <memcpy+0x92>
80007d08:	2f 0a       	sub	r10,-16
80007d0a:	c0 65       	brlt	80007d16 <memcpy+0xb4>
80007d0c:	b7 07       	ld.d	r6,r11++
80007d0e:	b3 26       	st.d	r9++,r6
80007d10:	b7 07       	ld.d	r6,r11++
80007d12:	b3 26       	st.d	r9++,r6
80007d14:	21 0a       	sub	r10,16
80007d16:	5c 3a       	neg	r10
80007d18:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007d1c:	d7 03       	nop
80007d1e:	d7 03       	nop
80007d20:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007d24:	f3 66 00 0e 	st.b	r9[14],r6
80007d28:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007d2c:	f3 66 00 0d 	st.b	r9[13],r6
80007d30:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007d34:	f3 66 00 0c 	st.b	r9[12],r6
80007d38:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007d3c:	f3 66 00 0b 	st.b	r9[11],r6
80007d40:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007d44:	f3 66 00 0a 	st.b	r9[10],r6
80007d48:	f7 36 00 09 	ld.ub	r6,r11[9]
80007d4c:	f3 66 00 09 	st.b	r9[9],r6
80007d50:	f7 36 00 08 	ld.ub	r6,r11[8]
80007d54:	f3 66 00 08 	st.b	r9[8],r6
80007d58:	f7 36 00 07 	ld.ub	r6,r11[7]
80007d5c:	f3 66 00 07 	st.b	r9[7],r6
80007d60:	f7 36 00 06 	ld.ub	r6,r11[6]
80007d64:	f3 66 00 06 	st.b	r9[6],r6
80007d68:	f7 36 00 05 	ld.ub	r6,r11[5]
80007d6c:	f3 66 00 05 	st.b	r9[5],r6
80007d70:	f7 36 00 04 	ld.ub	r6,r11[4]
80007d74:	f3 66 00 04 	st.b	r9[4],r6
80007d78:	f7 36 00 03 	ld.ub	r6,r11[3]
80007d7c:	f3 66 00 03 	st.b	r9[3],r6
80007d80:	f7 36 00 02 	ld.ub	r6,r11[2]
80007d84:	f3 66 00 02 	st.b	r9[2],r6
80007d88:	f7 36 00 01 	ld.ub	r6,r11[1]
80007d8c:	f3 66 00 01 	st.b	r9[1],r6
80007d90:	f7 36 00 00 	ld.ub	r6,r11[0]
80007d94:	f3 66 00 00 	st.b	r9[0],r6
80007d98:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007d9c:	20 1a       	sub	r10,1
80007d9e:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007da2:	f8 0a 0b 09 	st.b	r12[r10],r9
80007da6:	cf b1       	brne	80007d9c <memcpy+0x13a>
80007da8:	5e fc       	retal	r12

80007daa <memset>:
80007daa:	18 98       	mov	r8,r12
80007dac:	c0 38       	rjmp	80007db2 <memset+0x8>
80007dae:	10 cb       	st.b	r8++,r11
80007db0:	20 1a       	sub	r10,1
80007db2:	58 0a       	cp.w	r10,0
80007db4:	cf d1       	brne	80007dae <memset+0x4>
80007db6:	5e fc       	retal	r12

80007db8 <strncpy>:
80007db8:	30 08       	mov	r8,0
80007dba:	10 3a       	cp.w	r10,r8
80007dbc:	5e 0c       	reteq	r12
80007dbe:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007dc2:	f8 08 0b 09 	st.b	r12[r8],r9
80007dc6:	2f f8       	sub	r8,-1
80007dc8:	58 09       	cp.w	r9,0
80007dca:	cf 81       	brne	80007dba <strncpy+0x2>
80007dcc:	10 3a       	cp.w	r10,r8
80007dce:	5e 0c       	reteq	r12
80007dd0:	f8 08 0b 09 	st.b	r12[r8],r9
80007dd4:	2f f8       	sub	r8,-1
80007dd6:	cf bb       	rjmp	80007dcc <strncpy+0x14>

Disassembly of section .exception:

80007e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007e00:	c0 08       	rjmp	80007e00 <_evba>
	...

80007e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007e04:	c0 08       	rjmp	80007e04 <_handle_TLB_Multiple_Hit>
	...

80007e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007e08:	c0 08       	rjmp	80007e08 <_handle_Bus_Error_Data_Fetch>
	...

80007e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80007e0c:	c0 08       	rjmp	80007e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007e10:	c0 08       	rjmp	80007e10 <_handle_NMI>
	...

80007e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007e14:	c0 08       	rjmp	80007e14 <_handle_Instruction_Address>
	...

80007e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007e18:	c0 08       	rjmp	80007e18 <_handle_ITLB_Protection>
	...

80007e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80007e1c:	c0 08       	rjmp	80007e1c <_handle_Breakpoint>
	...

80007e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007e20:	c0 08       	rjmp	80007e20 <_handle_Illegal_Opcode>
	...

80007e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007e24:	c0 08       	rjmp	80007e24 <_handle_Unimplemented_Instruction>
	...

80007e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007e28:	c0 08       	rjmp	80007e28 <_handle_Privilege_Violation>
	...

80007e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR UC3.
_handle_Floating_Point:
	rjmp $
80007e2c:	c0 08       	rjmp	80007e2c <_handle_Floating_Point>
	...

80007e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR UC3.
_handle_Coprocessor_Absent:
	rjmp $
80007e30:	c0 08       	rjmp	80007e30 <_handle_Coprocessor_Absent>
	...

80007e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007e34:	c0 08       	rjmp	80007e34 <_handle_Data_Address_Read>
	...

80007e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007e38:	c0 08       	rjmp	80007e38 <_handle_Data_Address_Write>
	...

80007e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80007e3c:	c0 08       	rjmp	80007e3c <_handle_DTLB_Protection_Read>
	...

80007e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007e40:	c0 08       	rjmp	80007e40 <_handle_DTLB_Protection_Write>
	...

80007e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007e44:	c0 08       	rjmp	80007e44 <_handle_DTLB_Modified>
	...

80007e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007e50:	c0 08       	rjmp	80007e50 <_handle_ITLB_Miss>
	...

80007e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007e60:	c0 08       	rjmp	80007e60 <_handle_DTLB_Miss_Read>
	...

80007e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007e70:	c0 08       	rjmp	80007e70 <_handle_DTLB_Miss_Write>
	...

80007f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	lda.w   pc, SCALLYield
80007f00:	fe cf 25 ec 	sub	pc,pc,9708

80007f04 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
80007f04:	30 0c       	mov	r12,0
80007f06:	fe b0 f6 0f 	rcall	80006b24 <_get_interrupt_handler>
80007f0a:	58 0c       	cp.w	r12,0
80007f0c:	f8 0f 17 10 	movne	pc,r12
80007f10:	d6 03       	rete

80007f12 <_int1>:
80007f12:	30 1c       	mov	r12,1
80007f14:	fe b0 f6 08 	rcall	80006b24 <_get_interrupt_handler>
80007f18:	58 0c       	cp.w	r12,0
80007f1a:	f8 0f 17 10 	movne	pc,r12
80007f1e:	d6 03       	rete

80007f20 <_int2>:
80007f20:	30 2c       	mov	r12,2
80007f22:	fe b0 f6 01 	rcall	80006b24 <_get_interrupt_handler>
80007f26:	58 0c       	cp.w	r12,0
80007f28:	f8 0f 17 10 	movne	pc,r12
80007f2c:	d6 03       	rete

80007f2e <_int3>:
80007f2e:	30 3c       	mov	r12,3
80007f30:	fe b0 f5 fa 	rcall	80006b24 <_get_interrupt_handler>
80007f34:	58 0c       	cp.w	r12,0
80007f36:	f8 0f 17 10 	movne	pc,r12
80007f3a:	d6 03       	rete
80007f3c:	d7 03       	nop
80007f3e:	d7 03       	nop
80007f40:	d7 03       	nop
80007f42:	d7 03       	nop
80007f44:	d7 03       	nop
80007f46:	d7 03       	nop
80007f48:	d7 03       	nop
80007f4a:	d7 03       	nop
80007f4c:	d7 03       	nop
80007f4e:	d7 03       	nop
80007f50:	d7 03       	nop
80007f52:	d7 03       	nop
80007f54:	d7 03       	nop
80007f56:	d7 03       	nop
80007f58:	d7 03       	nop
80007f5a:	d7 03       	nop
80007f5c:	d7 03       	nop
80007f5e:	d7 03       	nop
80007f60:	d7 03       	nop
80007f62:	d7 03       	nop
80007f64:	d7 03       	nop
80007f66:	d7 03       	nop
80007f68:	d7 03       	nop
80007f6a:	d7 03       	nop
80007f6c:	d7 03       	nop
80007f6e:	d7 03       	nop
80007f70:	d7 03       	nop
80007f72:	d7 03       	nop
80007f74:	d7 03       	nop
80007f76:	d7 03       	nop
80007f78:	d7 03       	nop
80007f7a:	d7 03       	nop
80007f7c:	d7 03       	nop
80007f7e:	d7 03       	nop
80007f80:	d7 03       	nop
80007f82:	d7 03       	nop
80007f84:	d7 03       	nop
80007f86:	d7 03       	nop
80007f88:	d7 03       	nop
80007f8a:	d7 03       	nop
80007f8c:	d7 03       	nop
80007f8e:	d7 03       	nop
80007f90:	d7 03       	nop
80007f92:	d7 03       	nop
80007f94:	d7 03       	nop
80007f96:	d7 03       	nop
80007f98:	d7 03       	nop
80007f9a:	d7 03       	nop
80007f9c:	d7 03       	nop
80007f9e:	d7 03       	nop
80007fa0:	d7 03       	nop
80007fa2:	d7 03       	nop
80007fa4:	d7 03       	nop
80007fa6:	d7 03       	nop
80007fa8:	d7 03       	nop
80007faa:	d7 03       	nop
80007fac:	d7 03       	nop
80007fae:	d7 03       	nop
80007fb0:	d7 03       	nop
80007fb2:	d7 03       	nop
80007fb4:	d7 03       	nop
80007fb6:	d7 03       	nop
80007fb8:	d7 03       	nop
80007fba:	d7 03       	nop
80007fbc:	d7 03       	nop
80007fbe:	d7 03       	nop
80007fc0:	d7 03       	nop
80007fc2:	d7 03       	nop
80007fc4:	d7 03       	nop
80007fc6:	d7 03       	nop
80007fc8:	d7 03       	nop
80007fca:	d7 03       	nop
80007fcc:	d7 03       	nop
80007fce:	d7 03       	nop
80007fd0:	d7 03       	nop
80007fd2:	d7 03       	nop
80007fd4:	d7 03       	nop
80007fd6:	d7 03       	nop
80007fd8:	d7 03       	nop
80007fda:	d7 03       	nop
80007fdc:	d7 03       	nop
80007fde:	d7 03       	nop
80007fe0:	d7 03       	nop
80007fe2:	d7 03       	nop
80007fe4:	d7 03       	nop
80007fe6:	d7 03       	nop
80007fe8:	d7 03       	nop
80007fea:	d7 03       	nop
80007fec:	d7 03       	nop
80007fee:	d7 03       	nop
80007ff0:	d7 03       	nop
80007ff2:	d7 03       	nop
80007ff4:	d7 03       	nop
80007ff6:	d7 03       	nop
80007ff8:	d7 03       	nop
80007ffa:	d7 03       	nop
80007ffc:	d7 03       	nop
80007ffe:	d7 03       	nop
