# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, The QEMU Project Developers
# This file is distributed under the same license as the QEMU package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: QEMU 10.1\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-28 10:00+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../system/openrisc/emulation.rst:2
msgid "OpenRISC 1000 CPU architecture support"
msgstr ""

#: ../../../system/openrisc/emulation.rst:4
msgid ""
"QEMU's TCG emulation includes support for the OpenRISC or1200 implementation "
"of the OpenRISC 1000 cpu architecture."
msgstr ""

#: ../../../system/openrisc/emulation.rst:7
msgid "The or1200 cpu also has support for the following instruction subsets:"
msgstr ""

#: ../../../system/openrisc/emulation.rst:9
msgid "ORBIS32 (OpenRISC Basic Instruction Set)"
msgstr ""

#: ../../../system/openrisc/emulation.rst:10
msgid "ORFPX32 (OpenRISC Floating-Point eXtension)"
msgstr ""

#: ../../../system/openrisc/emulation.rst:12
msgid ""
"In addition to the instruction subsets the QEMU TCG emulation also has "
"support for most Class II (optional) instructions."
msgstr ""

#: ../../../system/openrisc/emulation.rst:15
msgid ""
"For information on all OpenRISC instructions please refer to the latest "
"architecture manual available on the OpenRISC website in the `OpenRISC "
"Architecture <https://openrisc.io/architecture>`_ section."
msgstr ""
