<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcku040ffva1156e-2">
  <pins>
    <pin index="0" name ="GPIO_DIP_SW0" iostandard="LVCMOS12" loc="AN16"/>
    <pin index="1" name ="GPIO_DIP_SW1" iostandard="LVCMOS12" loc="AN19"/>
    <pin index="2" name ="GPIO_DIP_SW2" iostandard="LVCMOS12" loc="AP18"/>
    <pin index="3" name ="GPIO_DIP_SW3" iostandard="LVCMOS12" loc="AN14"/>

    <pin index="4" name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_18" loc="M24"/>
    <pin index="5" name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_18" loc="N24"/>
    <pin index="6" name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_18" loc="P25"/>
    <pin index="7" name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_18" loc="P24"/>

    <pin index="8" name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="AP10"/>
    <pin index="9" name ="IIC_SCL_MAIN" iostandard="LVCMOS18" loc="J24" drive="8" slew="SLOW"/>
    <pin index="10" name ="IIC_SDA_MAIN" iostandard="LVCMOS18" loc="J25" drive="8" slew="SLOW"/>

    <pin index="11" name ="GPIO_LED_0_LS" iostandard="LVCMOS18" loc="AP8"/>
    <pin index="12" name ="GPIO_LED_1_LS" iostandard="LVCMOS18" loc="H23"/>
    <pin index="13" name ="GPIO_LED_2_LS" iostandard="LVCMOS18" loc="P20"/>
    <pin index="14" name ="GPIO_LED_3_LS" iostandard="LVCMOS18" loc="P21"/>
    <pin index="15" name ="GPIO_LED_4_LS" iostandard="LVCMOS18" loc="N22"/>
    <pin index="16" name ="GPIO_LED_5_LS" iostandard="LVCMOS18" loc="M22"/>
    <pin index="17" name ="GPIO_LED_6_LS" iostandard="LVCMOS18" loc="R23"/>
    <pin index="18" name ="GPIO_LED_7_LS" iostandard="LVCMOS18" loc="P23"/>

    <pin index="19" name ="GPIO_SW_C" iostandard="LVCMOS18" loc="AE10"/>
    <pin index="20" name ="GPIO_SW_W" iostandard="LVCMOS18" loc="AF9"/>
    <pin index="21" name ="GPIO_SW_S" iostandard="LVCMOS18" loc="AF8"/>
    <pin index="22" name ="GPIO_SW_E" iostandard="LVCMOS18" loc="AE8"/>
    <pin index="23" name ="GPIO_SW_N" iostandard="LVCMOS18" loc="AD10"/>

    <!-- IOSTANDARD not applicable for MGT connections -->
    <pin index="24" name ="SFP0_TX_DISABLE" iostandard="LVCMOS18" loc="AL8"/>
    <pin index="25" name ="SFP0_LOS_LS" iostandard="LVCMOS18" loc="K21"/>
    <pin index="26" name ="sfp0_tx_n" loc="U3"/>
    <pin index="27" name ="sfp0_tx_p" loc="U4"/>
    <pin index="28" name ="sfp0_rx_n" loc="T1"/>
    <pin index="29" name ="sfp0_rx_p" loc="T2"/>

    <pin index="30" name ="SFP1_TX_DISABLE" iostandard="LVCMOS18" loc="D28"/>
    <pin index="31" name ="SFP1_LOS_LS" iostandard="LVCMOS18" loc="AM9"/>
    <pin index="32" name ="sfp1_tx_n" loc="W3"/>
    <pin index="33" name ="sfp1_tx_p" loc="W4"/>
    <pin index="34" name ="sfp1_rx_n" loc="V1"/>
    <pin index="35" name ="sfp1_rx_p" loc="V2"/>

    <pin index="36" name ="SMA_MGT_TX_P" iostandard="LVDS" loc="R4"/>
    <pin index="37" name ="SMA_MGT_TX_N" iostandard="LVDS" loc="R3"/>
    <pin index="38" name ="SMA_MGT_RX_P" iostandard="LVDS" loc="P2"/>
    <pin index="39" name ="SMA_MGT_RX_N" iostandard="LVDS" loc="P1"/>

    <pin index="40" name ="ROTARY_INCA" iostandard="LVCMOS18" loc="Y21"/>
    <pin index="41" name ="ROTARY_PUSH" iostandard="LVCMOS18" loc="AF28"/>
    <pin index="42" name ="ROTARY_INCB" iostandard="LVCMOS18" loc="AD26"/>

    <pin index="43" name ="USB_UART_CTS" iostandard="LVCMOS18" loc="L23"/>
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
    <pin index="44" name ="USB_UART_TX" loc="K26"/>
    <pin index="45" name ="USB_UART_RX" loc="G25"/>
    <pin index="46" name ="USB_UART_RTS" iostandard="LVCMOS18" loc="K27"/>

    <pin index="47" name ="CPU_RESET" iostandard="LVCMOS18" loc="AN8"/>

    <pin index="48" name ="sysclk_300_p" iostandard="LVDS" loc="AK17" odt="RTT_48"/>
    <pin index="49" name ="sysclk_300_n" iostandard="LVDS" loc="AK16" odt="RTT_48"/>

    <pin index="50" name ="SGMIICLK_P" iostandard="LVDS_25" loc="P26"/>
    <pin index="51" name ="SGMIICLK_N" iostandard="LVDS_25" loc="N26"/>

    <pin index="52" name ="mdc" iostandard="LVCMOS18" loc="L25"/>
    <pin index="53" name ="mdio_i" iostandard="LVCMOS18" loc="H26"/>
    <pin index="54" name ="PHY_RESET" iostandard="LVCMOS18" loc="J23"/> 

    <pin index="55" name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AH14" output_impedance="RDRV_40_40" slew="FAST"/>

    <pin index="56" name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AE17" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="57" name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AH17" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="58" name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AE18" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="59" name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AJ15" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="60" name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AG16" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="61" name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AL17" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="62" name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AK18" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="63" name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AG17" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="64" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AF18" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="65" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AH19" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="66" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AF15" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="67" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AD19" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="68" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AJ14" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="69" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AG19" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="70" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AD16" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="71" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AG14" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="72" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AF14" output_impedance="RDRV_40_40" slew="FAST"/>

    <pin index="73" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AF17" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="74" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AL15" output_impedance="RDRV_40_40" slew="FAST"/>


    <pin index="75" name ="c0_ddr4_bg" iostandard="SSTL12_DCI" loc="AG15" output_impedance="RDRV_40_40" slew="FAST"/>

    <pin index="76" name ="c0_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI" loc="AE15" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="77" name ="c0_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI" loc="AE16" output_impedance="RDRV_40_40" slew="FAST"/>

    <pin index="78" name ="c0_ddr4_cke" iostandard="SSTL12_DCI" loc="AD15" output_impedance="RDRV_40_40" slew="FAST"/>

    <pin index="79" name ="c0_ddr4_cs_n" iostandard="SSTL12_DCI" loc="AL19" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="80" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AD21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>

    <pin index="81" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AE23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="82" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AG20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="83" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AF22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="84" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AF20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="85" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AE22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="86" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AD20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="87" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AG22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="88" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AE20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="89" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AJ24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="90" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AG24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="91" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AJ23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="92" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AF23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="93" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AH23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="94" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AF24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="95" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AH22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="96" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AG25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="97" name ="c0_ddr4_dq16" iostandard="POD12_DCI" loc="AL22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="98" name ="c0_ddr4_dq17" iostandard="POD12_DCI" loc="AL25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="99" name ="c0_ddr4_dq18" iostandard="POD12_DCI" loc="AM20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="100" name ="c0_ddr4_dq19" iostandard="POD12_DCI" loc="AK23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="101" name ="c0_ddr4_dq20" iostandard="POD12_DCI" loc="AK22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="102" name ="c0_ddr4_dq21" iostandard="POD12_DCI" loc="AL24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="103" name ="c0_ddr4_dq22" iostandard="POD12_DCI" loc="AL20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="104" name ="c0_ddr4_dq23" iostandard="POD12_DCI" loc="AL23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="105" name ="c0_ddr4_dq24" iostandard="POD12_DCI" loc="AM24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="106" name ="c0_ddr4_dq25" iostandard="POD12_DCI" loc="AN23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="107" name ="c0_ddr4_dq26" iostandard="POD12_DCI" loc="AN24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="108" name ="c0_ddr4_dq27" iostandard="POD12_DCI" loc="AP23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="109" name ="c0_ddr4_dq28" iostandard="POD12_DCI" loc="AP25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="110" name ="c0_ddr4_dq29" iostandard="POD12_DCI" loc="AN22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="111" name ="c0_ddr4_dq30" iostandard="POD12_DCI" loc="AP24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="112" name ="c0_ddr4_dq31" iostandard="POD12_DCI" loc="AM22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="113" name ="c0_ddr4_dq32" iostandard="POD12_DCI" loc="AH28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="114" name ="c0_ddr4_dq33" iostandard="POD12_DCI" loc="AK26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="115" name ="c0_ddr4_dq34" iostandard="POD12_DCI" loc="AK28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="116" name ="c0_ddr4_dq35" iostandard="POD12_DCI" loc="AM27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="117" name ="c0_ddr4_dq36" iostandard="POD12_DCI" loc="AJ28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="118" name ="c0_ddr4_dq37" iostandard="POD12_DCI" loc="AH27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="119" name ="c0_ddr4_dq38" iostandard="POD12_DCI" loc="AK27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="120" name ="c0_ddr4_dq39" iostandard="POD12_DCI" loc="AM26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="121" name ="c0_ddr4_dq40" iostandard="POD12_DCI" loc="AL30" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="122" name ="c0_ddr4_dq41" iostandard="POD12_DCI" loc="AP29" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="123" name ="c0_ddr4_dq42" iostandard="POD12_DCI" loc="AM30" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="124" name ="c0_ddr4_dq43" iostandard="POD12_DCI" loc="AN28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="125" name ="c0_ddr4_dq44" iostandard="POD12_DCI" loc="AL29" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="126" name ="c0_ddr4_dq45" iostandard="POD12_DCI" loc="AP28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="127" name ="c0_ddr4_dq46" iostandard="POD12_DCI" loc="AM29" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="128" name ="c0_ddr4_dq47" iostandard="POD12_DCI" loc="AN27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="129" name ="c0_ddr4_dq48" iostandard="POD12_DCI" loc="AH31" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="130" name ="c0_ddr4_dq49" iostandard="POD12_DCI" loc="AH32" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="131" name ="c0_ddr4_dq50" iostandard="POD12_DCI" loc="AJ34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="132" name ="c0_ddr4_dq51" iostandard="POD12_DCI" loc="AK31" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="133" name ="c0_ddr4_dq52" iostandard="POD12_DCI" loc="AJ31" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="134" name ="c0_ddr4_dq53" iostandard="POD12_DCI" loc="AJ30" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="135" name ="c0_ddr4_dq54" iostandard="POD12_DCI" loc="AH34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="136" name ="c0_ddr4_dq55" iostandard="POD12_DCI" loc="AK32" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="137" name ="c0_ddr4_dq56" iostandard="POD12_DCI" loc="AN33" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="138" name ="c0_ddr4_dq57" iostandard="POD12_DCI" loc="AP33" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="139" name ="c0_ddr4_dq58" iostandard="POD12_DCI" loc="AM34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="140" name ="c0_ddr4_dq59" iostandard="POD12_DCI" loc="AP31" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="141" name ="c0_ddr4_dq60" iostandard="POD12_DCI" loc="AM32" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="142" name ="c0_ddr4_dq61" iostandard="POD12_DCI" loc="AN31" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="143" name ="c0_ddr4_dq62" iostandard="POD12_DCI" loc="AL34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="144" name ="c0_ddr4_dq63" iostandard="POD12_DCI" loc="AN32" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>

    <pin index="145" name ="c0_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="AH21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="146" name ="c0_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="AG21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="147" name ="c0_ddr4_odt" iostandard="SSTL12_DCI" loc="AJ18" output_impedance="RDRV_40_40" slew="FAST"/>
    <pin index="148" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AL18" drive="8"/>

    <pin index="149" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AE25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="150" name ="c0_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc="AJ21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="151" name ="c0_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc="AM21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="152" name ="c0_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc="AH26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="153" name ="c0_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc="AN26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="154" name ="c0_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc="AJ29" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="155" name ="c0_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc="AL32" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="156" name ="c0_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="AJ25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="157" name ="c0_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc="AK20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="158" name ="c0_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc="AP21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="159" name ="c0_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc="AL28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="160" name ="c0_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc="AP30" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="161" name ="c0_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc="AJ33" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="162" name ="c0_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc="AP34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="163" name ="c0_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="AH24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="164" name ="c0_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc="AJ20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="165" name ="c0_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc="AP20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="166" name ="c0_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc="AL27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="167" name ="c0_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc="AN29" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="168" name ="c0_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc="AH33" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
    <pin index="169" name ="c0_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc="AN34" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>

    <pin index="170" name ="pcie_mgt_clkn" loc="AB5"/>
    <pin index="171" name ="pcie_mgt_clkp" loc="AB6"/>
    <pin index="172" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="K22"/>
    <pin index="173" name ="pcie_rx0_n" loc="AB1"/>
    <pin index="174" name ="pcie_rx1_n" loc="AD1"/>
    <pin index="175" name ="pcie_rx2_n" loc="AF1"/>
    <pin index="176" name ="pcie_rx3_n" loc="AH1"/>
    <pin index="177" name ="pcie_rx4_n" loc="AJ3"/>
    <pin index="178" name ="pcie_rx5_n" loc="AK1"/>
    <pin index="179" name ="pcie_rx6_n" loc="AM1"/>
    <pin index="180" name ="pcie_rx7_n" loc="AP1"/>
    <pin index="181" name ="pcie_rx0_p" loc="AB2"/>
    <pin index="182" name ="pcie_rx1_p" loc="AD2"/>
    <pin index="183" name ="pcie_rx2_p" loc="AF2"/>
    <pin index="184" name ="pcie_rx3_p" loc="AH2"/>
    <pin index="185" name ="pcie_rx4_p" loc="AJ4"/>
    <pin index="186" name ="pcie_rx5_p" loc="AK2"/>
    <pin index="187" name ="pcie_rx6_p" loc="AM2"/>
    <pin index="188" name ="pcie_rx7_p" loc="AP2"/>
    <pin index="189" name ="pcie_tx0_n" loc="AC3"/>
    <pin index="190" name ="pcie_tx1_n" loc="AE3"/>
    <pin index="191" name ="pcie_tx2_n" loc="AG3"/>
    <pin index="192" name ="pcie_tx3_n" loc="AH5"/>
    <pin index="193" name ="pcie_tx4_n" loc="AK5"/>
    <pin index="194" name ="pcie_tx5_n" loc="AL3"/>
    <pin index="195" name ="pcie_tx6_n" loc="AM5"/>
    <pin index="196" name ="pcie_tx7_n" loc="AN3"/>
    <pin index="197" name ="pcie_tx0_p" loc="AC4"/>
    <pin index="198" name ="pcie_tx1_p" loc="AE4"/>
    <pin index="199" name ="pcie_tx2_p" loc="AG4"/>
    <pin index="200" name ="pcie_tx3_p" loc="AH6"/>
    <pin index="201" name ="pcie_tx4_p" loc="AK6"/>
    <pin index="202" name ="pcie_tx5_p" loc="AL4"/>
    <pin index="203" name ="pcie_tx6_p" loc="AM6"/>
    <pin index="204" name ="pcie_tx7_p" loc="AN4"/>

    <pin index="205" name ="sysclk_125_p" iostandard="LVDS" loc="G10" DIFF_TERM="TRUE"/>
    <pin index="206" name ="sysclk_125_n" iostandard="LVDS" loc="F10" DIFF_TERM="TRUE"/>
    <pin index="207" name ="user_prog_clock_p" iostandard="LVDS_25" loc="M25" DIFF_TERM="TRUE"/>
    <pin index="208" name ="user_prog_clock_n" iostandard="LVDS_25" loc="M26" DIFF_TERM="TRUE"/>
	<pin index="209" name ="mgt_si570_clk_p" loc="P6"/>
    <pin index="210" name ="mgt_si570_clk_n" loc="P5"/>
	<pin index="211" name ="sma_mgt_refclk_p" loc="V6"/>
    <pin index="212" name ="sma_mgt_refclk_n" loc="V5"/>
	<pin index="213" name ="jitter_attn_clk_p" loc="M6" />
    <pin index="214" name ="jitter_attn_clk_n" loc="M5" />

    <pin index="215" name ="phy_rst_out" iostandard="LVCMOS18" loc="J23"/>	
    <!-- ################################END OF FILE ###############################################-->
    <pin index="216" name="fmc_hpc_la06_p" iostandard="LVCMOS18" loc="D13"/>
    <pin index="217" name="fmc_hpc_la06_n" iostandard="LVCMOS18" loc="C13"/>
    <pin index="218" name="fmc_hpc_la03_p" iostandard="LVCMOS18" loc="A13"/>
    <pin index="219" name="fmc_hpc_la03_n" iostandard="LVCMOS18" loc="A12"/>
    <pin index="220" name="fmc_hpc_la04_p" iostandard="LVCMOS18" loc="L12"/>
    <pin index="221" name="fmc_hpc_la04_n" iostandard="LVCMOS18" loc="K12"/>
    <pin index="222" name="fmc_hpc_la05_p" iostandard="LVCMOS18" loc="L13"/>
    <pin index="223" name="fmc_hpc_la05_n" iostandard="LVCMOS18" loc="K13"/>
    <pin index="224" name="fmc_hpc_la11_p" iostandard="LVCMOS18" loc="K11"/>
    <pin index="225" name="fmc_hpc_la11_n" iostandard="LVCMOS18" loc="J11"/>
    <pin index="226" name="fmc_hpc_clk0_m2c_p" iostandard="LVCMOS18" loc="H12"/>
    <pin index="227" name="fmc_hpc_clk0_m2c_n" iostandard="LVCMOS18" loc="G12"/>
    <pin index="228" name="fmc_hpc_la00_p" iostandard="LVCMOS18" loc="H11"/>
    <pin index="229" name="fmc_hpc_la00_n" iostandard="LVCMOS18" loc="G11"/>
    <pin index="230" name="fmc_hpc_la01_p" iostandard="LVCMOS18" loc="G9"/>
    <pin index="231" name="fmc_hpc_la01_n" iostandard="LVCMOS18" loc="F9"/>
    <pin index="232" name="fmc_hpc_la02_p" iostandard="LVCMOS18" loc="K10"/>
    <pin index="233" name="fmc_hpc_la02_n" iostandard="LVCMOS18" loc="J10"/>
    <pin index="234" name="fmc_hpc_la08_p" iostandard="LVCMOS18" loc="J8"/>
    <pin index="235" name="fmc_hpc_la08_n" iostandard="LVCMOS18" loc="H8"/>
    <pin index="236" name="fmc_hpc_la09_p" iostandard="LVCMOS18" loc="J9"/>
    <pin index="237" name="fmc_hpc_la09_n" iostandard="LVCMOS18" loc="H9"/>
    <pin index="238" name="fmc_hpc_la10_p" iostandard="LVCMOS18" loc="L8"/>
    <pin index="239" name="fmc_hpc_la10_n" iostandard="LVCMOS18" loc="K8"/>
    <pin index="240" name="fmc_hpc_la12_p" iostandard="LVCMOS18" loc="E10"/>
    <pin index="241" name="fmc_hpc_la12_n" iostandard="LVCMOS18" loc="D10"/>
    <pin index="242" name="fmc_hpc_la13_p" iostandard="LVCMOS18" loc="D9"/>
    <pin index="243" name="fmc_hpc_la13_n" iostandard="LVCMOS18" loc="C9"/>
    <pin index="244" name="fmc_hpc_la14_p" iostandard="LVCMOS18" loc="B10"/>
    <pin index="245" name="fmc_hpc_la14_n" iostandard="LVCMOS18" loc="A10"/>
    <pin index="246" name="fmc_hpc_la15_p" iostandard="LVCMOS18" loc="D8"/>
    <pin index="247" name="fmc_hpc_la15_n" iostandard="LVCMOS18" loc="C8"/>
    <pin index="248" name="fmc_hpc_la16_p" iostandard="LVCMOS18" loc="B9"/>
    <pin index="249" name="fmc_hpc_la16_n" iostandard="LVCMOS18" loc="A9"/>
    <pin index="250" name="fmc_hpc_la07_p" iostandard="LVCMOS18" loc="F8"/>
    <pin index="251" name="fmc_hpc_la07_n" iostandard="LVCMOS18" loc="E8"/>
    <pin index="252" name="fmc_hpc_la27_p" iostandard="LVCMOS18" loc="H21"/>
    <pin index="253" name="fmc_hpc_la27_n" iostandard="LVCMOS18" loc="G21"/>
    <pin index="254" name="fmc_hpc_la23_p" iostandard="LVCMOS18" loc="G22"/>
    <pin index="255" name="fmc_hpc_la23_n" iostandard="LVCMOS18" loc="F22"/>
    <pin index="256" name="fmc_hpc_la26_p" iostandard="LVCMOS18" loc="G20"/>
    <pin index="257" name="fmc_hpc_la26_n" iostandard="LVCMOS18" loc="F20"/>
    <pin index="258" name="fmc_hpc_la21_p" iostandard="LVCMOS18" loc="F23"/>
    <pin index="259" name="fmc_hpc_la21_n" iostandard="LVCMOS18" loc="F24"/>
    <pin index="260" name="fmc_hpc_la24_p" iostandard="LVCMOS18" loc="E20"/>
    <pin index="261" name="fmc_hpc_la24_n" iostandard="LVCMOS18" loc="E21"/>
    <pin index="262" name="fmc_hpc_la22_p" iostandard="LVCMOS18" loc="G24"/>
    <pin index="263" name="fmc_hpc_la22_n" iostandard="LVCMOS18" loc="F25"/>
    <pin index="264" name="fmc_hpc_la25_p" iostandard="LVCMOS18" loc="D20"/>
    <pin index="265" name="fmc_hpc_la25_n" iostandard="LVCMOS18" loc="D21"/>
    <pin index="266" name="fmc_hpc_la29_p" iostandard="LVCMOS18" loc="B20"/>
    <pin index="267" name="fmc_hpc_la29_n" iostandard="LVCMOS18" loc="A20"/>
    <pin index="268" name="fmc_hpc_la19_p" iostandard="LVCMOS18" loc="C21"/>
    <pin index="269" name="fmc_hpc_la19_n" iostandard="LVCMOS18" loc="C22"/>
    <pin index="270" name="fmc_hpc_la28_p" iostandard="LVCMOS18" loc="B21"/>
    <pin index="271" name="fmc_hpc_la28_n" iostandard="LVCMOS18" loc="B22"/>
    <pin index="272" name="fmc_hpc_la18_p" iostandard="LVCMOS18" loc="E22"/>
    <pin index="273" name="fmc_hpc_la18_n" iostandard="LVCMOS18" loc="E23"/>
    <pin index="274" name="fmc_hpc_la17_p" iostandard="LVCMOS18" loc="D24"/>
    <pin index="275" name="fmc_hpc_la17_n" iostandard="LVCMOS18" loc="C24"/>
    <pin index="276" name="fmc_hpc_clk1_m2c_p" iostandard="LVCMOS18" loc="E25"/>
    <pin index="277" name="fmc_hpc_clk1_m2c_n" iostandard="LVCMOS18" loc="D25"/>
    <pin index="278" name="fmc_hpc_la20_p" iostandard="LVCMOS18" loc="B24"/>
    <pin index="279" name="fmc_hpc_la20_n" iostandard="LVCMOS18" loc="A24"/>
    <pin index="280" name="fmc_hpc_la30_p" iostandard="LVCMOS18" loc="C26"/>
    <pin index="281" name="fmc_hpc_la30_n" iostandard="LVCMOS18" loc="B26"/>
    <pin index="282" name="fmc_hpc_la31_p" iostandard="LVCMOS18" loc="B25"/>
    <pin index="283" name="fmc_hpc_la31_n" iostandard="LVCMOS18" loc="A25"/>
    <pin index="284" name="fmc_hpc_la32_p" iostandard="LVCMOS18" loc="E26"/>
    <pin index="285" name="fmc_hpc_la32_n" iostandard="LVCMOS18" loc="D26"/>
    <pin index="286" name="fmc_hpc_la33_p" iostandard="LVCMOS18" loc="A27"/>
    <pin index="287" name="fmc_hpc_la33_n" iostandard="LVCMOS18" loc="A28"/>
    <pin index="288" name="fmc_hpc_ha07_p" iostandard="LVCMOS18" loc="L19"/>
    <pin index="289" name="fmc_hpc_ha07_n" iostandard="LVCMOS18" loc="L18"/>
    <pin index="290" name="fmc_hpc_ha12_p" iostandard="LVCMOS18" loc="K16"/>
    <pin index="291" name="fmc_hpc_ha12_n" iostandard="LVCMOS18" loc="J16"/>
    <pin index="292" name="fmc_hpc_ha11_p" iostandard="LVCMOS18" loc="J19"/>
    <pin index="293" name="fmc_hpc_ha11_n" iostandard="LVCMOS18" loc="J18"/>
    <pin index="294" name="fmc_hpc_ha06_p" iostandard="LVCMOS18" loc="L15"/>
    <pin index="295" name="fmc_hpc_ha06_n" iostandard="LVCMOS18" loc="K15"/>
    <pin index="296" name="fmc_hpc_ha08_p" iostandard="LVCMOS18" loc="K18"/>
    <pin index="297" name="fmc_hpc_ha08_n" iostandard="LVCMOS18" loc="K17"/>
    <pin index="298" name="fmc_hpc_ha05_p" iostandard="LVCMOS18" loc="J15"/>
    <pin index="299" name="fmc_hpc_ha05_n" iostandard="LVCMOS18" loc="J14"/>
    <pin index="300" name="fmc_hpc_ha02_p" iostandard="LVCMOS18" loc="H19"/>
    <pin index="301" name="fmc_hpc_ha02_n" iostandard="LVCMOS18" loc="H18"/>
    <pin index="302" name="fmc_hpc_ha10_p" iostandard="LVCMOS18" loc="H17"/>
    <pin index="303" name="fmc_hpc_ha10_n" iostandard="LVCMOS18" loc="H16"/>
    <pin index="304" name="fmc_hpc_ha04_p" iostandard="LVCMOS18" loc="G19"/>
    <pin index="305" name="fmc_hpc_ha04_n" iostandard="LVCMOS18" loc="F19"/>
    <pin index="306" name="fmc_hpc_ha03_p" iostandard="LVCMOS18" loc="G15"/>
    <pin index="307" name="fmc_hpc_ha03_n" iostandard="LVCMOS18" loc="G14"/>
    <pin index="308" name="fmc_hpc_ha09_p" iostandard="LVCMOS18" loc="F18"/>
    <pin index="309" name="fmc_hpc_ha09_n" iostandard="LVCMOS18" loc="F17"/>
    <pin index="310" name="fmc_hpc_ha00_p" iostandard="LVCMOS18" loc="G17"/>
    <pin index="311" name="fmc_hpc_ha00_n" iostandard="LVCMOS18" loc="G16"/>
    <pin index="312" name="fmc_hpc_ha17_p" iostandard="LVCMOS18" loc="E18"/>
    <pin index="313" name="fmc_hpc_ha17_n" iostandard="LVCMOS18" loc="E17"/>
    <pin index="314" name="fmc_hpc_ha01_p" iostandard="LVCMOS18" loc="E16"/>
    <pin index="315" name="fmc_hpc_ha01_n" iostandard="LVCMOS18" loc="D16"/>
    <pin index="316" name="fmc_hpc_ha19_p" iostandard="LVCMOS18" loc="D19"/>
    <pin index="317" name="fmc_hpc_ha19_n" iostandard="LVCMOS18" loc="D18"/>
    <pin index="318" name="fmc_hpc_ha14_p" iostandard="LVCMOS18" loc="F15"/>
    <pin index="319" name="fmc_hpc_ha14_n" iostandard="LVCMOS18" loc="F14"/>
    <pin index="320" name="fmc_hpc_ha21_p" iostandard="LVCMOS18" loc="E15"/>
    <pin index="321" name="fmc_hpc_ha21_n" iostandard="LVCMOS18" loc="D15"/>
    <pin index="322" name="fmc_hpc_ha15_p" iostandard="LVCMOS18" loc="D14"/>
    <pin index="323" name="fmc_hpc_ha15_n" iostandard="LVCMOS18" loc="C14"/>
    <pin index="324" name="fmc_hpc_ha22_p" iostandard="LVCMOS18" loc="C18"/>
    <pin index="325" name="fmc_hpc_ha22_n" iostandard="LVCMOS18" loc="C17"/>
    <pin index="326" name="fmc_hpc_ha18_p" iostandard="LVCMOS18" loc="B17"/>
    <pin index="327" name="fmc_hpc_ha18_n" iostandard="LVCMOS18" loc="B16"/>
    <pin index="328" name="fmc_hpc_ha20_p" iostandard="LVCMOS18" loc="C19"/>
    <pin index="329" name="fmc_hpc_ha20_n" iostandard="LVCMOS18" loc="B19"/>
    <pin index="330" name="fmc_hpc_ha23_p" iostandard="LVCMOS18" loc="B15"/>
    <pin index="331" name="fmc_hpc_ha23_n" iostandard="LVCMOS18" loc="A15"/>
    <pin index="332" name="fmc_hpc_ha16_p" iostandard="LVCMOS18" loc="A19"/>
    <pin index="333" name="fmc_hpc_ha16_n" iostandard="LVCMOS18" loc="A18"/>
    <pin index="334" name="fmc_hpc_ha13_p" iostandard="LVCMOS18" loc="B14"/>
    <pin index="335" name="fmc_hpc_ha13_n" iostandard="LVCMOS18" loc="A14"/>
    <pin index="336" name="fmc_hpc_pg_m2c_ls" iostandard="LVCMOS18" loc="L27"/>
    <pin index="337" name="fmc_hpc_prsnt_m2c_b_ls" iostandard="LVCMOS18" loc="H24"/>
    <pin index="338" name="fmc_hpc_dp7_c2m_p"  loc="G4"/>
    <pin index="339" name="fmc_hpc_dp7_m2c_p"  loc="F2"/>
    <pin index="340" name="fmc_hpc_dp7_m2c_n"  loc="F1"/>
    <pin index="341" name="fmc_hpc_dp7_c2m_n"  loc="G3"/>
    <pin index="342" name="fmc_hpc_dp5_c2m_p"  loc="J4"/>
    <pin index="343" name="fmc_hpc_dp5_m2c_p"  loc="H2"/>
    <pin index="344" name="fmc_hpc_dp5_m2c_n"  loc="H1"/>
    <pin index="345" name="fmc_hpc_dp5_c2m_n"  loc="J3"/>
    <pin index="346" name="fmc_hpc_dp6_c2m_p"  loc="L4"/>
    <pin index="347" name="fmc_hpc_dp6_m2c_p"  loc="K2"/>
    <pin index="348" name="fmc_hpc_dp6_m2c_n"  loc="K1"/>
    <pin index="349" name="fmc_hpc_dp6_c2m_n"  loc="L3"/>
    <pin index="350" name="fmc_hpc_dp4_c2m_p"  loc="N4"/>
    <pin index="351" name="fmc_hpc_dp4_m2c_p"  loc="M2"/>
    <pin index="352" name="fmc_hpc_dp4_m2c_n"  loc="M1"/>
    <pin index="353" name="fmc_hpc_dp4_c2m_n"  loc="N3"/>
    <pin index="354" name="fmc_hpc_dp3_c2m_p"  loc="B6"/>
    <pin index="355" name="fmc_hpc_dp3_m2c_p"  loc="A4"/>
    <pin index="356" name="fmc_hpc_dp3_m2c_n"  loc="A3"/>
    <pin index="357" name="fmc_hpc_dp3_c2m_n"  loc="B5"/>
    <pin index="358" name="fmc_hpc_gbtclk1_m2c_p"  loc="H6"/>
    <pin index="359" name="fmc_hpc_gbtclk1_m2c_n"  loc="H5"/>
    <pin index="360" name="fmc_hpc_dp2_c2m_p"  loc="C4"/>
    <pin index="361" name="fmc_hpc_dp2_m2c_p"  loc="B2"/>
    <pin index="362" name="fmc_hpc_dp2_m2c_n"  loc="B1"/>
    <pin index="363" name="fmc_hpc_dp2_c2m_n"  loc="C3"/>
    <pin index="364" name="fmc_hpc_dp1_c2m_p"  loc="D6"/>
    <pin index="365" name="fmc_hpc_dp1_m2c_p"  loc="D2"/>
    <pin index="366" name="fmc_hpc_dp1_m2c_n"  loc="D1"/>
    <pin index="367" name="fmc_hpc_dp1_c2m_n"  loc="D5"/>
    <pin index="368" name="fmc_hpc_gbtclk0_m2c_p"  loc="K6"/>
    <pin index="369" name="fmc_hpc_gbtclk0_m2c_n"  loc="K5"/>
    <pin index="370" name="fmc_hpc_dp0_c2m_p"  loc="F6"/>
    <pin index="371" name="fmc_hpc_dp0_m2c_p"  loc="E4"/>
    <pin index="372" name="fmc_hpc_dp0_m2c_n"  loc="E3"/>
    <pin index="373" name="fmc_hpc_dp0_c2m_n"  loc="F5"/>
    <pin index="374" name="fmc_lpc_la09_p" iostandard="LVCMOS18" loc="V26"/>
    <pin index="375" name="fmc_lpc_la09_n" iostandard="LVCMOS18" loc="W26"/>
    <pin index="376" name="fmc_lpc_la06_p" iostandard="LVCMOS18" loc="V29"/>
    <pin index="377" name="fmc_lpc_la06_n" iostandard="LVCMOS18" loc="W29"/>
    <pin index="378" name="fmc_lpc_la04_p" iostandard="LVCMOS18" loc="U26"/>
    <pin index="379" name="fmc_lpc_la04_n" iostandard="LVCMOS18" loc="U27"/>
    <pin index="380" name="fmc_lpc_la03_p" iostandard="LVCMOS18" loc="W28"/>
    <pin index="381" name="fmc_lpc_la03_n" iostandard="LVCMOS18" loc="Y28"/>
    <pin index="382" name="fmc_lpc_la08_p" iostandard="LVCMOS18" loc="U24"/>
    <pin index="383" name="fmc_lpc_la08_n" iostandard="LVCMOS18" loc="U25"/>
    <pin index="384" name="fmc_lpc_la05_p" iostandard="LVCMOS18" loc="V27"/>
    <pin index="385" name="fmc_lpc_la05_n" iostandard="LVCMOS18" loc="V28"/>
    <pin index="386" name="fmc_lpc_la11_p" iostandard="LVCMOS18" loc="V21"/>
    <pin index="387" name="fmc_lpc_la11_n" iostandard="LVCMOS18" loc="W21"/>
    <pin index="388" name="fmc_lpc_la10_p" iostandard="LVCMOS18" loc="T22"/>
    <pin index="389" name="fmc_lpc_la10_n" iostandard="LVCMOS18" loc="T23"/>
    <pin index="390" name="fmc_lpc_la07_p" iostandard="LVCMOS18" loc="V22"/>
    <pin index="391" name="fmc_lpc_la07_n" iostandard="LVCMOS18" loc="V23"/>
    <pin index="392" name="fmc_lpc_la14_p" iostandard="LVCMOS18" loc="U21"/>
    <pin index="393" name="fmc_lpc_la14_n" iostandard="LVCMOS18" loc="U22"/>
    <pin index="394" name="fmc_lpc_la01_p" iostandard="LVCMOS18" loc="W25"/>
    <pin index="395" name="fmc_lpc_la01_n" iostandard="LVCMOS18" loc="Y25"/>
    <pin index="396" name="fmc_lpc_la00_p" iostandard="LVCMOS18" loc="W23"/>
    <pin index="397" name="fmc_lpc_la00_n" iostandard="LVCMOS18" loc="W24"/>
    <pin index="398" name="fmc_lpc_clk0_m2c_p" iostandard="LVCMOS18" loc="AA24"/>
    <pin index="399" name="fmc_lpc_clk0_m2c_n" iostandard="LVCMOS18" loc="AA25"/>
    <pin index="400" name="fmc_lpc_la16_p" iostandard="LVCMOS18" loc="AB21"/>
    <pin index="401" name="fmc_lpc_la16_n" iostandard="LVCMOS18" loc="AC21"/>
    <pin index="402" name="fmc_lpc_la13_p" iostandard="LVCMOS18" loc="AA20"/>
    <pin index="403" name="fmc_lpc_la13_n" iostandard="LVCMOS18" loc="AB20"/>
    <pin index="404" name="fmc_lpc_la12_p" iostandard="LVCMOS18" loc="AC22"/>
    <pin index="405" name="fmc_lpc_la12_n" iostandard="LVCMOS18" loc="AC23"/>
    <pin index="406" name="fmc_lpc_la02_p" iostandard="LVCMOS18" loc="AA22"/>
    <pin index="407" name="fmc_lpc_la02_n" iostandard="LVCMOS18" loc="AB22"/>
    <pin index="408" name="fmc_lpc_la15_p" iostandard="LVCMOS18" loc="AB25"/>
    <pin index="409" name="fmc_lpc_la15_n" iostandard="LVCMOS18" loc="AB26"/>
    <pin index="410" name="fmc_lpc_la28_p" iostandard="LVCMOS18" loc="V31"/>
    <pin index="411" name="fmc_lpc_la28_n" iostandard="LVCMOS18" loc="W31"/>
    <pin index="412" name="fmc_lpc_la29_p" iostandard="LVCMOS18" loc="U34"/>
    <pin index="413" name="fmc_lpc_la29_n" iostandard="LVCMOS18" loc="V34"/>
    <pin index="414" name="fmc_lpc_la30_p" iostandard="LVCMOS18" loc="Y31"/>
    <pin index="415" name="fmc_lpc_la30_n" iostandard="LVCMOS18" loc="Y32"/>
    <pin index="416" name="fmc_lpc_la31_p" iostandard="LVCMOS18" loc="V33"/>
    <pin index="417" name="fmc_lpc_la31_n" iostandard="LVCMOS18" loc="W34"/>
    <pin index="418" name="fmc_lpc_la32_p" iostandard="LVCMOS18" loc="W30"/>
    <pin index="419" name="fmc_lpc_la32_n" iostandard="LVCMOS18" loc="Y30"/>
    <pin index="420" name="fmc_lpc_la33_p" iostandard="LVCMOS18" loc="W33"/>
    <pin index="421" name="fmc_lpc_la33_n" iostandard="LVCMOS18" loc="Y33"/>
    <pin index="422" name="fmc_lpc_la21_p" iostandard="LVCMOS18" loc="AC33"/>
    <pin index="423" name="fmc_lpc_la21_n" iostandard="LVCMOS18" loc="AD33"/>
    <pin index="424" name="fmc_lpc_la20_p" iostandard="LVCMOS18" loc="AA34"/>
    <pin index="425" name="fmc_lpc_la20_n" iostandard="LVCMOS18" loc="AB34"/>
    <pin index="426" name="fmc_lpc_la19_p" iostandard="LVCMOS18" loc="AA29"/>
    <pin index="427" name="fmc_lpc_la19_n" iostandard="LVCMOS18" loc="AB29"/>
    <pin index="428" name="fmc_lpc_la22_p" iostandard="LVCMOS18" loc="AC34"/>
    <pin index="429" name="fmc_lpc_la22_n" iostandard="LVCMOS18" loc="AD34"/>
    <pin index="430" name="fmc_lpc_la18_p" iostandard="LVCMOS18" loc="AB30"/>
    <pin index="431" name="fmc_lpc_la18_n" iostandard="LVCMOS18" loc="AB31"/>
    <pin index="432" name="fmc_lpc_la17_p" iostandard="LVCMOS18" loc="AA32"/>
    <pin index="433" name="fmc_lpc_la17_n" iostandard="LVCMOS18" loc="AB32"/>
    <pin index="434" name="fmc_lpc_clk1_m2c_p" iostandard="LVCMOS18" loc="AC31"/>
    <pin index="435" name="fmc_lpc_clk1_m2c_n" iostandard="LVCMOS18" loc="AC32"/>
    <pin index="436" name="fmc_lpc_la23_p" iostandard="LVCMOS18" loc="AD30"/>
    <pin index="437" name="fmc_lpc_la23_n" iostandard="LVCMOS18" loc="AD31"/>
    <pin index="438" name="fmc_lpc_la25_p" iostandard="LVCMOS18" loc="AE33"/>
    <pin index="439" name="fmc_lpc_la25_n" iostandard="LVCMOS18" loc="AF34"/>
    <pin index="440" name="fmc_lpc_la24_p" iostandard="LVCMOS18" loc="AE32"/>
    <pin index="441" name="fmc_lpc_la24_n" iostandard="LVCMOS18" loc="AF32"/>
    <pin index="442" name="fmc_lpc_la26_p" iostandard="LVCMOS18" loc="AF33"/>
    <pin index="443" name="fmc_lpc_la26_n" iostandard="LVCMOS18" loc="AG34"/>
    <pin index="444" name="fmc_lpc_la27_p" iostandard="LVCMOS18" loc="AG31"/>
    <pin index="445" name="fmc_lpc_la27_n" iostandard="LVCMOS18" loc="AG32"/>
    <pin index="446" name="fmc_lpc_prsnt_m2c_b_ls" iostandard="LVCMOS18" loc="J26"/>
    <pin index="447" name="fmc_lpc_gbtclk0_m2c_p"  loc="T6"/>
    <pin index="448" name="fmc_lpc_gbtclk0_m2c_n"  loc="T5"/>
    <pin index="449" name="fmc_lpc_dp0_c2m_p"  loc="AA4"/>
    <pin index="450" name="fmc_lpc_dp0_m2c_p"  loc="Y2"/>
    <pin index="451" name="fmc_lpc_dp0_m2c_n"  loc="Y1"/>
    <pin index="452" name="fmc_lpc_dp0_c2m_n"  loc="AA3"/></pins>
</part_info>
