

================================================================
== Vivado HLS Report for 'face_detect_sw'
================================================================
* Date:           Wed Jun 24 04:21:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_processImage_fu_194  |processImage  |       ?|       ?|       ?|       ?|   none  |
        |grp_imageScaler_fu_262   |imageScaler   |  154111|  154111|  154111|  154111|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |    ?|    ?|         ?|          -|          -|    12|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([76800 x i8]* %Data) nounwind, !map !55"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_x) nounwind, !map !62"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_y) nounwind, !map !68"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_w) nounwind, !map !72"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_h) nounwind, !map !76"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result_size) nounwind, !map !80"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @face_detect_sw_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.66ns)   --->   "%IMG1_data = alloca [76800 x i8], align 1" [face_detect_sw.cpp:78]   --->   Operation 31 'alloca' 'IMG1_data' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result_size, i32 0) nounwind" [face_detect_sw.cpp:75]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:92]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 8.19>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%factor_0 = phi float [ 0x3FF3333340000000, %0 ], [ %factor, %2 ]"   --->   Operation 34 'phi' 'factor_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [9/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 35 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [9/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 36 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.19>
ST_3 : Operation 37 [8/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 37 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [8/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 38 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 39 [7/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 39 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [7/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 40 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.19>
ST_5 : Operation 41 [6/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 41 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [6/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 42 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.19>
ST_6 : Operation 43 [5/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 43 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [5/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 44 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.19>
ST_7 : Operation 45 [4/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 45 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [4/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 46 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.19>
ST_8 : Operation 47 [3/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 47 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [3/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 48 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.19>
ST_9 : Operation 49 [2/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 49 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [2/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 50 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.19>
ST_10 : Operation 51 [1/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 51 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 52 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 53 [2/2] (3.34ns)   --->   "%tmp_7 = fcmp ogt float %x_assign_2, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 53 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [2/2] (3.34ns)   --->   "%tmp_9 = fcmp ogt float %x_assign_3, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 54 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_18 = bitcast float %x_assign_2 to i32" [face_detect_sw.cpp:92]   --->   Operation 55 'bitcast' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30)" [face_detect_sw.cpp:92]   --->   Operation 56 'partselect' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %p_Val2_18 to i23" [face_detect_sw.cpp:92]   --->   Operation 57 'trunc' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.22ns)   --->   "%icmp_ln92 = icmp ne i8 %tmp_V_5, -1" [face_detect_sw.cpp:92]   --->   Operation 58 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (1.51ns)   --->   "%icmp_ln92_1 = icmp eq i23 %tmp_V_6, 0" [face_detect_sw.cpp:92]   --->   Operation 59 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_ln92 = or i1 %icmp_ln92_1, %icmp_ln92" [face_detect_sw.cpp:92]   --->   Operation 60 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/2] (3.34ns)   --->   "%tmp_7 = fcmp ogt float %x_assign_2, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 61 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%and_ln92 = and i1 %or_ln92, %tmp_7" [face_detect_sw.cpp:92]   --->   Operation 62 'and' 'and_ln92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_23 = bitcast float %x_assign_3 to i32" [face_detect_sw.cpp:92]   --->   Operation 63 'bitcast' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_23, i32 23, i32 30)" [face_detect_sw.cpp:92]   --->   Operation 64 'partselect' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_23 to i23" [face_detect_sw.cpp:92]   --->   Operation 65 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.22ns)   --->   "%icmp_ln92_2 = icmp ne i8 %tmp_V_7, -1" [face_detect_sw.cpp:92]   --->   Operation 66 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (1.51ns)   --->   "%icmp_ln92_3 = icmp eq i23 %tmp_V_8, 0" [face_detect_sw.cpp:92]   --->   Operation 67 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_ln92_1 = or i1 %icmp_ln92_3, %icmp_ln92_2" [face_detect_sw.cpp:92]   --->   Operation 68 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/2] (3.34ns)   --->   "%tmp_9 = fcmp ogt float %x_assign_3, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 69 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%and_ln92_1 = and i1 %or_ln92_1, %tmp_9" [face_detect_sw.cpp:92]   --->   Operation 70 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_cond = and i1 %and_ln92, %and_ln92_1" [face_detect_sw.cpp:92]   --->   Operation 71 'and' 'or_cond' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %.critedge" [face_detect_sw.cpp:92]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [3/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 74 'fmul' 'value_assign' <Predicate = (or_cond)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 75 'bitselect' 'p_Result_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_23, i32 31)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 76 'bitselect' 'p_Result_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [face_detect_sw.cpp:127]   --->   Operation 77 'ret' <Predicate = (!or_cond)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.28>
ST_13 : Operation 78 [2/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 78 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.28>
ST_14 : Operation 79 [1/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 79 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 80 [2/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 80 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast float %value_assign to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 81 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 82 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 83 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (1.22ns)   --->   "%icmp_ln57 = icmp ne i8 %tmp_s, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 84 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (1.51ns)   --->   "%icmp_ln57_4 = icmp eq i23 %trunc_ln57, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 85 'icmp' 'icmp_ln57_4' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 86 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 87 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 88 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 88 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.69>
ST_17 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %icmp_ln57_4, %icmp_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 89 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%and_ln57 = and i1 %or_ln57, %tmp_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 90 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %and_ln57, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 91 'select' 'select_ln57' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 92 [5/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 92 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 93 [4/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 93 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 94 [3/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 94 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 95 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 96 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_5 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 97 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.39ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 98 'add' 'add_ln339' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 99 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (1.39ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 100 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i8 %sub_ln1311_2 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 101 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.59ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_5, i9 %add_ln339" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 102 'select' 'ush_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_6 = sext i9 %ush_2 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 103 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_9 = sext i9 %ush_2 to i25" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 104 'sext' 'sext_ln1311_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_6 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 105 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_5 = lshr i25 %mantissa_V_2, %sext_ln1311_9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 106 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_6 = shl i79 %zext_ln682_2, %zext_ln1287_2" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 107 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_5, i32 24)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln662_2 = zext i1 %tmp_18 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 109 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_6, i32 24, i32 55)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 110 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (2.42ns) (out node of the LUT)   --->   "%p_Val2_30 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_11" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 111 'select' 'p_Val2_30' <Predicate = true> <Delay = 2.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (1.78ns)   --->   "%result_V_6 = sub i32 0, %p_Val2_30" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 112 'sub' 'result_V_6' <Predicate = (p_Result_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.63ns)   --->   "%p_Val2_31 = select i1 %p_Result_2, i32 %result_V_6, i32 %p_Val2_30" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 113 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 114 'bitconcatenate' 'mantissa_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 115 'zext' 'zext_ln682_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_7 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 116 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (1.39ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 117 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 118 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.39ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_7" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 119 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1311_7 = sext i8 %sub_ln1311_3 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 120 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.59ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_7, i9 %add_ln339_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 121 'select' 'ush_3' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_8 = sext i9 %ush_3 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 122 'sext' 'sext_ln1311_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_10 = sext i9 %ush_3 to i25" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 123 'sext' 'sext_ln1311_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_8 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 124 'zext' 'zext_ln1287_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_7 = lshr i25 %mantissa_V_3, %sext_ln1311_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 125 'lshr' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_8 = shl i79 %zext_ln682_3, %zext_ln1287_3" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 126 'shl' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_7, i32 24)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 127 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln662_3 = zext i1 %tmp_21 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 128 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_8, i32 24, i32 55)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 129 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (2.42ns) (out node of the LUT)   --->   "%p_Val2_32 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 130 'select' 'p_Val2_32' <Predicate = true> <Delay = 2.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (1.78ns)   --->   "%result_V_8 = sub i32 0, %p_Val2_32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 131 'sub' 'result_V_8' <Predicate = (p_Result_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.63ns)   --->   "%p_Val2_33 = select i1 %p_Result_3, i32 %result_V_8, i32 %p_Val2_32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 132 'select' 'p_Val2_33' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 133 [2/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 133 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [2/2] (2.58ns)   --->   "call fastcc void @imageScaler([76800 x i8]* %Data, i32 %p_Val2_33, i32 %p_Val2_31, [76800 x i8]* %IMG1_data) nounwind" [face_detect_sw.cpp:104]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.28>
ST_21 : Operation 135 [1/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 135 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @imageScaler([76800 x i8]* %Data, i32 %p_Val2_33, i32 %p_Val2_31, [76800 x i8]* %IMG1_data) nounwind" [face_detect_sw.cpp:104]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 137 [3/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 137 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.28>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 138 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 139 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 140 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 141 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_4, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 142 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 143 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 144 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (1.42ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 145 'add' 'add_ln502' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 146 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (1.42ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 147 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 148 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.80ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 149 'select' 'ush' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 150 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_4 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 151 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_4 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 152 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 153 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%r_V_4 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 154 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 155 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln662 = zext i1 %tmp to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 156 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_4, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 157 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_28 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 158 'select' 'p_Val2_28' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.78ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_28" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 159 'sub' 'result_V_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.63ns)   --->   "%p_Val2_29 = select i1 %p_Result_s, i32 %result_V_4, i32 %p_Val2_28" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 160 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%result_size_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %result_size) nounwind" [face_detect_sw.cpp:113]   --->   Operation 161 'read' 'result_size_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (0.00ns)   --->   "%call_ret1 = call fastcc i32 @processImage(float %factor_0, i32 %p_Val2_33, i32 %p_Val2_31, [100 x i32]* %result_x, [100 x i32]* %result_y, [100 x i32]* %result_w, [100 x i32]* %result_h, i32 %result_size_read, [76800 x i8]* %IMG1_data, i32 %p_Val2_29, i32 %p_Val2_29) nounwind" [face_detect_sw.cpp:113]   --->   Operation 162 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 163 [2/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 163 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.28>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [face_detect_sw.cpp:93]   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc i32 @processImage(float %factor_0, i32 %p_Val2_33, i32 %p_Val2_31, [100 x i32]* %result_x, [100 x i32]* %result_y, [100 x i32]* %result_w, [100 x i32]* %result_h, i32 %result_size_read, [76800 x i8]* %IMG1_data, i32 %p_Val2_29, i32 %p_Val2_29) nounwind" [face_detect_sw.cpp:113]   --->   Operation 165 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result_size, i32 %call_ret1) nounwind" [face_detect_sw.cpp:113]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 167 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:125]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000]
IMG1_data         (alloca           ) [ 001111111111111111111111]
write_ln75        (write            ) [ 000000000000000000000000]
br_ln92           (br               ) [ 011111111111111111111111]
factor_0          (phi              ) [ 001111111111111111111111]
x_assign_2        (fdiv             ) [ 000000000001100000000000]
x_assign_3        (fdiv             ) [ 000000000001100000000000]
p_Val2_18         (bitcast          ) [ 000000000000000000000000]
tmp_V_5           (partselect       ) [ 000000000000011111110000]
tmp_V_6           (trunc            ) [ 000000000000011111110000]
icmp_ln92         (icmp             ) [ 000000000000000000000000]
icmp_ln92_1       (icmp             ) [ 000000000000000000000000]
or_ln92           (or               ) [ 000000000000000000000000]
tmp_7             (fcmp             ) [ 000000000000000000000000]
and_ln92          (and              ) [ 000000000000000000000000]
p_Val2_23         (bitcast          ) [ 000000000000000000000000]
tmp_V_7           (partselect       ) [ 000000000000011111110000]
tmp_V_8           (trunc            ) [ 000000000000011111110000]
icmp_ln92_2       (icmp             ) [ 000000000000000000000000]
icmp_ln92_3       (icmp             ) [ 000000000000000000000000]
or_ln92_1         (or               ) [ 000000000000000000000000]
tmp_9             (fcmp             ) [ 000000000000000000000000]
and_ln92_1        (and              ) [ 000000000000000000000000]
or_cond           (and              ) [ 001111111111111111111111]
empty             (speclooptripcount) [ 000000000000000000000000]
br_ln92           (br               ) [ 000000000000000000000000]
p_Result_2        (bitselect        ) [ 000000000000011111110000]
p_Result_3        (bitselect        ) [ 000000000000011111110000]
ret_ln127         (ret              ) [ 000000000000000000000000]
value_assign      (fmul             ) [ 000000000000000110000000]
bitcast_ln57      (bitcast          ) [ 000000000000000000000000]
tmp_s             (partselect       ) [ 000000000000000000000000]
trunc_ln57        (trunc            ) [ 000000000000000000000000]
icmp_ln57         (icmp             ) [ 000000000000000011000000]
icmp_ln57_4       (icmp             ) [ 000000000000000011000000]
tmp_i             (fpext            ) [ 000000000000000001111100]
tmp_1             (fcmp             ) [ 000000000000000001000000]
or_ln57           (or               ) [ 000000000000000000000000]
and_ln57          (and              ) [ 000000000000000000000000]
select_ln57       (select           ) [ 000000000000000000111100]
mantissa_V_2      (bitconcatenate   ) [ 000000000000000000000000]
zext_ln682_2      (zext             ) [ 000000000000000000000000]
zext_ln339        (zext             ) [ 000000000000000000000000]
add_ln339         (add              ) [ 000000000000000000000000]
isNeg_2           (bitselect        ) [ 000000000000000000000000]
sub_ln1311_2      (sub              ) [ 000000000000000000000000]
sext_ln1311_5     (sext             ) [ 000000000000000000000000]
ush_2             (select           ) [ 000000000000000000000000]
sext_ln1311_6     (sext             ) [ 000000000000000000000000]
sext_ln1311_9     (sext             ) [ 000000000000000000000000]
zext_ln1287_2     (zext             ) [ 000000000000000000000000]
r_V_5             (lshr             ) [ 000000000000000000000000]
r_V_6             (shl              ) [ 000000000000000000000000]
tmp_18            (bitselect        ) [ 000000000000000000000000]
zext_ln662_2      (zext             ) [ 000000000000000000000000]
tmp_11            (partselect       ) [ 000000000000000000000000]
p_Val2_30         (select           ) [ 000000000000000000000000]
result_V_6        (sub              ) [ 000000000000000000000000]
p_Val2_31         (select           ) [ 000000000000000000001111]
mantissa_V_3      (bitconcatenate   ) [ 000000000000000000000000]
zext_ln682_3      (zext             ) [ 000000000000000000000000]
zext_ln339_1      (zext             ) [ 000000000000000000000000]
add_ln339_1       (add              ) [ 000000000000000000000000]
isNeg_3           (bitselect        ) [ 000000000000000000000000]
sub_ln1311_3      (sub              ) [ 000000000000000000000000]
sext_ln1311_7     (sext             ) [ 000000000000000000000000]
ush_3             (select           ) [ 000000000000000000000000]
sext_ln1311_8     (sext             ) [ 000000000000000000000000]
sext_ln1311_10    (sext             ) [ 000000000000000000000000]
zext_ln1287_3     (zext             ) [ 000000000000000000000000]
r_V_7             (lshr             ) [ 000000000000000000000000]
r_V_8             (shl              ) [ 000000000000000000000000]
tmp_21            (bitselect        ) [ 000000000000000000000000]
zext_ln662_3      (zext             ) [ 000000000000000000000000]
tmp_12            (partselect       ) [ 000000000000000000000000]
p_Val2_32         (select           ) [ 000000000000000000000000]
result_V_8        (sub              ) [ 000000000000000000000000]
p_Val2_33         (select           ) [ 000000000000000000001111]
x_assign          (dadd             ) [ 000000000000000000000010]
call_ln104        (call             ) [ 000000000000000000000000]
p_Val2_s          (bitcast          ) [ 000000000000000000000000]
p_Result_s        (bitselect        ) [ 000000000000000000000000]
tmp_V             (partselect       ) [ 000000000000000000000000]
tmp_V_4           (trunc            ) [ 000000000000000000000000]
mantissa_V        (bitconcatenate   ) [ 000000000000000000000000]
zext_ln682        (zext             ) [ 000000000000000000000000]
zext_ln502        (zext             ) [ 000000000000000000000000]
add_ln502         (add              ) [ 000000000000000000000000]
isNeg             (bitselect        ) [ 000000000000000000000000]
sub_ln1311        (sub              ) [ 000000000000000000000000]
sext_ln1311       (sext             ) [ 000000000000000000000000]
ush               (select           ) [ 000000000000000000000000]
sext_ln1311_4     (sext             ) [ 000000000000000000000000]
zext_ln1287       (zext             ) [ 000000000000000000000000]
zext_ln1285       (zext             ) [ 000000000000000000000000]
r_V               (lshr             ) [ 000000000000000000000000]
r_V_4             (shl              ) [ 000000000000000000000000]
tmp               (bitselect        ) [ 000000000000000000000000]
zext_ln662        (zext             ) [ 000000000000000000000000]
tmp_10            (partselect       ) [ 000000000000000000000000]
p_Val2_28         (select           ) [ 000000000000000000000000]
result_V_4        (sub              ) [ 000000000000000000000000]
p_Val2_29         (select           ) [ 000000000000000000000001]
result_size_read  (read             ) [ 000000000000000000000001]
specloopname_ln93 (specloopname     ) [ 000000000000000000000000]
call_ret1         (call             ) [ 000000000000000000000000]
write_ln113       (write            ) [ 000000000000000000000000]
factor            (fmul             ) [ 011111111111111111111111]
br_ln125          (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stages_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rectangles_array0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rectangles_array2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rectangles_array1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rectangles_array3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rectangles_array4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rectangles_array6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rectangles_array5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rectangles_array7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rectangles_array8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="coord_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="coord_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="coord_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_array0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_array1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_array2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="alpha1_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="alpha2_array">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="face_detect_sw_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageScaler"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="IMG1_data_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IMG1_data/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/1 write_ln113/23 "/>
</bind>
</comp>

<comp id="176" class="1004" name="result_size_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_size_read/22 "/>
</bind>
</comp>

<comp id="182" class="1005" name="factor_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="factor_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="factor_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="factor_0/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_processImage_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="20"/>
<pin id="197" dir="0" index="2" bw="32" slack="3"/>
<pin id="198" dir="0" index="3" bw="32" slack="3"/>
<pin id="199" dir="0" index="4" bw="32" slack="0"/>
<pin id="200" dir="0" index="5" bw="32" slack="0"/>
<pin id="201" dir="0" index="6" bw="32" slack="0"/>
<pin id="202" dir="0" index="7" bw="32" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="10" bw="32" slack="0"/>
<pin id="206" dir="0" index="11" bw="32" slack="0"/>
<pin id="207" dir="0" index="12" bw="8" slack="0"/>
<pin id="208" dir="0" index="13" bw="5" slack="0"/>
<pin id="209" dir="0" index="14" bw="5" slack="0"/>
<pin id="210" dir="0" index="15" bw="5" slack="0"/>
<pin id="211" dir="0" index="16" bw="5" slack="0"/>
<pin id="212" dir="0" index="17" bw="5" slack="0"/>
<pin id="213" dir="0" index="18" bw="5" slack="0"/>
<pin id="214" dir="0" index="19" bw="5" slack="0"/>
<pin id="215" dir="0" index="20" bw="5" slack="0"/>
<pin id="216" dir="0" index="21" bw="5" slack="0"/>
<pin id="217" dir="0" index="22" bw="4" slack="0"/>
<pin id="218" dir="0" index="23" bw="5" slack="0"/>
<pin id="219" dir="0" index="24" bw="4" slack="0"/>
<pin id="220" dir="0" index="25" bw="32" slack="0"/>
<pin id="221" dir="0" index="26" bw="32" slack="0"/>
<pin id="222" dir="0" index="27" bw="32" slack="0"/>
<pin id="223" dir="0" index="28" bw="13" slack="0"/>
<pin id="224" dir="0" index="29" bw="13" slack="0"/>
<pin id="225" dir="0" index="30" bw="14" slack="0"/>
<pin id="226" dir="0" index="31" bw="14" slack="0"/>
<pin id="227" dir="0" index="32" bw="14" slack="0"/>
<pin id="228" dir="0" index="33" bw="14" slack="0"/>
<pin id="229" dir="0" index="34" bw="12" slack="0"/>
<pin id="230" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_imageScaler_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="32" slack="1"/>
<pin id="267" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/20 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="10"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="value_assign/12 factor/21 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x_assign_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x_assign_3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_i/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/11 tmp_1/15 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_assign/17 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_18_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_18/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_V_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_5/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_V_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_6/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln92_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln92_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="23" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln92_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="and_ln92_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Val2_23_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_23/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_V_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_7/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_V_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_8/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln92_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_2/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln92_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="23" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_3/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln92_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92_1/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln92_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_1/12 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_cond_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Result_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Result_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="bitcast_ln57_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln57_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln57_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/15 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln57_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="23" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_4/15 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln57_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="2"/>
<pin id="443" dir="0" index="1" bw="1" slack="2"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/17 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln57_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/17 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln57_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="64" slack="0"/>
<pin id="454" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/17 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mantissa_V_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="25" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="23" slack="7"/>
<pin id="463" dir="0" index="3" bw="1" slack="0"/>
<pin id="464" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_2/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln682_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="25" slack="0"/>
<pin id="470" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_2/19 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln339_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="7"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/19 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln339_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/19 "/>
</bind>
</comp>

<comp id="481" class="1004" name="isNeg_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/19 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sub_ln1311_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="7"/>
<pin id="492" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_2/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1311_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_5/19 "/>
</bind>
</comp>

<comp id="498" class="1004" name="ush_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="9" slack="0"/>
<pin id="502" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/19 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln1311_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/19 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln1311_9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_9/19 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1287_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_2/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="r_V_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="25" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_5/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="r_V_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/19 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_18_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="25" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln662_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_2/19 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="79" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Val2_30_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_30/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="result_V_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/19 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Val2_31_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="7"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_31/19 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mantissa_V_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="25" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="23" slack="7"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_3/19 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln682_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="25" slack="0"/>
<pin id="584" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_3/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln339_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="7"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/19 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln339_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/19 "/>
</bind>
</comp>

<comp id="595" class="1004" name="isNeg_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sub_ln1311_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="7"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_3/19 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln1311_7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_7/19 "/>
</bind>
</comp>

<comp id="612" class="1004" name="ush_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="9" slack="0"/>
<pin id="616" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln1311_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_8/19 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln1311_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_10/19 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln1287_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_3/19 "/>
</bind>
</comp>

<comp id="632" class="1004" name="r_V_7_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="25" slack="0"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_7/19 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_V_8_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="25" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_21_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="25" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln662_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_3/19 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_12_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="79" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Val2_32_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="result_V_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/19 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Val2_33_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="7"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_33/19 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_Val2_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/22 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_Result_s_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/22 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_V_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="0" index="1" bw="64" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="0" index="3" bw="7" slack="0"/>
<pin id="703" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_V_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_4/22 "/>
</bind>
</comp>

<comp id="712" class="1004" name="mantissa_V_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="54" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="52" slack="0"/>
<pin id="716" dir="0" index="3" bw="1" slack="0"/>
<pin id="717" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/22 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln682_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="54" slack="0"/>
<pin id="724" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/22 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln502_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/22 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln502_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="0"/>
<pin id="733" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/22 "/>
</bind>
</comp>

<comp id="736" class="1004" name="isNeg_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="12" slack="0"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/22 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sub_ln1311_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="0" index="1" bw="11" slack="0"/>
<pin id="747" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/22 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln1311_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="0"/>
<pin id="752" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/22 "/>
</bind>
</comp>

<comp id="754" class="1004" name="ush_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="11" slack="0"/>
<pin id="757" dir="0" index="2" bw="12" slack="0"/>
<pin id="758" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/22 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln1311_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/22 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln1287_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="12" slack="0"/>
<pin id="768" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/22 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln1285_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="12" slack="0"/>
<pin id="772" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/22 "/>
</bind>
</comp>

<comp id="774" class="1004" name="r_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="54" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="780" class="1004" name="r_V_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="54" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/22 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="54" slack="0"/>
<pin id="789" dir="0" index="2" bw="7" slack="0"/>
<pin id="790" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln662_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/22 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_10_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="137" slack="0"/>
<pin id="801" dir="0" index="2" bw="7" slack="0"/>
<pin id="802" dir="0" index="3" bw="8" slack="0"/>
<pin id="803" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/22 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Val2_28_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="32" slack="0"/>
<pin id="812" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_28/22 "/>
</bind>
</comp>

<comp id="816" class="1004" name="result_V_4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/22 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_Val2_29_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="32" slack="0"/>
<pin id="826" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_29/22 "/>
</bind>
</comp>

<comp id="832" class="1005" name="x_assign_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2 "/>
</bind>
</comp>

<comp id="838" class="1005" name="x_assign_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_V_5_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="7"/>
<pin id="846" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_V_6_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="23" slack="7"/>
<pin id="852" dir="1" index="1" bw="23" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_V_7_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="7"/>
<pin id="857" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_V_8_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="23" slack="7"/>
<pin id="863" dir="1" index="1" bw="23" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_Result_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="7"/>
<pin id="871" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_Result_3_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="7"/>
<pin id="876" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="value_assign_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign "/>
</bind>
</comp>

<comp id="886" class="1005" name="icmp_ln57_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="2"/>
<pin id="888" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="891" class="1005" name="icmp_ln57_4_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="2"/>
<pin id="893" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57_4 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_i_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="select_ln57_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="911" class="1005" name="p_Val2_31_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="917" class="1005" name="p_Val2_33_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="923" class="1005" name="x_assign_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="928" class="1005" name="p_Val2_29_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="934" class="1005" name="result_size_read_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_size_read "/>
</bind>
</comp>

<comp id="939" class="1005" name="factor_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="factor "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="156" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="231"><net_src comp="194" pin="35"/><net_sink comp="168" pin=2"/></net>

<net id="232"><net_src comp="158" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="233"><net_src comp="182" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="238"><net_src comp="176" pin="2"/><net_sink comp="194" pin=8"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="194" pin=12"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="194" pin=13"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="194" pin=14"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="194" pin=15"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="194" pin=16"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="194" pin=17"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="194" pin=18"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="194" pin=19"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="194" pin=20"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="194" pin=21"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="194" pin=22"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="194" pin=23"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="194" pin=24"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="194" pin=25"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="194" pin=26"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="194" pin=27"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="194" pin=28"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="194" pin=29"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="194" pin=30"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="194" pin=31"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="194" pin=32"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="194" pin=33"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="194" pin=34"/></net>

<net id="269"><net_src comp="126" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="182" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="186" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="186" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="303"><net_src comp="98" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="82" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="324"><net_src comp="308" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="311" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="321" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="293" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="352" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="362" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="366" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="298" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="343" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="94" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="308" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="96" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="349" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="96" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="415" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="84" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="425" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="100" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="102" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="458"><net_src comp="450" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="465"><net_src comp="104" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="106" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="108" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="471"><net_src comp="459" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="110" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="112" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="114" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="116" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="481" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="475" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="498" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="459" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="510" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="468" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="514" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="118" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="120" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="122" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="524" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="120" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="124" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="481" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="538" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="542" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="68" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="552" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="104" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="106" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="593"><net_src comp="110" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="112" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="114" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="116" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="595" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="589" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="612" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="573" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="624" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="582" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="628" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="632" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="120" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="122" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="638" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="120" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="124" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="595" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="652" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="656" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="68" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="666" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="666" pin="3"/><net_sink comp="680" pin=2"/></net>

<net id="695"><net_src comp="128" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="130" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="704"><net_src comp="132" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="687" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="134" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="136" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="711"><net_src comp="687" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="138" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="106" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="708" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="108" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="698" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="140" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="142" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="144" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="146" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="698" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="736" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="730" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="762" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="762" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="712" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="722" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="766" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="148" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="774" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="150" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="804"><net_src comp="152" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="780" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="150" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="154" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="813"><net_src comp="736" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="794" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="798" pin="4"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="68" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="808" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="690" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="808" pin="3"/><net_sink comp="822" pin=2"/></net>

<net id="830"><net_src comp="822" pin="3"/><net_sink comp="194" pin=10"/></net>

<net id="831"><net_src comp="822" pin="3"/><net_sink comp="194" pin=11"/></net>

<net id="835"><net_src comp="278" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="841"><net_src comp="284" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="847"><net_src comp="311" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="853"><net_src comp="321" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="858"><net_src comp="352" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="864"><net_src comp="362" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="872"><net_src comp="396" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="877"><net_src comp="404" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="882"><net_src comp="271" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="889"><net_src comp="429" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="894"><net_src comp="435" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="899"><net_src comp="290" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="904"><net_src comp="293" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="909"><net_src comp="450" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="914"><net_src comp="566" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="920"><net_src comp="680" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="926"><net_src comp="304" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="931"><net_src comp="822" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="194" pin=10"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="194" pin=11"/></net>

<net id="937"><net_src comp="176" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="942"><net_src comp="271" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {22 23 }
	Port: result_y | {22 23 }
	Port: result_w | {22 23 }
	Port: result_h | {22 23 }
	Port: result_size | {1 23 }
	Port: coord_8 | {22 23 }
	Port: coord_9 | {22 23 }
	Port: coord_10 | {22 23 }
 - Input state : 
	Port: face_detect_sw : Data | {20 21 }
	Port: face_detect_sw : result_size | {22 }
	Port: face_detect_sw : stages_array | {22 23 }
	Port: face_detect_sw : rectangles_array0 | {22 23 }
	Port: face_detect_sw : rectangles_array2 | {22 23 }
	Port: face_detect_sw : rectangles_array1 | {22 23 }
	Port: face_detect_sw : rectangles_array3 | {22 23 }
	Port: face_detect_sw : rectangles_array4 | {22 23 }
	Port: face_detect_sw : rectangles_array6 | {22 23 }
	Port: face_detect_sw : rectangles_array5 | {22 23 }
	Port: face_detect_sw : rectangles_array7 | {22 23 }
	Port: face_detect_sw : rectangles_array8 | {22 23 }
	Port: face_detect_sw : rectangles_array10 | {22 23 }
	Port: face_detect_sw : rectangles_array9 | {22 23 }
	Port: face_detect_sw : rectangles_array11 | {22 23 }
	Port: face_detect_sw : coord_8 | {22 23 }
	Port: face_detect_sw : coord_9 | {22 23 }
	Port: face_detect_sw : coord_10 | {22 23 }
	Port: face_detect_sw : tree_thresh_array | {22 23 }
	Port: face_detect_sw : weights_array0 | {22 23 }
	Port: face_detect_sw : weights_array1 | {22 23 }
	Port: face_detect_sw : weights_array2 | {22 23 }
	Port: face_detect_sw : alpha1_array | {22 23 }
	Port: face_detect_sw : alpha2_array | {22 23 }
	Port: face_detect_sw : stages_thresh_array | {22 23 }
  - Chain level:
	State 1
	State 2
		x_assign_2 : 1
		x_assign_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_V_5 : 1
		tmp_V_6 : 1
		icmp_ln92 : 2
		icmp_ln92_1 : 2
		or_ln92 : 3
		and_ln92 : 3
		tmp_V_7 : 1
		tmp_V_8 : 1
		icmp_ln92_2 : 2
		icmp_ln92_3 : 2
		or_ln92_1 : 3
		and_ln92_1 : 3
		or_cond : 3
		br_ln92 : 3
		p_Result_2 : 1
		p_Result_3 : 1
	State 13
	State 14
	State 15
		tmp_s : 1
		trunc_ln57 : 1
		icmp_ln57 : 2
		icmp_ln57_4 : 2
	State 16
	State 17
		x_assign : 1
	State 18
	State 19
		zext_ln682_2 : 1
		add_ln339 : 1
		isNeg_2 : 2
		sext_ln1311_5 : 1
		ush_2 : 3
		sext_ln1311_6 : 4
		sext_ln1311_9 : 4
		zext_ln1287_2 : 5
		r_V_5 : 5
		r_V_6 : 6
		tmp_18 : 6
		zext_ln662_2 : 7
		tmp_11 : 7
		p_Val2_30 : 8
		result_V_6 : 9
		p_Val2_31 : 10
		zext_ln682_3 : 1
		add_ln339_1 : 1
		isNeg_3 : 2
		sext_ln1311_7 : 1
		ush_3 : 3
		sext_ln1311_8 : 4
		sext_ln1311_10 : 4
		zext_ln1287_3 : 5
		r_V_7 : 5
		r_V_8 : 6
		tmp_21 : 6
		zext_ln662_3 : 7
		tmp_12 : 7
		p_Val2_32 : 8
		result_V_8 : 9
		p_Val2_33 : 10
	State 20
	State 21
	State 22
		p_Result_s : 1
		tmp_V : 1
		tmp_V_4 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln502 : 2
		add_ln502 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_4 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		r_V_4 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_10 : 9
		p_Val2_28 : 11
		result_V_4 : 12
		p_Val2_29 : 13
		call_ret1 : 14
	State 23
		write_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |    grp_processImage_fu_194   |   512   |    29   | 41.0785 |   5437  |   6927  |    0    |
|          |    grp_imageScaler_fu_262    |    0    |    0    |  3.183  |   1149  |   853   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |          grp_fu_278          |    0    |    0    |    0    |   411   |   802   |    0    |
|          |          grp_fu_284          |    0    |    0    |    0    |   411   |   802   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |          grp_fu_304          |    0    |    3    |    0    |   445   |   781   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |         r_V_6_fu_524         |    0    |    0    |    0    |    0    |    85   |    0    |
|    shl   |         r_V_8_fu_638         |    0    |    0    |    0    |    0    |    85   |    0    |
|          |         r_V_4_fu_780         |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |         r_V_5_fu_518         |    0    |    0    |    0    |    0    |    66   |    0    |
|   lshr   |         r_V_7_fu_632         |    0    |    0    |    0    |    0    |    66   |    0    |
|          |          r_V_fu_774          |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      select_ln57_fu_450      |    0    |    0    |    0    |    0    |    64   |    0    |
|          |         ush_2_fu_498         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       p_Val2_30_fu_552       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       p_Val2_31_fu_566       |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |         ush_3_fu_612         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       p_Val2_32_fu_666       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       p_Val2_33_fu_680       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |          ush_fu_754          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       p_Val2_28_fu_808       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       p_Val2_29_fu_822       |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |          grp_fu_271          |    0    |    3    |    0    |   128   |   138   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |          grp_fu_293          |    0    |    0    |    0    |    66   |    66   |    0    |
|          |          grp_fu_298          |    0    |    0    |    0    |    66   |    66   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |          grp_fu_290          |    0    |    0    |    0    |   100   |   139   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      sub_ln1311_2_fu_489     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       result_V_6_fu_560      |    0    |    0    |    0    |    0    |    39   |    0    |
|    sub   |      sub_ln1311_3_fu_603     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       result_V_8_fu_674      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |       sub_ln1311_fu_744      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |       result_V_4_fu_816      |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln92_fu_325       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln92_1_fu_331      |    0    |    0    |    0    |    0    |    18   |    0    |
|   icmp   |      icmp_ln92_2_fu_366      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln92_3_fu_372      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |       icmp_ln57_fu_429       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln57_4_fu_435      |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |       add_ln339_fu_475       |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |      add_ln339_1_fu_589      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln502_fu_730       |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |        and_ln92_fu_343       |    0    |    0    |    0    |    0    |    6    |    0    |
|    and   |       and_ln92_1_fu_384      |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        or_cond_fu_390        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        and_ln57_fu_445       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |        or_ln92_fu_337        |    0    |    0    |    0    |    0    |    6    |    0    |
|    or    |       or_ln92_1_fu_378       |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        or_ln57_fu_441        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |       grp_write_fu_168       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   read   | result_size_read_read_fu_176 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |        tmp_V_5_fu_311        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_V_7_fu_352        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_415         |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         tmp_11_fu_542        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_656        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_fu_698         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_798        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |        tmp_V_6_fu_321        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_V_8_fu_362        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln57_fu_425      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_V_4_fu_708        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_2_fu_396      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_3_fu_404      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        isNeg_2_fu_481        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_18_fu_530        |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|        isNeg_3_fu_595        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_21_fu_644        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_690      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         isNeg_fu_736         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_fu_786          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      mantissa_V_2_fu_459     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      mantissa_V_3_fu_573     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       mantissa_V_fu_712      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      zext_ln682_2_fu_468     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln339_fu_472      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln1287_2_fu_514     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln662_2_fu_538     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln682_3_fu_582     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln339_1_fu_586     |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln1287_3_fu_628     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln662_3_fu_652     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln682_fu_722      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln502_fu_726      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1287_fu_766      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1285_fu_770      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln662_fu_794      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |     sext_ln1311_5_fu_494     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1311_6_fu_506     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1311_9_fu_510     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |     sext_ln1311_7_fu_608     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1311_8_fu_620     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1311_10_fu_624    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln1311_fu_750      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1311_4_fu_762     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                              |   512   |    35   | 44.2615 |   8213  |  11828  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|     IMG1_data     |   64   |    0   |    0   |    0   |
|    alpha1_array   |    4   |    0   |    0   |    -   |
|    alpha2_array   |    4   |    0   |    0   |    -   |
| rectangles_array0 |    2   |    0   |    0   |    -   |
| rectangles_array1 |    2   |    0   |    0   |    -   |
| rectangles_array10|    1   |    0   |    0   |    -   |
| rectangles_array11|    1   |    0   |    0   |    -   |
| rectangles_array2 |    2   |    0   |    0   |    -   |
| rectangles_array3 |    2   |    0   |    0   |    -   |
| rectangles_array4 |    2   |    0   |    0   |    -   |
| rectangles_array5 |    2   |    0   |    0   |    -   |
| rectangles_array6 |    2   |    0   |    0   |    -   |
| rectangles_array7 |    2   |    0   |    0   |    -   |
| rectangles_array8 |    2   |    0   |    0   |    -   |
| rectangles_array9 |    2   |    0   |    0   |    -   |
|    stages_array   |    0   |    8   |    4   |    -   |
|stages_thresh_array|    0   |   12   |    5   |    -   |
| tree_thresh_array |    4   |    0   |    0   |    -   |
|   weights_array0  |    4   |    0   |    0   |    -   |
|   weights_array1  |    4   |    0   |    0   |    -   |
|   weights_array2  |    4   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |   110  |   20   |    9   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    factor_0_reg_182    |   32   |
|     factor_reg_939     |   32   |
|   icmp_ln57_4_reg_891  |    1   |
|    icmp_ln57_reg_886   |    1   |
|   p_Result_2_reg_869   |    1   |
|   p_Result_3_reg_874   |    1   |
|    p_Val2_29_reg_928   |   32   |
|    p_Val2_31_reg_911   |   32   |
|    p_Val2_33_reg_917   |   32   |
|result_size_read_reg_934|   32   |
|   select_ln57_reg_906  |   64   |
|      tmp_1_reg_901     |    1   |
|     tmp_V_5_reg_844    |    8   |
|     tmp_V_6_reg_850    |   23   |
|     tmp_V_7_reg_855    |    8   |
|     tmp_V_8_reg_861    |   23   |
|      tmp_i_reg_896     |   64   |
|  value_assign_reg_879  |   32   |
|   x_assign_2_reg_832   |   32   |
|   x_assign_3_reg_838   |   32   |
|    x_assign_reg_923    |   64   |
+------------------------+--------+
|          Total         |   547  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_168    |  p2  |   2  |  32  |   64   ||    9    |
|     factor_0_reg_182    |  p0  |   2  |  32  |   64   ||    9    |
| grp_processImage_fu_194 |  p8  |   2  |  32  |   64   ||    9    |
| grp_processImage_fu_194 |  p10 |   2  |  32  |   64   ||    9    |
| grp_processImage_fu_194 |  p11 |   2  |  32  |   64   ||    9    |
|        grp_fu_271       |  p1  |   2  |  32  |   64   |
|        grp_fu_293       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_293       |  p1  |   2  |  32  |   64   |
|        grp_fu_304       |  p1  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   640  ||  9.549  ||    63   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   512  |   35   |   44   |  8213  |  11828 |    0   |
|   Memory  |   110  |    -   |    -   |   20   |    9   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   547  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   622  |   35   |   53   |  8780  |  11900 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
