// Seed: 993046533
module module_0;
  assign id_1 = 1;
  wire id_2;
  module_3();
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2
);
  assign id_4 = 1'b0;
  wire id_5;
  tri1 id_6;
  module_0();
  assign id_6 = id_2;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wire id_4
);
  logic [7:0] id_6 = id_6[1];
  module_0();
endmodule
module module_3 ();
  wire id_1;
endmodule
