// Seed: 2484696965
module module_0 (
    output wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5
    , id_13,
    output supply1 id_6,
    input wire id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wand id_11
);
  uwire id_14;
  wire  id_15;
  assign id_4 = id_3;
  wire id_16, id_17;
  assign id_14 = (1);
  assign id_5  = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
    , id_13,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri1 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply1 id_11
);
  tri1 id_14 = 1;
  always @(1 - 1) begin
    #1 force id_4 = 1'd0;
  end
  wire id_15;
  module_0(
      id_6, id_9, id_4, id_5, id_4, id_4, id_2, id_5, id_4, id_6, id_9, id_7
  );
  wire id_16;
  wire id_17;
endmodule
