# T√ÄI LI·ªÜU THAM KH·∫¢O / REFERENCES

## üìö DANH M·ª§C T√ÄI LI·ªÜU THAM KH·∫¢O

---

## I. S√ÅCH GI√ÅO KHOA / TEXTBOOKS

### Logic Synthesis v√† Verification

[1] G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*, Springer, 1996.
   - **N·ªôi dung**: Thu·∫≠t to√°n t·ªëi ∆∞u h√≥a logic, BDD, formal verification
   - **Tr√≠ch d·∫´n**: Section 4.2 (BDD), Section 6.1 (Logic Optimization)

[2] G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.
   - **N·ªôi dung**: Multi-level logic synthesis, technology mapping
   - **Tr√≠ch d·∫´n**: Chapter 7 (Technology Mapping), Chapter 8 (Logic Optimization)

[3] R. K. Brayton and C. McMullen, *Logic Minimization Algorithms for VLSI Synthesis*, Springer, 1984.
   - **N·ªôi dung**: Two-level v√† multi-level logic minimization
   - **Tr√≠ch d·∫´n**: Chapter 3 (Espresso Algorithm), Chapter 5 (Don't Cares)

### VLSI Physical Design

[4] A. B. Kahng, J. Lienig, I. L. Markov, and J. Hu, *VLSI Physical Design: From Graph Partitioning to Timing Closure*, Springer, 2011.
   - **N·ªôi dung**: Placement, routing, timing analysis, optimization
   - **Tr√≠ch d·∫´n**: Chapter 4 (Placement), Chapter 5 (Routing), Chapter 6 (Timing)

[5] S. H. Gerez, *Algorithms for VLSI Design Automation*, John Wiley & Sons, 1999.
   - **N·ªôi dung**: Graph algorithms, optimization theory
   - **Tr√≠ch d·∫´n**: Chapter 2 (Graph Theory), Chapter 7 (Placement Algorithms)

### Algorithms v√† Data Structures

[6] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 3rd ed., MIT Press, 2009.
   - **N·ªôi dung**: Graph algorithms, data structures, complexity theory
   - **Tr√≠ch d·∫´n**: Chapter 22 (Graph Algorithms), Chapter 34 (NP-Completeness)

[7] J. Kleinberg and √â. Tardos, *Algorithm Design*, Addison-Wesley, 2005.
   - **N·ªôi dung**: Algorithm design techniques, dynamic programming, greedy algorithms
   - **Tr√≠ch d·∫´n**: Chapter 6 (Dynamic Programming), Chapter 13 (Approximation Algorithms)

---

## II. PAPERS V√Ä C√îNG TR√åNH NGHI√äN C·ª®U / RESEARCH PAPERS

### Boolean Functions v√† BDD

[8] R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," *IEEE Transactions on Computers*, vol. C-35, no. 8, pp. 677-691, August 1986.
   - **DOI**: 10.1109/TC.1986.1676819
   - **N·ªôi dung**: Binary Decision Diagrams (BDD), ROBDD canonical form
   - **Tr√≠ch d·∫´n**: Section 3 (BDD Operations), Section 4 (Reduction Rules)

[9] K. S. Brace, R. L. Rudell, and R. E. Bryant, "Efficient Implementation of a BDD Package," in *Proc. 27th ACM/IEEE Design Automation Conference*, 1990, pp. 40-45.
   - **DOI**: 10.1109/DAC.1990.114826
   - **N·ªôi dung**: BDD package implementation, memory management
   - **Tr√≠ch d·∫´n**: Section 2 (BDD Operations Efficiency)

### SAT Solving

[10] M. Davis, G. Logemann, and D. Loveland, "A Machine Program for Theorem-Proving," *Communications of the ACM*, vol. 5, no. 7, pp. 394-397, July 1962.
   - **DOI**: 10.1145/368273.368557
   - **N·ªôi dung**: DPLL algorithm for SAT solving
   - **Tr√≠ch d·∫´n**: Original DPLL algorithm

[11] J. P. Marques-Silva and K. A. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability," *IEEE Transactions on Computers*, vol. 48, no. 5, pp. 506-521, May 1999.
   - **DOI**: 10.1109/12.769433
   - **N·ªôi dung**: Conflict-Driven Clause Learning (CDCL)
   - **Tr√≠ch d·∫´n**: Section 3 (Conflict Analysis), Section 4 (Non-chronological Backtracking)

### Logic Optimization

[12] A. Mishchenko, S. Chatterjee, and R. Brayton, "DAG-Aware AIG Rewriting: A Fresh Look at Combinational Logic Synthesis," in *Proc. 43rd Design Automation Conference*, 2006, pp. 532-535.
   - **DOI**: 10.1145/1146909.1147048
   - **N·ªôi dung**: And-Inverter Graph (AIG) rewriting
   - **Tr√≠ch d·∫´n**: Section 2 (AIG Structure), Section 3 (Rewriting Algorithm)

[13] S. Chatterjee, A. Mishchenko, R. K. Brayton, and A. Ng, "Fast Boolean Optimization Using Redundancy Addition and Removal," in *Proc. IEEE/ACM International Conference on Computer-Aided Design*, 2009, pp. 181-186.
   - **DOI**: 10.1109/ICCAD.2009.5361288
   - **N·ªôi dung**: Redundancy addition and removal for optimization
   - **Tr√≠ch d·∫´n**: Section 3 (Don't Care Computation)

[14] R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli, "Logic Minimization Algorithms for VLSI Synthesis," *Proceedings of the IEEE*, vol. 72, no. 10, pp. 1340-1362, October 1984.
   - **DOI**: 10.1109/PROC.1984.13027
   - **N·ªôi dung**: Espresso algorithm, two-level minimization
   - **Tr√≠ch d·∫´n**: Section 4 (Espresso Algorithm)

### Structural Hashing

[15] R. K. Brayton and A. Mishchenko, "ABC: An Academic Industrial-Strength Verification Tool," in *Proc. 22nd International Conference on Computer Aided Verification*, 2010, pp. 24-40.
   - **DOI**: 10.1007/978-3-642-14295-6_5
   - **N·ªôi dung**: ABC tool, structural hashing, AIG manipulation
   - **Tr√≠ch d·∫´n**: Section 2 (Structural Hashing), Section 3 (AIG Package)

### Technology Mapping

[16] K. Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching," in *Proc. 24th ACM/IEEE Design Automation Conference*, 1987, pp. 341-347.
   - **DOI**: 10.1145/37888.37940
   - **N·ªôi dung**: DAG-based technology mapping
   - **Tr√≠ch d·∫´n**: Section 3 (Covering Problem)

[17] J. Cong and Y. Ding, "FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," *IEEE Transactions on Computer-Aided Design*, vol. 13, no. 1, pp. 1-12, January 1994.
   - **DOI**: 10.1109/43.273754
   - **N·ªôi dung**: FlowMap algorithm for LUT mapping
   - **Tr√≠ch d·∫´n**: Section 3 (Optimal Depth Mapping)

### Placement v√† Routing

[18] C. J. Alpert, T. Chan, D. J.-H. Huang, and I. Markov, "Quadratic Placement Revisited," in *Proc. 34th Design Automation Conference*, 1997, pp. 752-757.
   - **DOI**: 10.1145/266021.266277
   - **N·ªôi dung**: Quadratic placement, force-directed methods
   - **Tr√≠ch d·∫´n**: Section 2 (Force-Directed Placement)

[19] C. Y. Lee, "An Algorithm for Path Connections and Its Applications," *IRE Transactions on Electronic Computers*, vol. EC-10, no. 3, pp. 346-365, September 1961.
   - **DOI**: 10.1109/TEC.1961.5219222
   - **N·ªôi dung**: Lee's maze routing algorithm
   - **Tr√≠ch d·∫´n**: Original Lee algorithm

[20] L. McMurchie and C. Ebeling, "PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs," in *Proc. 3rd ACM International Symposium on Field-Programmable Gate Arrays*, 1995, pp. 111-117.
   - **DOI**: 10.1145/201310.201328
   - **N·ªôi dung**: PathFinder negotiation-based routing
   - **Tr√≠ch d·∫´n**: Section 3 (Negotiation-Based Routing)

### Static Timing Analysis

[21] R. B. Hitchcock, G. L. Smith, and D. D. Cheng, "Timing Analysis of Computer Hardware," *IBM Journal of Research and Development*, vol. 26, no. 1, pp. 100-105, January 1982.
   - **DOI**: 10.1147/rd.261.0100
   - **N·ªôi dung**: Static timing analysis fundamentals
   - **Tr√≠ch d·∫´n**: Section 2 (Arrival Time Computation)

---

## III. C√îNG C·ª§ V√Ä OPEN-SOURCE PROJECTS / TOOLS AND OPEN-SOURCE

### ABC (Berkeley Logic Synthesis)

[22] Berkeley Logic Synthesis and Verification Group, "ABC: A System for Sequential Synthesis and Verification," 
   - **URL**: https://people.eecs.berkeley.edu/~alanmi/abc/
   - **Tr√≠ch d·∫´n**: ABC tool reference, AIG manipulation

### Yosys

[23] C. Wolf, "Yosys Open SYnthesis Suite," 
   - **URL**: http://www.clifford.at/yosys/
   - **GitHub**: https://github.com/YosysHQ/yosys
   - **Tr√≠ch d·∫´n**: Yosys synthesis framework

[24] C. Wolf, J. Glaser, and J. Kepler, "Yosys - A Free Verilog Synthesis Suite," in *Proc. 21st Austrian Workshop on Microelectronics (Austrochip)*, 2013.
   - **Tr√≠ch d·∫´n**: Yosys architecture and design

### SIS (UC Berkeley Synthesis System)

[25] E. M. Sentovich et al., "SIS: A System for Sequential Circuit Synthesis," University of California, Berkeley, Tech. Rep. UCB/ERL M92/41, May 1992.
   - **Tr√≠ch d·∫´n**: SIS command reference, multi-level optimization

---

## IV. TI√äU CHU·∫®N V√Ä SPECIFICATION / STANDARDS AND SPECIFICATIONS

### Verilog HDL

[26] IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005, 2006.
   - **DOI**: 10.1109/IEEESTD.2006.99495
   - **Tr√≠ch d·∫´n**: Verilog language reference

### Liberty Format

[27] Synopsys, Inc., "Liberty User Guide and Reference Manual Suite Version 2013.03," March 2013.
   - **Tr√≠ch d·∫´n**: Liberty (.lib) file format specification

---

## V. KH√ìA LU·∫¨N V√Ä ƒê·ªí √ÅN / THESES AND PROJECTS

[28] MyLogic EDA Tool Development Team, "MyLogic: A Comprehensive Open-Source EDA Tool for Logic Synthesis and Optimization," ƒê·ªì √Ån 2, 2025.
   - **Tr√≠ch d·∫´n**: ƒê·ªì √°n n√†y

---

## VI. WEBSITE V√Ä T√ÄI NGUY√äN ONLINE / WEBSITES AND ONLINE RESOURCES

### Educational Resources

[29] Berkeley EECS Courses, "CS 294-2: Synthesis and Verification of Digital Systems,"
   - **URL**: https://people.eecs.berkeley.edu/~alanmi/courses/
   - **Tr√≠ch d·∫´n**: Course materials on logic synthesis

[30] MIT OpenCourseWare, "6.374: Analysis and Design of Digital Integrated Circuits,"
   - **URL**: https://ocw.mit.edu/
   - **Tr√≠ch d·∫´n**: Digital circuit design fundamentals

---

## VII. PH√ÇN LO·∫†I THEO CH·ª¶ ƒê·ªÄ / CLASSIFICATION BY TOPIC

### Boolean Algebra v√† Logic Design
- [1], [2], [3], [8], [9], [14]

### Binary Decision Diagrams (BDD)
- [1], [8], [9]

### SAT Solving
- [10], [11]

### Logic Optimization
- [1], [2], [3], [12], [13], [14], [15]

### Technology Mapping
- [2], [16], [17]

### VLSI Physical Design
- [4], [5], [18], [19], [20]

### Timing Analysis
- [4], [21]

### Graph Theory v√† Algorithms
- [5], [6], [7]

### Tools v√† Software
- [22], [23], [24], [25]

---

## VIII. GLOSARY / THU·∫¨T NG·ªÆ

- **AIG**: And-Inverter Graph
- **BDD**: Binary Decision Diagram
- **CDCL**: Conflict-Driven Clause Learning
- **CNF**: Conjunctive Normal Form
- **CSE**: Common Subexpression Elimination
- **DAG**: Directed Acyclic Graph
- **DCE**: Dead Code Elimination
- **DPLL**: Davis-Putnam-Logemann-Loveland
- **EDA**: Electronic Design Automation
- **FPGA**: Field-Programmable Gate Array
- **LUT**: Look-Up Table
- **ODC**: Observability Don't Care
- **ROBDD**: Reduced Ordered Binary Decision Diagram
- **SAT**: Boolean Satisfiability
- **SDC**: Satisfiability Don't Care
- **STA**: Static Timing Analysis

---

## IX. PH·ª§ L·ª§C / APPENDIX

### A. C√¥ng th·ª©c tr√≠ch d·∫´n / Citation Format

**IEEE Style (s·ª≠ d·ª•ng trong ƒë·ªì √°n n√†y):**
```
[S·ªë] T√°c gi·∫£, "Ti√™u ƒë·ªÅ," T√™n t·∫°p ch√≠/h·ªôi ngh·ªã, vol. X, no. Y, pp. Z-W, Th√°ng NƒÉm.
```

**V√≠ d·ª•:**
```
[1] G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms, Springer, 1996.
```

### B. C√°ch tr√≠ch d·∫´n trong vƒÉn b·∫£n / In-text Citation

**Format:**
- Tr√≠ch d·∫´n ƒë∆°n: "...nh∆∞ ƒë√£ tr√¨nh b√†y trong [1]..."
- Tr√≠ch d·∫´n nhi·ªÅu: "...c√°c nghi√™n c·ª©u [1], [5], [12] ƒë√£ ch·ªâ ra..."
- Tr√≠ch d·∫´n li√™n ti·∫øp: "...theo [1]-[3]..."

---

**C·∫≠p nh·∫≠t**: 2025-10-30  
**Phi√™n b·∫£n**: 1.0  
**Ng∆∞·ªùi bi√™n so·∫°n**: MyLogic Development Team

**L∆∞u √Ω**: T√†i li·ªáu tham kh·∫£o ƒë∆∞·ª£c c·∫≠p nh·∫≠t li√™n t·ª•c khi c√≥ th√™m ngu·ªìn m·ªõi.

