0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/imm_gen_tb.sv,1755984698,systemVerilog,,,,imm_gen_tb,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/imm_gen.sv,1755981554,systemVerilog,,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/imm_gen_tb.sv,,imm_gen,,uvm,,,,,,
