<!-- Profile Header -->
<h1 align="center">Hi, I'm Yash Siddhapura ðŸ‘‹</h1>
<h3 align="center">Aspiring RTL & ASIC Design Engineer | Verilog & SystemVerilog Enthusiast</h3>

---

### ðŸš€ About Me  
- ðŸŽ“ **Electronics & Communication Engineering Student** at L.D. College of Engineering.
- ðŸ’» Passionate about **Digital Design, RTL Development, and ASIC Verification**  
- ðŸ”¬ Experienced with **Verilog, SystemVerilog, ARM CPU Design, FSMs, and EDA Tools**  
- ðŸ”— [Connect with me on LinkedIn](https://www.linkedin.com/in/siddhapurayash/)

---

### ðŸ›  Skills & Tools  

#### **Languages & Hardware Description**  
![Verilog](https://img.shields.io/badge/HDL-Verilog-blue?logo=verilog)
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-green?logo=verilog)
![VHDL](https://img.shields.io/badge/HDL-VHDL-purple)
![C](https://img.shields.io/badge/Language-C-brightgreen)
![Python](https://img.shields.io/badge/Language-Python-yellow)

#### **Simulation & Tools**  
![Modelsim](https://img.shields.io/badge/EDA-Modelsim-lightgrey)
![Vivado](https://img.shields.io/badge/EDA-Vivado-orange)
![Quartus](https://img.shields.io/badge/EDA-Quartus-blue)
![Proteus](https://img.shields.io/badge/EDA-Proteus-red)

---

### ðŸ’¼ Projects  

#### **[32-bit ARM-like RISC Processor (Verilog)](https://github.com/Siddhapura-Yash/ARM-RISC-Processor)**  
- Implemented modular **ALU, Datapath, Control Unit, Instruction Decoder, and Memory Interface**  
- Supports instructions like `ADD`, `SUB`, `MOV`, `CMP`, `B`, `LDR`, `STR`  
- Verified via **testbenches and simulation (Modelsim/Vivado)**  

#### **[Verilog-based HCF (GCD) Calculator](https://github.com/Siddhapura-Yash/GCD-Calculator)**  
- RTL design using **FSM + datapath architecture**  
- Built using **MUX, Comparator, PIPO Registers, Subtractor**  
- Fully verified with testbench  

#### **[Master-Slave Robotic Arm](https://github.com/Siddhapura-Yash/Robotic-Arm)**  
- Slave arm mimics master arm movements using **potentiometers + servos**  
- Implemented **record & replay functionality**  

---

### ðŸ“Š GitHub Analytics  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Siddhapura-Yash&show_icons=true&theme=tokyonight" height="150">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Siddhapura-Yash&layout=compact&theme=tokyonight" height="150">
</p>

---

### ðŸ“« Contact  
- **Email:** siddhapurayash09@gmail.com  
- **LinkedIn:** [siddhapurayash](https://www.linkedin.com/in/siddhapurayash/)  
- **GitHub:** [Siddhapura-Yash](https://github.com/Siddhapura-Yash)  

---

<p align="center">
  <img src="https://raw.githubusercontent.com/Siddhapura-Yash/Siddhapura-Yash/main/animated-divider.gif" width="500">
</p>
