$date
	Sat Apr 13 18:15:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comp_1b_tb $end
$var wire 1 ! test_out $end
$var reg 2 " test_in0 [1:0] $end
$var reg 2 # test_in1 [1:0] $end
$scope module C1 $end
$var wire 1 ! eq $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
b0 #
b0 "
1!
$end
#20
0!
1%
b1 #
#60
0%
1$
b0 #
b1 "
#120
1!
1%
b1 #
#399
