// Seed: 2545365718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 ();
  assign module_1 = 1;
  always @(posedge 1 or posedge id_1#(id_1 - id_1)) begin : LABEL_0
    id_1 <= 1;
  end
  wire id_4, id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  wire id_7;
  always_ff @(*) id_2 = 1;
  wire id_8;
endmodule
