// Seed: 2304338555
module module_0 ();
  wire id_1;
endmodule
module module_1;
  wire id_1;
  ;
  logic id_2;
  wire [(  1  ) : -1 'b0] id_3;
  module_0 modCall_1 ();
  final $clog2(46);
  ;
  logic id_4;
endmodule
module module_2 (
    input supply1 id_0,
    output logic id_1,
    input wire id_2
);
  always @(*) begin : LABEL_0
    if (1 == -1) id_1 <= 1;
  end
  module_0 modCall_1 ();
  assign {id_2, id_0} = 1;
  logic id_4 = 1 ~^ id_4;
endmodule
