# PCB & Hardware Design Portfolio â€“ Thamer Chebbi

This portfolio reflects how I approach hardware design: clear architecture, disciplined routing, and practical solutions shaped by real constraints. The examples shown here are redacted and conceptual, but the engineering decisions, methods, and process are authentic.

---

## ğŸ”§ About Me

I am a Senior Hardware & PCB Design Engineer with experience in high-speed digital, mixed-signal, and power-electronics systems across industrial, automotive, and aerospace-related projects.  
My focus areas include:

- High-speed interfaces (LVDS, MIPI, PCIe, DDR, Ethernet RMII)  
- Industrial communication (RS485, RS232, CAN, UART, SPI, IÂ²C)  
- Power electronics (DC/DC converters, LDO rails, CubeSat EPS subsystems)  
- EMI/EMC-aware design, filtering, grounding, and protection  
- Multilayer PCB routing (4â€“8 layers, HDI, BGA fanout, impedance control)  

This repository showcases **how I think**, not confidential files.  
Everything shown is safe, redacted, and recreated for portfolio purposes.

---

## ğŸ“‚ Repository Structure

pcb-portfolio-thamer-chebbi/
â”œâ”€â”€ README.md                # You are here
â”œâ”€â”€ case-studies/            # Redacted engineering case studies
â”‚   â”œâ”€â”€ proj01-multi-protocol-uart/
â”‚   â”œâ”€â”€ proj02-stm32h757-hmi/
â”‚   â”œâ”€â”€ proj03-cubesat-eps/
â”‚   â””â”€â”€ proj04-agilex3-pcie/
â”œâ”€â”€ diagrams/                # Generic diagrams (block diagrams, stackups, examples)
â”‚   â”œâ”€â”€ generic-block-diagrams/
â”‚   â””â”€â”€ generic-stackups/
â””â”€â”€ assets/
    â”œâ”€â”€ images-redacted/     # Cropped or blurred images (non-identifiable)
    â””â”€â”€ templates/           # Markdown templates for future projects



---

## ğŸ“˜ Case Studies

These case studies are rewritten and redrawn specifically for public presentation.  
They highlight the **engineering reasoning**, not protected design files.

### **1ï¸âƒ£ Multi-Protocol UART â†’ RS485 / RS232 / LVDS Converter (4-layer)**
A mixed-signal communication module designed for robust industrial environments.  
Focus: differential routing, ESD strategy, failsafe biasing, charge-pump layout.

ğŸ‘‰ `case-studies/proj01-multi-protocol-uart/README.md`

### **2ï¸âƒ£ STM32H757 HMI / Display Controller Board (6-layer)**
High-speed controller with LTDC/DSI interface, external SDRAM, and 24 V industrial front-end.  
Focus: impedance-controlled routing, via-fences, power sequencing.

ğŸ‘‰ `case-studies/proj02-stm32h757-hmi/README.md`

### **3ï¸âƒ£ CubeSat EPS Subsystem (MPPT + Battery Management)**
Redacted version of my academic/industrial space-electronics work.  
Focus: solar array modeling, MPPT strategy, thermal & reliability considerations.

ğŸ‘‰ `case-studies/proj03-cubesat-eps/README.md`

### **4ï¸âƒ£ Agilex 3 PCIe x2 Add-In Card (HDI, high-speed)**
High-speed digital design with differential PCIe lanes, HDI microvias, and power integrity focus.  
Focus: BGA fanout, length-matching, stackup engineering.

ğŸ‘‰ `case-studies/proj04-agilex3-pcie/README.md`

---

## ğŸ§  Engineering Focus Areas

### **ğŸ”¹ High-Speed PCB Design**
- Differential pairs, impedance control, length matching  
- Return-path planning & stitching via fences  
- Routing PCIe, LVDS, DSI, RMII, SDRAM

### **ğŸ”¹ Power Electronics**
- Buck converters, LDO rails, USB-PD considerations  
- Thermal management, copper spreading, via arrays  
- MPPT and battery protection in space systems

### **ğŸ”¹ Signal Integrity & EMC**
- Crosstalk reduction, filtering networks, ESD/TVS placement  
- Common-mode chokes, controlled current return paths  
- Separation of noisy/quiet domains

### **ğŸ”¹ Industrial Communication**
- RS485 failsafe biasing, termination strategies  
- RS232 charge pumps, noise isolation  
- LVDS signal integrity and cable-driven constraints

---

## ğŸ§± My Hardware Development Workflow

1. Requirements & architecture  
2. Block diagrams & interface definitions  
3. Schematic capture  
4. PCB stackup planning  
5. Design rules (SI/PI, EMC, mechanical)  
6. Placement strategy  
7. Routing (priority layers, diff pairs, power)  
8. Review (ERC/DRC, SI checks, thermal checks)  
9. Documentation & fabrication outputs  
10. Bring-up, testing, and iteration  

---

## ğŸ“„ Portfolio PDF (Optional)

A polished PDF version of this portfolioâ€”including formatted layouts, project summaries, and redacted technical visualsâ€”can be shared upon request.

---

## ğŸ“« Contact

**Thamer Chebbi**  
Senior Hardware / PCB Design Engineer  
ğŸ“ Tunisia â€” open to relocation & remote roles  
ğŸ”— LinkedIn: *https://www.linkedin.com/in/thameur-chebbi-b9157b167/*
ğŸ“§ Email: *chebbythamer@gmail.com*

---

## âš ï¸ Disclaimer

All project files in this repository are **redacted, recreated, or simplified** to avoid sharing proprietary or NDA-protected designs.  
The focus is on illustrating engineering decisions, methods, and layout strategy.

---
