{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:45:43 2011 " "Info: Processing started: Mon Dec 05 23:45:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_end.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_game_end.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_game_end-a " "Info: Found design unit 1: g07_game_end-a" {  } { { "g07_game_end.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_end.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_game_end " "Info: Found entity 1: g07_game_end" {  } { { "g07_game_end.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_end.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_7_segment_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_led-a " "Info: Found design unit 1: g07_7_segment_led-a" {  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_led " "Info: Found entity 1: g07_7_segment_led" {  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_number_to_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_number_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_number_to_ascii-a " "Info: Found design unit 1: g07_number_to_ascii-a" {  } { { "g07_number_to_ascii.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_number_to_ascii.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_number_to_ascii " "Info: Found entity 1: g07_number_to_ascii" {  } { { "g07_number_to_ascii.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_number_to_ascii.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_sp_next_move.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_sp_next_move.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_sp_next_move " "Info: Found entity 1: g07_sp_next_move" {  } { { "g07_sp_next_move.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_sp_next_move.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_sp_player.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_sp_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_sp_player-a " "Info: Found design unit 1: g07_sp_player-a" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_sp_player " "Info: Found entity 1: g07_sp_player" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_control2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_game_control2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_game_control2 " "Info: Found entity 1: g07_game_control2" {  } { { "g07_game_control2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_game_control2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_registers.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package2 " "Info: Found design unit 1: lab_package2" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_registers-a " "Info: Found design unit 2: g07_asp_registers-a" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_registers " "Info: Found entity 1: g07_asp_registers" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_row_incr.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_row_incr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package4 " "Info: Found design unit 1: lab_package4" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_row_incr-a " "Info: Found design unit 2: g07_asp_row_incr-a" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_row_incr " "Info: Found entity 1: g07_asp_row_incr" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_gra_arr.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_gra_arr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package3 " "Info: Found design unit 1: lab_package3" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_gra_arr-a " "Info: Found design unit 2: g07_gra_arr-a" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_gra_arr " "Info: Found entity 1: g07_gra_arr" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_row_config.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_row_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package " "Info: Found design unit 1: lab_package" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_row_config-a " "Info: Found design unit 2: g07_asp_row_config-a" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_row_config " "Info: Found entity 1: g07_asp_row_config" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_next_move.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_asp_next_move.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_next_move " "Info: Found entity 1: g07_asp_next_move" {  } { { "g07_asp_next_move.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_asp_next_move.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_game_control-a " "Info: Found design unit 1: g07_game_control-a" {  } { { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_game_control " "Info: Found entity 1: g07_game_control" {  } { { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_complete_game.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_complete_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_complete_game " "Info: Found entity 1: g07_complete_game" {  } { { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_termination.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_game_termination.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_game_termination " "Info: Found entity 1: g07_game_termination" {  } { { "g07_game_termination.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_game_termination.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_complete_game2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_complete_game2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_complete_game2 " "Info: Found entity 1: g07_complete_game2" {  } { { "g07_complete_game2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_complete_game " "Info: Elaborating entity \"g07_complete_game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_game_control g07_game_control:inst5 " "Info: Elaborating entity \"g07_game_control\" for hierarchy \"g07_game_control:inst5\"" {  } { { "g07_complete_game.bdf" "inst5" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 128 104 312 288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_registers g07_asp_registers:inst26 " "Info: Elaborating entity \"g07_asp_registers\" for hierarchy \"g07_asp_registers:inst26\"" {  } { { "g07_complete_game.bdf" "inst26" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 360 840 1152 552 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "asp_row_array " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"asp_row_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "asp_col_array " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"asp_col_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_row_incr g07_asp_row_incr:inst21 " "Info: Elaborating entity \"g07_asp_row_incr\" for hierarchy \"g07_asp_row_incr:inst21\"" {  } { { "g07_complete_game.bdf" "inst21" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 8 888 1152 360 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_gra " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_gra\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_row_config g07_asp_row_config:inst11 " "Info: Elaborating entity \"g07_asp_row_config\" for hierarchy \"g07_asp_row_config:inst11\"" {  } { { "g07_complete_game.bdf" "inst11" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 24 544 744 152 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_gra_arr g07_gra_arr:inst12 " "Info: Elaborating entity \"g07_gra_arr\" for hierarchy \"g07_gra_arr:inst12\"" {  } { { "g07_complete_game.bdf" "inst12" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 480 744 408 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_gra " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_gra\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_sp_player g07_sp_player:inst " "Info: Elaborating entity \"g07_sp_player\" for hierarchy \"g07_sp_player:inst\"" {  } { { "g07_complete_game.bdf" "inst" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 408 472 648 568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 55 -1 0 } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 48 -1 0 } } { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 37 -1 0 } } { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 27 -1 0 } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 49 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g07_sp_player:inst\|readwrite High " "Critical Warning: Register g07_sp_player:inst\|readwrite will power up to High" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g07_lab5 " "Warning: Ignored assignments for entity \"g07_lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4198 " "Info: Implemented 4198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Info: Implemented 129 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4061 " "Info: Implemented 4061 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:47:11 2011 " "Info: Processing ended: Mon Dec 05 23:47:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Info: Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Info: Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
