;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	CMP 12, @0
	ADD #270, 0
	SPL 0, <54
	SPL 100, 240
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @720
	ADD #270, 60
	ADD #270, 60
	ADD 10, 70
	SUB <-74, @99
	DAT <14, <270
	DAT <14, <270
	SPL 14, <170
	SPL @14, <170
	SPL 14, <170
	SUB @0, @2
	SPL 14, <170
	SUB @0, @2
	SPL 14, <170
	SUB @0, @2
	SPL 0, <-742
	JMZ 800, -200
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	JMP 1, @0
	DJN -1, @720
	SLT 1, <0
	ADD 10, 20
	SUB @0, @2
	JMZ 500, -600
	SLT 1, <0
	SLT 1, <0
	SPL 14, <170
	SPL 100, 240
	SPL 100, 240
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SPL -9, @-12
	SPL 14, <170
	SPL 0, <-742
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	SPL 14, <170
	SPL 0, <-742
	SPL 0, <365
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <365
	ADD 0, 0
	SLT 0, @6
	ADD 421, 1
	CMP -203, <-120
	JMP 0, 2
	JMP <-123, 100
	SLT 1, <0
	JMP <-123, 100
	CMP 421, 1
	SUB 421, 1
	ADD 0, 0
	SPL <431, <596
	DAT #0, #0
	SUB @127, 106
	SUB @-30, 9
	ADD 210, 60
	SLT 1, <0
	SUB 0, 2
	CMP 421, 1
	JMP -30, 9
	MOV @-127, 100
	SUB 421, 1
	ADD 421, 1
	SPL <431, <596
	SPL <431, <596
	SUB -203, <-120
	SUB -203, <-120
	ADD -1, @-10
	SUB @121, 106
	CMP -207, <-126
	SLT 1, <0
	SLT <300, 90
	DJN -1, <-10
	SPL 0, <365
	JMZ -30, 9
	MOV -1, <-20
	MOV -1, <-20
	SLT <300, 90
	SLT <300, 90
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-126
	CMP -207, <-126
	DJN -1, @-20
	CMP -207, <-126
