<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › uv › uv_mmrs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>uv_mmrs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * SGI UV MMR definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_IA64_UV_UV_MMRS_H</span>
<span class="cp">#define _ASM_IA64_UV_UV_MMRS_H</span>

<span class="cp">#define UV_MMR_ENABLE		(1UL &lt;&lt; 63)</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_BAU_DATA_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG 0x61680UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_32 0x0438</span>

<span class="cp">#define UVH_BAU_DATA_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_BAU_DATA_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_bau_data_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_bau_data_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_EVENT_OCCURRED0                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_EVENT_OCCURRED0 0x70000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_32 0x005e8</span>

<span class="cp">#define UVH_EVENT_OCCURRED0_LB_HCERR_SHFT 0</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_HCERR_MASK 0x0000000000000001UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_HCERR_SHFT 1</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_HCERR_MASK 0x0000000000000002UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_HCERR_SHFT 2</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_HCERR_MASK 0x0000000000000004UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_HCERR_SHFT 3</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_HCERR_MASK 0x0000000000000008UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_HCERR_SHFT 4</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_HCERR_MASK 0x0000000000000010UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_HCERR_SHFT 5</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_HCERR_MASK 0x0000000000000020UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_HCERR_SHFT 6</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_HCERR_MASK 0x0000000000000040UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_AOERR0_SHFT 7</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_AOERR0_MASK 0x0000000000000080UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_AOERR0_SHFT 8</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_AOERR0_MASK 0x0000000000000100UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_AOERR0_SHFT 9</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_AOERR0_MASK 0x0000000000000200UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_AOERR0_SHFT 10</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_AOERR0_MASK 0x0000000000000400UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_AOERR0_SHFT 11</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_AOERR0_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_AOERR0_SHFT 12</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_AOERR0_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_AOERR0_SHFT 13</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_AOERR0_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_AOERR1_SHFT 14</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_AOERR1_MASK 0x0000000000004000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_AOERR1_SHFT 15</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR0_AOERR1_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_AOERR1_SHFT 16</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_GR1_AOERR1_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_AOERR1_SHFT 17</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LH_AOERR1_MASK 0x0000000000020000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_AOERR1_SHFT 18</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_AOERR1_MASK 0x0000000000040000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_AOERR1_SHFT 19</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_XN_AOERR1_MASK 0x0000000000080000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_AOERR1_SHFT 20</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SI_AOERR1_MASK 0x0000000000100000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_VPI_INT_SHFT 21</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RH_VPI_INT_MASK 0x0000000000200000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT 22</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK 0x0000000000400000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT 23</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK 0x0000000000800000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT 24</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK 0x0000000001000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT 25</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK 0x0000000002000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT 26</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK 0x0000000004000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT 27</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK 0x0000000008000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT 28</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK 0x0000000010000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT 29</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK 0x0000000020000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT 30</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK 0x0000000040000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT 31</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK 0x0000000080000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT 32</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK 0x0000000100000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT 33</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK 0x0000000200000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT 34</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK 0x0000000400000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT 35</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK 0x0000000800000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT 36</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK 0x0000001000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT 37</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK 0x0000002000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT 38</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK 0x0000004000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_L1_NMI_INT_SHFT 39</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_L1_NMI_INT_MASK 0x0000008000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_STOP_CLOCK_SHFT 40</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_STOP_CLOCK_MASK 0x0000010000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ASIC_TO_L1_SHFT 41</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ASIC_TO_L1_MASK 0x0000020000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_L1_TO_ASIC_SHFT 42</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_L1_TO_ASIC_MASK 0x0000040000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LTC_INT_SHFT 43</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LTC_INT_MASK 0x0000080000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT 44</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK 0x0000100000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_IPI_INT_SHFT 45</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_IPI_INT_MASK 0x0000200000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT0_SHFT 46</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT0_MASK 0x0000400000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT1_SHFT 47</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT1_MASK 0x0000800000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT2_SHFT 48</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT2_MASK 0x0001000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT3_SHFT 49</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_EXTIO_INT3_MASK 0x0002000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_PROFILE_INT_SHFT 50</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_PROFILE_INT_MASK 0x0004000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC0_SHFT 51</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC0_MASK 0x0008000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC1_SHFT 52</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC1_MASK 0x0010000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC2_SHFT 53</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC2_MASK 0x0020000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC3_SHFT 54</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_RTC3_MASK 0x0040000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_BAU_DATA_SHFT 55</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_BAU_DATA_MASK 0x0080000000000000UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_POWER_MANAGEMENT_REQ_SHFT 56</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_POWER_MANAGEMENT_REQ_MASK 0x0100000000000000UL</span>
<span class="k">union</span> <span class="n">uvh_event_occurred0_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_event_occurred0_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_hcerr</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_hcerr</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_hcerr</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_hcerr</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_hcerr</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_hcerr</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_hcerr</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr0</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr0</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr0</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_aoerr0</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr0</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_aoerr0</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_aoerr0</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_aoerr1</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr0_aoerr1</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr1_aoerr1</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lh_aoerr1</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_aoerr1</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">xn_aoerr1</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">si_aoerr1</span>            <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rh_vpi_int</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">system_shutdown_int</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_0</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_1</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_2</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_3</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_4</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_5</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_6</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_7</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_8</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_9</span>         <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_10</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_11</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_12</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_13</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_14</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">lb_irq_int_15</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_nmi_int</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">stop_clock</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">asic_to_l1</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">l1_to_asic</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ltc_int</span>              <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">la_seq_trigger</span>       <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ipi_int</span>              <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int0</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int1</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int2</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">extio_int3</span>           <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">profile_int</span>          <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc0</span>                 <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc1</span>                 <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc2</span>                 <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rtc3</span>                 <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">bau_data</span>             <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">power_management_req</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW, W1C */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_57_63</span>           <span class="o">:</span>  <span class="mi">7</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                        UVH_EVENT_OCCURRED0_ALIAS                          */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ALIAS 0x0000000000070008UL</span>
<span class="cp">#define UVH_EVENT_OCCURRED0_ALIAS_32 0x005f0</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR0_TLB_INT0_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG 0x61b00UL</span>

<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_GR0_TLB_INT0_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_int0_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_gr0_tlb_int0_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR0_TLB_INT1_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG 0x61b40UL</span>

<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_GR0_TLB_INT1_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr0_tlb_int1_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_gr0_tlb_int1_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR1_TLB_INT0_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG 0x61f00UL</span>

<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_GR1_TLB_INT0_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_int0_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_gr1_tlb_int0_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                         UVH_GR1_TLB_INT1_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG 0x61f40UL</span>

<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_GR1_TLB_INT1_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_gr1_tlb_int1_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_gr1_tlb_int1_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPB                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPB 0x22080UL</span>

<span class="cp">#define UVH_INT_CMPB_REAL_TIME_CMPB_SHFT 0</span>
<span class="cp">#define UVH_INT_CMPB_REAL_TIME_CMPB_MASK 0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpb_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_int_cmpb_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpb</span> <span class="o">:</span> <span class="mi">56</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span>     <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPC                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPC 0x22100UL</span>

<span class="cp">#define UVH_INT_CMPC_REAL_TIME_CMPC_SHFT 0</span>
<span class="cp">#define UVH_INT_CMPC_REAL_TIME_CMPC_MASK 0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpc_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_int_cmpc_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpc</span> <span class="o">:</span> <span class="mi">56</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span>     <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_INT_CMPD                                */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_INT_CMPD 0x22180UL</span>

<span class="cp">#define UVH_INT_CMPD_REAL_TIME_CMPD_SHFT 0</span>
<span class="cp">#define UVH_INT_CMPD_REAL_TIME_CMPD_MASK 0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_int_cmpd_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_int_cmpd_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_cmpd</span> <span class="o">:</span> <span class="mi">56</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span>     <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                               UVH_NODE_ID                                 */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_NODE_ID 0x0UL</span>

<span class="cp">#define UVH_NODE_ID_FORCE1_SHFT 0</span>
<span class="cp">#define UVH_NODE_ID_FORCE1_MASK 0x0000000000000001UL</span>
<span class="cp">#define UVH_NODE_ID_MANUFACTURER_SHFT 1</span>
<span class="cp">#define UVH_NODE_ID_MANUFACTURER_MASK 0x0000000000000ffeUL</span>
<span class="cp">#define UVH_NODE_ID_PART_NUMBER_SHFT 12</span>
<span class="cp">#define UVH_NODE_ID_PART_NUMBER_MASK 0x000000000ffff000UL</span>
<span class="cp">#define UVH_NODE_ID_REVISION_SHFT 28</span>
<span class="cp">#define UVH_NODE_ID_REVISION_MASK 0x00000000f0000000UL</span>
<span class="cp">#define UVH_NODE_ID_NODE_ID_SHFT 32</span>
<span class="cp">#define UVH_NODE_ID_NODE_ID_MASK 0x00007fff00000000UL</span>
<span class="cp">#define UVH_NODE_ID_NODES_PER_BIT_SHFT 48</span>
<span class="cp">#define UVH_NODE_ID_NODES_PER_BIT_MASK 0x007f000000000000UL</span>
<span class="cp">#define UVH_NODE_ID_NI_PORT_SHFT 56</span>
<span class="cp">#define UVH_NODE_ID_NI_PORT_MASK 0x0f00000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_node_id_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_node_id_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">force1</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">manufacturer</span>  <span class="o">:</span> <span class="mi">11</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">part_number</span>   <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">revision</span>      <span class="o">:</span>  <span class="mi">4</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">node_id</span>       <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47</span>       <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">nodes_per_bit</span> <span class="o">:</span>  <span class="mi">7</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_55</span>       <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ni_port</span>       <span class="o">:</span>  <span class="mi">4</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_60_63</span>    <span class="o">:</span>  <span class="mi">4</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x16000d0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_0_mmr_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_0_mmr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span> <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span> <span class="mi">18</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x16000e0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_1_mmr_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_1_mmr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span> <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span> <span class="mi">18</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR                  */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x16000f0UL</span>

<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_SHFT 24</span>
<span class="cp">#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_MASK 0x00003fffff000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_alias210_redirect_config_2_mmr_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rh_gam_alias210_redirect_config_2_mmr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dest_base</span> <span class="o">:</span> <span class="mi">22</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_63</span><span class="o">:</span> <span class="mi">18</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x1600010UL</span>

<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT 28</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK 0x00003ffff0000000UL</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_GR4_SHFT 48</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_GR4_MASK 0x0001000000000000UL</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT 52</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK 0x00f0000000000000UL</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_gru_overlay_config_mmr_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rh_gam_gru_overlay_config_mmr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_27</span><span class="o">:</span> <span class="mi">28</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span>   <span class="o">:</span> <span class="mi">18</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_46_47</span><span class="o">:</span>  <span class="mi">2</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">gr4</span>    <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_49_51</span><span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_gru</span>  <span class="o">:</span>  <span class="mi">4</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_62</span><span class="o">:</span>  <span class="mi">7</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                    UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR                      */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x1600028UL</span>

<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT 26</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK 0x00003ffffc000000UL</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_DUAL_HUB_SHFT 46</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_DUAL_HUB_MASK 0x0000400000000000UL</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_rh_gam_mmr_overlay_config_mmr_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rh_gam_mmr_overlay_config_mmr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_25</span><span class="o">:</span> <span class="mi">26</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span>     <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dual_hub</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_47_62</span><span class="o">:</span> <span class="mi">16</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                                 UVH_RTC                                   */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC 0x340000UL</span>

<span class="cp">#define UVH_RTC_REAL_TIME_CLOCK_SHFT 0</span>
<span class="cp">#define UVH_RTC_REAL_TIME_CLOCK_MASK 0x00ffffffffffffffUL</span>

<span class="k">union</span> <span class="n">uvh_rtc_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rtc_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">real_time_clock</span> <span class="o">:</span> <span class="mi">56</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_56_63</span>      <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_RTC1_INT_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG 0x615c0UL</span>

<span class="cp">#define UVH_RTC1_INT_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_RTC1_INT_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_rtc1_int_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rtc1_int_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_RTC2_INT_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG 0x61600UL</span>

<span class="cp">#define UVH_RTC2_INT_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_RTC2_INT_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_rtc2_int_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rtc2_int_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                           UVH_RTC3_INT_CONFIG                             */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG 0x61640UL</span>

<span class="cp">#define UVH_RTC3_INT_CONFIG_VECTOR_SHFT 0</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_VECTOR_MASK 0x00000000000000ffUL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_DM_SHFT 8</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_DM_MASK 0x0000000000000700UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_DESTMODE_SHFT 11</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_DESTMODE_MASK 0x0000000000000800UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_STATUS_SHFT 12</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_STATUS_MASK 0x0000000000001000UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_P_SHFT 13</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_P_MASK 0x0000000000002000UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_T_SHFT 15</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_T_MASK 0x0000000000008000UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_M_SHFT 16</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_M_MASK 0x0000000000010000UL</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_APIC_ID_SHFT 32</span>
<span class="cp">#define UVH_RTC3_INT_CONFIG_APIC_ID_MASK 0xffffffff00000000UL</span>

<span class="k">union</span> <span class="n">uvh_rtc3_int_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rtc3_int_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vector_</span>  <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">dm</span>       <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">destmode</span> <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">status</span>   <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">p</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_14</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">t</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RO */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m</span>        <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_17_31</span><span class="o">:</span> <span class="mi">15</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">apic_id</span>  <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                            UVH_RTC_INC_RATIO                              */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_RTC_INC_RATIO 0x350000UL</span>

<span class="cp">#define UVH_RTC_INC_RATIO_FRACTION_SHFT 0</span>
<span class="cp">#define UVH_RTC_INC_RATIO_FRACTION_MASK 0x00000000000fffffUL</span>
<span class="cp">#define UVH_RTC_INC_RATIO_RATIO_SHFT 20</span>
<span class="cp">#define UVH_RTC_INC_RATIO_RATIO_MASK 0x0000000000700000UL</span>

<span class="k">union</span> <span class="n">uvh_rtc_inc_ratio_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_rtc_inc_ratio_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">fraction</span> <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ratio</span>    <span class="o">:</span>  <span class="mi">3</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_23_63</span><span class="o">:</span> <span class="mi">41</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                          UVH_SI_ADDR_MAP_CONFIG                           */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_SI_ADDR_MAP_CONFIG 0xc80000UL</span>

<span class="cp">#define UVH_SI_ADDR_MAP_CONFIG_M_SKT_SHFT 0</span>
<span class="cp">#define UVH_SI_ADDR_MAP_CONFIG_M_SKT_MASK 0x000000000000003fUL</span>
<span class="cp">#define UVH_SI_ADDR_MAP_CONFIG_N_SKT_SHFT 8</span>
<span class="cp">#define UVH_SI_ADDR_MAP_CONFIG_N_SKT_MASK 0x0000000000000f00UL</span>

<span class="k">union</span> <span class="n">uvh_si_addr_map_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_si_addr_map_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_skt</span> <span class="o">:</span>  <span class="mi">6</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_6_7</span><span class="o">:</span>  <span class="mi">2</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">n_skt</span> <span class="o">:</span>  <span class="mi">4</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_12_63</span><span class="o">:</span> <span class="mi">52</span><span class="p">;</span>  <span class="cm">/*    */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_SI_ALIAS0_OVERLAY_CONFIG                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG 0xc80008UL</span>

<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_BASE_SHFT 24</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_SI_ALIAS0_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_si_alias0_overlay_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_si_alias0_overlay_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span>    <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span> <span class="mi">16</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span> <span class="o">:</span>  <span class="mi">5</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span> <span class="mi">10</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_SI_ALIAS1_OVERLAY_CONFIG                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG 0xc80010UL</span>

<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_BASE_SHFT 24</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_SI_ALIAS1_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_si_alias1_overlay_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_si_alias1_overlay_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span>    <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span> <span class="mi">16</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span> <span class="o">:</span>  <span class="mi">5</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span> <span class="mi">10</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ========================================================================= */</span>
<span class="cm">/*                       UVH_SI_ALIAS2_OVERLAY_CONFIG                        */</span>
<span class="cm">/* ========================================================================= */</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG 0xc80018UL</span>

<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_BASE_SHFT 24</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_M_ALIAS_SHFT 48</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_ENABLE_SHFT 63</span>
<span class="cp">#define UVH_SI_ALIAS2_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL</span>

<span class="k">union</span> <span class="n">uvh_si_alias2_overlay_config_u</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">v</span><span class="p">;</span>
    <span class="k">struct</span> <span class="n">uvh_si_alias2_overlay_config_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_0_23</span><span class="o">:</span> <span class="mi">24</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">base</span>    <span class="o">:</span>  <span class="mi">8</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_32_47</span><span class="o">:</span> <span class="mi">16</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">m_alias</span> <span class="o">:</span>  <span class="mi">5</span><span class="p">;</span>  <span class="cm">/* RW */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rsvd_53_62</span><span class="o">:</span> <span class="mi">10</span><span class="p">;</span>  <span class="cm">/*    */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">enable</span>  <span class="o">:</span>  <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* RW */</span>
    <span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#endif </span><span class="cm">/* _ASM_IA64_UV_UV_MMRS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
