Classic Timing Analyzer report for SCOMP_SRAM
Tue Apr 07 19:08:39 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk_50'
  8. Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk_50'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                         ; To                         ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tco                                             ; N/A       ; None                             ; 10.824 ns                        ; SRAM:inst2|SRAM_ADDR[5]                                                                      ; sram_addr[5]               ; clk_50                                      ; --                                          ; 0            ;
; Clock Setup: 'clk_50'                                      ; -0.471 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; SCOMP:inst|IR[5]                                                                             ; SRAM:inst2|SRAM_DQ[6]~reg0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50                                      ; 93           ;
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' ; 28.440 ns ; 12.50 MHz ( period = 80.000 ns ) ; 43.25 MHz ( period = 23.120 ns ) ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10 ; SCOMP:inst|AC[10]          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; SCOMP:inst|MW                                                                                ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'clk_50'                                       ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; SRAM:inst2|SRAM_DQ[0]~reg0                                                                   ; SRAM:inst2|SRAM_DQ[0]~reg0 ; clk_50                                      ; clk_50                                      ; 0            ;
; Total number of failed paths                               ;           ;                                  ;                                  ;                                                                                              ;                            ;                                             ;                                             ; 93           ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; altpll0:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50   ; 1                     ; 4                   ; -2.358 ns ;              ;
; clk_50                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.440 ns                               ; 43.25 MHz ( period = 23.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 11.324 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 28.465 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 11.292 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.265 ns                               ; 46.58 MHz ( period = 21.470 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.500 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.488 ns                               ; 47.56 MHz ( period = 21.024 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a1~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.284 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.513 ns                               ; 47.68 MHz ( period = 20.974 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.259 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.528 ns                               ; 47.75 MHz ( period = 20.944 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.234 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.538 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a5~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 10.227 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.553 ns                               ; 47.86 MHz ( period = 20.894 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a7~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.202 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.586 ns                               ; 48.01 MHz ( period = 20.828 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 10.166 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.673 ns                               ; 48.42 MHz ( period = 20.654 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 10.106 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.685 ns                               ; 48.47 MHz ( period = 20.630 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 10.070 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.698 ns                               ; 48.53 MHz ( period = 20.604 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 10.074 ns               ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.816 ns                               ; 49.10 MHz ( period = 20.368 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 9.965 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.841 ns                               ; 49.22 MHz ( period = 20.318 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a2~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 9.933 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg10 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg9  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg8  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg7  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg6  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg5  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg4  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg3  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg2  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg1  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg0  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.894 ns                               ; 49.48 MHz ( period = 20.212 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_we_reg        ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.868 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.940 ns                               ; 49.70 MHz ( period = 20.120 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 9.826 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; 29.998 ns                               ; 49.99 MHz ( period = 20.004 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.754 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                   ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+--------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                             ; From Clock                                  ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+--------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.471 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.632 ns                ;
; -0.470 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.631 ns                ;
; -0.467 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.628 ns                ;
; -0.466 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.627 ns                ;
; -0.460 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.628 ns                ;
; -0.459 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.627 ns                ;
; -0.456 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.624 ns                ;
; -0.455 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.623 ns                ;
; -0.429 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.590 ns                ;
; -0.428 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.589 ns                ;
; -0.425 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.586 ns                ;
; -0.424 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.585 ns                ;
; -0.411 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.573 ns                ;
; -0.411 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.573 ns                ;
; -0.411 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.573 ns                ;
; -0.411 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.573 ns                ;
; -0.400 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.569 ns                ;
; -0.400 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.569 ns                ;
; -0.400 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.569 ns                ;
; -0.400 ns                               ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.569 ns                ;
; -0.392 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.560 ns                ;
; -0.391 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.559 ns                ;
; -0.388 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.556 ns                ;
; -0.387 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.555 ns                ;
; -0.369 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.531 ns                ;
; -0.369 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.531 ns                ;
; -0.369 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.531 ns                ;
; -0.369 ns                               ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.531 ns                ;
; -0.332 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.501 ns                ;
; -0.332 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.501 ns                ;
; -0.332 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.501 ns                ;
; -0.332 ns                               ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.501 ns                ;
; -0.329 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.490 ns                ;
; -0.328 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.489 ns                ;
; -0.325 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.486 ns                ;
; -0.324 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.485 ns                ;
; -0.304 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.472 ns                ;
; -0.303 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.471 ns                ;
; -0.300 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.468 ns                ;
; -0.299 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.467 ns                ;
; -0.269 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.431 ns                ;
; -0.269 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.431 ns                ;
; -0.269 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.431 ns                ;
; -0.269 ns                               ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.431 ns                ;
; -0.244 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.413 ns                ;
; -0.244 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.413 ns                ;
; -0.244 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.413 ns                ;
; -0.244 ns                               ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.413 ns                ;
; -0.212 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.374 ns                ;
; -0.210 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.371 ns                ;
; -0.209 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.370 ns                ;
; -0.206 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.367 ns                ;
; -0.205 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.161 ns                  ; 2.366 ns                ;
; -0.164 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.326 ns                ;
; -0.163 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.331 ns                ;
; -0.162 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.330 ns                ;
; -0.159 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.327 ns                ;
; -0.158 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.326 ns                ;
; -0.150 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.312 ns                ;
; -0.150 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.312 ns                ;
; -0.150 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.312 ns                ;
; -0.150 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.312 ns                ;
; -0.150 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.312 ns                ;
; -0.141 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.303 ns                ;
; -0.131 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.293 ns                ;
; -0.124 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.286 ns                ;
; -0.118 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.280 ns                ;
; -0.113 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.281 ns                ;
; -0.112 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.280 ns                ;
; -0.109 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.277 ns                ;
; -0.108 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.276 ns                ;
; -0.103 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.272 ns                ;
; -0.103 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.272 ns                ;
; -0.103 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.272 ns                ;
; -0.103 ns                               ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.272 ns                ;
; -0.093 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.255 ns                ;
; -0.091 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.253 ns                ;
; -0.088 ns                               ; None                                                ; SCOMP:inst|AC[4]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.250 ns                ;
; -0.053 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.222 ns                ;
; -0.053 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.222 ns                ;
; -0.053 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.222 ns                ;
; -0.053 ns                               ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.222 ns                ;
; -0.041 ns                               ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.203 ns                ;
; -0.008 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.170 ns                ;
; -0.008 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.170 ns                ;
; -0.008 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.170 ns                ;
; -0.008 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.170 ns                ;
; -0.006 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.168 ns                ;
; -0.006 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.168 ns                ;
; -0.005 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.167 ns                ;
; -0.002 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.164 ns                ;
; -0.001 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.163 ns                ;
; -0.001 ns                               ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.163 ns                ;
; 0.000 ns                                ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.162 ns                ;
; 0.001 ns                                ; None                                                ; SCOMP:inst|IR[5]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.161 ns                ;
; 0.003 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.166 ns                ;
; 0.003 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.166 ns                ;
; 0.003 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.166 ns                ;
; 0.003 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.166 ns                ;
; 0.005 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.164 ns                ;
; 0.005 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.164 ns                ;
; 0.006 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.163 ns                ;
; 0.009 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.160 ns                ;
; 0.010 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.159 ns                ;
; 0.010 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.159 ns                ;
; 0.011 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.158 ns                ;
; 0.012 ns                                ; None                                                ; SCOMP:inst|IR[3]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.157 ns                ;
; 0.024 ns                                ; None                                                ; SCOMP:inst|AC[2]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.164 ns                  ; 2.140 ns                ;
; 0.032 ns                                ; None                                                ; SCOMP:inst|AC[1]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.181 ns                  ; 2.149 ns                ;
; 0.034 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.128 ns                ;
; 0.034 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.128 ns                ;
; 0.034 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.128 ns                ;
; 0.034 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.128 ns                ;
; 0.036 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.126 ns                ;
; 0.036 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.126 ns                ;
; 0.037 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.125 ns                ;
; 0.040 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.122 ns                ;
; 0.041 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.121 ns                ;
; 0.041 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.121 ns                ;
; 0.042 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.120 ns                ;
; 0.043 ns                                ; None                                                ; SCOMP:inst|IR[6]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.119 ns                ;
; 0.071 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.098 ns                ;
; 0.071 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.098 ns                ;
; 0.071 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.098 ns                ;
; 0.071 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.098 ns                ;
; 0.073 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.096 ns                ;
; 0.073 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.096 ns                ;
; 0.074 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.095 ns                ;
; 0.077 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.092 ns                ;
; 0.078 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.091 ns                ;
; 0.078 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.091 ns                ;
; 0.079 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.090 ns                ;
; 0.080 ns                                ; None                                                ; SCOMP:inst|IR[2]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.089 ns                ;
; 0.093 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.069 ns                ;
; 0.103 ns                                ; None                                                ; SCOMP:inst|AC[15]       ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.176 ns                  ; 2.073 ns                ;
; 0.114 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.054 ns                ;
; 0.115 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.053 ns                ;
; 0.115 ns                                ; None                                                ; SCOMP:inst|AC[14]       ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.171 ns                  ; 2.056 ns                ;
; 0.118 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.050 ns                ;
; 0.119 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.168 ns                  ; 2.049 ns                ;
; 0.127 ns                                ; None                                                ; SCOMP:inst|AC[9]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.181 ns                  ; 2.054 ns                ;
; 0.134 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.028 ns                ;
; 0.134 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.028 ns                ;
; 0.134 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.028 ns                ;
; 0.134 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.028 ns                ;
; 0.136 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.026 ns                ;
; 0.136 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.026 ns                ;
; 0.137 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.025 ns                ;
; 0.140 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.022 ns                ;
; 0.141 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.021 ns                ;
; 0.141 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.021 ns                ;
; 0.142 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.020 ns                ;
; 0.143 ns                                ; None                                                ; SCOMP:inst|IR[7]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.019 ns                ;
; 0.156 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 2.006 ns                ;
; 0.159 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.010 ns                ;
; 0.159 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.010 ns                ;
; 0.159 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.010 ns                ;
; 0.159 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.010 ns                ;
; 0.160 ns                                ; None                                                ; SCOMP:inst|AC[8]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.179 ns                  ; 2.019 ns                ;
; 0.161 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.008 ns                ;
; 0.161 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.008 ns                ;
; 0.162 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.007 ns                ;
; 0.165 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.004 ns                ;
; 0.166 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.003 ns                ;
; 0.166 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.003 ns                ;
; 0.167 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.002 ns                ;
; 0.168 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE     ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 2.001 ns                ;
; 0.173 ns                                ; None                                                ; SCOMP:inst|AC[7]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.171 ns                  ; 1.998 ns                ;
; 0.174 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.995 ns                ;
; 0.174 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.995 ns                ;
; 0.174 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.995 ns                ;
; 0.174 ns                                ; None                                                ; SCOMP:inst|IR[4]        ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.995 ns                ;
; 0.212 ns                                ; None                                                ; SCOMP:inst|AC[0]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.179 ns                  ; 1.967 ns                ;
; 0.300 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.869 ns                ;
; 0.300 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.869 ns                ;
; 0.300 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.869 ns                ;
; 0.300 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.869 ns                ;
; 0.302 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.867 ns                ;
; 0.302 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.867 ns                ;
; 0.303 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.866 ns                ;
; 0.306 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.863 ns                ;
; 0.307 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.862 ns                ;
; 0.307 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.862 ns                ;
; 0.308 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.861 ns                ;
; 0.309 ns                                ; None                                                ; SCOMP:inst|IR[1]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.860 ns                ;
; 0.350 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.819 ns                ;
; 0.350 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.819 ns                ;
; 0.350 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.819 ns                ;
; 0.350 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.819 ns                ;
; 0.352 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.817 ns                ;
; 0.352 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.817 ns                ;
; 0.353 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.816 ns                ;
; 0.356 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.813 ns                ;
; 0.357 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.812 ns                ;
; 0.357 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.812 ns                ;
; 0.358 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.811 ns                ;
; 0.359 ns                                ; None                                                ; SCOMP:inst|IR[0]        ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.169 ns                  ; 1.810 ns                ;
; 0.444 ns                                ; None                                                ; SCOMP:inst|AC[11]       ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.173 ns                  ; 1.729 ns                ;
; 0.456 ns                                ; None                                                ; SCOMP:inst|AC[12]       ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.162 ns                  ; 1.706 ns                ;
; 0.468 ns                                ; None                                                ; SCOMP:inst|AC[3]        ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 2.358 ns                    ; 2.172 ns                  ; 1.704 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                ;                                             ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+--------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                         ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SCOMP:inst|MW                                       ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.522 ns                                ; SCOMP:inst|PC_STACK[8][4]                           ; SCOMP:inst|PC_STACK[9][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; SCOMP:inst|PC[3]                                    ; SCOMP:inst|PC_STACK[0][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; SCOMP:inst|PC[1]                                    ; SCOMP:inst|PC_STACK[0][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; SCOMP:inst|PC_STACK[3][4]                           ; SCOMP:inst|PC_STACK[4][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; SCOMP:inst|PC_STACK[2][9]                           ; SCOMP:inst|PC_STACK[1][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; SCOMP:inst|PC_STACK[2][9]                           ; SCOMP:inst|PC_STACK[3][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; SCOMP:inst|PC[7]                                    ; SCOMP:inst|PC_STACK[0][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst|PC_STACK[8][9]                           ; SCOMP:inst|PC_STACK[7][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[6][5]                           ; SCOMP:inst|PC_STACK[7][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[6][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[2][2]                           ; SCOMP:inst|PC_STACK[3][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; SCOMP:inst|PC_STACK[8][1]                           ; SCOMP:inst|PC_STACK[7][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst|PC_STACK[1][1]                           ; SCOMP:inst|PC_STACK[2][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst|PC_STACK[0][5]                           ; SCOMP:inst|PC_STACK[1][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst|PC_STACK[0][1]                           ; SCOMP:inst|PC_STACK[1][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[7][3]                           ; SCOMP:inst|PC_STACK[8][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[6][5]                           ; SCOMP:inst|PC_STACK[5][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC[9]                                    ; SCOMP:inst|PC_STACK[0][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[0][1]                           ; SCOMP:inst|PC[1]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[6][4]                           ; SCOMP:inst|PC_STACK[7][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[5][1]                           ; SCOMP:inst|PC_STACK[6][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[3][7]                           ; SCOMP:inst|PC_STACK[4][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[1][4]                           ; SCOMP:inst|PC_STACK[2][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[8][6]                           ; SCOMP:inst|PC_STACK[9][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[7][2]                           ; SCOMP:inst|PC_STACK[8][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[8][0]                           ; SCOMP:inst|PC_STACK[7][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[2][7]                           ; SCOMP:inst|PC_STACK[3][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[3][7]                           ; SCOMP:inst|PC_STACK[2][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[0][4]                           ; SCOMP:inst|PC[4]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[8][0]                           ; SCOMP:inst|PC_STACK[9][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[7][4]                           ; SCOMP:inst|PC_STACK[8][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[5][6]                           ; SCOMP:inst|PC_STACK[4][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[1][6]                           ; SCOMP:inst|PC_STACK[2][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[0][10]                          ; SCOMP:inst|PC[10]          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[4][7]                           ; SCOMP:inst|PC_STACK[5][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[3][5]                           ; SCOMP:inst|PC_STACK[2][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[2][7]                           ; SCOMP:inst|PC_STACK[1][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[1][6]                           ; SCOMP:inst|PC_STACK[0][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[0][7]                           ; SCOMP:inst|PC[7]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[7][0]                           ; SCOMP:inst|PC_STACK[8][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[8][7]                           ; SCOMP:inst|PC_STACK[7][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[5][2]                           ; SCOMP:inst|PC_STACK[6][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[2][4]                           ; SCOMP:inst|PC_STACK[1][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[1][4]                           ; SCOMP:inst|PC_STACK[0][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[5][8]                           ; SCOMP:inst|PC_STACK[6][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[7][7]                           ; SCOMP:inst|PC_STACK[6][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[5][6]                           ; SCOMP:inst|PC_STACK[6][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[4][0]                           ; SCOMP:inst|PC_STACK[5][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[5][2]                           ; SCOMP:inst|PC_STACK[4][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[4][0]                           ; SCOMP:inst|PC_STACK[3][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[2][6]                           ; SCOMP:inst|PC_STACK[1][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[7][6]                           ; SCOMP:inst|PC_STACK[8][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[6][3]                           ; SCOMP:inst|PC_STACK[7][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[7][0]                           ; SCOMP:inst|PC_STACK[6][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[4][9]                           ; SCOMP:inst|PC_STACK[5][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[4][3]                           ; SCOMP:inst|PC_STACK[5][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[3][1]                           ; SCOMP:inst|PC_STACK[4][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[2][6]                           ; SCOMP:inst|PC_STACK[3][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[4][3]                           ; SCOMP:inst|PC_STACK[3][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[8][6]                           ; SCOMP:inst|PC_STACK[7][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[3][0]                           ; SCOMP:inst|PC_STACK[4][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[3][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[1][3]                           ; SCOMP:inst|PC_STACK[2][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[1][5]                           ; SCOMP:inst|PC_STACK[0][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; SCOMP:inst|PC_STACK[1][9]                           ; SCOMP:inst|PC_STACK[2][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst|PC[2]                                    ; SCOMP:inst|PC_STACK[0][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.557 ns                                ; SCOMP:inst|IR[11]                                   ; SCOMP:inst|STATE.EX_OUT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; SCOMP:inst|IR[12]                                   ; SCOMP:inst|STATE.EX_STORE  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.653 ns                                ; SCOMP:inst|PC_STACK[9][2]                           ; SCOMP:inst|PC_STACK[8][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.656 ns                                ; SCOMP:inst|PC_STACK[1][8]                           ; SCOMP:inst|PC_STACK[0][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.660 ns                                ; SCOMP:inst|PC_STACK[9][4]                           ; SCOMP:inst|PC_STACK[8][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; SCOMP:inst|PC_STACK[8][2]                           ; SCOMP:inst|PC_STACK[7][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[4][6]                           ; SCOMP:inst|PC_STACK[5][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[4][6]                           ; SCOMP:inst|PC_STACK[3][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[0][2]                           ; SCOMP:inst|PC[2]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; SCOMP:inst|PC_STACK[9][8]                           ; SCOMP:inst|PC_STACK[8][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; SCOMP:inst|PC_STACK[7][8]                           ; SCOMP:inst|PC_STACK[6][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; SCOMP:inst|PC_STACK[5][3]                           ; SCOMP:inst|PC_STACK[6][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[6][8]                           ; SCOMP:inst|PC_STACK[5][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; SCOMP:inst|PC_STACK[5][4]                           ; SCOMP:inst|PC_STACK[4][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; SCOMP:inst|PC_STACK[3][2]                           ; SCOMP:inst|PC_STACK[4][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[6][10]                          ; SCOMP:inst|PC_STACK[7][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[8][5]                           ; SCOMP:inst|PC_STACK[7][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[5][4]                           ; SCOMP:inst|PC_STACK[6][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[4][2]                           ; SCOMP:inst|PC_STACK[3][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[8][2]                           ; SCOMP:inst|PC_STACK[9][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[2][3]                           ; SCOMP:inst|PC_STACK[3][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[3][3]                           ; SCOMP:inst|PC_STACK[2][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[2][1]                           ; SCOMP:inst|PC_STACK[1][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; SCOMP:inst|PC_STACK[4][10]                          ; SCOMP:inst|PC_STACK[5][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; SCOMP:inst|PC_STACK[1][10]                          ; SCOMP:inst|PC_STACK[0][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[6][1]                           ; SCOMP:inst|PC_STACK[7][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[6][1]                           ; SCOMP:inst|PC_STACK[5][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[1][10]                          ; SCOMP:inst|PC_STACK[2][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[2][3]                           ; SCOMP:inst|PC_STACK[1][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[7][5]                           ; SCOMP:inst|PC_STACK[8][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[5][5]                           ; SCOMP:inst|PC_STACK[6][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[3][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[6][8]                           ; SCOMP:inst|PC_STACK[7][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[5][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[5][5]                           ; SCOMP:inst|PC_STACK[4][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[3][2]                           ; SCOMP:inst|PC_STACK[2][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[5][9]                           ; SCOMP:inst|PC_STACK[6][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[4][2]                           ; SCOMP:inst|PC_STACK[5][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_LOAD   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; SCOMP:inst|PC_STACK[8][8]                           ; SCOMP:inst|PC_STACK[9][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; SCOMP:inst|PC_STACK[3][3]                           ; SCOMP:inst|PC_STACK[4][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; SCOMP:inst|PC_STACK[9][9]                           ; SCOMP:inst|PC_STACK[8][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.690 ns                 ;
; 0.676 ns                                ; SCOMP:inst|PC_STACK[4][1]                           ; SCOMP:inst|PC_STACK[3][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.678 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_OUT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.679 ns                                ; SCOMP:inst|PC_STACK[8][5]                           ; SCOMP:inst|PC_STACK[9][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.682 ns                                ; SCOMP:inst|STATE.EX_OUT                             ; SCOMP:inst|STATE.EX_OUT2   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.699 ns                                ; SCOMP:inst|PC_STACK[9][1]                           ; SCOMP:inst|PC_STACK[8][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.714 ns                 ;
; 0.704 ns                                ; SCOMP:inst|PC_STACK[8][10]                          ; SCOMP:inst|PC_STACK[9][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.704 ns                                ; SCOMP:inst|PC_STACK[5][8]                           ; SCOMP:inst|PC_STACK[4][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.708 ns                                ; SCOMP:inst|PC_STACK[3][0]                           ; SCOMP:inst|PC_STACK[2][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.723 ns                 ;
; 0.709 ns                                ; SCOMP:inst|PC_STACK[8][1]                           ; SCOMP:inst|PC_STACK[9][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.726 ns                 ;
; 0.709 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[5][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.726 ns                 ;
; 0.711 ns                                ; SCOMP:inst|PC_STACK[1][2]                           ; SCOMP:inst|PC_STACK[2][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.728 ns                 ;
; 0.711 ns                                ; SCOMP:inst|PC[8]                                    ; SCOMP:inst|PC_STACK[0][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.729 ns                 ;
; 0.718 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[3][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.726 ns                                ; SCOMP:inst|STATE.EX_STORE                           ; SCOMP:inst|STATE.EX_STORE2 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.741 ns                 ;
; 0.728 ns                                ; SCOMP:inst|STATE.EX_STORE                           ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.743 ns                 ;
; 0.782 ns                                ; SCOMP:inst|STATE.EX_STORE2                          ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.796 ns                                ; SCOMP:inst|PC_STACK[0][6]                           ; SCOMP:inst|PC_STACK[1][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; SCOMP:inst|PC[0]                                    ; SCOMP:inst|PC_STACK[0][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; SCOMP:inst|PC_STACK[8][4]                           ; SCOMP:inst|PC_STACK[7][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.804 ns                                ; SCOMP:inst|PC_STACK[0][2]                           ; SCOMP:inst|PC_STACK[1][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; SCOMP:inst|PC_STACK[1][8]                           ; SCOMP:inst|PC_STACK[2][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; SCOMP:inst|PC_STACK[1][1]                           ; SCOMP:inst|PC_STACK[0][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC_STACK[6][9]                           ; SCOMP:inst|PC_STACK[7][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC_STACK[6][9]                           ; SCOMP:inst|PC_STACK[5][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[2][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC_STACK[0][8]                           ; SCOMP:inst|PC_STACK[1][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC[10]                                   ; SCOMP:inst|PC_STACK[0][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; SCOMP:inst|PC_STACK[9][6]                           ; SCOMP:inst|PC_STACK[8][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; SCOMP:inst|PC_STACK[6][6]                           ; SCOMP:inst|PC_STACK[7][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; SCOMP:inst|PC_STACK[7][8]                           ; SCOMP:inst|PC_STACK[8][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; SCOMP:inst|PC_STACK[4][7]                           ; SCOMP:inst|PC_STACK[3][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; SCOMP:inst|PC_STACK[5][0]                           ; SCOMP:inst|PC_STACK[6][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; SCOMP:inst|PC_STACK[4][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; SCOMP:inst|PC_STACK[5][1]                           ; SCOMP:inst|PC_STACK[4][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[7][5]                           ; SCOMP:inst|PC_STACK[6][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[6][6]                           ; SCOMP:inst|PC_STACK[5][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[3][6]                           ; SCOMP:inst|PC_STACK[4][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[6][10]                          ; SCOMP:inst|PC_STACK[5][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[5][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[5][0]                           ; SCOMP:inst|PC_STACK[4][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[0][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[9][5]                           ; SCOMP:inst|PC_STACK[8][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[5][10]                          ; SCOMP:inst|PC_STACK[6][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[7][6]                           ; SCOMP:inst|PC_STACK[6][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[6][3]                           ; SCOMP:inst|PC_STACK[5][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; SCOMP:inst|PC_STACK[7][4]                           ; SCOMP:inst|PC_STACK[6][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; SCOMP:inst|PC_STACK[3][6]                           ; SCOMP:inst|PC_STACK[2][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; SCOMP:inst|PC_STACK[0][4]                           ; SCOMP:inst|PC_STACK[1][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; SCOMP:inst|PC_STACK[1][9]                           ; SCOMP:inst|PC_STACK[0][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[7][9]                           ; SCOMP:inst|PC_STACK[8][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[7][9]                           ; SCOMP:inst|PC_STACK[6][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[4][9]                           ; SCOMP:inst|PC_STACK[3][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[3][1]                           ; SCOMP:inst|PC_STACK[2][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[1][3]                           ; SCOMP:inst|PC_STACK[0][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; SCOMP:inst|PC_STACK[7][7]                           ; SCOMP:inst|PC_STACK[8][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; SCOMP:inst|PC_STACK[4][4]                           ; SCOMP:inst|PC_STACK[3][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; SCOMP:inst|PC_STACK[2][5]                           ; SCOMP:inst|PC_STACK[1][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; SCOMP:inst|PC_STACK[0][3]                           ; SCOMP:inst|PC_STACK[1][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; SCOMP:inst|PC_STACK[0][3]                           ; SCOMP:inst|PC[3]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; SCOMP:inst|PC_STACK[8][10]                          ; SCOMP:inst|PC_STACK[7][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; SCOMP:inst|PC_STACK[1][5]                           ; SCOMP:inst|PC_STACK[2][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; SCOMP:inst|PC_STACK[5][9]                           ; SCOMP:inst|PC_STACK[4][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; SCOMP:inst|PC_STACK[2][5]                           ; SCOMP:inst|PC_STACK[3][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; SCOMP:inst|PC_STACK[1][7]                           ; SCOMP:inst|PC_STACK[2][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; SCOMP:inst|PC_STACK[1][7]                           ; SCOMP:inst|PC_STACK[0][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; SCOMP:inst|PC_STACK[0][7]                           ; SCOMP:inst|PC_STACK[1][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.835 ns                                ; SCOMP:inst|PC_STACK[7][1]                           ; SCOMP:inst|PC_STACK[8][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; SCOMP:inst|PC_STACK[7][1]                           ; SCOMP:inst|PC_STACK[6][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; SCOMP:inst|IR[12]                                   ; SCOMP:inst|STATE.EX_OUT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; SCOMP:inst|PC_STACK[1][2]                           ; SCOMP:inst|PC_STACK[0][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; SCOMP:inst|PC_STACK[0][9]                           ; SCOMP:inst|PC_STACK[1][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; SCOMP:inst|PC_STACK[7][3]                           ; SCOMP:inst|PC_STACK[6][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; SCOMP:inst|PC_STACK[5][3]                           ; SCOMP:inst|PC_STACK[4][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; SCOMP:inst|PC_STACK[0][9]                           ; SCOMP:inst|PC[9]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[9][0]                           ; SCOMP:inst|PC_STACK[8][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[6][0]                           ; SCOMP:inst|PC_STACK[5][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[3][9]                           ; SCOMP:inst|PC_STACK[4][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; SCOMP:inst|PC_STACK[2][2]                           ; SCOMP:inst|PC_STACK[1][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[8][3]                           ; SCOMP:inst|PC_STACK[7][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[7][10]                          ; SCOMP:inst|PC_STACK[6][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[7][2]                           ; SCOMP:inst|PC_STACK[6][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[3][9]                           ; SCOMP:inst|PC_STACK[2][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC[4]                                    ; SCOMP:inst|PC_STACK[0][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[0][0]                           ; SCOMP:inst|PC[0]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; SCOMP:inst|PC_STACK[0][0]                           ; SCOMP:inst|PC_STACK[1][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SCOMP:inst|IR[12]                                   ; SCOMP:inst|STATE.EX_LOAD   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[7][10]                          ; SCOMP:inst|PC_STACK[8][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[8][8]                           ; SCOMP:inst|PC_STACK[7][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[6][0]                           ; SCOMP:inst|PC_STACK[7][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_50'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                             ; From Clock                                  ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[0]~reg0                          ; SRAM:inst2|SRAM_DQ[0]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[1]~reg0                          ; SRAM:inst2|SRAM_DQ[1]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[2]~reg0                          ; SRAM:inst2|SRAM_DQ[2]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[3]~reg0                          ; SRAM:inst2|SRAM_DQ[3]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[4]~reg0                          ; SRAM:inst2|SRAM_DQ[4]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[5]~reg0                          ; SRAM:inst2|SRAM_DQ[5]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[6]~reg0                          ; SRAM:inst2|SRAM_DQ[6]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[7]~reg0                          ; SRAM:inst2|SRAM_DQ[7]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[8]~reg0                          ; SRAM:inst2|SRAM_DQ[8]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[9]~reg0                          ; SRAM:inst2|SRAM_DQ[9]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[10]~reg0                         ; SRAM:inst2|SRAM_DQ[10]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[11]~reg0                         ; SRAM:inst2|SRAM_DQ[11]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[12]~reg0                         ; SRAM:inst2|SRAM_DQ[12]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[13]~reg0                         ; SRAM:inst2|SRAM_DQ[13]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[14]~reg0                         ; SRAM:inst2|SRAM_DQ[14]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_DQ[15]~reg0                         ; SRAM:inst2|SRAM_DQ[15]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM:inst2|SRAM_WE_N                                ; SRAM:inst2|SRAM_WE_N           ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.716 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|STATE.WRITE_DISABLE ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.732 ns                 ;
; 0.848 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[4]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[12]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[1]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[8]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.853 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[9]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[5]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[14]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.998 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[3]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.015 ns                   ; 1.013 ns                 ;
; 0.998 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[6]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.015 ns                   ; 1.013 ns                 ;
; 0.998 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[10]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.015 ns                   ; 1.013 ns                 ;
; 1.001 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[13]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.015 ns                   ; 1.016 ns                 ;
; 1.040 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[0]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.056 ns                 ;
; 1.041 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[11]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.057 ns                 ;
; 1.041 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[15]~reg0    ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.057 ns                 ;
; 1.042 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[2]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.058 ns                 ;
; 1.042 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|SRAM_DQ[7]~reg0     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.058 ns                 ;
; 1.180 ns                                ; SRAM:inst2|STATE.WRITE_EN                           ; SRAM:inst2|STATE.DATA_SEND     ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.196 ns                 ;
; 1.181 ns                                ; SRAM:inst2|STATE.WRITE_EN                           ; SRAM:inst2|SRAM_WE_N           ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.197 ns                 ;
; 1.189 ns                                ; SRAM:inst2|STATE.WRITE_DISABLE                      ; SRAM:inst2|SRAM_WE_N           ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.555 ns                                ; SRAM:inst2|STATE.DATA_SEND                          ; SRAM:inst2|STATE.WRITE_EN      ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.571 ns                 ;
; 1.894 ns                                ; SRAM:inst2|STATE.WRITE_EN                           ; SRAM:inst2|STATE.WRITE_EN      ; clk_50                                      ; clk_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.910 ns                 ;
; 18.885 ns                               ; SCOMP:inst|AC[10]                                   ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.607 ns                 ; 1.278 ns                 ;
; 18.990 ns                               ; SCOMP:inst|AC[13]                                   ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.595 ns                 ; 1.395 ns                 ;
; 19.023 ns                               ; SCOMP:inst|AC[6]                                    ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.607 ns                 ; 1.416 ns                 ;
; 19.184 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.583 ns                 ;
; 19.185 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.584 ns                 ;
; 19.186 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.585 ns                 ;
; 19.186 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.585 ns                 ;
; 19.187 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.586 ns                 ;
; 19.190 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.589 ns                 ;
; 19.191 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.590 ns                 ;
; 19.191 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.590 ns                 ;
; 19.193 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.592 ns                 ;
; 19.193 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.592 ns                 ;
; 19.193 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.592 ns                 ;
; 19.193 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.592 ns                 ;
; 19.265 ns                               ; SCOMP:inst|AC[5]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.594 ns                 ; 1.671 ns                 ;
; 19.302 ns                               ; SCOMP:inst|AC[3]                                    ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.598 ns                 ; 1.704 ns                 ;
; 19.314 ns                               ; SCOMP:inst|AC[12]                                   ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.706 ns                 ;
; 19.326 ns                               ; SCOMP:inst|AC[11]                                   ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.597 ns                 ; 1.729 ns                 ;
; 19.407 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.609 ns                 ; 1.798 ns                 ;
; 19.411 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.609 ns                 ; 1.802 ns                 ;
; 19.411 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.810 ns                 ;
; 19.412 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.811 ns                 ;
; 19.413 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.812 ns                 ;
; 19.413 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.812 ns                 ;
; 19.414 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.813 ns                 ;
; 19.417 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.816 ns                 ;
; 19.418 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.817 ns                 ;
; 19.418 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.817 ns                 ;
; 19.420 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.819 ns                 ;
; 19.420 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.819 ns                 ;
; 19.420 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.819 ns                 ;
; 19.420 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.819 ns                 ;
; 19.461 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.860 ns                 ;
; 19.462 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.861 ns                 ;
; 19.463 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.862 ns                 ;
; 19.463 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.862 ns                 ;
; 19.464 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.863 ns                 ;
; 19.467 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.866 ns                 ;
; 19.468 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.867 ns                 ;
; 19.468 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.867 ns                 ;
; 19.470 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.869 ns                 ;
; 19.470 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.869 ns                 ;
; 19.470 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.869 ns                 ;
; 19.470 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.869 ns                 ;
; 19.508 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.900 ns                 ;
; 19.509 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.901 ns                 ;
; 19.510 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.902 ns                 ;
; 19.510 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.902 ns                 ;
; 19.511 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.903 ns                 ;
; 19.514 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.906 ns                 ;
; 19.515 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.907 ns                 ;
; 19.515 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.907 ns                 ;
; 19.517 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.909 ns                 ;
; 19.517 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.909 ns                 ;
; 19.517 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.909 ns                 ;
; 19.517 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 1.909 ns                 ;
; 19.558 ns                               ; SCOMP:inst|AC[0]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.591 ns                 ; 1.967 ns                 ;
; 19.567 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.609 ns                 ; 1.958 ns                 ;
; 19.578 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.609 ns                 ; 1.969 ns                 ;
; 19.596 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.995 ns                 ;
; 19.596 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.995 ns                 ;
; 19.596 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.995 ns                 ;
; 19.596 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 1.995 ns                 ;
; 19.597 ns                               ; SCOMP:inst|AC[7]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.599 ns                 ; 1.998 ns                 ;
; 19.602 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.001 ns                 ;
; 19.603 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.002 ns                 ;
; 19.604 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.003 ns                 ;
; 19.604 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.003 ns                 ;
; 19.605 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.004 ns                 ;
; 19.608 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.007 ns                 ;
; 19.609 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.008 ns                 ;
; 19.609 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.008 ns                 ;
; 19.610 ns                               ; SCOMP:inst|AC[8]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.591 ns                 ; 2.019 ns                 ;
; 19.611 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.010 ns                 ;
; 19.611 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.010 ns                 ;
; 19.611 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.010 ns                 ;
; 19.611 ns                               ; SCOMP:inst|IO_CYCLE                                 ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.010 ns                 ;
; 19.627 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.019 ns                 ;
; 19.628 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.020 ns                 ;
; 19.629 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.021 ns                 ;
; 19.629 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.021 ns                 ;
; 19.630 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.022 ns                 ;
; 19.633 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.025 ns                 ;
; 19.634 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.026 ns                 ;
; 19.634 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.026 ns                 ;
; 19.636 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.028 ns                 ;
; 19.636 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.028 ns                 ;
; 19.636 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.028 ns                 ;
; 19.636 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.028 ns                 ;
; 19.643 ns                               ; SCOMP:inst|AC[9]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.589 ns                 ; 2.054 ns                 ;
; 19.651 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.049 ns                 ;
; 19.652 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.050 ns                 ;
; 19.655 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.053 ns                 ;
; 19.655 ns                               ; SCOMP:inst|AC[14]                                   ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.599 ns                 ; 2.056 ns                 ;
; 19.656 ns                               ; SCOMP:inst|IR[4]                                    ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.054 ns                 ;
; 19.667 ns                               ; SCOMP:inst|AC[15]                                   ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.594 ns                 ; 2.073 ns                 ;
; 19.690 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.089 ns                 ;
; 19.691 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.090 ns                 ;
; 19.692 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.091 ns                 ;
; 19.692 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.091 ns                 ;
; 19.693 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.092 ns                 ;
; 19.696 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.095 ns                 ;
; 19.697 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.096 ns                 ;
; 19.697 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.096 ns                 ;
; 19.699 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.098 ns                 ;
; 19.699 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.098 ns                 ;
; 19.699 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.098 ns                 ;
; 19.699 ns                               ; SCOMP:inst|IR[2]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.098 ns                 ;
; 19.727 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.119 ns                 ;
; 19.728 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.120 ns                 ;
; 19.729 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.121 ns                 ;
; 19.729 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.121 ns                 ;
; 19.730 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.122 ns                 ;
; 19.733 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.125 ns                 ;
; 19.734 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.126 ns                 ;
; 19.734 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.126 ns                 ;
; 19.736 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.128 ns                 ;
; 19.736 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.128 ns                 ;
; 19.736 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.128 ns                 ;
; 19.736 ns                               ; SCOMP:inst|IR[6]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.128 ns                 ;
; 19.738 ns                               ; SCOMP:inst|AC[1]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.589 ns                 ; 2.149 ns                 ;
; 19.746 ns                               ; SCOMP:inst|AC[2]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.606 ns                 ; 2.140 ns                 ;
; 19.758 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.157 ns                 ;
; 19.759 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.158 ns                 ;
; 19.760 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.159 ns                 ;
; 19.760 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.159 ns                 ;
; 19.761 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.160 ns                 ;
; 19.764 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.163 ns                 ;
; 19.765 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.164 ns                 ;
; 19.765 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.164 ns                 ;
; 19.767 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.166 ns                 ;
; 19.767 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.166 ns                 ;
; 19.767 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.166 ns                 ;
; 19.767 ns                               ; SCOMP:inst|IR[3]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.166 ns                 ;
; 19.769 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[7]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.161 ns                 ;
; 19.770 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[9]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.162 ns                 ;
; 19.771 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[5]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.163 ns                 ;
; 19.771 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[14]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.163 ns                 ;
; 19.772 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[15]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.164 ns                 ;
; 19.775 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[0]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.167 ns                 ;
; 19.776 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.168 ns                 ;
; 19.776 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[12]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.168 ns                 ;
; 19.778 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[1]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.170 ns                 ;
; 19.778 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[2]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.170 ns                 ;
; 19.778 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[8]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.170 ns                 ;
; 19.778 ns                               ; SCOMP:inst|IR[5]                                    ; SRAM:inst2|SRAM_DQ[11]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.170 ns                 ;
; 19.823 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.222 ns                 ;
; 19.823 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.222 ns                 ;
; 19.823 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.222 ns                 ;
; 19.823 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.222 ns                 ;
; 19.858 ns                               ; SCOMP:inst|AC[4]                                    ; SRAM:inst2|SRAM_DQ[4]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.250 ns                 ;
; 19.873 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.272 ns                 ;
; 19.873 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|STATE.WRITE_EN      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.272 ns                 ;
; 19.873 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|STATE.WRITE_DISABLE ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.272 ns                 ;
; 19.873 ns                               ; SCOMP:inst|IR[1]                                    ; SRAM:inst2|SRAM_WE_N           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.601 ns                 ; 2.272 ns                 ;
; 19.878 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[13]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.276 ns                 ;
; 19.879 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[10]~reg0    ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.277 ns                 ;
; 19.882 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[3]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.280 ns                 ;
; 19.883 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst2|SRAM_DQ[6]~reg0     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.602 ns                 ; 2.281 ns                 ;
; 19.920 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst2|STATE.DATA_SEND     ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; -17.642 ns                 ; -17.608 ns                 ; 2.312 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                             ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tco                                                                                          ;
+-------+--------------+------------+-----------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To            ; From Clock ;
+-------+--------------+------------+-----------------------------+---------------+------------+
; N/A   ; None         ; 10.824 ns  ; SRAM:inst2|SRAM_ADDR[5]     ; sram_addr[5]  ; clk_50     ;
; N/A   ; None         ; 9.925 ns   ; SRAM:inst2|SRAM_ADDR[8]     ; sram_addr[8]  ; clk_50     ;
; N/A   ; None         ; 9.883 ns   ; SRAM:inst2|SRAM_ADDR[15]    ; sram_addr[15] ; clk_50     ;
; N/A   ; None         ; 9.735 ns   ; SRAM:inst2|SRAM_ADDR[4]     ; sram_addr[4]  ; clk_50     ;
; N/A   ; None         ; 9.645 ns   ; SRAM:inst2|SRAM_ADDR[2]     ; sram_addr[2]  ; clk_50     ;
; N/A   ; None         ; 9.603 ns   ; SRAM:inst2|SRAM_ADDR[17]    ; sram_addr[17] ; clk_50     ;
; N/A   ; None         ; 9.566 ns   ; SRAM:inst2|SRAM_ADDR[16]    ; sram_addr[16] ; clk_50     ;
; N/A   ; None         ; 9.493 ns   ; SRAM:inst2|SRAM_ADDR[14]    ; sram_addr[14] ; clk_50     ;
; N/A   ; None         ; 9.460 ns   ; SRAM:inst2|SRAM_ADDR[11]    ; sram_addr[11] ; clk_50     ;
; N/A   ; None         ; 9.445 ns   ; SRAM:inst2|SRAM_ADDR[1]     ; sram_addr[1]  ; clk_50     ;
; N/A   ; None         ; 9.438 ns   ; SRAM:inst2|SRAM_ADDR[3]     ; sram_addr[3]  ; clk_50     ;
; N/A   ; None         ; 9.231 ns   ; SRAM:inst2|SRAM_ADDR[0]     ; sram_addr[0]  ; clk_50     ;
; N/A   ; None         ; 9.225 ns   ; SRAM:inst2|SRAM_ADDR[6]     ; sram_addr[6]  ; clk_50     ;
; N/A   ; None         ; 9.219 ns   ; SRAM:inst2|SRAM_ADDR[9]     ; sram_addr[9]  ; clk_50     ;
; N/A   ; None         ; 9.209 ns   ; SRAM:inst2|SRAM_ADDR[13]    ; sram_addr[13] ; clk_50     ;
; N/A   ; None         ; 9.202 ns   ; SRAM:inst2|SRAM_ADDR[10]    ; sram_addr[10] ; clk_50     ;
; N/A   ; None         ; 8.898 ns   ; SRAM:inst2|SRAM_ADDR[12]    ; sram_addr[12] ; clk_50     ;
; N/A   ; None         ; 8.860 ns   ; SRAM:inst2|SRAM_ADDR[7]     ; sram_addr[7]  ; clk_50     ;
; N/A   ; None         ; 8.312 ns   ; SRAM:inst2|SRAM_DQ[6]~reg0  ; SRAM_DQ[6]    ; clk_50     ;
; N/A   ; None         ; 7.471 ns   ; SRAM:inst2|SRAM_DQ[0]~reg0  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 7.252 ns   ; SRAM:inst2|SRAM_WE_N        ; sram_we_n     ; clk_50     ;
; N/A   ; None         ; 7.210 ns   ; SRAM:inst2|SRAM_DQ[10]~reg0 ; SRAM_DQ[10]   ; clk_50     ;
; N/A   ; None         ; 7.180 ns   ; SRAM:inst2|SRAM_DQ[14]~reg0 ; SRAM_DQ[14]   ; clk_50     ;
; N/A   ; None         ; 7.124 ns   ; SRAM:inst2|SRAM_DQ[15]~reg0 ; SRAM_DQ[15]   ; clk_50     ;
; N/A   ; None         ; 7.065 ns   ; SRAM:inst2|SRAM_DQ[13]~reg0 ; SRAM_DQ[13]   ; clk_50     ;
; N/A   ; None         ; 7.000 ns   ; SRAM:inst2|SRAM_DQ[3]~reg0  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 6.996 ns   ; SRAM:inst2|SRAM_DQ[12]~reg0 ; SRAM_DQ[12]   ; clk_50     ;
; N/A   ; None         ; 6.957 ns   ; SRAM:inst2|SRAM_DQ[7]~reg0  ; SRAM_DQ[7]    ; clk_50     ;
; N/A   ; None         ; 6.936 ns   ; SRAM:inst2|SRAM_DQ[5]~reg0  ; SRAM_DQ[5]    ; clk_50     ;
; N/A   ; None         ; 6.920 ns   ; SRAM:inst2|SRAM_DQ[2]~reg0  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 6.751 ns   ; SRAM:inst2|SRAM_DQ[8]~reg0  ; SRAM_DQ[8]    ; clk_50     ;
; N/A   ; None         ; 6.735 ns   ; SRAM:inst2|SRAM_DQ[11]~reg0 ; SRAM_DQ[11]   ; clk_50     ;
; N/A   ; None         ; 6.726 ns   ; SRAM:inst2|SRAM_DQ[9]~reg0  ; SRAM_DQ[9]    ; clk_50     ;
; N/A   ; None         ; 6.722 ns   ; SRAM:inst2|SRAM_DQ[4]~reg0  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 6.721 ns   ; SRAM:inst2|SRAM_DQ[1]~reg0  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 5.793 ns   ; SCOMP:inst|IO_CYCLE         ; io_cycle      ; clk_50     ;
; N/A   ; None         ; 4.776 ns   ; SCOMP:inst|IO_WRITE_INT     ; io_write      ; clk_50     ;
+-------+--------------+------------+-----------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 07 19:08:39 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SRAM:inst2|SRAM_ADDR[17]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[16]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[15]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[14]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[13]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[12]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[11]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[10]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[9]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[8]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[7]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[6]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[5]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[4]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[3]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[2]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[1]" is a latch
    Warning: Node "SRAM:inst2|SRAM_ADDR[0]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "SRAM:inst2|process_1~3" as buffer
    Info: Detected gated clock "SRAM:inst2|process_0~0" as buffer
    Info: Detected gated clock "SRAM:inst2|process_1~1" as buffer
    Info: Detected gated clock "SRAM:inst2|process_1~0" as buffer
    Info: Detected ripple clock "SCOMP:inst|IO_CYCLE" as buffer
    Info: Detected gated clock "SRAM:inst2|process_1~2" as buffer
    Info: Detected ripple clock "SCOMP:inst|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 28.44 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source memory "SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10" and destination register "SCOMP:inst|AC[10]"
    Info: Fmax is 43.25 MHz (period= 23.12 ns)
    Info: + Largest memory to register requirement is 39.764 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 77.642 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 37.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.063 ns
            Info: + Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X20_Y29_N17; Fanout = 9; REG Node = 'SCOMP:inst|AC[10]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source memory is 2.701 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10'
                Info: Total cell delay = 0.661 ns ( 24.47 % )
                Info: Total interconnect delay = 2.040 ns ( 75.53 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 11.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y25; Fanout = 5; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[8]'
        Info: 3: + IC(1.234 ns) + CELL(0.437 ns) = 4.664 ns; Loc. = LCCOMB_X18_Y27_N18; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~36'
        Info: 4: + IC(0.738 ns) + CELL(0.275 ns) = 5.677 ns; Loc. = LCCOMB_X19_Y26_N22; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~37'
        Info: 5: + IC(0.671 ns) + CELL(0.437 ns) = 6.785 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~38'
        Info: 6: + IC(0.265 ns) + CELL(0.414 ns) = 7.464 ns; Loc. = LCCOMB_X19_Y26_N2; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~72'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.535 ns; Loc. = LCCOMB_X19_Y26_N4; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~74'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 7.945 ns; Loc. = LCCOMB_X19_Y26_N6; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~75'
        Info: 9: + IC(1.501 ns) + CELL(0.150 ns) = 9.596 ns; Loc. = LCCOMB_X20_Y27_N28; Fanout = 1; COMB Node = 'SCOMP:inst|Selector17~3'
        Info: 10: + IC(0.244 ns) + CELL(0.420 ns) = 10.260 ns; Loc. = LCCOMB_X20_Y27_N12; Fanout = 1; COMB Node = 'SCOMP:inst|Selector17~8'
        Info: 11: + IC(0.738 ns) + CELL(0.242 ns) = 11.240 ns; Loc. = LCCOMB_X20_Y29_N16; Fanout = 1; COMB Node = 'SCOMP:inst|Selector17~7'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 11.324 ns; Loc. = LCFF_X20_Y29_N17; Fanout = 9; REG Node = 'SCOMP:inst|AC[10]'
        Info: Total cell delay = 5.933 ns ( 52.39 % )
        Info: Total interconnect delay = 5.391 ns ( 47.61 % )
Info: Slack time is -471 ps for clock "clk_50" between source register "SCOMP:inst|IR[5]" and destination register "SRAM:inst2|SRAM_DQ[6]~reg0"
    Info: + Largest register to register requirement is 2.161 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 17.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.017 ns
            Info: + Shortest clock path from clock "clk_50" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X20_Y28_N5; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[6]~reg0'
                Info: Total cell delay = 1.536 ns ( 57.81 % )
                Info: Total interconnect delay = 1.121 ns ( 42.19 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X21_Y29_N7; Fanout = 5; REG Node = 'SCOMP:inst|IR[5]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y29_N7; Fanout = 5; REG Node = 'SCOMP:inst|IR[5]'
        Info: 2: + IC(0.336 ns) + CELL(0.398 ns) = 0.734 ns; Loc. = LCCOMB_X21_Y29_N16; Fanout = 3; COMB Node = 'SRAM:inst2|process_1~0'
        Info: 3: + IC(0.456 ns) + CELL(0.410 ns) = 1.600 ns; Loc. = LCCOMB_X21_Y28_N26; Fanout = 20; COMB Node = 'SRAM:inst2|process_2~1'
        Info: 4: + IC(0.510 ns) + CELL(0.438 ns) = 2.548 ns; Loc. = LCCOMB_X20_Y28_N4; Fanout = 1; COMB Node = 'SRAM:inst2|SRAM_DQ[6]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.632 ns; Loc. = LCFF_X20_Y28_N5; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[6]~reg0'
        Info: Total cell delay = 1.330 ns ( 50.53 % )
        Info: Total interconnect delay = 1.302 ns ( 49.47 % )
Warning: Can't achieve timing requirement Clock Setup: 'clk_50' along 93 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "SCOMP:inst|MW" and destination register "SCOMP:inst|MW"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y25_N5; Fanout = 9; REG Node = 'SCOMP:inst|MW'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y25_N4; Fanout = 1; COMB Node = 'SCOMP:inst|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y25_N5; Fanout = 9; REG Node = 'SCOMP:inst|MW'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X21_Y25_N5; Fanout = 9; REG Node = 'SCOMP:inst|MW'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X21_Y25_N5; Fanout = 9; REG Node = 'SCOMP:inst|MW'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "clk_50" between source register "SRAM:inst2|SRAM_DQ[0]~reg0" and destination register "SRAM:inst2|SRAM_DQ[0]~reg0"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y28_N13; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[0]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y28_N12; Fanout = 1; COMB Node = 'SRAM:inst2|SRAM_DQ[0]~15'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y28_N13; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[0]~reg0'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk_50" to destination register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X21_Y28_N13; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[0]~reg0'
                Info: Total cell delay = 1.536 ns ( 57.79 % )
                Info: Total interconnect delay = 1.122 ns ( 42.21 % )
            Info: - Shortest clock path from clock "clk_50" to source register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X21_Y28_N13; Fanout = 2; REG Node = 'SRAM:inst2|SRAM_DQ[0]~reg0'
                Info: Total cell delay = 1.536 ns ( 57.79 % )
                Info: Total interconnect delay = 1.122 ns ( 42.21 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "clk_50" to destination pin "sram_addr[5]" through register "SRAM:inst2|SRAM_ADDR[5]" is 10.824 ns
    Info: + Offset between input clock "clk_50" and output clock "altpll0:inst1|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 7.845 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X21_Y29_N7; Fanout = 5; REG Node = 'SCOMP:inst|IR[5]'
        Info: 4: + IC(0.336 ns) + CELL(0.398 ns) = 3.624 ns; Loc. = LCCOMB_X21_Y29_N16; Fanout = 3; COMB Node = 'SRAM:inst2|process_1~0'
        Info: 5: + IC(0.675 ns) + CELL(0.275 ns) = 4.574 ns; Loc. = LCCOMB_X22_Y28_N8; Fanout = 1; COMB Node = 'SRAM:inst2|process_1~3'
        Info: 6: + IC(1.771 ns) + CELL(0.000 ns) = 6.345 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'SRAM:inst2|process_1~3clkctrl'
        Info: 7: + IC(1.350 ns) + CELL(0.150 ns) = 7.845 ns; Loc. = LCCOMB_X19_Y28_N22; Fanout = 1; REG Node = 'SRAM:inst2|SRAM_ADDR[5]'
        Info: Total cell delay = 1.610 ns ( 20.52 % )
        Info: Total interconnect delay = 6.235 ns ( 79.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y28_N22; Fanout = 1; REG Node = 'SRAM:inst2|SRAM_ADDR[5]'
        Info: 2: + IC(2.539 ns) + CELL(2.798 ns) = 5.337 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'sram_addr[5]'
        Info: Total cell delay = 2.798 ns ( 52.43 % )
        Info: Total interconnect delay = 2.539 ns ( 47.57 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Tue Apr 07 19:08:39 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


