

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'
================================================================
* Date:           Thu May 15 15:32:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |             Loop Name             |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_36_1_VITIS_LOOP_37_2  |        1|  4611686009837453312|        23|          4|          1|  0 ~ 1152921502459363329|       yes|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 4, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 26 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%min_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %min_out"   --->   Operation 29 'read' 'min_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln20"   --->   Operation 30 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 31 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound"   --->   Operation 32 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%div2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div2_i"   --->   Operation 33 'read' 'div2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i32 %zext_ln20_read"   --->   Operation 34 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten21"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %i" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 37 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln37 = store i31 0, i31 %j_2" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 38 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_40_3.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i64 %indvar_flatten21" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 40 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%icmp_ln36 = icmp_eq  i64 %indvar_flatten21_load, i64 %bound_read" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 41 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.52ns)   --->   "%add_ln36 = add i64 %indvar_flatten21_load, i64 1" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 42 'add' 'add_ln36' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc29.i29.loopexit, void %VITIS_LOOP_56_3.i.preheader.exitStub" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 43 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln36 = store i64 %add_ln36, i64 %indvar_flatten21" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = load i31 %j_2" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 45 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %j" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 47 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_slt  i32 %zext_ln37, i32 %div2_i_read" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 48 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i31 %j, i31 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 50 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln36_2 = add i32 %i_load, i32 1" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 51 'add' 'add_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i32 %i_load, i32 %add_ln36_2" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 52 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i32.i13, i32 %select_ln36_1, i13 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i45 %tmp" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 54 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln36_1, i8 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 55 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i40 %tmp_16" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 56 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.01ns)   --->   "%add_ln36_3 = add i46 %zext_ln36, i46 %zext_ln36_1" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 57 'add' 'add_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.52ns)   --->   "%first_iter_1 = icmp_eq  i31 %select_ln36, i31 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 58 'icmp' 'first_iter_1' <Predicate = (!icmp_ln36)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %first_iter_1, void %VITIS_LOOP_40_3.i.split, void %for.first.iter.VITIS_LOOP_40_3.i" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 59 'br' 'br_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln36_1, i14 8192" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 60 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl19 = zext i46 %tmp_19" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 61 'zext' 'p_shl19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln36_1, i9 256" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 62 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl20 = zext i41 %tmp_20" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 63 'zext' 'p_shl20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.04ns)   --->   "%p_add21 = add i47 %p_shl19, i47 %p_shl20" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 64 'add' 'p_add21' <Predicate = (!icmp_ln36)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln36_1, i14 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 65 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl12 = zext i46 %tmp_23" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 66 'zext' 'p_shl12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln36_1, i9 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 67 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl13 = zext i41 %tmp_24" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 68 'zext' 'p_shl13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.04ns)   --->   "%p_add14 = add i47 %p_shl12, i47 %p_shl13" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 69 'add' 'p_add14' <Predicate = (!icmp_ln36)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %select_ln36_1, i32 %i" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 70 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %select_ln36_1, i6 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 71 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i38 %tmp_17" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 72 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_4 = add i46 %add_ln36_3, i46 %zext_ln36_3" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 73 'add' 'add_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln36_1, i4 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 74 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i36 %tmp_18" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 75 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (4.81ns) (root node of TernaryAdder)   --->   "%add_ln36_5 = add i46 %add_ln36_4, i46 %zext_ln36_4" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 76 'add' 'add_ln36_5' <Predicate = (!icmp_ln36)> <Delay = 4.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln36_1, i7 64" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 77 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl22 = zext i39 %tmp_21" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 78 'zext' 'p_shl22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add23 = add i47 %p_add21, i47 %p_shl22" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 79 'add' 'p_add23' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln36_1, i5 16" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 80 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl24 = zext i37 %tmp_22" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 81 'zext' 'p_shl24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_35 = add i47 %p_add23, i47 %p_shl24" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 82 'add' 'empty_35' <Predicate = (!icmp_ln36)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln36_1, i7 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 83 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl15 = zext i39 %tmp_25" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 84 'zext' 'p_shl15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add16 = add i47 %p_add14, i47 %p_shl15" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 85 'add' 'p_add16' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln36_1, i5 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 86 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl17 = zext i37 %tmp_26" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 87 'zext' 'p_shl17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_36 = add i47 %p_add16, i47 %p_shl17" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 88 'add' 'empty_36' <Predicate = (!icmp_ln36)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (2.52ns)   --->   "%add_ln37 = add i31 %select_ln36, i31 1" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 89 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i31 %add_ln37" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 90 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln37_1 = icmp_slt  i32 %zext_ln37_2, i32 %div2_i_read" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 91 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37_1, void %last.iter.VITIS_LOOP_40_3.i.split, void %new.latch.VITIS_LOOP_40_3.i.split" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 92 'br' 'br_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln37 = store i31 %add_ln37, i31 %j_2" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 93 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_40_3.i" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 94 'br' 'br_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i46 %add_ln36_5" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 95 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.52ns)   --->   "%add_ln36_1 = add i64 %zext_ln36_2, i64 %min_out_read" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 96 'add' 'add_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln37_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_1, i32 2, i32 63" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 97 'partselect' 'sext_ln37_mid2_v' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast41 = zext i47 %empty_35" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 98 'zext' 'p_cast41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i47 %empty_36" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 99 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %select_ln36, i3 0" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 100 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast47 = zext i34 %tmp_3" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 101 'zext' 'p_cast47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.52ns)   --->   "%tmp14 = add i64 %p_cast47, i64 %input_r_read" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 102 'add' 'tmp14' <Predicate = (!icmp_ln36)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (3.52ns)   --->   "%empty_37 = add i64 %tmp14, i64 %p_cast41" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 103 'add' 'empty_37' <Predicate = (!icmp_ln36)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (3.52ns)   --->   "%empty_38 = add i64 %tmp14, i64 %zext_ln37_1" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 104 'add' 'empty_38' <Predicate = (!icmp_ln36)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_38, i32 2, i32 63" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i62 %trunc_ln2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 106 'sext' 'sext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln42" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 107 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_37, i32 2, i32 63" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 108 'partselect' 'trunc_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i62 %trunc_ln42_1" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 109 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln42_1" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 110 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_1_VITIS_LOOP_37_2_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %sext_ln37_mid2_v" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 113 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln36" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 114 'getelementptr' 'gmem_addr' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (7.30ns)   --->   "%empty_41 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln20_cast" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 115 'writereq' 'empty_41' <Predicate = (first_iter_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_40_3.i.split" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 116 'br' 'br_ln37' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_6 : Operation 117 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 117 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln36" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 118 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 119 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 120 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 121 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 121 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 122 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 123 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 124 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 125 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 126 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 127 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 127 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 128 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 128 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 129 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 129 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 130 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 130 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 131 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 132 [1/1] (7.30ns)   --->   "%val_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 132 'read' 'val_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 133 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 133 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [1/1] (7.30ns)   --->   "%val = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 134 'read' 'val' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 135 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i64 2" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 135 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 136 [1/1] (7.30ns)   --->   "%val_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 136 'read' 'val_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 137 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %val, i32 %val_3" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 137 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.69ns)   --->   "%min_1 = select i1 %icmp_ln43, i32 %val, i32 %val_3" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 138 'select' 'min_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (7.30ns)   --->   "%val_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:42->Include/HLS.c:95]   --->   Operation 139 'read' 'val_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 140 [1/1] (2.55ns)   --->   "%icmp_ln43_1 = icmp_slt  i32 %val_4, i32 %min_1" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 140 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.69ns)   --->   "%min_3 = select i1 %icmp_ln43_1, i32 %val_4, i32 %min_1" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 141 'select' 'min_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 142 [1/1] (2.55ns)   --->   "%icmp_ln43_2 = icmp_slt  i32 %val_2, i32 %min_3" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 142 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.69ns)   --->   "%min_4 = select i1 %icmp_ln43_2, i32 %val_2, i32 %min_3" [Include/HLS.c:43->Include/HLS.c:95]   --->   Operation 143 'select' 'min_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:38->Include/HLS.c:95]   --->   Operation 144 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (7.30ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_9, i32 %min_4, i4 15" [Include/HLS.c:46->Include/HLS.c:95]   --->   Operation 145 'write' 'write_ln46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 146 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 146 'writeresp' 'empty' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 152 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 147 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 147 'writeresp' 'empty' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 148 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 148 'writeresp' 'empty' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 149 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 149 'writeresp' 'empty' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 150 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9" [Include/HLS.c:36->Include/HLS.c:95]   --->   Operation 150 'writeresp' 'empty' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln37 = br void %new.latch.VITIS_LOOP_40_3.i.split" [Include/HLS.c:37->Include/HLS.c:95]   --->   Operation 151 'br' 'br_ln37' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ div2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                   (alloca           ) [ 0111100000000000000000000]
i                     (alloca           ) [ 0111000000000000000000000]
indvar_flatten21      (alloca           ) [ 0110000000000000000000000]
min_out_read          (read             ) [ 0111110000000000000000000]
zext_ln20_read        (read             ) [ 0000000000000000000000000]
input_r_read          (read             ) [ 0111110000000000000000000]
bound_read            (read             ) [ 0010000000000000000000000]
div2_i_read           (read             ) [ 0011100000000000000000000]
zext_ln20_cast        (zext             ) [ 0111111000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000]
store_ln37            (store            ) [ 0000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000]
indvar_flatten21_load (load             ) [ 0000000000000000000000000]
icmp_ln36             (icmp             ) [ 0111111111111111111110000]
add_ln36              (add              ) [ 0000000000000000000000000]
br_ln36               (br               ) [ 0000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000]
j                     (load             ) [ 0000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000]
zext_ln37             (zext             ) [ 0000000000000000000000000]
icmp_ln37             (icmp             ) [ 0000000000000000000000000]
i_load                (load             ) [ 0000000000000000000000000]
select_ln36           (select           ) [ 0100110000000000000000000]
add_ln36_2            (add              ) [ 0000000000000000000000000]
select_ln36_1         (select           ) [ 0000100000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln36             (zext             ) [ 0000000000000000000000000]
tmp_16                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln36_1           (zext             ) [ 0000000000000000000000000]
add_ln36_3            (add              ) [ 0000100000000000000000000]
first_iter_1          (icmp             ) [ 0110111000000000000000000]
br_ln37               (br               ) [ 0000000000000000000000000]
tmp_19                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl19               (zext             ) [ 0000000000000000000000000]
tmp_20                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl20               (zext             ) [ 0000000000000000000000000]
p_add21               (add              ) [ 0000100000000000000000000]
tmp_23                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl12               (zext             ) [ 0000000000000000000000000]
tmp_24                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl13               (zext             ) [ 0000000000000000000000000]
p_add14               (add              ) [ 0000100000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000]
tmp_17                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln36_3           (zext             ) [ 0000000000000000000000000]
add_ln36_4            (add              ) [ 0000000000000000000000000]
tmp_18                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln36_4           (zext             ) [ 0000000000000000000000000]
add_ln36_5            (add              ) [ 0100010000000000000000000]
tmp_21                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl22               (zext             ) [ 0000000000000000000000000]
p_add23               (add              ) [ 0000000000000000000000000]
tmp_22                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl24               (zext             ) [ 0000000000000000000000000]
empty_35              (add              ) [ 0100010000000000000000000]
tmp_25                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl15               (zext             ) [ 0000000000000000000000000]
p_add16               (add              ) [ 0000000000000000000000000]
tmp_26                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl17               (zext             ) [ 0000000000000000000000000]
empty_36              (add              ) [ 0100010000000000000000000]
add_ln37              (add              ) [ 0000000000000000000000000]
zext_ln37_2           (zext             ) [ 0000000000000000000000000]
icmp_ln37_1           (icmp             ) [ 0111111111111111111111111]
br_ln37               (br               ) [ 0000000000000000000000000]
store_ln37            (store            ) [ 0000000000000000000000000]
br_ln37               (br               ) [ 0000000000000000000000000]
zext_ln36_2           (zext             ) [ 0000000000000000000000000]
add_ln36_1            (add              ) [ 0000000000000000000000000]
sext_ln37_mid2_v      (partselect       ) [ 0010001000000000000000000]
p_cast41              (zext             ) [ 0000000000000000000000000]
zext_ln37_1           (zext             ) [ 0000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000000000000000000]
p_cast47              (zext             ) [ 0000000000000000000000000]
tmp14                 (add              ) [ 0000000000000000000000000]
empty_37              (add              ) [ 0000000000000000000000000]
empty_38              (add              ) [ 0000000000000000000000000]
trunc_ln2             (partselect       ) [ 0000000000000000000000000]
sext_ln42             (sext             ) [ 0000000000000000000000000]
gmem_addr_7           (getelementptr    ) [ 0111101111111111000000000]
trunc_ln42_1          (partselect       ) [ 0000000000000000000000000]
sext_ln42_1           (sext             ) [ 0000000000000000000000000]
gmem_addr_8           (getelementptr    ) [ 0111101111111111110000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000]
sext_ln36             (sext             ) [ 0000000000000000000000000]
gmem_addr             (getelementptr    ) [ 0000000000000000000000000]
empty_41              (writereq         ) [ 0000000000000000000000000]
br_ln37               (br               ) [ 0000000000000000000000000]
gmem_addr_9           (getelementptr    ) [ 0111100111111111111111111]
empty_39              (readreq          ) [ 0000000000000000000000000]
val_3                 (read             ) [ 0101100000000001110000000]
val                   (read             ) [ 0100100000000000110000000]
empty_40              (readreq          ) [ 0000000000000000000000000]
val_4                 (read             ) [ 0100000000000000010000000]
icmp_ln43             (icmp             ) [ 0000000000000000000000000]
min_1                 (select           ) [ 0000000000000000000000000]
val_2                 (read             ) [ 0010000000000000001000000]
icmp_ln43_1           (icmp             ) [ 0000000000000000000000000]
min_3                 (select           ) [ 0010000000000000001000000]
icmp_ln43_2           (icmp             ) [ 0000000000000000000000000]
min_4                 (select           ) [ 0001000000000000000100000]
specpipeline_ln38     (specpipeline     ) [ 0000000000000000000000000]
write_ln46            (write            ) [ 0000000000000000000000000]
empty                 (writeresp        ) [ 0000000000000000000000000]
br_ln37               (br               ) [ 0000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="div2_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div2_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="min_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i32.i13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i32.i14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i31.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_1_VITIS_LOOP_37_2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten21_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten21/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="min_out_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_out_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln20_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_r_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bound_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="div2_i_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div2_i_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_41_writereq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="5"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_41/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_readreq_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="3"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="9"/>
<pin id="187" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_3/14 val/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="11"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_4/16 val_2/17 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln46_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="13"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/19 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_writeresp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="14"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_4 val_2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln20_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln36_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln37_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="31" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten21_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten21_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln36_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln36_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln36_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="2"/>
<pin id="251" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln37_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln37_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln36_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="31" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln36_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln36_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="45" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln36_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="45" slack="0"/>
<pin id="296" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_16_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="40" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln36_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="40" slack="0"/>
<pin id="308" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln36_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="45" slack="0"/>
<pin id="312" dir="0" index="1" bw="40" slack="0"/>
<pin id="313" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="first_iter_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_19_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="46" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="14" slack="0"/>
<pin id="326" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl19_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="46" slack="0"/>
<pin id="332" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_20_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="41" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="9" slack="0"/>
<pin id="338" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_shl20_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="41" slack="0"/>
<pin id="344" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_add21_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="46" slack="0"/>
<pin id="348" dir="0" index="1" bw="41" slack="0"/>
<pin id="349" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add21/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_23_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="46" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_shl12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="46" slack="0"/>
<pin id="362" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_24_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="41" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl13_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="41" slack="0"/>
<pin id="374" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_add14_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="46" slack="0"/>
<pin id="378" dir="0" index="1" bw="41" slack="0"/>
<pin id="379" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add14/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln36_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_17_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="38" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln36_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="38" slack="0"/>
<pin id="396" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln36_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="46" slack="1"/>
<pin id="400" dir="0" index="1" bw="38" slack="0"/>
<pin id="401" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_18_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="36" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln36_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="36" slack="0"/>
<pin id="412" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln36_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="46" slack="0"/>
<pin id="416" dir="0" index="1" bw="36" slack="0"/>
<pin id="417" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_21_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="39" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl22_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="39" slack="0"/>
<pin id="429" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_add23_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="47" slack="1"/>
<pin id="433" dir="0" index="1" bw="39" slack="0"/>
<pin id="434" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add23/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_22_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="37" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_shl24_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="37" slack="0"/>
<pin id="445" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl24/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="empty_35_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="47" slack="0"/>
<pin id="449" dir="0" index="1" bw="37" slack="0"/>
<pin id="450" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_25_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="39" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl15_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="39" slack="0"/>
<pin id="462" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_add16_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="47" slack="1"/>
<pin id="466" dir="0" index="1" bw="39" slack="0"/>
<pin id="467" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_add16/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_26_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="37" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl17_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="37" slack="0"/>
<pin id="478" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_36_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="47" slack="0"/>
<pin id="482" dir="0" index="1" bw="37" slack="0"/>
<pin id="483" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln37_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln37_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="31" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln37_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="3"/>
<pin id="498" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_1/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln37_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="0" index="1" bw="31" slack="3"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln36_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="46" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln36_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="46" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="4"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln37_mid2_v_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="0" index="2" bw="3" slack="0"/>
<pin id="517" dir="0" index="3" bw="7" slack="0"/>
<pin id="518" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln37_mid2_v/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_cast41_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="47" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast41/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln37_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="47" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="34" slack="0"/>
<pin id="531" dir="0" index="1" bw="31" slack="2"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_cast47_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="34" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast47/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp14_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="34" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="4"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="empty_37_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="47" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_37/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="empty_38_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="47" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="7" slack="0"/>
<pin id="562" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln42_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="62" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="gmem_addr_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="62" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln42_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="62" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="0" index="2" bw="3" slack="0"/>
<pin id="581" dir="0" index="3" bw="7" slack="0"/>
<pin id="582" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_1/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln42_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="62" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="gmem_addr_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="62" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln36_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="62" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="gmem_addr_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="62" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="gmem_addr_9_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="62" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln43_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="0" index="1" bw="32" slack="3"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="min_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="2"/>
<pin id="620" dir="0" index="2" bw="32" slack="3"/>
<pin id="621" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_1/17 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln43_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="min_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="0" index="2" bw="32" slack="0"/>
<pin id="633" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_3/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln43_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="32" slack="1"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="min_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="0" index="2" bw="32" slack="1"/>
<pin id="646" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_4/18 "/>
</bind>
</comp>

<comp id="649" class="1005" name="j_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="0"/>
<pin id="651" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="663" class="1005" name="indvar_flatten21_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten21 "/>
</bind>
</comp>

<comp id="670" class="1005" name="min_out_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="4"/>
<pin id="672" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="min_out_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="input_r_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="4"/>
<pin id="677" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="bound_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="div2_i_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="div2_i_read "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln20_cast_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="5"/>
<pin id="693" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln20_cast "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln36_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="700" class="1005" name="select_ln36_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="1"/>
<pin id="702" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="706" class="1005" name="select_ln36_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln36_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="46" slack="1"/>
<pin id="718" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="first_iter_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="3"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="p_add21_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="47" slack="1"/>
<pin id="727" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_add21 "/>
</bind>
</comp>

<comp id="730" class="1005" name="p_add14_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="47" slack="1"/>
<pin id="732" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="p_add14 "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln36_5_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="46" slack="1"/>
<pin id="737" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_5 "/>
</bind>
</comp>

<comp id="740" class="1005" name="empty_35_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="47" slack="1"/>
<pin id="742" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="745" class="1005" name="empty_36_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="47" slack="1"/>
<pin id="747" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="750" class="1005" name="icmp_ln37_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="16"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="sext_ln37_mid2_v_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="62" slack="1"/>
<pin id="756" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37_mid2_v "/>
</bind>
</comp>

<comp id="759" class="1005" name="gmem_addr_7_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="gmem_addr_8_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="3"/>
<pin id="767" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="771" class="1005" name="gmem_addr_9_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="13"/>
<pin id="773" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="777" class="1005" name="val_3_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="3"/>
<pin id="779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="val_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2"/>
<pin id="785" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="789" class="1005" name="min_3_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_3 "/>
</bind>
</comp>

<comp id="795" class="1005" name="min_4_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="106" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="108" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="110" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="108" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="110" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="112" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="112" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="116" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="118" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="189" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="140" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="249" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="261" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="256" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="261" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="278" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="294" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="264" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="278" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="278" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="330" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="278" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="278" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="360" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="278" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="398" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="431" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="72" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="80" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="464" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="486" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="94" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="523" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="540" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="526" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="86" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="88" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="90" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="557" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="0" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="545" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="88" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="590"><net_src comp="577" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="0" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="0" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="611"><net_src comp="0" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="597" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="207" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="207" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="617" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="207" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="207" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="122" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="659"><net_src comp="126" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="666"><net_src comp="130" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="673"><net_src comp="134" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="678"><net_src comp="146" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="683"><net_src comp="152" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="688"><net_src comp="158" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="694"><net_src comp="211" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="699"><net_src comp="233" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="264" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="709"><net_src comp="278" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="719"><net_src comp="310" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="724"><net_src comp="316" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="346" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="733"><net_src comp="376" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="738"><net_src comp="414" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="743"><net_src comp="447" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="748"><net_src comp="480" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="753"><net_src comp="495" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="513" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="762"><net_src comp="571" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="768"><net_src comp="591" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="774"><net_src comp="607" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="780"><net_src comp="184" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="786"><net_src comp="184" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="792"><net_src comp="629" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="798"><net_src comp="642" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 19 20 21 22 23 24 }
 - Input state : 
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : gmem | {6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : div2_i | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : bound | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : input_r | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : zext_ln20 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 : min_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln36 : 1
		store_ln37 : 1
	State 2
		icmp_ln36 : 1
		add_ln36 : 1
		br_ln36 : 2
		store_ln36 : 2
	State 3
		zext_ln37 : 1
		icmp_ln37 : 2
		select_ln36 : 3
		add_ln36_2 : 1
		select_ln36_1 : 3
		tmp : 4
		zext_ln36 : 5
		tmp_16 : 4
		zext_ln36_1 : 5
		add_ln36_3 : 6
		first_iter_1 : 4
		br_ln37 : 5
		tmp_19 : 4
		p_shl19 : 5
		tmp_20 : 4
		p_shl20 : 5
		p_add21 : 6
		tmp_23 : 4
		p_shl12 : 5
		tmp_24 : 4
		p_shl13 : 5
		p_add14 : 6
		store_ln36 : 4
	State 4
		zext_ln36_3 : 1
		add_ln36_4 : 2
		zext_ln36_4 : 1
		add_ln36_5 : 3
		p_shl22 : 1
		p_add23 : 2
		p_shl24 : 1
		empty_35 : 3
		p_shl15 : 1
		p_add16 : 2
		p_shl17 : 1
		empty_36 : 3
		zext_ln37_2 : 1
		icmp_ln37_1 : 2
		br_ln37 : 3
		store_ln37 : 1
	State 5
		add_ln36_1 : 1
		sext_ln37_mid2_v : 2
		p_cast47 : 1
		tmp14 : 2
		empty_37 : 3
		empty_38 : 3
		trunc_ln2 : 4
		sext_ln42 : 5
		gmem_addr_7 : 6
		trunc_ln42_1 : 4
		sext_ln42_1 : 5
		gmem_addr_8 : 6
	State 6
		gmem_addr : 1
		empty_41 : 2
		gmem_addr_9 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		min_1 : 1
		icmp_ln43_1 : 2
		min_3 : 3
	State 18
		min_4 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln36_fu_238      |    0    |    71   |
|          |      add_ln36_2_fu_272     |    0    |    39   |
|          |      add_ln36_3_fu_310     |    0    |    52   |
|          |       p_add21_fu_346       |    0    |    53   |
|          |       p_add14_fu_376       |    0    |    53   |
|          |      add_ln36_4_fu_398     |    0    |    46   |
|          |      add_ln36_5_fu_414     |    0    |    46   |
|    add   |       p_add23_fu_431       |    0    |    47   |
|          |       empty_35_fu_447      |    0    |    47   |
|          |       p_add16_fu_464       |    0    |    47   |
|          |       empty_36_fu_480      |    0    |    47   |
|          |       add_ln37_fu_486      |    0    |    38   |
|          |      add_ln36_1_fu_508     |    0    |    71   |
|          |        tmp14_fu_540        |    0    |    71   |
|          |       empty_37_fu_545      |    0    |    71   |
|          |       empty_38_fu_551      |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln36_fu_233      |    0    |    71   |
|          |      icmp_ln37_fu_256      |    0    |    39   |
|          |     first_iter_1_fu_316    |    0    |    38   |
|   icmp   |     icmp_ln37_1_fu_495     |    0    |    39   |
|          |      icmp_ln43_fu_613      |    0    |    39   |
|          |     icmp_ln43_1_fu_623     |    0    |    39   |
|          |     icmp_ln43_2_fu_637     |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln36_fu_264     |    0    |    31   |
|          |    select_ln36_1_fu_278    |    0    |    32   |
|  select  |        min_1_fu_617        |    0    |    32   |
|          |        min_3_fu_629        |    0    |    32   |
|          |        min_4_fu_642        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |  min_out_read_read_fu_134  |    0    |    0    |
|          | zext_ln20_read_read_fu_140 |    0    |    0    |
|          |  input_r_read_read_fu_146  |    0    |    0    |
|   read   |   bound_read_read_fu_152   |    0    |    0    |
|          |   div2_i_read_read_fu_158  |    0    |    0    |
|          |       grp_read_fu_184      |    0    |    0    |
|          |       grp_read_fu_189      |    0    |    0    |
|----------|----------------------------|---------|---------|
| writereq |  empty_41_writereq_fu_164  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_170     |    0    |    0    |
|          |     grp_readreq_fu_177     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln46_write_fu_194  |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_202    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln20_cast_fu_211   |    0    |    0    |
|          |      zext_ln37_fu_252      |    0    |    0    |
|          |      zext_ln36_fu_294      |    0    |    0    |
|          |     zext_ln36_1_fu_306     |    0    |    0    |
|          |       p_shl19_fu_330       |    0    |    0    |
|          |       p_shl20_fu_342       |    0    |    0    |
|          |       p_shl12_fu_360       |    0    |    0    |
|          |       p_shl13_fu_372       |    0    |    0    |
|          |     zext_ln36_3_fu_394     |    0    |    0    |
|   zext   |     zext_ln36_4_fu_410     |    0    |    0    |
|          |       p_shl22_fu_427       |    0    |    0    |
|          |       p_shl24_fu_443       |    0    |    0    |
|          |       p_shl15_fu_460       |    0    |    0    |
|          |       p_shl17_fu_476       |    0    |    0    |
|          |     zext_ln37_2_fu_491     |    0    |    0    |
|          |     zext_ln36_2_fu_505     |    0    |    0    |
|          |       p_cast41_fu_523      |    0    |    0    |
|          |     zext_ln37_1_fu_526     |    0    |    0    |
|          |       p_cast47_fu_536      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_286         |    0    |    0    |
|          |        tmp_16_fu_298       |    0    |    0    |
|          |        tmp_19_fu_322       |    0    |    0    |
|          |        tmp_20_fu_334       |    0    |    0    |
|          |        tmp_23_fu_352       |    0    |    0    |
|          |        tmp_24_fu_364       |    0    |    0    |
|bitconcatenate|        tmp_17_fu_387       |    0    |    0    |
|          |        tmp_18_fu_403       |    0    |    0    |
|          |        tmp_21_fu_420       |    0    |    0    |
|          |        tmp_22_fu_436       |    0    |    0    |
|          |        tmp_25_fu_453       |    0    |    0    |
|          |        tmp_26_fu_469       |    0    |    0    |
|          |        tmp_3_fu_529        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   sext_ln37_mid2_v_fu_513  |    0    |    0    |
|partselect|      trunc_ln2_fu_557      |    0    |    0    |
|          |     trunc_ln42_1_fu_577    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      sext_ln42_fu_567      |    0    |    0    |
|   sext   |     sext_ln42_1_fu_587     |    0    |    0    |
|          |      sext_ln36_fu_597      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1333  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln36_3_reg_716   |   46   |
|   add_ln36_5_reg_735   |   46   |
|   bound_read_reg_680   |   64   |
|   div2_i_read_reg_685  |   32   |
|    empty_35_reg_740    |   47   |
|    empty_36_reg_745    |   47   |
|  first_iter_1_reg_721  |    1   |
|   gmem_addr_7_reg_759  |   32   |
|   gmem_addr_8_reg_765  |   32   |
|   gmem_addr_9_reg_771  |   32   |
|        i_reg_656       |   32   |
|    icmp_ln36_reg_696   |    1   |
|   icmp_ln37_1_reg_750  |    1   |
|indvar_flatten21_reg_663|   64   |
|  input_r_read_reg_675  |   64   |
|       j_2_reg_649      |   31   |
|      min_3_reg_789     |   32   |
|      min_4_reg_795     |   32   |
|  min_out_read_reg_670  |   64   |
|     p_add14_reg_730    |   47   |
|     p_add21_reg_725    |   47   |
|         reg_207        |   32   |
|  select_ln36_1_reg_706 |   32   |
|   select_ln36_reg_700  |   31   |
|sext_ln37_mid2_v_reg_754|   62   |
|      val_3_reg_777     |   32   |
|       val_reg_783      |   32   |
| zext_ln20_cast_reg_691 |   64   |
+------------------------+--------+
|          Total         |  1079  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1333  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1079  |    -   |
+-----------+--------+--------+
|   Total   |  1079  |  1333  |
+-----------+--------+--------+
