/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:41:31 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 16

#Path 1
Startpoint: lamda_roots_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.Vx6[1].C[0] (dffre)                              0.890     0.890
lamda_roots_unit.Vx6[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n4823__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4823__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4832__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4832__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5468__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n5468__.out[0] (.names)                       0.197     4.303
$abc$371688$new_new_n5469__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5469__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5474__.in[1] (.names)                        0.890     6.281
$abc$371688$new_new_n5474__.out[0] (.names)                       0.197     6.478
$abc$153262$new_n19794_.in[1] (.names)                            0.890     7.369
$abc$153262$new_n19794_.out[0] (.names)                           0.197     7.566
lamda_roots_unit.add2[9].D[0] (dffre)                             0.890     8.456
data arrival time                                                           8.456

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add2[9].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.456
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.097


#Path 2
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx3[3].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx3[3].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n5015__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5015__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5016__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n5016__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n5017__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n5017__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n5039__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5039__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5040__.in[0] (.names)                        0.890     6.282
$abc$371688$new_new_n5040__.out[0] (.names)                       0.218     6.500
$abc$153262$new_n21749_.in[0] (.names)                            0.890     7.390
$abc$153262$new_n21749_.out[0] (.names)                           0.172     7.563
error_correction_unit.add2[9].D[0] (dffre)                        0.890     8.453
data arrival time                                                           8.453

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[9].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.453
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.094


#Path 3
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$371688$new_new_n5451__.in[1] (.names)                        0.890     6.278
$abc$371688$new_new_n5451__.out[0] (.names)                       0.152     6.430
$abc$153262$new_n20076_.in[0] (.names)                            0.890     7.320
$abc$153262$new_n20076_.out[0] (.names)                           0.218     7.538
lamda_roots_unit.add1[8].D[0] (dffre)                             0.890     8.429
data arrival time                                                           8.429

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[8].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.429
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.070


#Path 4
Startpoint: error_correction_unit.O[12][6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[12][6].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[12][6].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4963__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4963__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4967__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4967__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4968__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n4968__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n5315__.in[1] (.names)                        0.890     5.261
$abc$371688$new_new_n5315__.out[0] (.names)                       0.197     5.458
$abc$371688$new_new_n5317__.in[4] (.names)                        0.890     6.348
$abc$371688$new_new_n5317__.out[0] (.names)                       0.099     6.447
$abc$153262$new_n21220_.in[1] (.names)                            0.890     7.338
$abc$153262$new_n21220_.out[0] (.names)                           0.197     7.535
error_correction_unit.add3[10].D[0] (dffre)                       0.890     8.425
data arrival time                                                           8.425

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.425
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.066


#Path 5
Startpoint: BM_lamda_unit.K[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6611__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6611__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6670__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6670__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6671__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n6671__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n7067__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n7067__.out[0] (.names)                       0.172     5.388
$abc$153262$new_n15197_.in[3] (.names)                            0.890     6.278
$abc$153262$new_n15197_.out[0] (.names)                           0.136     6.414
$abc$153262$new_n15193_.in[0] (.names)                            0.890     7.304
$abc$153262$new_n15193_.out[0] (.names)                           0.218     7.522
BM_lamda_unit.Step[5].D[0] (dffre)                                0.890     8.413
data arrival time                                                           8.413

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.Step[5].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.413
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.054


#Path 6
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx3[3].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx3[3].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n5015__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5015__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5016__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n5016__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n5017__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n5017__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n5039__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5039__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5254__.in[1] (.names)                        0.890     6.282
$abc$371688$new_new_n5254__.out[0] (.names)                       0.152     6.433
$abc$153262$new_n21757_.in[1] (.names)                            0.890     7.324
$abc$153262$new_n21757_.out[0] (.names)                           0.197     7.521
error_correction_unit.add2[8].D[0] (dffre)                        0.890     8.411
data arrival time                                                           8.411

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[8].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.411
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.052


#Path 7
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$371688$new_new_n5451__.in[1] (.names)                        0.890     6.278
$abc$371688$new_new_n5451__.out[0] (.names)                       0.152     6.430
$abc$153262$new_n20074_.in[1] (.names)                            0.890     7.320
$abc$153262$new_n20074_.out[0] (.names)                           0.197     7.517
lamda_roots_unit.add1[9].D[0] (dffre)                             0.890     8.408
data arrival time                                                           8.408

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[9].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.408
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.049


#Path 8
Startpoint: error_correction_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx6[1].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx6[1].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n4626__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4626__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4627__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4627__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n4628__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n4628__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5056__.in[2] (.names)                        0.890     5.215
$abc$371688$new_new_n5056__.out[0] (.names)                       0.148     5.363
$abc$371688$new_new_n5221__.in[1] (.names)                        0.890     6.253
$abc$371688$new_new_n5221__.out[0] (.names)                       0.152     6.405
$abc$153262$new_n22095_.in[0] (.names)                            0.890     7.296
$abc$153262$new_n22095_.out[0] (.names)                           0.218     7.514
error_correction_unit.add1[9].D[0] (dffre)                        0.890     8.404
data arrival time                                                           8.404

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add1[9].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.404
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.045


#Path 9
Startpoint: error_correction_unit.O[16][5].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[16][5].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[16][5].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4938__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4938__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4947__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4947__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4949__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n4949__.out[0] (.names)                       0.197     4.349
$abc$371688$new_new_n5311__.in[2] (.names)                        0.890     5.239
$abc$371688$new_new_n5311__.out[0] (.names)                       0.148     5.387
$abc$371688$new_new_n5312__.in[0] (.names)                        0.890     6.278
$abc$371688$new_new_n5312__.out[0] (.names)                       0.172     6.450
$abc$153262$new_n21287_.in[0] (.names)                            0.890     7.341
$abc$153262$new_n21287_.out[0] (.names)                           0.172     7.513
error_correction_unit.add3[8].D[0] (dffre)                        0.890     8.404
data arrival time                                                           8.404

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[8].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.404
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.045


#Path 10
Startpoint: lamda_roots_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.Vx6[1].C[0] (dffre)                              0.890     0.890
lamda_roots_unit.Vx6[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n4823__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4823__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4832__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4832__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5468__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n5468__.out[0] (.names)                       0.197     4.303
$abc$371688$new_new_n5469__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5469__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5474__.in[1] (.names)                        0.890     6.281
$abc$371688$new_new_n5474__.out[0] (.names)                       0.197     6.478
$abc$153262$new_n19785_.in[3] (.names)                            0.890     7.369
$abc$153262$new_n19785_.out[0] (.names)                           0.135     7.504
lamda_roots_unit.add2[11].D[0] (dffre)                            0.890     8.395
data arrival time                                                           8.395

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add2[11].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.395
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.036


#Path 11
Startpoint: lamda_roots_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.Vx6[1].C[0] (dffre)                              0.890     0.890
lamda_roots_unit.Vx6[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n4823__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4823__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4832__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4832__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5468__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n5468__.out[0] (.names)                       0.197     4.303
$abc$371688$new_new_n5469__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5469__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5474__.in[1] (.names)                        0.890     6.281
$abc$371688$new_new_n5474__.out[0] (.names)                       0.197     6.478
$abc$153262$new_n19788_.in[3] (.names)                            0.890     7.369
$abc$153262$new_n19788_.out[0] (.names)                           0.135     7.504
lamda_roots_unit.add2[10].D[0] (dffre)                            0.890     8.395
data arrival time                                                           8.395

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add2[10].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.395
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.036


#Path 12
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx3[3].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx3[3].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n5015__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5015__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5016__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n5016__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n5017__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n5017__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n5039__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5039__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5040__.in[0] (.names)                        0.890     6.282
$abc$371688$new_new_n5040__.out[0] (.names)                       0.218     6.500
$abc$153262$new_n21708_.in[3] (.names)                            0.890     7.390
$abc$153262$new_n21708_.out[0] (.names)                           0.090     7.481
error_correction_unit.add2[10].D[0] (dffre)                       0.890     8.371
data arrival time                                                           8.371

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.371
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.012


#Path 13
Startpoint: error_correction_unit.Vx6[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx6[6].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx6[6].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n4609__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4609__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4610__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4610__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4611__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n4611__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n5055__.in[3] (.names)                        0.890     5.261
$abc$371688$new_new_n5055__.out[0] (.names)                       0.090     5.351
$abc$371688$new_new_n5223__.in[1] (.names)                        0.890     6.241
$abc$371688$new_new_n5223__.out[0] (.names)                       0.152     6.393
$abc$153262$li2288_li2288.in[1] (.names)                          0.890     7.284
$abc$153262$li2288_li2288.out[0] (.names)                         0.197     7.481
error_correction_unit.add1[11].D[0] (dffre)                       0.890     8.371
data arrival time                                                           8.371

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add1[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.371
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.012


#Path 14
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$371688$new_new_n5451__.in[1] (.names)                        0.890     6.278
$abc$371688$new_new_n5451__.out[0] (.names)                       0.152     6.430
$abc$153262$new_n20069_.in[1] (.names)                            0.890     7.320
$abc$153262$new_n20069_.out[0] (.names)                           0.152     7.472
lamda_roots_unit.add1[11].D[0] (dffre)                            0.890     8.362
data arrival time                                                           8.362

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[11].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.362
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.004


#Path 15
Startpoint: error_correction_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx6[1].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx6[1].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n4626__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4626__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4627__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4627__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n4628__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n4628__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5056__.in[2] (.names)                        0.890     5.215
$abc$371688$new_new_n5056__.out[0] (.names)                       0.148     5.363
$abc$371688$new_new_n5057__.in[2] (.names)                        0.890     6.253
$abc$371688$new_new_n5057__.out[0] (.names)                       0.148     6.401
$abc$153262$li2289_li2289.in[1] (.names)                          0.890     7.292
$abc$153262$li2289_li2289.out[0] (.names)                         0.152     7.443
error_correction_unit.add1[10].D[0] (dffre)                       0.890     8.334
data arrival time                                                           8.334

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add1[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.334
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.975


#Path 16
Startpoint: error_correction_unit.O[12][4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[6].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[12][4].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[12][4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4956__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4956__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4966__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4966__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n5298__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n5298__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n5299__.in[1] (.names)                        0.890     5.261
$abc$371688$new_new_n5299__.out[0] (.names)                       0.152     5.412
$abc$371688$new_new_n5300__.in[5] (.names)                        0.890     6.303
$abc$371688$new_new_n5300__.out[0] (.names)                       0.025     6.328
$abc$153262$new_n21333_.in[0] (.names)                            0.890     7.218
$abc$153262$new_n21333_.out[0] (.names)                           0.218     7.437
error_correction_unit.add3[6].D[0] (dffre)                        0.890     8.327
data arrival time                                                           8.327

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[6].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.327
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.968


#Path 17
Startpoint: error_correction_unit.Vx3[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.Vx3[3].C[0] (dffre)                         0.890     0.890
error_correction_unit.Vx3[3].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n5015__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5015__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5016__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n5016__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n5017__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n5017__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n5039__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5039__.out[0] (.names)                       0.197     5.391
$abc$371688$new_new_n5263__.in[1] (.names)                        0.890     6.282
$abc$371688$new_new_n5263__.out[0] (.names)                       0.152     6.433
$abc$153262$li2276_li2276.in[2] (.names)                          0.890     7.324
$abc$153262$li2276_li2276.out[0] (.names)                         0.103     7.426
error_correction_unit.add2[11].D[0] (dffre)                       0.890     8.317
data arrival time                                                           8.317

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.317
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.958


#Path 18
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$371688$new_new_n5451__.in[1] (.names)                        0.890     6.278
$abc$371688$new_new_n5451__.out[0] (.names)                       0.152     6.430
$abc$153262$new_n20071_.in[3] (.names)                            0.890     7.320
$abc$153262$new_n20071_.out[0] (.names)                           0.090     7.411
lamda_roots_unit.add1[10].D[0] (dffre)                            0.890     8.301
data arrival time                                                           8.301

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[10].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.301
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.942


#Path 19
Startpoint: Omega_Phy_unit.cnt1[2].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.cnt1[2].C[0] (dffre)                               0.890     0.890
Omega_Phy_unit.cnt1[2].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n6425__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6425__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n6426__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n6426__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n6517__.in[2] (.names)                        0.890     4.107
$abc$371688$new_new_n6517__.out[0] (.names)                       0.103     4.209
$abc$371688$new_new_n6523__.in[2] (.names)                        0.890     5.100
$abc$371688$new_new_n6523__.out[0] (.names)                       0.103     5.202
$abc$371688$new_new_n6529__.in[0] (.names)                        0.890     6.093
$abc$371688$new_new_n6529__.out[0] (.names)                       0.218     6.311
$abc$153262$new_n17062_.in[1] (.names)                            0.890     7.201
$abc$153262$new_n17062_.out[0] (.names)                           0.197     7.398
Omega_Phy_unit.add_1[7].D[0] (dffre)                              0.890     8.289
data arrival time                                                           8.289

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.add_1[7].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.289
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.930


#Path 20
Startpoint: error_correction_unit.O[9][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add4[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[9][3].C[0] (dffre)                        0.890     0.890
error_correction_unit.O[9][3].Q[0] (dffre) [clock-to-output]      0.154     1.044
$abc$371688$new_new_n4887__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4887__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4888__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4888__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4891__.in[2] (.names)                        0.890     4.152
$abc$371688$new_new_n4891__.out[0] (.names)                       0.103     4.255
$abc$371688$new_new_n4894__.in[2] (.names)                        0.890     5.145
$abc$371688$new_new_n4894__.out[0] (.names)                       0.103     5.248
$abc$371688$new_new_n4926__.in[2] (.names)                        0.890     6.138
$abc$371688$new_new_n4926__.out[0] (.names)                       0.148     6.286
$abc$153262$li2255_li2255.in[1] (.names)                          0.890     7.177
$abc$153262$li2255_li2255.out[0] (.names)                         0.197     7.373
error_correction_unit.add4[8].D[0] (dffre)                        0.890     8.264
data arrival time                                                           8.264

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add4[8].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.264
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.905


#Path 21
Startpoint: error_correction_unit.O[13][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add4[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[13][3].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[13][3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4902__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4902__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4904__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n4904__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n4907__.in[2] (.names)                        0.890     4.086
$abc$371688$new_new_n4907__.out[0] (.names)                       0.103     4.188
$abc$371688$new_new_n4910__.in[2] (.names)                        0.890     5.079
$abc$371688$new_new_n4910__.out[0] (.names)                       0.103     5.181
$abc$371688$new_new_n5344__.in[1] (.names)                        0.890     6.072
$abc$371688$new_new_n5344__.out[0] (.names)                       0.197     6.269
$abc$153262$li2254_li2254.in[1] (.names)                          0.890     7.159
$abc$153262$li2254_li2254.out[0] (.names)                         0.197     7.356
error_correction_unit.add4[9].D[0] (dffre)                        0.890     8.247
data arrival time                                                           8.247

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add4[9].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.247
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.888


#Path 22
Startpoint: Omega_Phy_unit.cnt1[2].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.cnt1[2].C[0] (dffre)                               0.890     0.890
Omega_Phy_unit.cnt1[2].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n6425__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6425__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n6426__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n6426__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n6517__.in[2] (.names)                        0.890     4.107
$abc$371688$new_new_n6517__.out[0] (.names)                       0.103     4.209
$abc$371688$new_new_n6523__.in[2] (.names)                        0.890     5.100
$abc$371688$new_new_n6523__.out[0] (.names)                       0.103     5.202
$abc$371688$new_new_n6529__.in[0] (.names)                        0.890     6.093
$abc$371688$new_new_n6529__.out[0] (.names)                       0.218     6.311
$abc$153262$new_n17047_.in[2] (.names)                            0.890     7.201
$abc$153262$new_n17047_.out[0] (.names)                           0.148     7.349
Omega_Phy_unit.add_1[8].D[0] (dffre)                              0.890     8.240
data arrival time                                                           8.240

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.add_1[8].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.240
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.881


#Path 23
Startpoint: error_correction_unit.O[16][5].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[16][5].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[16][5].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4938__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4938__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4947__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4947__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4949__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n4949__.out[0] (.names)                       0.197     4.349
$abc$371688$new_new_n5316__.in[5] (.names)                        0.890     5.239
$abc$371688$new_new_n5316__.out[0] (.names)                       0.025     5.265
$abc$371688$new_new_n5321__.in[1] (.names)                        0.890     6.155
$abc$371688$new_new_n5321__.out[0] (.names)                       0.152     6.307
$abc$153262$new_n21210_.in[1] (.names)                            0.890     7.197
$abc$153262$new_n21210_.out[0] (.names)                           0.152     7.349
error_correction_unit.add3[11].D[0] (dffre)                       0.890     8.239
data arrival time                                                           8.239

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.239
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.881


#Path 24
Startpoint: error_correction_unit.O[12][6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[9].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[12][6].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[12][6].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4963__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4963__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4967__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4967__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4968__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n4968__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n4969__.in[2] (.names)                        0.890     5.261
$abc$371688$new_new_n4969__.out[0] (.names)                       0.103     5.363
$abc$371688$new_new_n4974__.in[2] (.names)                        0.890     6.254
$abc$371688$new_new_n4974__.out[0] (.names)                       0.103     6.356
$abc$153262$new_n21274_.in[3] (.names)                            0.890     7.247
$abc$153262$new_n21274_.out[0] (.names)                           0.090     7.337
error_correction_unit.add3[9].D[0] (dffre)                        0.890     8.228
data arrival time                                                           8.228

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[9].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.228
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.869


#Path 25
Startpoint: BM_lamda_unit.cnt[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[4].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.cnt[0].C[0] (dffre)                                 0.890     0.890
BM_lamda_unit.cnt[0].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$371688$new_new_n6340__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6340__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6350__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6350__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6387__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n6387__.out[0] (.names)                       0.152     4.258
$abc$371688$new_new_n6389__.in[1] (.names)                        0.890     5.149
$abc$371688$new_new_n6389__.out[0] (.names)                       0.197     5.346
$abc$371688$new_new_n6390__.in[2] (.names)                        0.890     6.236
$abc$371688$new_new_n6390__.out[0] (.names)                       0.103     6.339
$abc$153262$new_n17306_.in[3] (.names)                            0.890     7.229
$abc$153262$new_n17306_.out[0] (.names)                           0.090     7.319
BM_lamda_unit.add_pow2[4].D[0] (dffre)                            0.890     8.210
data arrival time                                                           8.210

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[4].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.210
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.851


#Path 26
Startpoint: Omega_Phy_unit.cnt1[2].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.add_1[6].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.cnt1[2].C[0] (dffre)                               0.890     0.890
Omega_Phy_unit.cnt1[2].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n6425__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6425__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n6426__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n6426__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n6517__.in[2] (.names)                        0.890     4.107
$abc$371688$new_new_n6517__.out[0] (.names)                       0.103     4.209
$abc$371688$new_new_n6523__.in[2] (.names)                        0.890     5.100
$abc$371688$new_new_n6523__.out[0] (.names)                       0.103     5.202
$abc$371688$new_new_n6525__.in[0] (.names)                        0.890     6.093
$abc$371688$new_new_n6525__.out[0] (.names)                       0.218     6.311
$abc$153262$new_n17069_.in[4] (.names)                            0.890     7.201
$abc$153262$new_n17069_.out[0] (.names)                           0.099     7.300
Omega_Phy_unit.add_1[6].D[0] (dffre)                              0.890     8.191
data arrival time                                                           8.191

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.add_1[6].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.191
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.832


#Path 27
Startpoint: error_correction_unit.O[13][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add4[10].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[13][3].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[13][3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4902__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4902__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4904__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n4904__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n4907__.in[2] (.names)                        0.890     4.086
$abc$371688$new_new_n4907__.out[0] (.names)                       0.103     4.188
$abc$371688$new_new_n4910__.in[2] (.names)                        0.890     5.079
$abc$371688$new_new_n4910__.out[0] (.names)                       0.103     5.181
$abc$371688$new_new_n5349__.in[2] (.names)                        0.890     6.072
$abc$371688$new_new_n5349__.out[0] (.names)                       0.103     6.174
$abc$153262$li2253_li2253.in[1] (.names)                          0.890     7.065
$abc$153262$li2253_li2253.out[0] (.names)                         0.197     7.262
error_correction_unit.add4[10].D[0] (dffre)                       0.890     8.152
data arrival time                                                           8.152

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add4[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.152
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.793


#Path 28
Startpoint: error_correction_unit.O[13][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add4[11].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[13][3].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[13][3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4902__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4902__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4904__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n4904__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n4907__.in[2] (.names)                        0.890     4.086
$abc$371688$new_new_n4907__.out[0] (.names)                       0.103     4.188
$abc$371688$new_new_n4910__.in[2] (.names)                        0.890     5.079
$abc$371688$new_new_n4910__.out[0] (.names)                       0.103     5.181
$abc$371688$new_new_n4911__.in[2] (.names)                        0.890     6.072
$abc$371688$new_new_n4911__.out[0] (.names)                       0.103     6.174
$abc$153262$li2252_li2252.in[1] (.names)                          0.890     7.065
$abc$153262$li2252_li2252.out[0] (.names)                         0.152     7.217
error_correction_unit.add4[11].D[0] (dffre)                       0.890     8.107
data arrival time                                                           8.107

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add4[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.107
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.748


#Path 29
Startpoint: error_correction_unit.O[15][4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[15][4].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[15][4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4993__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4993__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5002__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5002__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n5047__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n5047__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n5048__.in[3] (.names)                        0.890     5.261
$abc$371688$new_new_n5048__.out[0] (.names)                       0.090     5.351
$abc$371688$new_new_n5049__.in[5] (.names)                        0.890     6.241
$abc$371688$new_new_n5049__.out[0] (.names)                       0.025     6.267
$abc$153262$new_n21781_.in[5] (.names)                            0.890     7.157
$abc$153262$new_n21781_.out[0] (.names)                           0.025     7.182
error_correction_unit.add2[7].D[0] (dffre)                        0.890     8.073
data arrival time                                                           8.073

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[7].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.073
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.714


#Path 30
Startpoint: error_correction_unit.O[6][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[6][3].C[0] (dffre)                        0.890     0.890
error_correction_unit.O[6][3].Q[0] (dffre) [clock-to-output]      0.154     1.044
$abc$371688$new_new_n4614__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4614__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4616__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n4616__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n4619__.in[2] (.names)                        0.890     4.086
$abc$371688$new_new_n4619__.out[0] (.names)                       0.103     4.188
$abc$371688$new_new_n4622__.in[2] (.names)                        0.890     5.079
$abc$371688$new_new_n4622__.out[0] (.names)                       0.103     5.181
$abc$371688$new_new_n4625__.in[2] (.names)                        0.890     6.072
$abc$371688$new_new_n4625__.out[0] (.names)                       0.103     6.174
$abc$153262$new_n22140_.in[2] (.names)                            0.890     7.065
$abc$153262$new_n22140_.out[0] (.names)                           0.103     7.168
error_correction_unit.add1[8].D[0] (dffre)                        0.890     8.058
data arrival time                                                           8.058

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add1[8].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.058
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.699


#Path 31
Startpoint: lamda_roots_unit.L1[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add0[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L1[0].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L1[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n4870__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4870__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4871__.in[3] (.names)                        0.890     2.998
$abc$371688$new_new_n4871__.out[0] (.names)                       0.090     3.088
$abc$371688$new_new_n5412__.in[0] (.names)                        0.890     3.979
$abc$371688$new_new_n5412__.out[0] (.names)                       0.218     4.197
$abc$371688$new_new_n5416__.in[2] (.names)                        0.890     5.087
$abc$371688$new_new_n5416__.out[0] (.names)                       0.148     5.235
$abc$371688$new_new_n5421__.in[2] (.names)                        0.890     6.126
$abc$371688$new_new_n5421__.out[0] (.names)                       0.103     6.228
$abc$153262$new_n20218_.in[5] (.names)                            0.890     7.119
$abc$153262$new_n20218_.out[0] (.names)                           0.025     7.144
lamda_roots_unit.add0[8].D[0] (dffre)                             0.890     8.034
data arrival time                                                           8.034

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add0[8].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -8.034
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.675


#Path 32
Startpoint: Omega_Phy_unit.state[15].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.F1.D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[15].C[0] (dffre)                             0.890     0.890
Omega_Phy_unit.state[15].Q[0] (dffre) [clock-to-output]           0.154     1.044
$abc$371688$new_new_n6455__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6455__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6456__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6456__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6457__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n6457__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n6508__.in[0] (.names)                        0.890     5.261
$abc$371688$new_new_n6508__.out[0] (.names)                       0.218     5.479
$abc$153262$new_n17154_.in[0] (.names)                            0.890     6.369
$abc$153262$new_n17154_.out[0] (.names)                           0.218     6.587
Omega_Phy_unit.F1.D[0] (dffre)                                    0.890     7.478
data arrival time                                                           7.478

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.F1.C[0] (dffre)                                    0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.478
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.119


#Path 33
Startpoint: $techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_1[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                                     0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     0.000
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$371688$new_new_n4678__.in[0] (.names)                                                                                               0.890     2.074
$abc$371688$new_new_n4678__.out[0] (.names)                                                                                              0.173     2.246
$abc$371688$new_new_n4679__.in[0] (.names)                                                                                               0.890     3.137
$abc$371688$new_new_n4679__.out[0] (.names)                                                                                              0.218     3.355
$abc$371688$new_new_n6282__.in[0] (.names)                                                                                               0.890     4.245
$abc$371688$new_new_n6282__.out[0] (.names)                                                                                              0.218     4.463
$abc$371688$new_new_n6285__.in[0] (.names)                                                                                               0.890     5.354
$abc$371688$new_new_n6285__.out[0] (.names)                                                                                              0.218     5.572
$abc$153262$new_n17625_.in[2] (.names)                                                                                                   0.890     6.462
$abc$153262$new_n17625_.out[0] (.names)                                                                                                  0.103     6.565
BM_lamda_unit.add_1[7].D[0] (dffre)                                                                                                      0.890     7.455
data arrival time                                                                                                                                  7.455

clock BM_lamda_unit.clk (rise edge)                                                                                                      2.500     2.500
clock source latency                                                                                                                     0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     2.500
BM_lamda_unit.add_1[7].C[0] (dffre)                                                                                                      0.890     3.390
clock uncertainty                                                                                                                        0.000     3.390
cell setup time                                                                                                                         -0.032     3.359
data required time                                                                                                                                 3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 3.359
data arrival time                                                                                                                                 -7.455
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                  -4.097


#Path 34
Startpoint: $techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add_1[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                                     0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     0.000
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$371688$new_new_n4676__.in[0] (.names)                                                                                               0.890     2.074
$abc$371688$new_new_n4676__.out[0] (.names)                                                                                              0.173     2.246
$abc$371688$new_new_n4677__.in[0] (.names)                                                                                               0.890     3.137
$abc$371688$new_new_n4677__.out[0] (.names)                                                                                              0.218     3.355
$abc$371688$new_new_n6281__.in[0] (.names)                                                                                               0.890     4.245
$abc$371688$new_new_n6281__.out[0] (.names)                                                                                              0.218     4.463
$abc$371688$new_new_n6724__.in[2] (.names)                                                                                               0.890     5.354
$abc$371688$new_new_n6724__.out[0] (.names)                                                                                              0.103     5.456
$abc$153262$new_n16277_.in[1] (.names)                                                                                                   0.890     6.347
$abc$153262$new_n16277_.out[0] (.names)                                                                                                  0.197     6.544
error_correction_unit.add_1[8].D[0] (dffre)                                                                                              0.890     7.434
data arrival time                                                                                                                                  7.434

clock BM_lamda_unit.clk (rise edge)                                                                                                      2.500     2.500
clock source latency                                                                                                                     0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     2.500
error_correction_unit.add_1[8].C[0] (dffre)                                                                                              0.890     3.390
clock uncertainty                                                                                                                        0.000     3.390
cell setup time                                                                                                                         -0.032     3.359
data required time                                                                                                                                 3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 3.359
data arrival time                                                                                                                                 -7.434
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                  -4.075


#Path 35
Startpoint: Omega_Phy_unit.state[15].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt[3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[15].C[0] (dffre)                             0.890     0.890
Omega_Phy_unit.state[15].Q[0] (dffre) [clock-to-output]           0.154     1.044
$abc$371688$new_new_n6455__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6455__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6456__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6456__.out[0] (.names)                       0.218     3.262
$abc$153262$new_n14038_.in[0] (.names)                            0.890     4.152
$abc$153262$new_n14038_.out[0] (.names)                           0.218     4.370
$abc$371688$new_new_n6910__.in[0] (.names)                        0.890     5.261
$abc$371688$new_new_n6910__.out[0] (.names)                       0.218     5.479
$abc$153262$li0766_li0766.in[1] (.names)                          0.890     6.369
$abc$153262$li0766_li0766.out[0] (.names)                         0.152     6.521
Omega_Phy_unit.cnt[3].D[0] (dffre)                                0.890     7.411
data arrival time                                                           7.411

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt[3].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.411
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.053


#Path 36
Startpoint: Omega_Phy_unit.state[15].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt2[3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[15].C[0] (dffre)                             0.890     0.890
Omega_Phy_unit.state[15].Q[0] (dffre) [clock-to-output]           0.154     1.044
$abc$371688$new_new_n6455__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6455__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6456__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6456__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6457__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n6457__.out[0] (.names)                       0.218     4.370
$abc$371688$new_new_n6745__.in[1] (.names)                        0.890     5.261
$abc$371688$new_new_n6745__.out[0] (.names)                       0.152     5.412
$abc$153262$new_n16165_.in[0] (.names)                            0.890     6.303
$abc$153262$new_n16165_.out[0] (.names)                           0.218     6.521
Omega_Phy_unit.cnt2[3].D[0] (dffre)                               0.890     7.411
data arrival time                                                           7.411

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt2[3].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.411
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.053


#Path 37
Startpoint: $techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_1[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                                     0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     0.000
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$371688$new_new_n4678__.in[0] (.names)                                                                                               0.890     2.074
$abc$371688$new_new_n4678__.out[0] (.names)                                                                                              0.173     2.246
$abc$371688$new_new_n4679__.in[0] (.names)                                                                                               0.890     3.137
$abc$371688$new_new_n4679__.out[0] (.names)                                                                                              0.218     3.355
$abc$371688$new_new_n6282__.in[0] (.names)                                                                                               0.890     4.245
$abc$371688$new_new_n6282__.out[0] (.names)                                                                                              0.218     4.463
$abc$371688$new_new_n6285__.in[0] (.names)                                                                                               0.890     5.354
$abc$371688$new_new_n6285__.out[0] (.names)                                                                                              0.218     5.572
$abc$153262$new_n17613_.in[4] (.names)                                                                                                   0.890     6.462
$abc$153262$new_n17613_.out[0] (.names)                                                                                                  0.054     6.516
BM_lamda_unit.add_1[8].D[0] (dffre)                                                                                                      0.890     7.407
data arrival time                                                                                                                                  7.407

clock BM_lamda_unit.clk (rise edge)                                                                                                      2.500     2.500
clock source latency                                                                                                                     0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     2.500
BM_lamda_unit.add_1[8].C[0] (dffre)                                                                                                      0.890     3.390
clock uncertainty                                                                                                                        0.000     3.390
cell setup time                                                                                                                         -0.032     3.359
data required time                                                                                                                                 3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 3.359
data arrival time                                                                                                                                 -7.407
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                  -4.048


#Path 38
Startpoint: lamda_roots_unit.L5[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L5[3].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L5[3].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n4829__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4829__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4835__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n4835__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n4836__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n4836__.out[0] (.names)                       0.152     4.304
$abc$371688$new_new_n5466__.in[0] (.names)                        0.890     5.194
$abc$371688$new_new_n5466__.out[0] (.names)                       0.218     5.412
$abc$153262$new_n19804_.in[1] (.names)                            0.890     6.303
$abc$153262$new_n19804_.out[0] (.names)                           0.197     6.500
lamda_roots_unit.add2[7].D[0] (dffre)                             0.890     7.390
data arrival time                                                           7.390

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add2[7].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.390
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.031


#Path 39
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[6].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$153262$new_n20084_.in[0] (.names)                            0.890     6.278
$abc$153262$new_n20084_.out[0] (.names)                           0.218     6.496
lamda_roots_unit.add1[6].D[0] (dffre)                             0.890     7.387
data arrival time                                                           7.387

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[6].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.387
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.028


#Path 40
Startpoint: lamda_roots_unit.L7[6].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add1[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.L7[6].C[0] (dffre)                               0.890     0.890
lamda_roots_unit.L7[6].Q[0] (dffre) [clock-to-output]             0.154     1.044
$abc$371688$new_new_n5437__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5437__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5438__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5438__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n5439__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n5439__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5440__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n5440__.out[0] (.names)                       0.172     5.388
$abc$153262$new_n20082_.in[0] (.names)                            0.890     6.278
$abc$153262$new_n20082_.out[0] (.names)                           0.218     6.496
lamda_roots_unit.add1[7].D[0] (dffre)                             0.890     7.387
data arrival time                                                           7.387

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add1[7].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.387
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.028


#Path 41
Startpoint: $techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add_1[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                                     0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     0.000
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$371688$new_new_n4676__.in[0] (.names)                                                                                               0.890     2.074
$abc$371688$new_new_n4676__.out[0] (.names)                                                                                              0.173     2.246
$abc$371688$new_new_n4677__.in[0] (.names)                                                                                               0.890     3.137
$abc$371688$new_new_n4677__.out[0] (.names)                                                                                              0.218     3.355
$abc$371688$new_new_n6281__.in[0] (.names)                                                                                               0.890     4.245
$abc$371688$new_new_n6281__.out[0] (.names)                                                                                              0.218     4.463
$abc$371688$new_new_n6284__.in[2] (.names)                                                                                               0.890     5.354
$abc$371688$new_new_n6284__.out[0] (.names)                                                                                              0.148     5.502
$abc$153262$new_n16287_.in[4] (.names)                                                                                                   0.890     6.392
$abc$153262$new_n16287_.out[0] (.names)                                                                                                  0.099     6.491
error_correction_unit.add_1[7].D[0] (dffre)                                                                                              0.890     7.382
data arrival time                                                                                                                                  7.382

clock BM_lamda_unit.clk (rise edge)                                                                                                      2.500     2.500
clock source latency                                                                                                                     0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                                                                                      0.000     2.500
error_correction_unit.add_1[7].C[0] (dffre)                                                                                              0.890     3.390
clock uncertainty                                                                                                                        0.000     3.390
cell setup time                                                                                                                         -0.032     3.359
data required time                                                                                                                                 3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 3.359
data arrival time                                                                                                                                 -7.382
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                  -4.023


#Path 42
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[2][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[2][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 43
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[1][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[1][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 44
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[3][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[3][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 45
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[4][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[4][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 46
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[5][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[5][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 47
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[7][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[7][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 48
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[8][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[8][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 49
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$153262$new_n12329_.in[1] (.names)                                            0.890     5.215
$abc$153262$new_n12329_.out[0] (.names)                                           0.152     5.367
$abc$153262$new_n12330_.in[0] (.names)                                            0.890     6.257
$abc$153262$new_n12330_.out[0] (.names)                                           0.218     6.475
error_correction_unit.eL[6][0].D[0] (dffre)                                       0.890     7.366
data arrival time                                                                           7.366

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[6][0].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.366
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.007


#Path 50
Startpoint: error_correction_unit.V[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.V[0].C[0] (dffre)                           0.890     0.890
error_correction_unit.V[0].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$371688$new_new_n4970__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4970__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4971__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4971__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n4972__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n4972__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5305__.in[1] (.names)                        0.890     5.215
$abc$371688$new_new_n5305__.out[0] (.names)                       0.197     5.412
$abc$153262$new_n21320_.in[0] (.names)                            0.890     6.302
$abc$153262$new_n21320_.out[0] (.names)                           0.172     6.475
error_correction_unit.add3[7].D[0] (dffre)                        0.890     7.365
data arrival time                                                           7.365

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[7].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.365
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.007


#Path 51
Startpoint: error_correction_unit.O[2][0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add1[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[2][0].C[0] (dffre)                        0.890     0.890
error_correction_unit.O[2][0].Q[0] (dffre) [clock-to-output]      0.154     1.044
$abc$371688$new_new_n4635__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4635__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4636__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4636__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n4637__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n4637__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n5215__.in[1] (.names)                        0.890     5.215
$abc$371688$new_new_n5215__.out[0] (.names)                       0.197     5.412
$abc$153262$new_n22173_.in[0] (.names)                            0.890     6.302
$abc$153262$new_n22173_.out[0] (.names)                           0.172     6.475
error_correction_unit.add1[7].D[0] (dffre)                        0.890     7.365
data arrival time                                                           7.365

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add1[7].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.365
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.007


#Path 52
Startpoint: BM_lamda_unit.N[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.N[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.N[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n5566__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5566__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6419__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6419__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n7038__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n7038__.out[0] (.names)                       0.197     4.349
$abc$153262$new_n14948_.in[2] (.names)                            0.890     5.239
$abc$153262$new_n14948_.out[0] (.names)                           0.148     5.387
$abc$153262$li0994_li0994.in[1] (.names)                          0.890     6.278
$abc$153262$li0994_li0994.out[0] (.names)                         0.197     6.475
BM_lamda_unit.Step[7].D[0] (dffre)                                0.890     7.365
data arrival time                                                           7.365

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.Step[7].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.365
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.006


#Path 53
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[3][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[3][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 54
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[2][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[2][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 55
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[1][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[1][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 56
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[8][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[8][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 57
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[7][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[7][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 58
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[6][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[6][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 59
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[5][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[5][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 60
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[4][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[4][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 61
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[3][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[3][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 62
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[2][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[2][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 63
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n807_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n807_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12321_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12321_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[1][3].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[1][3].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 64
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[7][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[7][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 65
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[5][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[5][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 66
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[8][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[8][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 67
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[7][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[7][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[7][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 68
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[6][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[6][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 69
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[5][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[5][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[5][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 70
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[4][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[4][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 71
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[2][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[2][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[2][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 72
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[1][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[1][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[1][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 73
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[8][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[8][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[8][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 74
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[6][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[6][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[6][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 75
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[4][7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n799_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n799_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12309_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12309_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[4][7].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[4][7].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 76
Startpoint: error_correction_unit.cnt[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.eL[3][5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                               0.000     0.000
clock source latency                                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     0.000
error_correction_unit.cnt[3].C[0] (dffre)                                         0.890     0.890
error_correction_unit.cnt[3].Q[0] (dffre) [clock-to-output]                       0.154     1.044
$abc$371688$new_new_n5614__.in[0] (.names)                                        0.890     1.935
$abc$371688$new_new_n5614__.out[0] (.names)                                       0.173     2.107
$auto$alumacc.cc:485:replace_alu$16952.B[3].in[0] (.names)                        0.890     2.998
$auto$alumacc.cc:485:replace_alu$16952.B[3].out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5616__.in[0] (.names)                                        0.890     4.107
$abc$371688$new_new_n5616__.out[0] (.names)                                       0.218     4.325
$abc$171203$new_n803_.in[1] (.names)                                              0.890     5.215
$abc$171203$new_n803_.out[0] (.names)                                             0.152     5.367
$abc$153262$new_n12315_.in[1] (.names)                                            0.890     6.257
$abc$153262$new_n12315_.out[0] (.names)                                           0.197     6.454
error_correction_unit.eL[3][5].D[0] (dffre)                                       0.890     7.345
data arrival time                                                                           7.345

clock BM_lamda_unit.clk (rise edge)                                               2.500     2.500
clock source latency                                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                               0.000     2.500
error_correction_unit.eL[3][5].C[0] (dffre)                                       0.890     3.390
clock uncertainty                                                                 0.000     3.390
cell setup time                                                                  -0.032     3.359
data required time                                                                          3.359
-------------------------------------------------------------------------------------------------
data required time                                                                          3.359
data arrival time                                                                          -7.345
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.986


#Path 77
Startpoint: BM_lamda_unit.K[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6347__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6347__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6348__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6348__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6400__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n6400__.out[0] (.names)                       0.152     4.304
$abc$371688$new_new_n6401__.in[0] (.names)                        0.890     5.194
$abc$371688$new_new_n6401__.out[0] (.names)                       0.218     5.412
$abc$153262$new_n17288_.in[2] (.names)                            0.890     6.303
$abc$153262$new_n17288_.out[0] (.names)                           0.148     6.451
BM_lamda_unit.add_pow2[5].D[0] (dffre)                            0.890     7.341
data arrival time                                                           7.341

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[5].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.341
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.982


#Path 78
Startpoint: BM_lamda_unit.K[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[2].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6347__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6347__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6348__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6348__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6375__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n6375__.out[0] (.names)                       0.152     4.304
$abc$371688$new_new_n6376__.in[0] (.names)                        0.890     5.194
$abc$371688$new_new_n6376__.out[0] (.names)                       0.218     5.412
$abc$153262$new_n17342_.in[2] (.names)                            0.890     6.303
$abc$153262$new_n17342_.out[0] (.names)                           0.148     6.451
BM_lamda_unit.add_pow2[2].D[0] (dffre)                            0.890     7.341
data arrival time                                                           7.341

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[2].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.341
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.982


#Path 79
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5806__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5806__.out[0] (.names)                           0.172     5.363
$abc$153262$li2423_li2423.in[0] (.names)                              0.890     6.253
$abc$153262$li2423_li2423.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[5].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[5].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 80
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5821__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5821__.out[0] (.names)                           0.172     5.363
$abc$153262$li2418_li2418.in[0] (.names)                              0.890     6.253
$abc$153262$li2418_li2418.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[0].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[0].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 81
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[1].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5818__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5818__.out[0] (.names)                           0.172     5.363
$abc$153262$li2419_li2419.in[0] (.names)                              0.890     6.253
$abc$153262$li2419_li2419.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[1].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[1].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 82
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[2].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5815__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5815__.out[0] (.names)                           0.172     5.363
$abc$153262$li2420_li2420.in[0] (.names)                              0.890     6.253
$abc$153262$li2420_li2420.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[2].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[2].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 83
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[6].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5108__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5108__.out[0] (.names)                           0.172     5.363
$abc$153262$li2424_li2424.in[0] (.names)                              0.890     6.253
$abc$153262$li2424_li2424.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[6].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[6].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 84
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5803__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5803__.out[0] (.names)                           0.172     5.363
$abc$153262$li2425_li2425.in[0] (.names)                              0.890     6.253
$abc$153262$li2425_li2425.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[7].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[7].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 85
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5812__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5812__.out[0] (.names)                           0.172     5.363
$abc$153262$li2421_li2421.in[0] (.names)                              0.890     6.253
$abc$153262$li2421_li2421.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[3].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[3].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 86
Startpoint: input_syndromes_unit.x_power_11[4].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : input_syndromes_unit.ip2_0[4].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     0.000
input_syndromes_unit.x_power_11[4].C[0] (dffre)                       0.890     0.890
input_syndromes_unit.x_power_11[4].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n5105__.in[0] (.names)                            0.890     1.935
$abc$371688$new_new_n5105__.out[0] (.names)                           0.218     2.153
$abc$371688$new_new_n5106__.in[0] (.names)                            0.890     3.044
$abc$371688$new_new_n5106__.out[0] (.names)                           0.218     3.262
$abc$371688$new_new_n5107__.in[2] (.names)                            0.890     4.152
$abc$371688$new_new_n5107__.out[0] (.names)                           0.148     4.300
$abc$371688$new_new_n5809__.in[0] (.names)                            0.890     5.190
$abc$371688$new_new_n5809__.out[0] (.names)                           0.172     5.363
$abc$153262$li2422_li2422.in[0] (.names)                              0.890     6.253
$abc$153262$li2422_li2422.out[0] (.names)                             0.172     6.426
input_syndromes_unit.ip2_0[4].D[0] (dffre)                            0.890     7.316
data arrival time                                                               7.316

clock BM_lamda_unit.clk (rise edge)                                   2.500     2.500
clock source latency                                                  0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                                   0.000     2.500
input_syndromes_unit.ip2_0[4].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                     0.000     3.390
cell setup time                                                      -0.032     3.359
data required time                                                              3.359
-------------------------------------------------------------------------------------
data required time                                                              3.359
data arrival time                                                              -7.316
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.957


#Path 87
Startpoint: BM_lamda_unit.N[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[2].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.N[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.N[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n5566__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n5566__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6419__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6419__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n7038__.in[1] (.names)                        0.890     4.152
$abc$371688$new_new_n7038__.out[0] (.names)                       0.197     4.349
$abc$153262$new_n14948_.in[2] (.names)                            0.890     5.239
$abc$153262$new_n14948_.out[0] (.names)                           0.148     5.387
$abc$153262$li0999_li0999.in[2] (.names)                          0.890     6.278
$abc$153262$li0999_li0999.out[0] (.names)                         0.148     6.426
BM_lamda_unit.Step[2].D[0] (dffre)                                0.890     7.316
data arrival time                                                           7.316

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.Step[2].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.316
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.957


#Path 88
Startpoint: BM_lamda_unit.K[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.Step[3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[0].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[0].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6611__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6611__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6670__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6670__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6671__.in[0] (.names)                        0.890     4.107
$abc$371688$new_new_n6671__.out[0] (.names)                       0.218     4.325
$abc$371688$new_new_n7067__.in[0] (.names)                        0.890     5.215
$abc$371688$new_new_n7067__.out[0] (.names)                       0.172     5.388
$abc$153262$new_n15197_.in[3] (.names)                            0.890     6.278
$abc$153262$new_n15197_.out[0] (.names)                           0.136     6.414
BM_lamda_unit.Step[3].D[0] (dffre)                                0.890     7.304
data arrival time                                                           7.304

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.Step[3].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.304
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.945


#Path 89
Startpoint: lamda_roots_unit.Vx6[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : lamda_roots_unit.add2[8].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
lamda_roots_unit.Vx6[1].C[0] (dffre)                              0.890     0.890
lamda_roots_unit.Vx6[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n4823__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4823__.out[0] (.names)                       0.173     2.107
$abc$371688$new_new_n4832__.in[0] (.names)                        0.890     2.998
$abc$371688$new_new_n4832__.out[0] (.names)                       0.218     3.216
$abc$371688$new_new_n5468__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n5468__.out[0] (.names)                       0.197     4.303
$abc$371688$new_new_n5472__.in[1] (.names)                        0.890     5.194
$abc$371688$new_new_n5472__.out[0] (.names)                       0.152     5.346
$abc$153262$new_n19797_.in[0] (.names)                            0.890     6.236
$abc$153262$new_n19797_.out[0] (.names)                           0.172     6.409
lamda_roots_unit.add2[8].D[0] (dffre)                             0.890     7.299
data arrival time                                                           7.299

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
lamda_roots_unit.add2[8].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.299
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.940


#Path 90
Startpoint: Omega_Phy_unit.state[9].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt1[2].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[9].C[0] (dffre)                              0.890     0.890
Omega_Phy_unit.state[9].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n6453__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6453__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6454__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6454__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6686__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n6686__.out[0] (.names)                       0.152     4.258
$abc$371688$new_new_n6753__.in[2] (.names)                        0.890     5.149
$abc$371688$new_new_n6753__.out[0] (.names)                       0.148     5.296
$abc$153262$new_n16103_.in[0] (.names)                            0.890     6.187
$abc$153262$new_n16103_.out[0] (.names)                           0.218     6.405
Omega_Phy_unit.cnt1[2].D[0] (dffre)                               0.890     7.296
data arrival time                                                           7.296

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt1[2].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.296
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.937


#Path 91
Startpoint: Omega_Phy_unit.state[9].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt1[1].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[9].C[0] (dffre)                              0.890     0.890
Omega_Phy_unit.state[9].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n6453__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6453__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6454__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6454__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6686__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n6686__.out[0] (.names)                       0.152     4.258
$abc$371688$new_new_n6753__.in[2] (.names)                        0.890     5.149
$abc$371688$new_new_n6753__.out[0] (.names)                       0.148     5.296
$abc$153262$new_n16125_.in[0] (.names)                            0.890     6.187
$abc$153262$new_n16125_.out[0] (.names)                           0.218     6.405
Omega_Phy_unit.cnt1[1].D[0] (dffre)                               0.890     7.296
data arrival time                                                           7.296

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt1[1].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.296
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.937


#Path 92
Startpoint: Omega_Phy_unit.state[9].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt1[3].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[9].C[0] (dffre)                              0.890     0.890
Omega_Phy_unit.state[9].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$371688$new_new_n6453__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6453__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6454__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6454__.out[0] (.names)                       0.173     3.216
$abc$371688$new_new_n6686__.in[1] (.names)                        0.890     4.107
$abc$371688$new_new_n6686__.out[0] (.names)                       0.152     4.258
$abc$371688$new_new_n6753__.in[2] (.names)                        0.890     5.149
$abc$371688$new_new_n6753__.out[0] (.names)                       0.148     5.296
$abc$153262$new_n16083_.in[0] (.names)                            0.890     6.187
$abc$153262$new_n16083_.out[0] (.names)                           0.218     6.405
Omega_Phy_unit.cnt1[3].D[0] (dffre)                               0.890     7.296
data arrival time                                                           7.296

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt1[3].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.296
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.937


#Path 93
Startpoint: BM_lamda_unit.cnt[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[1].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.cnt[0].C[0] (dffre)                                 0.890     0.890
BM_lamda_unit.cnt[0].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$371688$new_new_n6335__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6335__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6338__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6338__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6364__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n6364__.out[0] (.names)                       0.172     4.325
$abc$371688$new_new_n6365__.in[2] (.names)                        0.890     5.215
$abc$371688$new_new_n6365__.out[0] (.names)                       0.148     5.363
$abc$153262$new_n17360_.in[3] (.names)                            0.890     6.253
$abc$153262$new_n17360_.out[0] (.names)                           0.136     6.389
BM_lamda_unit.add_pow2[1].D[0] (dffre)                            0.890     7.279
data arrival time                                                           7.279

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[1].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.279
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.920


#Path 94
Startpoint: BM_lamda_unit.cnt[0].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.cnt[0].C[0] (dffre)                                 0.890     0.890
BM_lamda_unit.cnt[0].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$371688$new_new_n6335__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6335__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6338__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6338__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n6346__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n6346__.out[0] (.names)                       0.172     4.325
$abc$371688$new_new_n6349__.in[2] (.names)                        0.890     5.215
$abc$371688$new_new_n6349__.out[0] (.names)                       0.148     5.363
$abc$153262$new_n17378_.in[3] (.names)                            0.890     6.253
$abc$153262$new_n17378_.out[0] (.names)                           0.136     6.389
BM_lamda_unit.add_pow2[0].D[0] (dffre)                            0.890     7.279
data arrival time                                                           7.279

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[0].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.279
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.920


#Path 95
Startpoint: Omega_Phy_unit.state[15].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt[0].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[15].C[0] (dffre)                             0.890     0.890
Omega_Phy_unit.state[15].Q[0] (dffre) [clock-to-output]           0.154     1.044
$abc$371688$new_new_n6455__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6455__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6456__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6456__.out[0] (.names)                       0.218     3.262
$abc$153262$new_n14038_.in[0] (.names)                            0.890     4.152
$abc$153262$new_n14038_.out[0] (.names)                           0.218     4.370
$abc$371688$new_new_n6902__.in[5] (.names)                        0.890     5.261
$abc$371688$new_new_n6902__.out[0] (.names)                       0.025     5.286
$abc$153262$li0769_li0769.in[1] (.names)                          0.890     6.176
$abc$153262$li0769_li0769.out[0] (.names)                         0.197     6.373
Omega_Phy_unit.cnt[0].D[0] (dffre)                                0.890     7.264
data arrival time                                                           7.264

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt[0].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.264
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.905


#Path 96
Startpoint: error_correction_unit.O[16][3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add3[4].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.O[16][3].C[0] (dffre)                       0.890     0.890
error_correction_unit.O[16][3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$371688$new_new_n4941__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4941__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n4943__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n4943__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n5287__.in[1] (.names)                        0.890     4.086
$abc$371688$new_new_n5287__.out[0] (.names)                       0.152     4.237
$abc$371688$new_new_n5288__.in[0] (.names)                        0.890     5.128
$abc$371688$new_new_n5288__.out[0] (.names)                       0.172     5.300
$abc$153262$new_n21369_.in[0] (.names)                            0.890     6.191
$abc$153262$new_n21369_.out[0] (.names)                           0.172     6.363
error_correction_unit.add3[4].D[0] (dffre)                        0.890     7.254
data arrival time                                                           7.254

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add3[4].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.254
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.895


#Path 97
Startpoint: BM_lamda_unit.K[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[7].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[3].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[3].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6336__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6336__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6343__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n6343__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n6410__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n6410__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n6413__.in[3] (.names)                        0.890     5.194
$abc$371688$new_new_n6413__.out[0] (.names)                       0.136     5.330
$abc$153262$new_n17252_.in[3] (.names)                            0.890     6.220
$abc$153262$new_n17252_.out[0] (.names)                           0.136     6.356
BM_lamda_unit.add_pow2[7].D[0] (dffre)                            0.890     7.246
data arrival time                                                           7.246

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[7].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.246
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.887


#Path 98
Startpoint: BM_lamda_unit.K[3].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : BM_lamda_unit.add_pow2[6].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
BM_lamda_unit.K[3].C[0] (dffre)                                   0.890     0.890
BM_lamda_unit.K[3].Q[0] (dffre) [clock-to-output]                 0.154     1.044
$abc$371688$new_new_n6336__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6336__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6343__.in[1] (.names)                        0.890     3.044
$abc$371688$new_new_n6343__.out[0] (.names)                       0.152     3.195
$abc$371688$new_new_n6403__.in[0] (.names)                        0.890     4.086
$abc$371688$new_new_n6403__.out[0] (.names)                       0.218     4.304
$abc$371688$new_new_n6405__.in[3] (.names)                        0.890     5.194
$abc$371688$new_new_n6405__.out[0] (.names)                       0.136     5.330
$abc$153262$new_n17270_.in[3] (.names)                            0.890     6.220
$abc$153262$new_n17270_.out[0] (.names)                           0.136     6.356
BM_lamda_unit.add_pow2[6].D[0] (dffre)                            0.890     7.246
data arrival time                                                           7.246

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
BM_lamda_unit.add_pow2[6].C[0] (dffre)                            0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.246
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.887


#Path 99
Startpoint: error_correction_unit.cnt[1].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : error_correction_unit.add2[5].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
error_correction_unit.cnt[1].C[0] (dffre)                         0.890     0.890
error_correction_unit.cnt[1].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$371688$new_new_n4629__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n4629__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n5028__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n5028__.out[0] (.names)                       0.218     3.262
$abc$371688$new_new_n5029__.in[0] (.names)                        0.890     4.152
$abc$371688$new_new_n5029__.out[0] (.names)                       0.172     4.325
$abc$371688$new_new_n5246__.in[3] (.names)                        0.890     5.215
$abc$371688$new_new_n5246__.out[0] (.names)                       0.090     5.305
$abc$153262$new_n21805_.in[2] (.names)                            0.890     6.196
$abc$153262$new_n21805_.out[0] (.names)                           0.148     6.344
error_correction_unit.add2[5].D[0] (dffre)                        0.890     7.234
data arrival time                                                           7.234

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
error_correction_unit.add2[5].C[0] (dffre)                        0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.234
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.875


#Path 100
Startpoint: Omega_Phy_unit.state[15].Q[0] (dffre clocked by BM_lamda_unit.clk)
Endpoint  : Omega_Phy_unit.cnt[1].D[0] (dffre clocked by BM_lamda_unit.clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock BM_lamda_unit.clk (rise edge)                               0.000     0.000
clock source latency                                              0.000     0.000
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     0.000
Omega_Phy_unit.state[15].C[0] (dffre)                             0.890     0.890
Omega_Phy_unit.state[15].Q[0] (dffre) [clock-to-output]           0.154     1.044
$abc$371688$new_new_n6455__.in[0] (.names)                        0.890     1.935
$abc$371688$new_new_n6455__.out[0] (.names)                       0.218     2.153
$abc$371688$new_new_n6456__.in[0] (.names)                        0.890     3.044
$abc$371688$new_new_n6456__.out[0] (.names)                       0.218     3.262
$abc$153262$new_n14038_.in[0] (.names)                            0.890     4.152
$abc$153262$new_n14038_.out[0] (.names)                           0.218     4.370
$abc$371688$new_new_n6902__.in[5] (.names)                        0.890     5.261
$abc$371688$new_new_n6902__.out[0] (.names)                       0.025     5.286
$abc$153262$li0768_li0768.in[2] (.names)                          0.890     6.176
$abc$153262$li0768_li0768.out[0] (.names)                         0.148     6.324
Omega_Phy_unit.cnt[1].D[0] (dffre)                                0.890     7.215
data arrival time                                                           7.215

clock BM_lamda_unit.clk (rise edge)                               2.500     2.500
clock source latency                                              0.000     2.500
BM_lamda_unit.clk.inpad[0] (.input)                               0.000     2.500
Omega_Phy_unit.cnt[1].C[0] (dffre)                                0.890     3.390
clock uncertainty                                                 0.000     3.390
cell setup time                                                  -0.032     3.359
data required time                                                          3.359
---------------------------------------------------------------------------------
data required time                                                          3.359
data arrival time                                                          -7.215
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.856


#End of timing report
