Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 29 23:57:57 2021
| Host         : ANJALI-XPS13-2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[18]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/bright_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_x_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/ball_y_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/paddle_x_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 327 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                   21        0.160        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.534        0.000                      0                   21        0.160        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.924ns (20.566%)  route 3.569ns (79.434%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.627     5.230    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  DIV_CLK_reg[19]/Q
                         net (fo=9, routed)           1.793     7.478    move_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.574 r  move_clk_BUFG_inst/O
                         net (fo=126, routed)         1.776     9.350    move_clk_BUFG
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     9.722 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.722    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X57Y51         FDCE (Setup_fdce_C_D)        0.062    15.256    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.806ns (77.300%)  route 0.530ns (22.700%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.739    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y51         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.711ns (76.338%)  route 0.530ns (23.662%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.644    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y51         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.695ns (76.168%)  route 0.530ns (23.832%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.628 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.628    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y51         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.692ns (76.136%)  route 0.530ns (23.864%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.625 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.625    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y50         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.671ns (75.908%)  route 0.530ns (24.092%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.604 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.604    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y50         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.597ns (75.070%)  route 0.530ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.530 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.530    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y50         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.581ns (74.881%)  route 0.530ns (25.119%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.291    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.514 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.514    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y50         FDCE (Setup_fdce_C_D)        0.062    15.142    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.578ns (74.870%)  route 0.530ns (25.130%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.510 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.510    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.671    15.093    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.284    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X57Y49         FDCE (Setup_fdce_C_D)        0.062    15.404    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.557ns (74.617%)  route 0.530ns (25.383%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.800     5.403    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.530     6.388    DIV_CLK_reg_n_0_[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.489 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.489    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.671    15.093    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.284    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X57Y49         FDCE (Setup_fdce_C_D)        0.062    15.404    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y51         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y51         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.091 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.091    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y51         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.091 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    ClkPort_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X57Y51         FDCE (Hold_fdce_C_D)         0.105     1.855    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.906     2.071    ClkPort_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.519     1.552    
    SLICE_X57Y49         FDCE (Hold_fdce_C_D)         0.105     1.657    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.632     1.552    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.801    DIV_CLK_reg_n_0_[3]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.906     2.071    ClkPort_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.519     1.552    
    SLICE_X57Y47         FDCE (Hold_fdce_C_D)         0.105     1.657    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51    DIV_CLK_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49    DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49    DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48    DIV_CLK_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48    DIV_CLK_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48    DIV_CLK_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48    DIV_CLK_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50    DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50    DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50    DIV_CLK_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50    DIV_CLK_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    DIV_CLK_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    DIV_CLK_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    DIV_CLK_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    DIV_CLK_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47    DIV_CLK_reg[0]/C



