// Seed: 3797340201
module module_0 #(
    parameter id_3 = 32'd58
) (
    output uwire id_0
);
  logic [7:0] id_2;
  wire _id_3;
  assign id_0 = 1'b0 - id_3;
  assign id_2[id_3] = ~(id_3) + (id_2);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd42,
    parameter id_4  = 32'd80
) (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input wand id_3,
    input supply0 _id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output tri1 id_12,
    input wor _id_13,
    output uwire id_14,
    output tri1 id_15
);
  logic [7:0] id_17;
  wire id_18;
  assign id_17[id_4 : id_13] = 1;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_0 = 0;
endmodule
