<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L49'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the base ARM implementation of TargetRegisterInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/CallingConv.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LiveIntervals;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Register allocation hints.</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace ARMRI {</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum {</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Used for LDRD register pairs</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegPairOdd  = 1,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegPairEven = 2,</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Used to hint for lr in t2DoLoopStart</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegLR = 3</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace ARMRI</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isARMArea1Register - Returns true if the register is a low register (r0-r7)</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// or a stack/pc register that we should push/pop.</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>static inline bool isARMArea1Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    <div class='tooltip'>case R0:  <span class='tooltip-content'>20</span></div><div class='tooltip'>case R1:  <span class='tooltip-content'>72</span></div><div class='tooltip'>case R2:  <span class='tooltip-content'>124</span></div>case R3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>    <div class='tooltip'>case R4:  <span class='tooltip-content'>5.87k</span></div><div class='tooltip'>case R5:  <span class='tooltip-content'>9.71k</span></div><div class='tooltip'>case R6:  <span class='tooltip-content'>12.0k</span></div>case R7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.69k</span>, <span class='None'>False</span>: <span class='covered-line'>42.7k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.84k</span>, <span class='None'>False</span>: <span class='covered-line'>44.6k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>46.1k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.42k</span>, <span class='None'>False</span>: <span class='covered-line'>41.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    case LR:  case SP:  case PC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>34.9k</span>]
  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    <div class='tooltip'>case R8:  <span class='tooltip-content'>1.25k</span></div><div class='tooltip'>case R9:  <span class='tooltip-content'>2.08k</span></div><div class='tooltip'>case R10: <span class='tooltip-content'>2.99k</span></div><div class='tooltip'>case R11: <span class='tooltip-content'>7.68k</span></div>case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>47.2k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>833</span>, <span class='None'>False</span>: <span class='covered-line'>47.6k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>911</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.68k</span>, <span class='None'>False</span>: <span class='covered-line'>43.7k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For iOS we want r7 and lr to be next to each other.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>      return !SplitFramePushPop;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.70k</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>static inline bool isARMArea1Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    <div class='tooltip'>case R0:  <span class='tooltip-content'>20</span></div><div class='tooltip'>case R1:  <span class='tooltip-content'>72</span></div><div class='tooltip'>case R2:  <span class='tooltip-content'>124</span></div>case R3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>    <div class='tooltip'>case R4:  <span class='tooltip-content'>5.87k</span></div><div class='tooltip'>case R5:  <span class='tooltip-content'>9.71k</span></div><div class='tooltip'>case R6:  <span class='tooltip-content'>12.0k</span></div>case R7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.69k</span>, <span class='None'>False</span>: <span class='covered-line'>42.7k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.84k</span>, <span class='None'>False</span>: <span class='covered-line'>44.6k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>46.1k</span>]
  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.42k</span>, <span class='None'>False</span>: <span class='covered-line'>41.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    case LR:  case SP:  case PC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>34.9k</span>]
  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    <div class='tooltip'>case R8:  <span class='tooltip-content'>1.25k</span></div><div class='tooltip'>case R9:  <span class='tooltip-content'>2.08k</span></div><div class='tooltip'>case R10: <span class='tooltip-content'>2.99k</span></div><div class='tooltip'>case R11: <span class='tooltip-content'>7.68k</span></div>case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>47.2k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>833</span>, <span class='None'>False</span>: <span class='covered-line'>47.6k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>911</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.68k</span>, <span class='None'>False</span>: <span class='covered-line'>43.7k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For iOS we want r7 and lr to be next to each other.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>      return !SplitFramePushPop;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.70k</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isARMArea1Register(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>static inline bool isARMArea2Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    <div class='tooltip'>case R8: <span class='tooltip-content'>1.25k</span></div><div class='tooltip'>case R9: <span class='tooltip-content'>2.08k</span></div><div class='tooltip'>case R10: <span class='tooltip-content'>2.99k</span></div><div class='tooltip'>case R11: <span class='tooltip-content'>7.68k</span></div>case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>47.2k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>833</span>, <span class='None'>False</span>: <span class='covered-line'>47.6k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>911</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.68k</span>, <span class='None'>False</span>: <span class='covered-line'>43.7k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // iOS has this second area.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>      return SplitFramePushPop;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.6k</span>, <span class='None'>False</span>: <span class='covered-line'>7.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>static inline bool isARMArea2Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    <div class='tooltip'>case R8: <span class='tooltip-content'>1.25k</span></div><div class='tooltip'>case R9: <span class='tooltip-content'>2.08k</span></div><div class='tooltip'>case R10: <span class='tooltip-content'>2.99k</span></div><div class='tooltip'>case R11: <span class='tooltip-content'>7.68k</span></div>case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>47.2k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>833</span>, <span class='None'>False</span>: <span class='covered-line'>47.6k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>911</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.68k</span>, <span class='None'>False</span>: <span class='covered-line'>43.7k</span>]
  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // iOS has this second area.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>      return SplitFramePushPop;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.6k</span>, <span class='None'>False</span>: <span class='covered-line'>7.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isARMArea2Register(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline bool isSplitFPArea1Register(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>                                          bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case R0:  </span><span class='red'>case R1:  </span><span class='red'>case R2:  </span><span class='red'>case R3:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre><span class='red'>    </span><div class='tooltip'>case R4:  <span class='tooltip-content'>28</span></div><div class='tooltip'>case R5:  <span class='tooltip-content'>40</span></div><div class='tooltip'>case R6:  <span class='tooltip-content'>52</span></div>case R7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    <div class='tooltip'>case R8:  <span class='tooltip-content'>92</span></div><div class='tooltip'>case R9:  <span class='tooltip-content'>104</span></div>case R10: case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    case SP:  case PC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>                                          bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case R0:  </span><span class='red'>case R1:  </span><span class='red'>case R2:  </span><span class='red'>case R3:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre><span class='red'>    </span><div class='tooltip'>case R4:  <span class='tooltip-content'>28</span></div><div class='tooltip'>case R5:  <span class='tooltip-content'>40</span></div><div class='tooltip'>case R6:  <span class='tooltip-content'>52</span></div>case R7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    <div class='tooltip'>case R8:  <span class='tooltip-content'>92</span></div><div class='tooltip'>case R9:  <span class='tooltip-content'>104</span></div>case R10: case R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    case SP:  case PC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isSplitFPArea1Register(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline bool isSplitFPArea2Register(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>                                          bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    <div class='tooltip'>case R11: <span class='tooltip-content'>28</span></div>case LR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>                                          bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    <div class='tooltip'>case R11: <span class='tooltip-content'>28</span></div>case LR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isSplitFPArea2Register(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>static inline bool isARMArea3Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    <div class='tooltip'>case D15: <span class='tooltip-content'>277</span></div><div class='tooltip'>case D14: <span class='tooltip-content'>567</span></div><div class='tooltip'>case D13: <span class='tooltip-content'>973</span></div>case D12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>471</span>, <span class='None'>False</span>: <span class='covered-line'>48.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>6.92k</pre></td><td class='code'><pre>    <div class='tooltip'>case D11: <span class='tooltip-content'>2.28k</span></div><div class='tooltip'>case D10: <span class='tooltip-content'>3.18k</span></div><div class='tooltip'>case D9:  <span class='tooltip-content'>4.84k</span></div>case D8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>845</span>, <span class='None'>False</span>: <span class='covered-line'>47.9k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>897</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>47.1k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>46.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>    <div class='tooltip'>case D7:  <span class='tooltip-content'>6.95k</span></div><div class='tooltip'>case D6:  <span class='tooltip-content'>6.98k</span></div><div class='tooltip'>case D5:  <span class='tooltip-content'>7.01k</span></div>case D4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    <div class='tooltip'>case D3:  <span class='tooltip-content'>7.08k</span></div><div class='tooltip'>case D2:  <span class='tooltip-content'>7.11k</span></div><div class='tooltip'>case D1:  <span class='tooltip-content'>7.14k</span></div>case D0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>    <div class='tooltip'>case D31: <span class='tooltip-content'>7.21k</span></div><div class='tooltip'>case D30: <span class='tooltip-content'>7.24k</span></div><div class='tooltip'>case D29: <span class='tooltip-content'>7.27k</span></div>case D28:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>7.43k</pre></td><td class='code'><pre>    <div class='tooltip'>case D27: <span class='tooltip-content'>7.33k</span></div><div class='tooltip'>case D26: <span class='tooltip-content'>7.37k</span></div><div class='tooltip'>case D25: <span class='tooltip-content'>7.40k</span></div>case D24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>7.56k</pre></td><td class='code'><pre>    <div class='tooltip'>case D23: <span class='tooltip-content'>7.46k</span></div><div class='tooltip'>case D22: <span class='tooltip-content'>7.49k</span></div><div class='tooltip'>case D21: <span class='tooltip-content'>7.53k</span></div>case D20:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    <div class='tooltip'>case D19: <span class='tooltip-content'>7.59k</span></div><div class='tooltip'>case D18: <span class='tooltip-content'>7.62k</span></div><div class='tooltip'>case D17: <span class='tooltip-content'>7.65k</span></div>case D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.0k</span>, <span class='None'>False</span>: <span class='covered-line'>7.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>static inline bool isARMArea3Register(unsigned Reg, bool SplitFramePushPop) {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  using namespace ARM;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    <div class='tooltip'>case D15: <span class='tooltip-content'>277</span></div><div class='tooltip'>case D14: <span class='tooltip-content'>567</span></div><div class='tooltip'>case D13: <span class='tooltip-content'>973</span></div>case D12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>48.4k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>471</span>, <span class='None'>False</span>: <span class='covered-line'>48.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>6.92k</pre></td><td class='code'><pre>    <div class='tooltip'>case D11: <span class='tooltip-content'>2.28k</span></div><div class='tooltip'>case D10: <span class='tooltip-content'>3.18k</span></div><div class='tooltip'>case D9:  <span class='tooltip-content'>4.84k</span></div>case D8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>845</span>, <span class='None'>False</span>: <span class='covered-line'>47.9k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>897</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>47.1k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>46.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>    <div class='tooltip'>case D7:  <span class='tooltip-content'>6.95k</span></div><div class='tooltip'>case D6:  <span class='tooltip-content'>6.98k</span></div><div class='tooltip'>case D5:  <span class='tooltip-content'>7.01k</span></div>case D4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    <div class='tooltip'>case D3:  <span class='tooltip-content'>7.08k</span></div><div class='tooltip'>case D2:  <span class='tooltip-content'>7.11k</span></div><div class='tooltip'>case D1:  <span class='tooltip-content'>7.14k</span></div>case D0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>    <div class='tooltip'>case D31: <span class='tooltip-content'>7.21k</span></div><div class='tooltip'>case D30: <span class='tooltip-content'>7.24k</span></div><div class='tooltip'>case D29: <span class='tooltip-content'>7.27k</span></div>case D28:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>7.43k</pre></td><td class='code'><pre>    <div class='tooltip'>case D27: <span class='tooltip-content'>7.33k</span></div><div class='tooltip'>case D26: <span class='tooltip-content'>7.37k</span></div><div class='tooltip'>case D25: <span class='tooltip-content'>7.40k</span></div>case D24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>7.56k</pre></td><td class='code'><pre>    <div class='tooltip'>case D23: <span class='tooltip-content'>7.46k</span></div><div class='tooltip'>case D22: <span class='tooltip-content'>7.49k</span></div><div class='tooltip'>case D21: <span class='tooltip-content'>7.53k</span></div>case D20:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    <div class='tooltip'>case D19: <span class='tooltip-content'>7.59k</span></div><div class='tooltip'>case D18: <span class='tooltip-content'>7.62k</span></div><div class='tooltip'>case D17: <span class='tooltip-content'>7.65k</span></div>case D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>48.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.0k</span>, <span class='None'>False</span>: <span class='covered-line'>7.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isARMArea3Register(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline bool isCalleeSavedRegister(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>                                         const MCPhysReg *CSRegs) {</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  for (unsigned i = 0; CSRegs[i]; <div class='tooltip'>++i<span class='tooltip-content'>3.69k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.83k</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>    if (Reg == CSRegs[i])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>3.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>                                         const MCPhysReg *CSRegs) {</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  for (unsigned i = 0; CSRegs[i]; <div class='tooltip'>++i<span class='tooltip-content'>3.69k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.83k</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>    if (Reg == CSRegs[i])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>3.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isCalleeSavedRegister(unsigned int, unsigned short const*)</pre></div></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMBaseRegisterInfo : public ARMGenRegisterInfo {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// BasePtr - ARM physical register used as a base ptr in complex stack</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// variable size stack objects.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned BasePtr = ARM::R6;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Can be only subclassed.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  explicit ARMBaseRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Code Generation virtual methods...</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MCPhysReg *</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getCalleeSavedRegsViaCopy(const MachineFunction *MF) const;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const uint32_t *getCallPreservedMask(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       CallingConv::ID) const override;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const uint32_t *getNoPreservedMask() const override;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const uint32_t *getTLSCallPreservedMask(const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const uint32_t *getSjLjDispatchPreservedMask(const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getThisReturnPreservedMask - Returns a call preserved mask specific to the</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// case that &apos;returned&apos; is on an i32 first argument if the calling convention</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is one that can (partially) model this attribute with a preserved mask</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (i.e. it is a calling convention that uses the same register for the first</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// i32 argument and an i32 return value)</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Should return NULL in the case that the calling convention does not have</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this property</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const uint32_t *getThisReturnPreservedMask(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             CallingConv::ID) const;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ArrayRef&lt;MCPhysReg&gt;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getIntraCallClobberedRegs(const MachineFunction *MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  BitVector getReservedRegs(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isAsmClobberable(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MCRegister PhysReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isInlineAsmReadOnlyReg(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              unsigned PhysReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getPointerRegClass(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     unsigned Kind = 0) const override;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getCrossCopyRegClass(const TargetRegisterClass *RC) const override;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getLargestLegalSuperClass(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getRegPressureLimit(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getRegAllocationHints(Register VirtReg, ArrayRef&lt;MCPhysReg&gt; Order,</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MCPhysReg&gt; &amp;Hints,</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineFunction &amp;MF, const VirtRegMap *VRM,</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const LiveRegMatrix *Matrix) const override;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void updateRegAllocHint(Register Reg, Register NewReg,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasBasePointer(const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool canRealignStack(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t getFrameIndexInstrOffset(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   int Idx) const override;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx,</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        int64_t Offset) const override;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         int64_t Offset) const override;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          int64_t Offset) const override;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool cannotEliminateFrame(const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Debug information queries.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register getFrameRegister(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>  Register getBaseRegister() const { return BasePtr; }</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// emitLoadConstPool - Emits a load from constpool to materialize the</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// specified immediate.</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  emitLoadConstPool(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const DebugLoc &amp;dl, Register DestReg, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    int Val, ARMCC::CondCodes Pred = ARMCC::AL,</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    Register PredReg = Register(),</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned MIFlags = MachineInstr::NoFlags) const;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Code Generation virtual methods...</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool eliminateFrameIndex(MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           int SPAdj, unsigned FIOperandNum,</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           RegScavenger *RS = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// SrcRC and DstRC will be morphed into NewRC if this returns true</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldCoalesce(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      unsigned SubReg,</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      const TargetRegisterClass *DstRC,</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      unsigned DstSubReg,</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      const TargetRegisterClass *NewRC,</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      LiveIntervals &amp;LIS) const override;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC,</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned SrcSubReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  int getSEHRegNum(unsigned i) const { return getEncodingValue(i); }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  getLargestSuperClass(const TargetRegisterClass *RC) const override {</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (ARM::MQPRRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      return &amp;ARM::MQPRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (ARM::SPRRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return &amp;ARM::SPRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (ARM::DPR_VFP2RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return &amp;ARM::DPR_VFP2RegClass;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (ARM::GPRRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return &amp;ARM::GPRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return RC</span>;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool doesRegClassHavePseudoInitUndef(</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>      const TargetRegisterClass *RC) const override {</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>    (void)RC;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For the ARM Architecture we want to always return true because all</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // required PseudoInitUndef types have been added. If compilation fails due</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to `Unexpected register class`, this is likely to be because the specific</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register being used is not support by Init Undef and needs the Pseudo</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instruction adding to ARMInstrInfo.td. If this is implemented as a</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // conditional check, this could create a false positive where Init Undef is</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // not running, skipping the instruction and moving to the next. This could</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lead to illegal instructions being generated by the register allocator.</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</pre></td></tr></table></div></body></html>