

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s'
================================================================
* Date:           Tue Aug  8 12:28:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.936 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       10|  90.000 ns|  0.100 us|    9|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                            |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s  |        8|        9|  80.000 ns|  90.000 ns|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     3|      406|      417|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      539|      469|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s  |        0|   3|  406|  417|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                       |                                                                  |        0|   3|  406|  417|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer16_out_blk_n  |   9|          2|    1|          2|
    |layer18_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   2|   0|    2|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |data_1_reg_201                                                                           |  16|   0|   16|          0|
    |data_2_reg_206                                                                           |  16|   0|   16|          0|
    |data_3_reg_211                                                                           |  16|   0|   16|          0|
    |data_4_reg_216                                                                           |  16|   0|   16|          0|
    |data_5_reg_221                                                                           |  16|   0|   16|          0|
    |data_6_reg_191                                                                           |  16|   0|   16|          0|
    |data_7_reg_196                                                                           |  16|   0|   16|          0|
    |data_reg_186                                                                             |  16|   0|   16|          0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                           |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 133|   0|  133|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|layer16_out_dout            |   in|  128|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_empty_n         |   in|    1|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_read            |  out|    1|     ap_fifo|                                                        layer16_out|       pointer|
|layer18_out_din             |  out|   48|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                        layer18_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 3 [1/1] (2.10ns)   --->   "%layer16_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer16_out" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 3 'read' 'layer16_out_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data = trunc i128 %layer16_out_read" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 4 'trunc' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 96, i32 111" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 5 'partselect' 'data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 112, i32 127" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 6 'partselect' 'data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 16, i32 31" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 7 'partselect' 'data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 32, i32 47" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 8 'partselect' 'data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 48, i32 63" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 9 'partselect' 'data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 64, i32 79" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 10 'partselect' 'data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 80, i32 95" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 11 'partselect' 'data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.46ns)   --->   "%call_ret = call i48 @dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i16 %data, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i43 %w18" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer18_out, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer16_out, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (4.83ns)   --->   "%call_ret = call i48 @dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i16 %data, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i43 %w18" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%res = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 16 'extractvalue' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%res_1 = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 17 'extractvalue' 'res_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%res_2 = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 18 'extractvalue' 'res_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %res_2, i16 %res_1, i16 %res" [./nnet_utils/nnet_dense_stream.h:62]   --->   Operation 19 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.10ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer18_out, i48 %p_s" [./nnet_utils/nnet_dense_stream.h:62]   --->   Operation 20 'write' 'write_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [./nnet_utils/nnet_dense_stream.h:64]   --->   Operation 21 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer16_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer16_out_read  (read          ) [ 000]
data              (trunc         ) [ 001]
data_6            (partselect    ) [ 001]
data_7            (partselect    ) [ 001]
data_1            (partselect    ) [ 001]
data_2            (partselect    ) [ 001]
data_3            (partselect    ) [ 001]
data_4            (partselect    ) [ 001]
data_5            (partselect    ) [ 001]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
call_ret          (call          ) [ 000]
res               (extractvalue  ) [ 000]
res_1             (extractvalue  ) [ 000]
res_2             (extractvalue  ) [ 000]
p_s               (bitconcatenate) [ 000]
write_ln62        (write         ) [ 000]
ret_ln64          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer16_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer18_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w18">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="layer16_out_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="128" slack="0"/>
<pin id="56" dir="0" index="1" bw="128" slack="0"/>
<pin id="57" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer16_out_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln62_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="48" slack="0"/>
<pin id="63" dir="0" index="2" bw="48" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="48" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="16" slack="0"/>
<pin id="71" dir="0" index="3" bw="16" slack="0"/>
<pin id="72" dir="0" index="4" bw="16" slack="0"/>
<pin id="73" dir="0" index="5" bw="16" slack="0"/>
<pin id="74" dir="0" index="6" bw="16" slack="0"/>
<pin id="75" dir="0" index="7" bw="16" slack="0"/>
<pin id="76" dir="0" index="8" bw="16" slack="0"/>
<pin id="77" dir="0" index="9" bw="43" slack="0"/>
<pin id="78" dir="1" index="10" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="data_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="128" slack="0"/>
<pin id="83" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_6_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="0" index="3" bw="8" slack="0"/>
<pin id="91" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_6/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="data_7_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="128" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="0" index="3" bw="8" slack="0"/>
<pin id="102" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="data_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="0" index="3" bw="7" slack="0"/>
<pin id="124" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="0" index="3" bw="7" slack="0"/>
<pin id="135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_3/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="data_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="0"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="8" slack="0"/>
<pin id="157" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_5/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="res_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="48" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="res_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="48" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="res_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="48" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="48" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="0" index="3" bw="16" slack="0"/>
<pin id="180" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="data_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="191" class="1005" name="data_6_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="data_7_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="data_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="data_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="1"/>
<pin id="208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="data_3_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="data_4_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="data_5_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="67" pin=9"/></net>

<net id="84"><net_src comp="54" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="54" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="96"><net_src comp="86" pin="4"/><net_sink comp="67" pin=7"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="54" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="107"><net_src comp="97" pin="4"/><net_sink comp="67" pin=8"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="54" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="118"><net_src comp="108" pin="4"/><net_sink comp="67" pin=2"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="54" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="129"><net_src comp="119" pin="4"/><net_sink comp="67" pin=3"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="54" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="140"><net_src comp="130" pin="4"/><net_sink comp="67" pin=4"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="54" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="151"><net_src comp="141" pin="4"/><net_sink comp="67" pin=5"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="162"><net_src comp="152" pin="4"/><net_sink comp="67" pin=6"/></net>

<net id="166"><net_src comp="67" pin="10"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="67" pin="10"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="67" pin="10"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="163" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="185"><net_src comp="175" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="189"><net_src comp="81" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="194"><net_src comp="86" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="67" pin=7"/></net>

<net id="199"><net_src comp="97" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="67" pin=8"/></net>

<net id="204"><net_src comp="108" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="209"><net_src comp="119" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="214"><net_src comp="130" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="219"><net_src comp="141" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="67" pin=5"/></net>

<net id="224"><net_src comp="152" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="67" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {2 }
	Port: w18 | {}
 - Input state : 
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> : layer16_out | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> : w18 | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		res : 1
		res_1 : 1
		res_2 : 1
		p_s : 2
		write_ln62 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |    3    |   1.38  |   491   |   174   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         layer16_out_read_read_fu_54                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           write_ln62_write_fu_60                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                 data_fu_81                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                data_6_fu_86                                |    0    |    0    |    0    |    0    |
|          |                                data_7_fu_97                                |    0    |    0    |    0    |    0    |
|          |                                data_1_fu_108                               |    0    |    0    |    0    |    0    |
|partselect|                                data_2_fu_119                               |    0    |    0    |    0    |    0    |
|          |                                data_3_fu_130                               |    0    |    0    |    0    |    0    |
|          |                                data_4_fu_141                               |    0    |    0    |    0    |    0    |
|          |                                data_5_fu_152                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 res_fu_163                                 |    0    |    0    |    0    |    0    |
|extractvalue|                                res_1_fu_167                                |    0    |    0    |    0    |    0    |
|          |                                res_2_fu_171                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                 p_s_fu_175                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    3    |   1.38  |   491   |   174   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|data_1_reg_201|   16   |
|data_2_reg_206|   16   |
|data_3_reg_211|   16   |
|data_4_reg_216|   16   |
|data_5_reg_221|   16   |
|data_6_reg_191|   16   |
|data_7_reg_196|   16   |
| data_reg_186 |   16   |
+--------------+--------+
|     Total    |   128  |
+--------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p1  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 |  p8  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                   |      |      |      |   256  ||   3.68  ||    72   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    1   |   491  |   174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   619  |   246  |
+-----------+--------+--------+--------+--------+
