<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>MOVK -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MOVK</h2><p>Move wide with keep</p>
      <p class="aml">This instruction moves an optionally-shifted 16-bit immediate value into a
register, keeping other bits unchanged.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td colspan="2" class="lr">hw</td><td colspan="16" class="lr">imm16</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td colspan="2" class="droppedname">opc</td><td colspan="6"/><td colspan="2"/><td colspan="16"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="MOVK_32_movewide"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; hw == 0x)</span><p class="asm-code">MOVK  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd&gt;</a>, #<a href="#imm__18" title="Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the &quot;imm16&quot; field.">&lt;imm&gt;</a>{, LSL #<a href="#shift__7" title="For the &quot;32-bit&quot; variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the &quot;hw&quot; field as &lt;shift&gt;/16.">&lt;shift&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="MOVK_64_movewide"/>
        Applies when
        <span class="bitdiff"> (sf == 1)</span><p class="asm-code">MOVK  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>, #<a href="#imm__18" title="Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the &quot;imm16&quot; field.">&lt;imm&gt;</a>{, LSL #<a href="#shift__8" title="For the &quot;64-bit&quot; variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the &quot;hw&quot; field as &lt;shift&gt;/16.">&lt;shift&gt;</a>}</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if sf == '0' &amp;&amp; hw[1] == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;

let d : integer = UInt(Rd);
let datasize : integer{} = 32 &lt;&lt; UInt(sf);
let imm : bits(16) = imm16;
let pos : integer{} = UInt(hw) &lt;&lt; 4;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd&gt;</td><td><a id="WdOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__18"/>
        
          <p class="aml">Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift&gt;</td><td><a id="shift__7"/>
        
          <p class="aml">For the "32-bit" variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as &lt;shift&gt;/16.</p>
        
      </td></tr><tr><td/><td><a id="shift__8"/>
        
          <p class="aml">For the "64-bit" variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as &lt;shift&gt;/16.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="XdOrXZR__6"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">var result : bits(datasize) = X{}(d);
result[pos+15:pos] = imm;
<a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(d) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
