# SD-2018.2
![Year][year] ![Id][id] ![T-P-I][tpi] ![Last class][last-class]
![Language][language] ![IDE][ide]

Circuits written in the classes of Digital Systems (Sistemas
Digitais) at Federal University of ABC (UFABC).

[year]: https://img.shields.io/badge/year-2018.2-blue.svg?style=flat-square
[id]: https://img.shields.io/badge/id-MCTA024--13-yellowgreen.svg?style=flat-square
[tpi]: https://img.shields.io/badge/T--P--I-2--2--4-lightgrey.svg?style=flat-square
[last-class]: https://img.shields.io/badge/last_class-2018.06.04-green.svg?style=flat-square
[language]: https://img.shields.io/badge/language-VHDL-yellow.svg?style=flat-square
[ide]: https://img.shields.io/badge/IDE-Quartus%20II-orange.svg?style=flat-square

## Classes

- **04/06/2018** *(Laboratory)*: [Introduction
to the Quartus II software and the Altera Cyclone II FPGA development
kit through a schematic design example].
- **07/06/2018** *(Theory)*: Review of combinational and sequential
digital circuits.
- **11/06/2018** *(Laboratory)*: Introduction to VHDL language,
FPGA simulation and recording.
- **14/06/2018** *(Theory)*: Introduction to programmable logic devices
(CPLD and FPGA).
- **21/06/2018** *(Theory)*: Introduction to VHDL language.
- **25/06/2018** *(Laboratory)*: Design of combinational circuits in VHDL.
- **28/06/2018** *(Theory)*: Design of combinational circuits in VHDL:
multiplexers, decoders, priority decoders.
- **02/07/2018** *(Laboratory)*: Design of combinational circuits in VHDL
and schematic diagram.
- **05/07/2018** *(Theory)*: Design of combinational circuits in VHDL:
code converters, binary to 7 segment convertion.
- **12/07/2018** *(Theory)*: Design of arithmetic circuits: 
adder/subtractor, adder with overflow, different implementations
of adders in VHDL.
- **16/07/2018** *(Laboratory)*: Design of arithmetic circuits in VHDL.
- **19/07/2018** *(Theory)*: Latches and Flip-Flops: proccess
usage and implicit memory, latches, FF's with synchronous and asynchronous
reset.
- **23/07/2018** *(Laboratory)*: Design of sequential circuits in VHDL:
counters.
- **26/07/2018** *(Theory)*: **Test**.
- **30/07/2018** *(Laboratory)*: Design of a Pulse Width Modulation
(PWM) module in VHDL.
- **02/08/2018** *(Theory)*: Registers: building using Flip-Flops,
asynchronous clear and enable, shift registers, parallel load, universal
shift register, bus usage example.
- **06/08/2018** *(Laboratory)*: Design of communication modules (UART,
SPI) in VHDL.
- **09/08/2018** *(Theory)*: Introduction to the Arithmetic Logic Unit (ALU).
- **13/08/2018** *(Laboratory)*: Introduction to the Arithmetic Logic Unit
(ALU).
- **16/08/2018** *(Theory)*: Introduction to Microprocessor design.
- **27/08/2018** *(Laboratory)*: Introduction to Microprocessor design.

[Introduction
to the Quartus II software and the Altera Cyclone II FPGA development
kit through a schematic design example]: classes/laboratory/2018.06.04/


## License

    The MIT License (MIT)

    Copyright (c) 2018 Alessandro Jean

    Permission is hereby granted, free of charge, to any person obtaining a copy of
    this software and associated documentation files (the "Software"), to deal in
    the Software without restriction, including without limitation the rights to
    use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
    the Software, and to permit persons to whom the Software is furnished to do so,
    subject to the following conditions:
    
    The above copyright notice and this permission notice shall be included in all
    copies or substantial portions of the Software.

    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
    FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
    COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
    IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
    CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.