Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sim_1/new/testbench.v" Line 36
