-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
-- Date        : Wed Apr 25 15:53:42 2018
-- Host        : signals50 running 64-bit CentOS release 6.9 (Final)
-- Command     : write_vhdl -force -mode funcsim
--               /ad/eng/users/d/o/doved/project_2/project_2.srcs/sources_1/ip/axi_dma_0/axi_dma_0_funcsim.vhdl
-- Design      : axi_dma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_addr_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_input_burst_type_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end axi_dma_0_axi_datamover_addr_cntl;

architecture STRUCTURE of axi_dma_0_axi_datamover_addr_cntl is
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  O1 <= sig_posted_to_axi_2;
  O2 <= \^o2\;
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => \^o2\,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr_reg_full,
      I4 => m_axi_mm2s_arready,
      I5 => \^sig_addr2rsc_calc_error\,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_addr_reg_full,
      I3 => m_axi_mm2s_arready,
      I4 => \^sig_addr2rsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I2,
      Q => m_axi_mm2s_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I1,
      Q => \^sig_addr2rsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => m_axi_mm2s_arready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_data2addr_stop_req,
      O => \^o2\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(0),
      Q => m_axi_mm2s_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(10),
      Q => m_axi_mm2s_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(11),
      Q => m_axi_mm2s_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(12),
      Q => m_axi_mm2s_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(13),
      Q => m_axi_mm2s_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(14),
      Q => m_axi_mm2s_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(15),
      Q => m_axi_mm2s_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(16),
      Q => m_axi_mm2s_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(17),
      Q => m_axi_mm2s_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(18),
      Q => m_axi_mm2s_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(19),
      Q => m_axi_mm2s_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(1),
      Q => m_axi_mm2s_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(20),
      Q => m_axi_mm2s_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(21),
      Q => m_axi_mm2s_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(22),
      Q => m_axi_mm2s_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(23),
      Q => m_axi_mm2s_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(24),
      Q => m_axi_mm2s_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(25),
      Q => m_axi_mm2s_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(26),
      Q => m_axi_mm2s_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(27),
      Q => m_axi_mm2s_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(28),
      Q => m_axi_mm2s_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(29),
      Q => m_axi_mm2s_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(2),
      Q => m_axi_mm2s_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(30),
      Q => m_axi_mm2s_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(31),
      Q => m_axi_mm2s_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(3),
      Q => m_axi_mm2s_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(4),
      Q => m_axi_mm2s_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(5),
      Q => m_axi_mm2s_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(6),
      Q => m_axi_mm2s_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(7),
      Q => m_axi_mm2s_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(8),
      Q => m_axi_mm2s_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => D(9),
      Q => m_axi_mm2s_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => sig_input_burst_type_reg,
      Q => m_axi_mm2s_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(0),
      Q => m_axi_mm2s_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(1),
      Q => m_axi_mm2s_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => I4(2),
      Q => m_axi_mm2s_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '1',
      Q => m_axi_mm2s_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '1',
      Q => m_axi_mm2s_arsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\,
      D => '0',
      Q => m_axi_mm2s_arsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_13_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \axi_dma_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_addr_cntl__parameterized0\ is
  signal \n_0_sig_addr_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__0\ : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\sig_addr_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^sig_addr2wsc_cmd_fifo_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axi_s2mm_awready,
      I4 => sig_addr_reg_full,
      I5 => \^sig_addr2wsc_calc_error\,
      O => \n_0_sig_addr_reg_empty_i_1__0\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_addr_reg_empty_i_1__0\,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880C88"
    )
    port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => m_axi_s2mm_awready,
      I3 => sig_addr_reg_full,
      I4 => \^sig_addr2wsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => p_0_in,
      Q => m_axi_s2mm_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => p_13_out,
      Q => \^sig_addr2wsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_s2mm_awready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => p_22_out,
      I2 => sig_data2addr_stop_req,
      O => \^sig_push_addr_reg1_out\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(0),
      Q => m_axi_s2mm_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(10),
      Q => m_axi_s2mm_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(11),
      Q => m_axi_s2mm_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(12),
      Q => m_axi_s2mm_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(13),
      Q => m_axi_s2mm_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(14),
      Q => m_axi_s2mm_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(15),
      Q => m_axi_s2mm_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(16),
      Q => m_axi_s2mm_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(17),
      Q => m_axi_s2mm_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(18),
      Q => m_axi_s2mm_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(19),
      Q => m_axi_s2mm_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(1),
      Q => m_axi_s2mm_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(20),
      Q => m_axi_s2mm_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(21),
      Q => m_axi_s2mm_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(22),
      Q => m_axi_s2mm_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(23),
      Q => m_axi_s2mm_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(24),
      Q => m_axi_s2mm_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(25),
      Q => m_axi_s2mm_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(26),
      Q => m_axi_s2mm_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(27),
      Q => m_axi_s2mm_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(28),
      Q => m_axi_s2mm_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(29),
      Q => m_axi_s2mm_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(2),
      Q => m_axi_s2mm_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(30),
      Q => m_axi_s2mm_awaddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(31),
      Q => m_axi_s2mm_awaddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(3),
      Q => m_axi_s2mm_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(4),
      Q => m_axi_s2mm_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(5),
      Q => m_axi_s2mm_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(6),
      Q => m_axi_s2mm_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(7),
      Q => m_axi_s2mm_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(8),
      Q => m_axi_s2mm_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => D(9),
      Q => m_axi_s2mm_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I3(0),
      Q => m_axi_s2mm_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => '0',
      Q => m_axi_s2mm_awburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(0),
      Q => m_axi_s2mm_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(1),
      Q => m_axi_s2mm_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(2),
      Q => m_axi_s2mm_awlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(3),
      Q => m_axi_s2mm_awlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(4),
      Q => m_axi_s2mm_awlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(5),
      Q => m_axi_s2mm_awlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(6),
      Q => m_axi_s2mm_awlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => I2(7),
      Q => m_axi_s2mm_awlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => '1',
      Q => m_axi_s2mm_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => '1',
      Q => m_axi_s2mm_awsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_addr_reg1_out\,
      D => '0',
      Q => m_axi_s2mm_awsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_fifo is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end axi_dma_0_axi_datamover_fifo;

architecture STRUCTURE of axi_dma_0_axi_datamover_fifo is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(47 downto 0) <= \^q\(47 downto 0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(0),
      Q => \^q\(0),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(10),
      Q => \^q\(10),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(11),
      Q => \^q\(11),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(12),
      Q => \^q\(12),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(13),
      Q => \^q\(13),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(1),
      Q => \^q\(1),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(14),
      Q => \^q\(14),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(2),
      Q => \^q\(2),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(15),
      Q => \^q\(15),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(16),
      Q => \^q\(16),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(17),
      Q => \^q\(17),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(18),
      Q => \^q\(18),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(19),
      Q => \^q\(19),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(20),
      Q => \^q\(20),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(21),
      Q => \^q\(21),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(22),
      Q => \^q\(22),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(23),
      Q => \^q\(23),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(3),
      Q => \^q\(3),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(24),
      Q => \^q\(24),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(25),
      Q => \^q\(25),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(26),
      Q => \^q\(26),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(27),
      Q => \^q\(27),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(28),
      Q => \^q\(28),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(29),
      Q => \^q\(29),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(30),
      Q => \^q\(30),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(31),
      Q => \^q\(31),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(32),
      Q => \^q\(32),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(33),
      Q => \^q\(33),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(4),
      Q => \^q\(4),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(34),
      Q => \^q\(34),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(35),
      Q => \^q\(35),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(36),
      Q => \^q\(36),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(37),
      Q => \^q\(37),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(38),
      Q => \^q\(38),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(39),
      Q => \^q\(39),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(40),
      Q => \^q\(40),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(41),
      Q => \^q\(41),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(42),
      Q => \^q\(42),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(43),
      Q => \^q\(43),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(5),
      Q => \^q\(5),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(44),
      Q => \^q\(44),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(45),
      Q => \^q\(45),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(46),
      Q => \^q\(46),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(47),
      Q => \^q\(47),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(6),
      Q => \^q\(6),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(7),
      Q => \^q\(7),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(8),
      Q => \^q\(8),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => I3(9),
      Q => \^q\(9),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => sig_init_done,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080F0800080F080"
    )
    port map (
      I0 => s_axis_s2mm_cmd_tvalid_split,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_input_reg_empty,
      I5 => sig_psm_halt,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \n_0_sig_calc_error_reg_i_3__0\,
      I4 => \n_0_sig_calc_error_reg_i_4__0\,
      O => sig_calc_error_reg
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \^q\(7),
      I3 => sig_mmap_reset_reg,
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \n_0_sig_calc_error_reg_i_3__0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \n_0_sig_calc_error_reg_i_4__0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => srst_wrst_busy
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => \^sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_fifo_8 is
  port (
    sig_init_reg2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_fifo_8 : entity is "axi_datamover_fifo";
end axi_dma_0_axi_datamover_fifo_8;

architecture STRUCTURE of axi_dma_0_axi_datamover_fifo_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  Q(48 downto 0) <= \^q\(48 downto 0);
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => s_axis_mm2s_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(47),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(48),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_mm2s_cmd_tready\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => sig_init_done,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C808C8C8"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_calc_error_pushed,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => n_0_sig_calc_error_reg_i_3,
      I4 => n_0_sig_calc_error_reg_i_4,
      O => sig_calc_error_reg
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(13),
      I3 => sig_reset_reg,
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => n_0_sig_calc_error_reg_i_3
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => n_0_sig_calc_error_reg_i_4
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tvalid_int\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  m_axis_mm2s_sts_tvalid_int <= \^m_axis_mm2s_sts_tvalid_int\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I2(0),
      Q => O2(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I2(1),
      Q => O2(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I2(2),
      Q => O2(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I2(3),
      Q => O2(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^m_axis_mm2s_sts_tvalid_int\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^m_axis_mm2s_sts_tvalid_int\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^m_axis_mm2s_sts_tvalid_int\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tvalid_int\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  m_axis_s2mm_sts_tvalid_int <= \^m_axis_s2mm_sts_tvalid_int\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => O5(5),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => O5(6),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => O5(7),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => O5(8),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => O5(9),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => O5(10),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => O5(11),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => O5(12),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => O5(13),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => O5(14),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => O5(15),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => O5(16),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => O5(17),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => O5(0),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => O5(1),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => O5(2),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => O5(3),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => O5(4),
      R => srst_wrst_busy
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^m_axis_s2mm_sts_tvalid_int\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^m_axis_s2mm_sts_tvalid_int\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^m_axis_s2mm_sts_tvalid_int\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_ibttcc is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_mmap_reset_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_child_qual_first_of_2 : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    I1 : in STD_LOGIC;
    sig_calc_error_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_push_addr_reg1_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_data2mstr_cmd_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end axi_dma_0_axi_datamover_ibttcc;

architecture STRUCTURE of axi_dma_0_axi_datamover_ibttcc is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_sig_btt_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[14]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_lsh_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[14]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_child_addr_cntr_msh_reg[9]_i_3\ : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_10 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_11 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_12 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_14 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_15 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_16 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_17 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_18 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_19 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_20 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_21 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_4 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_5 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_6 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_7 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_i_9 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_0_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_child_addr_reg_reg[9]\ : STD_LOGIC;
  signal n_0_sig_child_cmd_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_burst_type_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_child_qual_first_of_2_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_csm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_csm_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_csm_state[1]_i_3\ : STD_LOGIC;
  signal n_0_sig_first_realigner_cmd_i_1 : STD_LOGIC;
  signal \n_0_sig_input_reg_empty_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_4__0\ : STD_LOGIC;
  signal n_0_sig_needed_2_realign_cmds_i_1 : STD_LOGIC;
  signal n_0_sig_psm_ld_chcmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_psm_pop_input_cmd_i_2 : STD_LOGIC;
  signal n_0_sig_psm_pop_input_cmd_i_4 : STD_LOGIC;
  signal \n_0_sig_psm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_psm_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_psm_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_psm_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_psm_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_psm_state[2]_i_4\ : STD_LOGIC;
  signal n_0_sig_realign_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_realign_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_10\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_11\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_12\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_13\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_14\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_15\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_16\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_17\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_18\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_19\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_20\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_5\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_7\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_8\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[5]_i_9\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[5]_i_6\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_realigner_btt2_reg[9]\ : STD_LOGIC;
  signal n_0_sig_skip_align2mbaa_s_h_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_addr_reg[31]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_1_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_1_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_1_sig_realigner_btt2_reg[5]_i_6\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_2_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_2_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_2_sig_realigner_btt2_reg[5]_i_6\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[13]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_3_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_3\ : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_4\ : STD_LOGIC;
  signal \n_3_sig_realigner_btt2_reg[5]_i_6\ : STD_LOGIC;
  signal n_4_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_4_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_4_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal n_5_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_5_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_5_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_5_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal n_6_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_6_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_6_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_6_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal n_7_sig_child_addr_lsh_rollover_reg_reg_i_13 : STD_LOGIC;
  signal n_7_sig_child_addr_lsh_rollover_reg_reg_i_2 : STD_LOGIC;
  signal n_7_sig_child_addr_lsh_rollover_reg_reg_i_3 : STD_LOGIC;
  signal n_7_sig_child_addr_lsh_rollover_reg_reg_i_8 : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal \^p_13_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_btt_cntr0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_csm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_csm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_csm_state_ns110_out : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_input_reg14_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_xfer_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_realigner_btt2_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_lsh_reg[1]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_lsh_reg[1]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_lsh_reg[5]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_lsh_reg[5]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_lsh_reg[9]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_lsh_reg[9]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_msh_reg[1]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_msh_reg[1]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_msh_reg[5]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_msh_reg[5]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_child_addr_cntr_msh_reg[9]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_child_addr_cntr_msh_reg[9]_i_3_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_cmd_reg_full_i_1 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of sig_cmd2addr_valid_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of sig_cmd2data_valid_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of sig_csm_ld_xfer_i_1 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of sig_csm_pop_child_cmd_i_1 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_csm_state[1]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sig_csm_state[2]_i_2\ : label is "soft_lutpair256";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[5]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sig_psm_ld_calc1_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_2 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_3 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_psm_state[0]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sig_psm_state[0]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sig_psm_state[0]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_psm_state[2]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sig_psm_state[2]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[2]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[6]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sig_xfer_addr_reg[31]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[7]_i_1\ : label is "soft_lutpair267";
begin
  O1 <= \^o1\;
  O3(31 downto 0) <= \^o3\(31 downto 0);
  O5(7 downto 0) <= \^o5\(7 downto 0);
  O7 <= \^o7\;
  O8 <= \^o8\;
  p_11_out <= \^p_11_out\;
  p_13_out <= \^p_13_out\;
  p_22_out <= \^p_22_out\;
  p_32_out <= \^p_32_out\;
  p_9_out <= \^p_9_out\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_psm_halt <= \^sig_psm_halt\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      O => O6
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(22)
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_13_out\,
      O => p_0_in
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(0),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(0),
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(10),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(11),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(4),
      I1 => \n_0_sig_realigner_btt2_reg[11]\,
      O => \n_0_sig_btt_cntr[11]_i_3\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(3),
      I1 => \n_0_sig_realigner_btt2_reg[10]\,
      O => \n_0_sig_btt_cntr[11]_i_4\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(2),
      I1 => \n_0_sig_realigner_btt2_reg[9]\,
      O => \n_0_sig_btt_cntr[11]_i_5\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(1),
      I1 => \n_0_sig_realigner_btt2_reg[8]\,
      O => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(12),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^o1\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \n_0_sig_btt_cntr[13]_i_1\
    );
\sig_btt_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(13),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr[13]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(6),
      I1 => \n_0_sig_realigner_btt2_reg[13]\,
      O => \n_0_sig_btt_cntr[13]_i_4__0\
    );
\sig_btt_cntr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(5),
      I1 => \n_0_sig_realigner_btt2_reg[12]\,
      O => \n_0_sig_btt_cntr[13]_i_5\
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(1),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(2),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(3),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(3),
      I1 => \n_0_sig_realigner_btt2_reg[3]\,
      O => \n_0_sig_btt_cntr[3]_i_3\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(2),
      I1 => \n_0_sig_realigner_btt2_reg[2]\,
      O => \n_0_sig_btt_cntr[3]_i_4\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(1),
      I1 => \n_0_sig_realigner_btt2_reg[1]\,
      O => \n_0_sig_btt_cntr[3]_i_5\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(0),
      I1 => \n_0_sig_realigner_btt2_reg[0]\,
      O => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(4),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(5),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(6),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(7),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(0),
      I1 => \n_0_sig_realigner_btt2_reg[7]\,
      O => \n_0_sig_btt_cntr[7]_i_3\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \n_0_sig_realigner_btt2_reg[6]\,
      O => \n_0_sig_btt_cntr[7]_i_4\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(5),
      I1 => \n_0_sig_realigner_btt2_reg[5]\,
      O => \n_0_sig_btt_cntr[7]_i_5\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_btt_residue_slice(4),
      I1 => \n_0_sig_realigner_btt2_reg[4]\,
      O => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(8),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(9),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr0(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(0),
      Q => sig_btt_residue_slice(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(10),
      Q => sel0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(11),
      Q => sel0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[11]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(4 downto 1),
      O(3 downto 0) => sig_btt_cntr0(11 downto 8),
      S(3) => \n_0_sig_btt_cntr[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(12),
      Q => sel0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(13),
      Q => sel0(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[13]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => sel0(5),
      O(3 downto 2) => \NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr0(13 downto 12),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_sig_btt_cntr[13]_i_4__0\,
      S(0) => \n_0_sig_btt_cntr[13]_i_5\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(1),
      Q => sig_btt_residue_slice(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(2),
      Q => sig_btt_residue_slice(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(3),
      Q => sig_btt_residue_slice(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[3]_i_2\,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_residue_slice(3 downto 0),
      O(3 downto 0) => sig_btt_cntr0(3 downto 0),
      S(3) => \n_0_sig_btt_cntr[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(4),
      Q => sig_btt_residue_slice(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(5),
      Q => sig_btt_residue_slice(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(6),
      Q => sig_btt_residue_slice(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(7),
      Q => sel0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => sel0(0),
      DI(2 downto 0) => sig_btt_residue_slice(6 downto 4),
      O(3 downto 0) => sig_btt_cntr0(7 downto 4),
      S(3) => \n_0_sig_btt_cntr[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(8),
      Q => sel0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr[13]_i_1\,
      D => \p_1_in__0\(9),
      Q => sel0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BAB8B8B8"
    )
    port map (
      I0 => sig_calc_error_reg,
      I1 => \^sig_mmap_reset_reg\,
      I2 => \^o1\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_input_reg_empty\,
      I5 => \^sig_psm_halt\,
      O => \n_0_sig_calc_error_reg_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_calc_error_reg_i_1__0\,
      Q => \^o1\,
      R => '0'
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_1\
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[0]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(0),
      I3 => O9(0),
      O => \n_0_sig_child_addr_cntr_lsh[0]_i_3\
    );
\sig_child_addr_cntr_lsh[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(10),
      O => \n_0_sig_child_addr_cntr_lsh[10]_i_2\
    );
\sig_child_addr_cntr_lsh[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(11),
      O => \n_0_sig_child_addr_cntr_lsh[11]_i_2\
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(12),
      O => \n_0_sig_child_addr_cntr_lsh[12]_i_2\
    );
\sig_child_addr_cntr_lsh[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(13),
      O => \n_0_sig_child_addr_cntr_lsh[13]_i_2\
    );
\sig_child_addr_cntr_lsh[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(14),
      O => \n_0_sig_child_addr_cntr_lsh[14]_i_2\
    );
\sig_child_addr_cntr_lsh[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \n_0_sig_child_addr_cntr_lsh[15]_i_2\
    );
\sig_child_addr_cntr_lsh[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[1]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(1),
      I3 => O9(1),
      O => \n_0_sig_child_addr_cntr_lsh[1]_i_2\
    );
\sig_child_addr_cntr_lsh[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[2]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(2),
      I3 => O9(2),
      O => \n_0_sig_child_addr_cntr_lsh[2]_i_2\
    );
\sig_child_addr_cntr_lsh[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O9(3),
      I1 => sig_xfer_address(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[3]\,
      O => \n_0_sig_child_addr_cntr_lsh[3]_i_2\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O9(4),
      I1 => sig_xfer_address(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[4]\,
      O => \n_0_sig_child_addr_cntr_lsh[4]_i_2\
    );
\sig_child_addr_cntr_lsh[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O9(5),
      I1 => sig_xfer_address(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[5]\,
      O => \n_0_sig_child_addr_cntr_lsh[5]_i_2\
    );
\sig_child_addr_cntr_lsh[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => O9(6),
      I1 => sig_xfer_address(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \n_0_sig_child_addr_reg_reg[6]\,
      O => \n_0_sig_child_addr_cntr_lsh[6]_i_2\
    );
\sig_child_addr_cntr_lsh[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[7]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(7),
      O => \n_0_sig_child_addr_cntr_lsh[7]_i_2\
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[8]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(8),
      O => \n_0_sig_child_addr_cntr_lsh[8]_i_2\
    );
\sig_child_addr_cntr_lsh[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_child_addr_reg_reg[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(9),
      O => \n_0_sig_child_addr_cntr_lsh[9]_i_2\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      Q => sig_xfer_address(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[10]_i_1\,
      Q => sig_xfer_address(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[11]_i_1\,
      Q => sig_xfer_address(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      Q => sig_xfer_address(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[13]_i_1\,
      Q => sig_xfer_address(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_lsh_reg[12]_i_3\,
      CO(3 downto 2) => \NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_child_addr_cntr_lsh_reg[14]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_lsh_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => \NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_child_addr_cntr_lsh_reg[15]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_lsh_reg[14]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_lsh_reg[13]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_lsh_reg[12]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[15]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[14]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[13]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[12]_i_2\
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[14]_i_1\,
      Q => sig_xfer_address(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[15]_i_1\,
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[1]_i_1\,
      Q => sig_xfer_address(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[1]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_child_addr_cntr_lsh_reg[4]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_lsh_reg[3]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_lsh_reg[2]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_lsh_reg[1]_i_3\,
      CYINIT => '0',
      DI(3) => I6,
      DI(2) => I5,
      DI(1) => I4,
      DI(0) => I3,
      O(3) => \n_0_sig_child_addr_cntr_lsh_reg[3]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_lsh_reg[2]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_lsh_reg[1]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[3]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[2]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[1]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[0]_i_3\
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[2]_i_1\,
      Q => sig_xfer_address(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[3]_i_1\,
      Q => sig_xfer_address(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[4]_i_1\,
      Q => sig_xfer_address(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[5]_i_1\,
      Q => sig_xfer_address(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[5]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_lsh_reg[4]_i_3\,
      CO(3) => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_lsh_reg[7]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_lsh_reg[6]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_lsh_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => I9,
      DI(1) => I8,
      DI(0) => I7,
      O(3) => \n_0_sig_child_addr_cntr_lsh_reg[7]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_lsh_reg[6]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_lsh_reg[5]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_lsh_reg[4]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[7]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[6]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[5]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[4]_i_2\
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[6]_i_1\,
      Q => sig_xfer_address(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[7]_i_1\,
      Q => sig_xfer_address(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      Q => sig_xfer_address(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_lsh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_lsh_reg[9]_i_1\,
      Q => sig_xfer_address(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_lsh_reg[9]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_3\,
      CO(3) => \n_0_sig_child_addr_cntr_lsh_reg[12]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_lsh_reg[11]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_lsh_reg[10]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_lsh_reg[9]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_child_addr_cntr_lsh_reg[11]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_lsh_reg[10]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_lsh_reg[9]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_lsh[11]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_lsh[10]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_lsh[9]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_lsh[8]_i_2\
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \n_0_sig_child_addr_cntr_msh[0]_i_1\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(16),
      O => \n_0_sig_child_addr_cntr_msh[0]_i_3\
    );
\sig_child_addr_cntr_msh[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(26),
      O => \n_0_sig_child_addr_cntr_msh[10]_i_2\
    );
\sig_child_addr_cntr_msh[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(27),
      O => \n_0_sig_child_addr_cntr_msh[11]_i_2\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(28),
      O => \n_0_sig_child_addr_cntr_msh[12]_i_2\
    );
\sig_child_addr_cntr_msh[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(29),
      O => \n_0_sig_child_addr_cntr_msh[13]_i_2\
    );
\sig_child_addr_cntr_msh[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(30),
      O => \n_0_sig_child_addr_cntr_msh[14]_i_2\
    );
\sig_child_addr_cntr_msh[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(31),
      O => \n_0_sig_child_addr_cntr_msh[15]_i_2\
    );
\sig_child_addr_cntr_msh[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(17),
      O => \n_0_sig_child_addr_cntr_msh[1]_i_2\
    );
\sig_child_addr_cntr_msh[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(16),
      O => \n_0_sig_child_addr_cntr_msh[1]_i_4\
    );
\sig_child_addr_cntr_msh[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(18),
      O => \n_0_sig_child_addr_cntr_msh[2]_i_2\
    );
\sig_child_addr_cntr_msh[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(19),
      O => \n_0_sig_child_addr_cntr_msh[3]_i_2\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(20),
      O => \n_0_sig_child_addr_cntr_msh[4]_i_2\
    );
\sig_child_addr_cntr_msh[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(21),
      O => \n_0_sig_child_addr_cntr_msh[5]_i_2\
    );
\sig_child_addr_cntr_msh[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(22),
      O => \n_0_sig_child_addr_cntr_msh[6]_i_2\
    );
\sig_child_addr_cntr_msh[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(23),
      O => \n_0_sig_child_addr_cntr_msh[7]_i_2\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(24),
      O => \n_0_sig_child_addr_cntr_msh[8]_i_2\
    );
\sig_child_addr_cntr_msh[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_xfer_address(25),
      O => \n_0_sig_child_addr_cntr_msh[9]_i_2\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\,
      Q => sig_xfer_address(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[10]_i_1\,
      Q => sig_xfer_address(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[11]_i_1\,
      Q => sig_xfer_address(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[12]_i_1\,
      Q => sig_xfer_address(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[13]_i_1\,
      Q => sig_xfer_address(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[12]_i_3\,
      CO(3 downto 2) => \NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_child_addr_cntr_msh_reg[14]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_msh_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => \NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_child_addr_cntr_msh_reg[15]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_msh_reg[14]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_msh_reg[13]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[15]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[14]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_msh[13]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_msh[12]_i_2\
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[14]_i_1\,
      Q => sig_xfer_address(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[15]_i_1\,
      Q => sig_xfer_address(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[1]_i_1\,
      Q => sig_xfer_address(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[1]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[4]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_msh_reg[3]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_msh_reg[2]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_msh_reg[1]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_child_addr_cntr_msh[1]_i_4\,
      O(3) => \n_0_sig_child_addr_cntr_msh_reg[3]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_msh_reg[2]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_msh_reg[1]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_child_addr_cntr_msh[3]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[2]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_msh[1]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_msh[0]_i_3\
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[2]_i_1\,
      Q => sig_xfer_address(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[3]_i_1\,
      Q => sig_xfer_address(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\,
      Q => sig_xfer_address(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[5]_i_1\,
      Q => sig_xfer_address(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[5]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[4]_i_3\,
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[8]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_msh_reg[7]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_msh_reg[6]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_msh_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_child_addr_cntr_msh_reg[7]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_msh_reg[6]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_msh_reg[5]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[7]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[6]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_msh[5]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_msh[4]_i_2\
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[6]_i_1\,
      Q => sig_xfer_address(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[7]_i_1\,
      Q => sig_xfer_address(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\,
      Q => sig_xfer_address(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_child_addr_cntr_msh[0]_i_1\,
      D => \n_0_sig_child_addr_cntr_msh_reg[9]_i_1\,
      Q => sig_xfer_address(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_child_addr_cntr_msh_reg[9]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_child_addr_cntr_msh_reg[8]_i_3\,
      CO(3) => \n_0_sig_child_addr_cntr_msh_reg[12]_i_3\,
      CO(2) => \n_0_sig_child_addr_cntr_msh_reg[11]_i_3\,
      CO(1) => \n_0_sig_child_addr_cntr_msh_reg[10]_i_3\,
      CO(0) => \n_0_sig_child_addr_cntr_msh_reg[9]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_child_addr_cntr_msh_reg[11]_i_1\,
      O(2) => \n_0_sig_child_addr_cntr_msh_reg[10]_i_1\,
      O(1) => \n_0_sig_child_addr_cntr_msh_reg[9]_i_1\,
      O(0) => \n_0_sig_child_addr_cntr_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_child_addr_cntr_msh[11]_i_2\,
      S(2) => \n_0_sig_child_addr_cntr_msh[10]_i_2\,
      S(1) => \n_0_sig_child_addr_cntr_msh[9]_i_2\,
      S(0) => \n_0_sig_child_addr_cntr_msh[8]_i_2\
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(10),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_10
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(9),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_11
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(8),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_12
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(7),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_14
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(6),
      I1 => O9(6),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_15
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(5),
      I1 => O9(5),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_16
    );
sig_child_addr_lsh_rollover_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(4),
      I1 => O9(4),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_17
    );
sig_child_addr_lsh_rollover_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(3),
      I1 => O9(3),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_18
    );
sig_child_addr_lsh_rollover_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(2),
      I1 => O9(2),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_19
    );
sig_child_addr_lsh_rollover_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(1),
      I1 => O9(1),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_20
    );
sig_child_addr_lsh_rollover_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_xfer_address(0),
      I1 => O9(0),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_21
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      O => n_0_sig_child_addr_lsh_rollover_reg_i_4
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(14),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_5
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(13),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_6
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(12),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_7
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_xfer_address(11),
      O => n_0_sig_child_addr_lsh_rollover_reg_i_9
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_child_addr_lsh_rollover_reg_reg_i_13: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CYINIT => '0',
      DI(3 downto 0) => sig_xfer_address(3 downto 0),
      O(3) => n_4_sig_child_addr_lsh_rollover_reg_reg_i_13,
      O(2) => n_5_sig_child_addr_lsh_rollover_reg_reg_i_13,
      O(1) => n_6_sig_child_addr_lsh_rollover_reg_reg_i_13,
      O(0) => n_7_sig_child_addr_lsh_rollover_reg_reg_i_13,
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_18,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_19,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_20,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_21
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_2,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => sig_predict_child_addr_lsh(15),
      O(2) => n_5_sig_child_addr_lsh_rollover_reg_reg_i_2,
      O(1) => n_6_sig_child_addr_lsh_rollover_reg_reg_i_2,
      O(0) => n_7_sig_child_addr_lsh_rollover_reg_reg_i_2,
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_4,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_5,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_6,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_7
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => n_4_sig_child_addr_lsh_rollover_reg_reg_i_3,
      O(2) => n_5_sig_child_addr_lsh_rollover_reg_reg_i_3,
      O(1) => n_6_sig_child_addr_lsh_rollover_reg_reg_i_3,
      O(0) => n_7_sig_child_addr_lsh_rollover_reg_reg_i_3,
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_9,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_10,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_11,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_12
    );
sig_child_addr_lsh_rollover_reg_reg_i_8: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,
      CO(3) => n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(2) => n_1_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(1) => n_2_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CO(0) => n_3_sig_child_addr_lsh_rollover_reg_reg_i_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_xfer_address(6 downto 4),
      O(3) => n_4_sig_child_addr_lsh_rollover_reg_reg_i_8,
      O(2) => n_5_sig_child_addr_lsh_rollover_reg_reg_i_8,
      O(1) => n_6_sig_child_addr_lsh_rollover_reg_reg_i_8,
      O(0) => n_7_sig_child_addr_lsh_rollover_reg_reg_i_8,
      S(3) => n_0_sig_child_addr_lsh_rollover_reg_i_14,
      S(2) => n_0_sig_child_addr_lsh_rollover_reg_i_15,
      S(1) => n_0_sig_child_addr_lsh_rollover_reg_i_16,
      S(0) => n_0_sig_child_addr_lsh_rollover_reg_i_17
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \n_0_sig_child_addr_reg_reg[0]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \n_0_sig_child_addr_reg_reg[10]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \n_0_sig_child_addr_reg_reg[11]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \n_0_sig_child_addr_reg_reg[12]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \n_0_sig_child_addr_reg_reg[13]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \n_0_sig_child_addr_reg_reg[14]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \n_0_sig_child_addr_reg_reg[15]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \n_0_sig_child_addr_reg_reg[1]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \n_0_sig_child_addr_reg_reg[2]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \n_0_sig_child_addr_reg_reg[3]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \n_0_sig_child_addr_reg_reg[4]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \n_0_sig_child_addr_reg_reg[5]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \n_0_sig_child_addr_reg_reg[6]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \n_0_sig_child_addr_reg_reg[7]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \n_0_sig_child_addr_reg_reg[8]\,
      R => sig_child_tag_reg0
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \n_0_sig_child_addr_reg_reg[9]\,
      R => sig_child_tag_reg0
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => sig_child_tag_reg0
    );
sig_child_cmd_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_ld_chcmd_reg,
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_child_cmd_reg_full_i_1
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_child_cmd_reg_full_i_1,
      Q => sig_child_cmd_reg_full,
      R => '0'
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => \^sig_csm_pop_child_cmd\,
      O => sig_child_tag_reg0
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^o1\,
      Q => sig_child_error_reg,
      R => sig_child_tag_reg0
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_child_burst_type_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_burst_type,
      O => n_0_sig_child_qual_burst_type_i_1
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_child_qual_burst_type_i_1,
      Q => sig_child_qual_burst_type,
      R => \^sig_mmap_reset_reg\
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_child_error_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_error_reg,
      O => n_0_sig_child_qual_error_reg_i_1
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_child_qual_error_reg_i_1,
      Q => sig_child_qual_error_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
    port map (
      I0 => \^sig_child_qual_first_of_2\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_needed_2_realign_cmds,
      I3 => \^p_32_out\,
      I4 => O9(7),
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_child_qual_first_of_2_i_1
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_child_qual_first_of_2_i_1,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FA3A"
    )
    port map (
      I0 => sig_csm_ld_xfer,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => \^p_22_out\,
      I3 => sig_data2addr_stop_req,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_data2mstr_cmd_ready,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020200"
    )
    port map (
      I0 => sig_csm_state(0),
      I1 => \^p_22_out\,
      I2 => \^p_11_out\,
      I3 => sig_csm_state(1),
      I4 => sig_csm_state(2),
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => \^sig_mmap_reset_reg\
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => sig_csm_state(1),
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_cmd_reg_full,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => \^sig_mmap_reset_reg\
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state(1),
      I2 => sig_csm_state(0),
      I3 => \^p_22_out\,
      I4 => \^p_11_out\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => \^p_32_out\,
      R => \^sig_mmap_reset_reg\
    );
\sig_csm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F503F5F3F5F3F"
    )
    port map (
      I0 => sig_csm_state_ns110_out,
      I1 => I13,
      I2 => sig_csm_state(1),
      I3 => sig_csm_state(0),
      I4 => sig_child_error_reg,
      I5 => sig_child_cmd_reg_full,
      O => \n_0_sig_csm_state[0]_i_2\
    );
\sig_csm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515041504040404"
    )
    port map (
      I0 => sig_csm_state(1),
      I1 => sig_csm_state(0),
      I2 => sig_csm_state_ns110_out,
      I3 => \^sig_child_qual_first_of_2\,
      I4 => O9(8),
      I5 => O9(7),
      O => \n_0_sig_csm_state[0]_i_3\
    );
\sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FF4403C0FF44"
    )
    port map (
      I0 => I12,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state_ns110_out,
      I3 => sig_csm_state(1),
      I4 => sig_csm_state(0),
      I5 => \n_0_sig_csm_state[1]_i_3\,
      O => sig_csm_state_ns(1)
    );
\sig_csm_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_child_error_reg,
      O => \n_0_sig_csm_state[1]_i_3\
    );
\sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FA04AA04AA04AA0"
    )
    port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state_ns110_out,
      I2 => sig_csm_state(1),
      I3 => sig_csm_state(0),
      I4 => sig_child_cmd_reg_full,
      I5 => sig_child_error_reg,
      O => sig_csm_state_ns(2)
    );
\sig_csm_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^p_22_out\,
      I1 => \^p_11_out\,
      O => sig_csm_state_ns110_out
    );
\sig_csm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_state_ns(0),
      Q => sig_csm_state(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_csm_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_sig_csm_state[0]_i_2\,
      I1 => \n_0_sig_csm_state[0]_i_3\,
      O => sig_csm_state_ns(0),
      S => sig_csm_state(2)
    );
\sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_state_ns(1),
      Q => sig_csm_state(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_state_ns(2),
      Q => sig_csm_state(2),
      R => \^sig_mmap_reset_reg\
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_psm_ld_realigner_reg,
      I2 => sig_push_input_reg14_out,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_first_realigner_cmd_i_1
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_first_realigner_cmd_i_1,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^o1\,
      O => sig_push_input_reg14_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(16),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(26),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(27),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(28),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(29),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(30),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(31),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(32),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(33),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(34),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(35),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(17),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(36),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(37),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(38),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(39),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(40),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(41),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(42),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(43),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(44),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(45),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(18),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(46),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(47),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(19),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(20),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(21),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(22),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(23),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(24),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(25),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(14),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(15),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
\sig_input_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
    port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^o1\,
      I4 => sig_psm_pop_input_cmd,
      I5 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_input_reg_empty_i_1__0\
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_input_reg_empty_i_1__0\,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
\sig_last_dbeat_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \^o5\(1),
      I2 => \n_0_sig_last_dbeat_i_4__0\,
      O => O4
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \^o5\(3),
      I2 => \^o5\(0),
      I3 => \^o5\(7),
      I4 => \^o5\(5),
      I5 => \^o5\(6),
      O => \n_0_sig_last_dbeat_i_4__0\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => \^sig_mmap_reset_reg\,
      R => '0'
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => n_0_sig_needed_2_realign_cmds_i_1
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => n_0_sig_needed_2_realign_cmds_i_1,
      Q => sig_needed_2_realign_cmds,
      R => sig_child_tag_reg0
    );
\sig_next_strt_strb_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      O => O2(0)
    );
\sig_next_strt_strb_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(1),
      O => O2(1)
    );
\sig_next_strt_strb_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      O => O2(2)
    );
\sig_next_strt_strb_reg[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(2),
      O => O2(3)
    );
\sig_next_strt_strb_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      O => O2(4)
    );
\sig_next_strt_strb_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(2),
      O => O2(5)
    );
\sig_next_strt_strb_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      O => O2(6)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
    port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => \^sig_mmap_reset_reg\
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(1),
      I2 => sig_realign_reg_empty,
      I3 => sig_psm_state(0),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => \^sig_mmap_reset_reg\
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(0),
      O => n_0_sig_psm_ld_chcmd_reg_i_1
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_psm_ld_chcmd_reg_i_1,
      Q => sig_psm_ld_chcmd_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABAAAAAAA"
    )
    port map (
      I0 => n_0_sig_psm_pop_input_cmd_i_2,
      I1 => \^o1\,
      I2 => n_0_sig_psm_ld_chcmd_reg_i_1,
      I3 => sig_skip_align2mbaa,
      I4 => sig_first_realigner_cmd,
      I5 => sig_skip_align2mbaa_s_h,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(2),
      I2 => sig_realign_reg_empty,
      I3 => sig_psm_state(0),
      O => n_0_sig_psm_pop_input_cmd_i_2
    );
sig_psm_pop_input_cmd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_eq_b2mbaa2,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => n_0_sig_psm_pop_input_cmd_i_4,
      I4 => \^o1\,
      O => sig_skip_align2mbaa
    );
sig_psm_pop_input_cmd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(4),
      I5 => sig_input_addr_reg(5),
      O => n_0_sig_psm_pop_input_cmd_i_4
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => \^sig_mmap_reset_reg\
    );
\sig_psm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555540"
    )
    port map (
      I0 => \n_0_sig_psm_state[0]_i_2\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => \n_0_sig_psm_state[0]_i_3\,
      I4 => sig_skip_align2mbaa_s_h,
      I5 => \n_0_sig_psm_state[0]_i_4\,
      O => sig_psm_state_ns(0)
    );
\sig_psm_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      O => \n_0_sig_psm_state[0]_i_2\
    );
\sig_psm_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^o1\,
      O => \n_0_sig_psm_state[0]_i_3\
    );
\sig_psm_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1C13F03"
    )
    port map (
      I0 => sig_push_input_reg14_out,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      I4 => sig_psm_state(0),
      O => \n_0_sig_psm_state[0]_i_4\
    );
\sig_psm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE555500FE005500"
    )
    port map (
      I0 => sig_psm_state(2),
      I1 => \^o1\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(1),
      I4 => sig_psm_state(0),
      I5 => sig_push_input_reg14_out,
      O => sig_psm_state_ns(1)
    );
\sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
    port map (
      I0 => \n_0_sig_psm_state[2]_i_2\,
      I1 => sig_psm_state(2),
      I2 => sig_skip_align2mbaa_s_h,
      I3 => \n_0_sig_psm_state[2]_i_3\,
      I4 => \^o1\,
      I5 => \n_0_sig_psm_state[2]_i_4\,
      O => sig_psm_state_ns(2)
    );
\sig_psm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
    port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      I2 => sig_realign_reg_empty,
      O => \n_0_sig_psm_state[2]_i_2\
    );
\sig_psm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8AAAAAAA8A"
    )
    port map (
      I0 => sig_first_realigner_cmd,
      I1 => \^o1\,
      I2 => n_0_sig_psm_pop_input_cmd_i_4,
      I3 => sig_btt_lt_b2mbaa2,
      I4 => sig_btt_eq_b2mbaa2,
      I5 => \n_0_sig_realigner_btt2[5]_i_5\,
      O => \n_0_sig_psm_state[2]_i_3\
    );
\sig_psm_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_psm_state(0),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      O => \n_0_sig_psm_state[2]_i_4\
    );
\sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_realign_btt_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^p_9_out\,
      I3 => sig_inhibit_rdy_n,
      I4 => I2,
      O => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[0]\,
      Q => \in\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[10]\,
      Q => \in\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[11]\,
      Q => \in\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[12]\,
      Q => \in\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[13]\,
      Q => \in\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[1]\,
      Q => \in\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[2]\,
      Q => \in\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[3]\,
      Q => \in\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[4]\,
      Q => \in\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[5]\,
      Q => \in\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[6]\,
      Q => \in\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[7]\,
      Q => \in\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[8]\,
      Q => \in\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \n_0_sig_realigner_btt2_reg[9]\,
      Q => \in\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^o1\,
      Q => \in\(16),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_2\,
      I1 => \n_0_sig_realigner_btt2[5]_i_5\,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => sig_btt_lt_b2mbaa2,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \in\(15),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => sig_input_eof_reg,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => \n_0_sig_realigner_btt2[6]_i_3\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \in\(14),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BAAA"
    )
    port map (
      I0 => sig_realign_reg_empty,
      I1 => I2,
      I2 => sig_inhibit_rdy_n,
      I3 => \^p_9_out\,
      I4 => sig_psm_ld_realigner_reg,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_realign_reg_empty_i_1
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_realign_reg_empty_i_1,
      Q => sig_realign_reg_empty,
      R => '0'
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB0"
    )
    port map (
      I0 => I2,
      I1 => sig_inhibit_rdy_n,
      I2 => \^p_9_out\,
      I3 => sig_psm_ld_realigner_reg,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_realign_reg_full_i_1
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_realign_reg_full_i_1,
      Q => \^p_9_out\,
      R => '0'
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(2),
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \in\(17),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => \n_0_sig_realigner_btt2[6]_i_3\,
      I2 => \n_0_sig_realigner_btt2[6]_i_2\,
      I3 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(3),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[10]_i_1\
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(4),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[11]_i_1\
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(5),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[12]_i_1\
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(6),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[13]_i_1\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => \n_0_sig_realigner_btt2[6]_i_3\,
      I3 => \n_0_sig_realigner_btt2[6]_i_2\,
      I4 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF99F900009909"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[2]_i_2\,
      I1 => sig_input_addr_reg(2),
      I2 => \n_0_sig_realigner_btt2[2]_i_3\,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[6]_i_2\,
      I5 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[2]_i_2\
    );
\sig_realigner_btt2[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_btt_eq_b2mbaa2,
      I1 => sig_btt_lt_b2mbaa2,
      O => \n_0_sig_realigner_btt2[2]_i_3\
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FD00005501"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[3]_i_2\,
      I1 => sig_btt_eq_b2mbaa2,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[6]_i_2\,
      I5 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[3]_i_2\
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
    port map (
      I0 => sig_input_addr_reg(4),
      I1 => \n_0_sig_realigner_btt2[4]_i_2\,
      I2 => \n_0_sig_realigner_btt2[6]_i_3\,
      I3 => \n_0_sig_realigner_btt2[6]_i_2\,
      I4 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      O => \n_0_sig_realigner_btt2[4]_i_2\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FD00005501"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_2\,
      I1 => sig_btt_eq_b2mbaa2,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => \n_0_sig_realigner_btt2[5]_i_5\,
      I4 => \n_0_sig_realigner_btt2[6]_i_2\,
      I5 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(0),
      O => \n_0_sig_realigner_btt2[5]_i_10\
    );
\sig_realigner_btt2[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(2),
      I5 => \n_0_sig_realigner_btt2[2]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_11\
    );
\sig_realigner_btt2[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(4),
      I4 => \n_0_sig_realigner_btt2[5]_i_19\,
      I5 => \n_0_sig_realigner_btt2[2]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_12\
    );
\sig_realigner_btt2[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(3),
      I2 => sig_btt_residue_slice(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(0),
      O => \n_0_sig_realigner_btt2[5]_i_13\
    );
\sig_realigner_btt2[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_btt_residue_slice(0),
      I3 => sig_input_addr_reg(0),
      O => \n_0_sig_realigner_btt2[5]_i_14\
    );
\sig_realigner_btt2[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => sig_first_realigner_cmd,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \n_0_sig_realigner_btt2[5]_i_15\
    );
\sig_realigner_btt2[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(2),
      I5 => \n_0_sig_realigner_btt2[2]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_16\
    );
\sig_realigner_btt2[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282882"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_20\,
      I1 => sig_input_addr_reg(3),
      I2 => sig_btt_residue_slice(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(0),
      O => \n_0_sig_realigner_btt2[5]_i_17\
    );
\sig_realigner_btt2[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000009"
    )
    port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(0),
      I4 => sig_btt_residue_slice(1),
      I5 => sig_input_addr_reg(1),
      O => \n_0_sig_realigner_btt2[5]_i_18\
    );
\sig_realigner_btt2[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(3),
      O => \n_0_sig_realigner_btt2[5]_i_19\
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(4),
      O => \n_0_sig_realigner_btt2[5]_i_2\
    );
\sig_realigner_btt2[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(4),
      I4 => \n_0_sig_realigner_btt2[5]_i_19\,
      I5 => \n_0_sig_realigner_btt2[2]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_20\
    );
\sig_realigner_btt2[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => \n_0_sig_realigner_btt2[5]_i_15\,
      O => \n_0_sig_realigner_btt2[5]_i_5\
    );
\sig_realigner_btt2[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(3),
      I4 => sig_input_addr_reg(2),
      I5 => \n_0_sig_realigner_btt2[2]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_7\
    );
\sig_realigner_btt2[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0317170C"
    )
    port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_input_addr_reg(5),
      I2 => sig_btt_residue_slice(5),
      I3 => sig_input_addr_reg(4),
      I4 => \n_0_sig_realigner_btt2[4]_i_2\,
      O => \n_0_sig_realigner_btt2[5]_i_8\
    );
\sig_realigner_btt2[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011171114FFFC"
    )
    port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_input_addr_reg(3),
      O => \n_0_sig_realigner_btt2[5]_i_9\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => \n_0_sig_realigner_btt2[6]_i_3\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[4]_i_2\,
      I1 => sig_input_addr_reg(4),
      I2 => sig_input_addr_reg(5),
      I3 => \^o1\,
      I4 => sig_first_realigner_cmd,
      O => \n_0_sig_realigner_btt2[6]_i_2\
    );
\sig_realigner_btt2[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[5]_i_5\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      O => \n_0_sig_realigner_btt2[6]_i_3\
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(0),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[7]_i_1\
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(1),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[8]_i_1\
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \n_0_sig_realigner_btt2[6]_i_3\,
      I1 => \n_0_sig_realigner_btt2[6]_i_2\,
      I2 => sel0(2),
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_realigner_btt2[9]_i_1\
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => \n_0_sig_realigner_btt2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[10]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[10]\,
      R => '0'
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[11]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[11]\,
      R => '0'
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[12]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[12]\,
      R => '0'
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[13]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[13]\,
      R => '0'
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => \n_0_sig_realigner_btt2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => \n_0_sig_realigner_btt2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => \n_0_sig_realigner_btt2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => \n_0_sig_realigner_btt2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => \n_0_sig_realigner_btt2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[5]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_realigner_btt2_reg[5]_i_6\,
      CO(3 downto 2) => \NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_eq_b2mbaa2,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '1',
      S(0) => '1'
    );
\sig_realigner_btt2_reg[5]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2,
      CO(2) => \n_1_sig_realigner_btt2_reg[5]_i_4\,
      CO(1) => \n_2_sig_realigner_btt2_reg[5]_i_4\,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_4\,
      CYINIT => '0',
      DI(3) => \n_0_sig_realigner_btt2[5]_i_7\,
      DI(2) => \n_0_sig_realigner_btt2[5]_i_8\,
      DI(1) => \n_0_sig_realigner_btt2[5]_i_9\,
      DI(0) => \n_0_sig_realigner_btt2[5]_i_10\,
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_realigner_btt2[5]_i_11\,
      S(2) => \n_0_sig_realigner_btt2[5]_i_12\,
      S(1) => \n_0_sig_realigner_btt2[5]_i_13\,
      S(0) => \n_0_sig_realigner_btt2[5]_i_14\
    );
\sig_realigner_btt2_reg[5]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_realigner_btt2_reg[5]_i_6\,
      CO(2) => \n_1_sig_realigner_btt2_reg[5]_i_6\,
      CO(1) => \n_2_sig_realigner_btt2_reg[5]_i_6\,
      CO(0) => \n_3_sig_realigner_btt2_reg[5]_i_6\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_sig_realigner_btt2_reg[5]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '1',
      S(2) => \n_0_sig_realigner_btt2[5]_i_16\,
      S(1) => \n_0_sig_realigner_btt2[5]_i_17\,
      S(0) => \n_0_sig_realigner_btt2[5]_i_18\
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => \n_0_sig_realigner_btt2_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[7]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[7]\,
      R => '0'
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[8]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[8]\,
      R => '0'
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_realigner_btt2[9]_i_1\,
      Q => \n_0_sig_realigner_btt2_reg[9]\,
      R => '0'
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
    port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_chcmd_reg,
      I3 => sig_psm_ld_realigner_reg,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_skip_align2mbaa_s_h_i_1
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_skip_align2mbaa_s_h_i_1,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2F2FF"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^p_11_out\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => I10,
      I4 => I11,
      I5 => \n_0_sig_xfer_addr_reg[31]_i_3\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32223322"
    )
    port map (
      I0 => sig_csm_ld_xfer,
      I1 => \^sig_mmap_reset_reg\,
      I2 => sig_data2addr_stop_req,
      I3 => \^p_22_out\,
      I4 => sig_addr2wsc_cmd_fifo_empty,
      O => \n_0_sig_xfer_addr_reg[31]_i_3\
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(0),
      Q => \^o3\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(10),
      Q => \^o3\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(11),
      Q => \^o3\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(12),
      Q => \^o3\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(13),
      Q => \^o3\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(14),
      Q => \^o3\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \^o3\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(16),
      Q => \^o3\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(17),
      Q => \^o3\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(18),
      Q => \^o3\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(19),
      Q => \^o3\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(1),
      Q => \^o3\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(20),
      Q => \^o3\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(21),
      Q => \^o3\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(22),
      Q => \^o3\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(23),
      Q => \^o3\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(24),
      Q => \^o3\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(25),
      Q => \^o3\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(26),
      Q => \^o3\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(27),
      Q => \^o3\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(28),
      Q => \^o3\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(29),
      Q => \^o3\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(2),
      Q => \^o3\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(30),
      Q => \^o3\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(31),
      Q => \^o3\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(3),
      Q => \^o3\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(4),
      Q => \^o3\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(5),
      Q => \^o3\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(6),
      Q => \^o3\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(7),
      Q => \^o3\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(8),
      Q => \^o3\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_address(9),
      Q => \^o3\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \^p_13_out\,
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => O9(8),
      I3 => O9(7),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => p_12_out,
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I1,
      Q => p_14_out,
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o8\,
      I2 => O9(3),
      O => sig_xfer_len(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
    port map (
      I0 => \^o7\,
      I1 => O9(3),
      I2 => \^o8\,
      I3 => O9(4),
      O => sig_xfer_len(1)
    );
\sig_xfer_len_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000009"
    )
    port map (
      I0 => sig_xfer_address(2),
      I1 => O9(2),
      I2 => O9(0),
      I3 => sig_xfer_address(0),
      I4 => O9(1),
      I5 => sig_xfer_address(1),
      O => \^o7\
    );
\sig_xfer_len_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
    port map (
      I0 => sig_xfer_address(1),
      I1 => O9(1),
      I2 => sig_xfer_address(0),
      I3 => O9(0),
      I4 => sig_xfer_address(2),
      I5 => O9(2),
      O => \^o8\
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o5\(4),
      I1 => sig_xfer_cache_reg0,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_xfer_len_reg[4]_i_1\
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o5\(5),
      I1 => sig_xfer_cache_reg0,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_xfer_len_reg[5]_i_1\
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o5\(6),
      I1 => sig_xfer_cache_reg0,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_xfer_len_reg[6]_i_1\
    );
\sig_xfer_len_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o5\(7),
      I1 => sig_xfer_cache_reg0,
      I2 => sig_csm_ld_xfer,
      O => \n_0_sig_xfer_len_reg[7]_i_1\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_len(0),
      Q => \^o5\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_len(1),
      Q => \^o5\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I14(0),
      Q => \^o5\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => I14(1),
      Q => \^o5\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_xfer_len_reg[4]_i_1\,
      Q => \^o5\(4),
      R => '0'
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_xfer_len_reg[5]_i_1\,
      Q => \^o5\(5),
      R => '0'
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_xfer_len_reg[6]_i_1\,
      Q => \^o5\(6),
      R => '0'
    );
\sig_xfer_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_xfer_len_reg[7]_i_1\,
      Q => \^o5\(7),
      R => '0'
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => D(0),
      R => sig_xfer_cache_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_mssai_skid_buf is
  port (
    dre2skid_wready : out STD_LOGIC;
    sig_strm_tvalid : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    O1 : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_set_fetch_pause : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    skid2dre_wvalid : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in2_in : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end axi_dma_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of axi_dma_0_axi_datamover_mssai_skid_buf is
  signal \^o11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^lsig_set_absorb2tlast\ : STD_LOGIC;
  signal lsig_set_cmd_flush : STD_LOGIC;
  signal \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3\ : STD_LOGIC;
  signal \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_4\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_5 : STD_LOGIC;
  signal \n_0_sig_byte_cntr[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[1]_i_5\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[2]_i_4\ : STD_LOGIC;
  signal \n_0_sig_data_reg_out[31]_i_4\ : STD_LOGIC;
  signal n_0_sig_eop_sent_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__3\ : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__3\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_2__2\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mssa_index_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_mvalid_stop\ : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stop_request : STD_LOGIC;
  signal sig_strb_reg_out0 : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\ : label is "soft_lutpair303";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[1]_i_1\ : label is "soft_lutpair270";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  O11(3 downto 0) <= \^o11\(3 downto 0);
  O2 <= \^o2\;
  O4 <= \^o4\;
  dre2skid_wready <= sig_s_ready_out;
  lsig_set_absorb2tlast <= \^lsig_set_absorb2tlast\;
  sig_mvalid_stop <= \^sig_mvalid_stop\;
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_strm_tlast <= \^sig_strm_tlast\;
  sig_strm_tvalid <= sig_m_valid_out;
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \^o4\,
      I2 => lsig_cmd_set_fetch_pause,
      I3 => lsig_cmd_fetch_pause,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O3
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
    port map (
      I0 => lsig_set_cmd_flush,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => sig_need_cmd_flush,
      O => O14
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => p_0_in(0),
      I1 => lsig_cmd_fetch_pause,
      I2 => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3\,
      I3 => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_4\,
      O => lsig_set_cmd_flush
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => p_1_in(1),
      I1 => \out\(5),
      I2 => p_1_in(0),
      I3 => \out\(4),
      O => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
    port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_m_valid_out,
      I2 => \out\(5),
      I3 => p_1_in(1),
      O => \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_4\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A220000"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => n_0_sig_eop_sent_reg_i_3,
      I3 => \out\(6),
      I4 => \out\(7),
      I5 => Q(0),
      O => \^lsig_set_absorb2tlast\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => I12,
      O => O7(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => I12,
      O => O7(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => I12,
      O => O7(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => I12,
      O => O7(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => I12,
      O => O7(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => I12,
      O => O7(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => I12,
      O => O7(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => I12,
      O => O7(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => I12,
      O => O7(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => I12,
      O => O7(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => I12,
      O => O7(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => I12,
      O => O7(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => I12,
      O => O7(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => I12,
      O => O7(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => I12,
      O => O7(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => I12,
      O => O7(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => I12,
      O => O7(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => I12,
      O => O7(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => I12,
      O => O7(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => I12,
      O => O7(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => I12,
      O => O7(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => I12,
      O => O7(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => I12,
      O => O7(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => I12,
      O => O7(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => I12,
      O => O7(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => I12,
      O => O7(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => I12,
      O => O7(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => I12,
      O => O7(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => I12,
      O => O7(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => I12,
      O => O7(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => I12,
      O => O7(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => I12,
      O => O7(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I7,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => n_0_sig_eop_sent_reg_i_3,
      I4 => I12,
      O => I11(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => I12,
      O => I11(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => I13,
      O => O9(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => I13,
      O => O9(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => I13,
      O => O9(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => I13,
      O => O9(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => I13,
      O => O9(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => I13,
      O => O9(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => I13,
      O => O9(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => I13,
      O => O9(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => I13,
      O => O9(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => I13,
      O => O9(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => I13,
      O => O9(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => I13,
      O => O9(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => I13,
      O => O9(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => I13,
      O => O9(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => I13,
      O => O9(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => I13,
      O => O9(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => I13,
      O => O9(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => I13,
      O => O9(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => I13,
      O => O9(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => I13,
      O => O9(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => I13,
      O => O9(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => I13,
      O => O9(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => I13,
      O => O9(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => I13,
      O => O9(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => I13,
      O => O9(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => I13,
      O => O9(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => I13,
      O => O9(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => I13,
      O => O9(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => I13,
      O => O9(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => I13,
      O => O9(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => I13,
      O => O9(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => I13,
      O => O9(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I7,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => n_0_sig_eop_sent_reg_i_3,
      I4 => I13,
      O => O8(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => I13,
      O => O8(1)
    );
\sig_btt_cntr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4F4F"
    )
    port map (
      I0 => I5,
      I1 => \n_0_sig_btt_cntr[13]_i_4\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => n_0_sig_eop_sent_reg_i_3,
      I4 => p_0_in(0),
      O => O6
    );
\sig_btt_cntr[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_m_valid_out,
      I2 => \out\(6),
      I3 => n_0_sig_eop_sent_reg_i_3,
      O => \n_0_sig_btt_cntr[13]_i_4\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => n_0_sig_btt_eq_0_i_5,
      I4 => \n_0_sig_btt_cntr[13]_i_4\,
      I5 => I5,
      O => O5
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8F8F"
    )
    port map (
      I0 => n_0_sig_eop_sent_reg_i_3,
      I1 => p_0_in(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_ld_cmd,
      I4 => sig_btt_eq_0,
      O => n_0_sig_btt_eq_0_i_5
    );
\sig_byte_cntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666699969996999"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[1]_i_4\,
      I1 => \n_0_sig_byte_cntr[1]_i_5\,
      I2 => \^o11\(3),
      I3 => \out\(3),
      I4 => \^o11\(0),
      I5 => \out\(0),
      O => O12
    );
\sig_byte_cntr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00088888000"
    )
    port map (
      I0 => \^o11\(1),
      I1 => \out\(1),
      I2 => \^o11\(2),
      I3 => \out\(2),
      I4 => \n_0_sig_byte_cntr[2]_i_3\,
      I5 => \n_0_sig_byte_cntr[2]_i_4\,
      O => O10
    );
\sig_byte_cntr[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\(1),
      I1 => \out\(1),
      O => \n_0_sig_byte_cntr[1]_i_4\
    );
\sig_byte_cntr[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\(2),
      I1 => \out\(2),
      O => \n_0_sig_byte_cntr[1]_i_5\
    );
\sig_byte_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[2]_i_3\,
      I1 => \^o11\(1),
      I2 => \out\(1),
      I3 => \n_0_sig_byte_cntr[2]_i_4\,
      I4 => \^o11\(2),
      I5 => \out\(2),
      O => O13
    );
\sig_byte_cntr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\(0),
      I1 => \out\(0),
      O => \n_0_sig_byte_cntr[2]_i_3\
    );
\sig_byte_cntr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\(3),
      I1 => \out\(3),
      O => \n_0_sig_byte_cntr[2]_i_4\
    );
\sig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => I6,
      I1 => sig_m_valid_out,
      I2 => Q(0),
      I3 => I7,
      O => I16(0)
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      I2 => p_7_out,
      I3 => I1,
      I4 => \^lsig_set_absorb2tlast\,
      I5 => \^o2\,
      O => O1
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => lsig_absorb2tlast,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^o2\
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(0),
      I1 => D(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(10),
      I1 => D(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(11),
      I1 => D(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(12),
      I1 => D(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(13),
      I1 => D(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(14),
      I1 => D(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(15),
      I1 => D(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(16),
      I1 => D(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(17),
      I1 => D(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(18),
      I1 => D(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(19),
      I1 => D(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(1),
      I1 => D(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(20),
      I1 => D(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(21),
      I1 => D(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(22),
      I1 => D(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(23),
      I1 => D(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(24),
      I1 => D(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(25),
      I1 => D(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(26),
      I1 => D(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(27),
      I1 => D(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(28),
      I1 => D(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(29),
      I1 => D(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(2),
      I1 => D(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(30),
      I1 => D(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000FFFF"
    )
    port map (
      I0 => I7,
      I1 => Q(0),
      I2 => I6,
      I3 => \n_0_sig_data_reg_out[31]_i_4\,
      I4 => sig_m_valid_dup,
      I5 => lsig_absorb2tlast,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(31),
      I1 => D(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_s_ready_out,
      I1 => p_0_in2_in,
      O => E(0)
    );
\sig_data_reg_out[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => n_0_sig_eop_sent_reg_i_3,
      I1 => \out\(6),
      I2 => sig_m_valid_out,
      O => \n_0_sig_data_reg_out[31]_i_4\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(3),
      I1 => D(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(4),
      I1 => D(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(5),
      I1 => D(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(6),
      I1 => D(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(7),
      I1 => D(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(8),
      I1 => D(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(9),
      I1 => D(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => sig_dre2ibtt_tdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => sig_dre2ibtt_tdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => sig_dre2ibtt_tdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => sig_dre2ibtt_tdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => sig_dre2ibtt_tdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => sig_dre2ibtt_tdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => sig_dre2ibtt_tdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => sig_dre2ibtt_tdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => sig_dre2ibtt_tdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => sig_dre2ibtt_tdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => sig_dre2ibtt_tdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => sig_dre2ibtt_tdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => sig_dre2ibtt_tdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => sig_dre2ibtt_tdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => sig_dre2ibtt_tdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => sig_dre2ibtt_tdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => sig_dre2ibtt_tdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => sig_dre2ibtt_tdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => sig_dre2ibtt_tdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => sig_dre2ibtt_tdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => sig_dre2ibtt_tdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => sig_dre2ibtt_tdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => sig_dre2ibtt_tdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => sig_dre2ibtt_tdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => sig_dre2ibtt_tdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => sig_dre2ibtt_tdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => sig_dre2ibtt_tdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => sig_dre2ibtt_tdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => sig_dre2ibtt_tdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => sig_dre2ibtt_tdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => sig_dre2ibtt_tdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => sig_dre2ibtt_tdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_0_sig_eop_sent_reg_i_3,
      I1 => sig_m_valid_out,
      I2 => Q(0),
      I3 => I7,
      O => sig_dre2ibtt_eop
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
    port map (
      I0 => n_0_sig_eop_sent_reg_i_3,
      I1 => I7,
      I2 => Q(0),
      I3 => sig_m_valid_out,
      I4 => \out\(8),
      O => \^o4\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF101050105010"
    )
    port map (
      I0 => I5,
      I1 => \^sig_strm_tlast\,
      I2 => sig_m_valid_out,
      I3 => \out\(6),
      I4 => p_0_in(0),
      I5 => n_0_sig_eop_sent_reg_i_3,
      O => sig_eop_sent
    );
sig_eop_sent_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B000000000000"
    )
    port map (
      I0 => \out\(4),
      I1 => p_1_in(0),
      I2 => p_1_in(1),
      I3 => \out\(5),
      I4 => sig_m_valid_out,
      I5 => \^sig_strm_tlast\,
      O => n_0_sig_eop_sent_reg_i_3
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_stop_request,
      I1 => skid2dre_wlast,
      I2 => sig_s_ready_dup4,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^sig_strm_tlast\,
      R => sig_strb_reg_out0
    );
\sig_last_skid_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_stop_request,
      I1 => skid2dre_wlast,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => srst_wrst_busy
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055551151"
    )
    port map (
      I0 => I9,
      I1 => sig_data_reg_out_en,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => skid2dre_wvalid,
      I5 => sig_mvalid_stop_set,
      O => \n_0_sig_m_valid_dup_i_1__3\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__3\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__3\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84B4"
    )
    port map (
      I0 => sig_strb_skid_mux_out(2),
      I1 => sig_strb_skid_mux_out(1),
      I2 => sig_strb_skid_mux_out(3),
      I3 => sig_strb_skid_mux_out(0),
      O => sig_mssa_index_out(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B1B0"
    )
    port map (
      I0 => sig_strb_skid_mux_out(1),
      I1 => sig_strb_skid_mux_out(0),
      I2 => sig_strb_skid_mux_out(2),
      I3 => sig_strb_skid_mux_out(3),
      O => sig_mssa_index_out(1)
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_mssa_index_out(0),
      Q => p_1_in(0),
      R => sig_strb_reg_out0
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_mssa_index_out(1),
      Q => p_1_in(1),
      R => sig_strb_reg_out0
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mvalid_stop_set,
      I1 => \^sig_mvalid_stop\,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FF0000"
    )
    port map (
      I0 => \n_0_sig_data_reg_out[31]_i_4\,
      I1 => I10,
      I2 => lsig_absorb2tlast,
      I3 => sig_m_valid_dup,
      I4 => sig_stop_request,
      O => sig_mvalid_stop_set
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => \^sig_mvalid_stop\,
      R => srst_wrst_busy
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup2,
      R => srst_wrst_busy
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup3,
      R => srst_wrst_busy
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup4,
      R => srst_wrst_busy
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
    port map (
      I0 => sig_stop_request,
      I1 => \n_0_sig_s_ready_dup_i_2__2\,
      I2 => I6,
      I3 => Q(0),
      I4 => I7,
      I5 => \n_0_sig_data_reg_out[31]_i_4\,
      O => \n_0_sig_s_ready_dup_i_1__3\
    );
\sig_s_ready_dup_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
    port map (
      I0 => lsig_absorb2tlast,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wvalid,
      I3 => sig_m_valid_dup,
      I4 => sig_reset_reg,
      O => \n_0_sig_s_ready_dup_i_2__2\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_dup,
      R => srst_wrst_busy
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__3\,
      Q => sig_s_ready_out,
      R => srst_wrst_busy
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stop_request,
      Q => sig_stop_request,
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_sstrb_stop_mask\(0),
      Q => \^sig_sstrb_stop_mask\(0),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_sstrb_stop_mask\(1),
      Q => \^sig_sstrb_stop_mask\(1),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_sstrb_stop_mask\(2),
      Q => \^sig_sstrb_stop_mask\(2),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_sstrb_stop_mask\(3),
      Q => \^sig_sstrb_stop_mask\(3),
      R => srst_wrst_busy
    );
\sig_strb_reg_out[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I8(0),
      I1 => \^sig_sstrb_stop_mask\(0),
      I2 => sig_s_ready_dup3,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I8(1),
      I1 => \^sig_sstrb_stop_mask\(1),
      I2 => sig_s_ready_dup3,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I8(2),
      I1 => \^sig_sstrb_stop_mask\(2),
      I2 => sig_s_ready_dup3,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_mvalid_stop\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_strb_reg_out0
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I8(3),
      I1 => \^sig_sstrb_stop_mask\(3),
      I2 => sig_s_ready_dup3,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^o11\(0),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \^o11\(1),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \^o11\(2),
      R => sig_strb_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \^o11\(3),
      R => sig_strb_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I17(0),
      Q => sig_strb_skid_reg(0),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I17(1),
      Q => sig_strb_skid_reg(1),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I17(2),
      Q => sig_strb_skid_reg(2),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I17(3),
      Q => sig_strb_skid_reg(3),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_pcc is
  port (
    sig_reset_reg : out STD_LOGIC;
    sig_sm_halt_reg : out STD_LOGIC;
    sig_mstr2sf_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_input_burst_type_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    sig_mstr2data_cmd_cmplt : out STD_LOGIC;
    sig_mstr2data_eof : out STD_LOGIC;
    sig_fifo_next_sequential : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 48 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2skid_halt : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end axi_dma_0_axi_datamover_pcc;

architecture STRUCTURE of axi_dma_0_axi_datamover_pcc is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[14]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_11 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[2]_i_2\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_2 : STD_LOGIC;
  signal n_0_sig_input_burst_type_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_input_tag_reg[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[7]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[13]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_input_burst_type_reg\ : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal \^sig_mstr2sf_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_parent_done : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_6 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_11 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of sig_cmd2dre_valid_i_2 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[10]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[14]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[16]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[18]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[19]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[20]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[21]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[22]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[23]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[24]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[26]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[27]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[28]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[29]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[30]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[8]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_next_len_reg[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_next_len_reg[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of sig_sm_halt_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of sig_sm_ld_calc2_reg_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of sig_sm_ld_calc3_reg_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[0]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair210";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_burst_type_reg <= \^sig_input_burst_type_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_mstr2sf_tag(0) <= \^sig_mstr2sf_tag\(0);
  sig_reset_reg <= \^sig_reset_reg\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_calc_error_pushed\,
      O => O3
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_addr_aligned_ireg1_i_1,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => '0'
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^o1\,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => Q(32),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(42),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[10]_i_2\
    );
\sig_addr_cntr_im0_msh[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(43),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[11]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(44),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(45),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[13]_i_2\
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(46),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[14]_i_2\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(47),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[15]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(33),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(32),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_4\
    );
\sig_addr_cntr_im0_msh[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(34),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[2]_i_2\
    );
\sig_addr_cntr_im0_msh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(35),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[3]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(36),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(37),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[5]_i_2\
    );
\sig_addr_cntr_im0_msh[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(38),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[6]_i_2\
    );
\sig_addr_cntr_im0_msh[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(39),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[7]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(40),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(41),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[9]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(3 downto 2) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[15]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[14]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[13]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_addr_cntr_im0_msh[1]_i_4\,
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[3]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[2]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[1]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[7]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[6]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[5]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[11]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[10]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[9]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I2 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(9),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(16),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(26),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(27),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(28),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(29),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(30),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(31),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(17),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(18),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(19),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(20),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(21),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(22),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(23),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(24),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(25),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in_0,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_sm_halt_reg\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^o1\,
      O => sig_push_input_reg12_out
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(16),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(17),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(18),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(19),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(20),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(21),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(22),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(23),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(24),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_reset_reg\
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => O8
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55959555AA6A6A"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[1]_i_2\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88847774777B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111177777771777"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB444B444B444"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_first_xfer_im0,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_reset_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      I1 => n_0_sig_brst_cnt_eq_one_ireg1_i_2,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \^sig_reset_reg\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_2
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => '0'
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      I1 => sel0(7),
      I2 => sel0(6),
      I3 => sel0(0),
      I4 => sel0(1),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(0),
      O => p_1_in(0)
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(10),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(10),
      O => p_1_in(10)
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(11),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(11),
      O => p_1_in(11)
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(5),
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(4),
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(3),
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(2),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(12),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(12),
      O => p_1_in(12)
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_btt_cntr_im0[13]_i_1\
    );
\sig_btt_cntr_im0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(13),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(13),
      O => p_1_in(13)
    );
\sig_btt_cntr_im0[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(7),
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_btt_cntr_im0[13]_i_4\
    );
\sig_btt_cntr_im0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(6),
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(1),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(1),
      O => p_1_in(1)
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(2),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(2),
      O => p_1_in(2)
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(3),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(3),
      O => p_1_in(3)
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(4),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(4),
      O => p_1_in(4)
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(5),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(5),
      O => p_1_in(5)
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(6),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(6),
      O => p_1_in(6)
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(7),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(7),
      O => p_1_in(7)
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(1),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(0),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(8),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(8),
      O => p_1_in(8)
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
    port map (
      I0 => Q(9),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(9),
      O => p_1_in(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(0),
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(10),
      Q => sel0(4),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(11),
      Q => sel0(5),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(5 downto 2),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(12),
      Q => sel0(6),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(13),
      Q => sel0(7),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_im0_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => sel0(6),
      O(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr_im00(13 downto 12),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_sig_btt_cntr_im0[13]_i_4\,
      S(0) => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(1),
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(2),
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(3),
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => '1',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(4),
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(5),
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(6),
      Q => sel0(0),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(7),
      Q => sel0(1),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => '0',
      DI(3 downto 2) => sel0(1 downto 0),
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(8),
      Q => sel0(2),
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => p_1_in(9),
      Q => sel0(3),
      R => \^sig_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_2,
      I1 => n_0_sig_btt_eq_b2mbaa_ireg1_i_3,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_2
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_3
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(6),
      I4 => sel0(7),
      I5 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => sel0(4),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_3
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17300317"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => sig_mbaa_addr_cntr_slice_im0(4),
      I4 => n_0_sig_btt_lt_b2mbaa_ireg1_i_11,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FE001F1EFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => '0',
      DI(3) => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^sig_reset_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_calc_error_pushed\,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_calc_error_pushed_i_1,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_reset_reg\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BAB8B8B8B8B8"
    )
    port map (
      I0 => sig_calc_error_reg,
      I1 => \^sig_reset_reg\,
      I2 => \^o1\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \^sig_input_reg_empty\,
      O => n_0_sig_calc_error_reg_i_1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_calc_error_reg_i_1,
      Q => \^o1\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => I2,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_data2mstr_cmd_ready,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2data_valid_i_1,
      Q => sig_mstr2data_cmd_valid,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F808F8F8"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2sf_cmd_valid\,
      I3 => I6,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA90000AAA9FFFF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => sig_data2mstr_cmd_ready,
      I5 => I3(0),
      O => D(0)
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55959555AA6A6A"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[1]_i_2\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_finish_addr_offset_ireg2[1]_i_2\
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88847774777B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAEAEAA2808080"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[1]_i_2\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I4 => sig_first_xfer_im0,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg12_out,
      I2 => n_0_sig_first_xfer_im0_i_2,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD08"
    )
    port map (
      I0 => \^sig_mstr2sf_cmd_valid\,
      I1 => I1,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => I2,
      I4 => sig_mstr2data_cmd_valid,
      I5 => sig_data2mstr_cmd_ready,
      O => n_0_sig_first_xfer_im0_i_2
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \^sig_input_burst_type_reg\,
      I1 => sig_push_input_reg12_out,
      I2 => Q(14),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => n_0_sig_input_burst_type_reg_i_1
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_input_burst_type_reg_i_1,
      Q => \^sig_input_burst_type_reg\,
      R => '0'
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => sig_push_input_reg12_out,
      I2 => Q(15),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => n_0_sig_input_eof_reg_i_1
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_input_eof_reg_i_1,
      Q => sig_mstr2sf_eof,
      R => '0'
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_reset_reg\,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_sm_pop_input_reg,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_input_reg_empty_i_1,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
\sig_input_tag_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \^sig_mstr2sf_tag\(0),
      I1 => sig_push_input_reg12_out,
      I2 => Q(48),
      I3 => \^sig_reset_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => sig_sm_pop_input_reg,
      O => \n_0_sig_input_tag_reg[0]_i_1\
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_input_tag_reg[0]_i_1\,
      Q => \^sig_mstr2sf_tag\(0),
      R => '0'
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => n_0_sig_first_xfer_im0_i_2,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_reset_reg\,
      R => '0'
    );
\sig_next_addr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(0),
      O => O6(0)
    );
\sig_next_addr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(10),
      O => O6(10)
    );
\sig_next_addr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(11),
      O => O6(11)
    );
\sig_next_addr_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(12),
      O => O6(12)
    );
\sig_next_addr_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(13),
      O => O6(13)
    );
\sig_next_addr_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(14),
      O => O6(14)
    );
\sig_next_addr_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in_0,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(15),
      O => O6(15)
    );
\sig_next_addr_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(16),
      O => O6(16)
    );
\sig_next_addr_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(17),
      O => O6(17)
    );
\sig_next_addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(18),
      O => O6(18)
    );
\sig_next_addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(19),
      O => O6(19)
    );
\sig_next_addr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(1),
      O => O6(1)
    );
\sig_next_addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(20),
      O => O6(20)
    );
\sig_next_addr_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(21),
      O => O6(21)
    );
\sig_next_addr_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(22),
      O => O6(22)
    );
\sig_next_addr_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(23),
      O => O6(23)
    );
\sig_next_addr_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(24),
      O => O6(24)
    );
\sig_next_addr_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(25),
      O => O6(25)
    );
\sig_next_addr_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(26),
      O => O6(26)
    );
\sig_next_addr_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(27),
      O => O6(27)
    );
\sig_next_addr_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(28),
      O => O6(28)
    );
\sig_next_addr_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(29),
      O => O6(29)
    );
\sig_next_addr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(2),
      O => O6(2)
    );
\sig_next_addr_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(30),
      O => O6(30)
    );
\sig_next_addr_reg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(31),
      O => O6(31)
    );
\sig_next_addr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(3),
      O => O6(3)
    );
\sig_next_addr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(4),
      O => O6(4)
    );
\sig_next_addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(5),
      O => O6(5)
    );
\sig_next_addr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(6),
      O => O6(6)
    );
\sig_next_addr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(7),
      O => O6(7)
    );
\sig_next_addr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(8),
      O => O6(8)
    );
\sig_next_addr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^sig_input_burst_type_reg\,
      I2 => sig_addr_cntr_lsh_kh(9),
      O => O6(9)
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_last_xfer_valid_im1,
      O => sig_mstr2data_cmd_cmplt
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
sig_next_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => sig_last_xfer_valid_im1,
      O => sig_mstr2data_eof
    );
\sig_next_last_strb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => O5(0)
    );
\sig_next_last_strb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => O5(1)
    );
\sig_next_last_strb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => O5(2)
    );
\sig_next_last_strb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => O5(3)
    );
\sig_next_last_strb_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_last_xfer_valid_im1,
      O => O5(4)
    );
\sig_next_last_strb_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_last_xfer_valid_im1,
      O => O5(5)
    );
\sig_next_last_strb_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_last_xfer_valid_im1,
      O => O5(6)
    );
\sig_next_last_strb_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_last_xfer_valid_im1,
      O => O5(7)
    );
\sig_next_len_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => I4(0)
    );
\sig_next_len_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => I4(1)
    );
\sig_next_len_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => I4(2)
    );
sig_next_sequential_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => sig_fifo_next_sequential
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => O9(0)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => O9(1)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => O9(2)
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => O9(3)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => O9(4)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => O9(5)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => O9(6)
    );
\sig_next_strt_strb_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => O9(7)
    );
\sig_next_tag_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_rsc2stat_status_valid,
      O => O4
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_i_2,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_no_btt_residue_ireg1_reg,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => \^sig_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_no_btt_residue_ireg1_i_2
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_no_btt_residue_ireg1_i_1,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => '0'
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_parent_done_i_1
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_parent_done_i_1,
      Q => sig_parent_done,
      R => '0'
    );
\sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0530003F053FFFF"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[0]_i_2\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_parent_done,
      O => \n_0_sig_pcc_sm_state[0]_i_2\
    );
\sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE3E00000"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_push_input_reg12_out,
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[1]_i_2\,
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3005500"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      O => \n_0_sig_pcc_sm_state[1]_i_2\
    );
\sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^sig_reset_reg\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^sig_reset_reg\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in_0,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      R => \^sig_reset_reg\
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => m_axis_mm2s_tready,
      I2 => I5,
      I3 => sig_stop_request,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_data2skid_halt,
      O => O7
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_reset_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008803000088"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_pcc_sm_state(0),
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_parent_done,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_parent_done,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[3]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[3]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[3]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[3]_i_2\,
      I3 => sig_strbgen_bytes_ireg2(3),
      O => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[3]_i_2\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\,
      Q => sig_strbgen_bytes_ireg2(3),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[2]_i_1\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => sig_xfer_end_strb_im2(4)
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \n_0_sig_xfer_end_strb_ireg3[5]_i_1\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[6]_i_1\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      O => \n_0_sig_xfer_end_strb_ireg3[7]_i_1\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[2]_i_1\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(4),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[5]_i_1\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[6]_i_1\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[7]_i_1\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1310"
    )
    port map (
      I0 => \^o2\,
      I1 => \^sig_reset_reg\,
      I2 => sig_sm_ld_calc3_reg,
      I3 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE01"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \^o2\
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => '0'
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_bytes_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[2]_i_2\,
      I1 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3777777677747774"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => sig_strbgen_bytes_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_2\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\,
      I1 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF7FEEFEEEEEEE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(3),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => sig_strbgen_bytes_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[4]_i_2\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[4]_i_3\,
      I2 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011101111111"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => sig_strbgen_bytes_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[4]_i_2\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFC7FF8FFF0FEF0"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => sig_strbgen_bytes_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[4]_i_3\
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[5]_i_2\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\,
      I2 => sig_strbgen_bytes_ireg2(3),
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717575717575777"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_bytes_ireg2(0),
      I4 => sig_strbgen_bytes_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[5]_i_2\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7672726272726060"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_bytes_ireg2(0),
      I4 => sig_strbgen_bytes_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[6]_i_2\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\,
      I2 => sig_strbgen_bytes_ireg2(3),
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033F137F337F377F"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => sig_strbgen_bytes_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[6]_i_2\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F4C7E487C406C40"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => sig_strbgen_bytes_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[7]_i_3\,
      I2 => sig_strbgen_bytes_ireg2(3),
      O => sig_xfer_strt_strb_im2(7)
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051555575F7FFFFF"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => sig_strbgen_bytes_ireg2(0),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAEAAAA8A08000"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => sig_strbgen_bytes_ireg2(0),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \n_0_sig_xfer_strt_strb_ireg3[7]_i_3\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_rd_status_cntl is
  port (
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_coelsc_tag_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end axi_dma_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of axi_dma_0_axi_datamover_rd_status_cntl is
  signal \^i2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_rd_sts_tag_reg[0]_i_1\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  I2(3 downto 0) <= \^i2\(3 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^i2\(2),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^i2\(2),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^i2\(1),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^i2\(3),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
\sig_rd_sts_tag_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
\sig_rd_sts_tag_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_coelsc_tag_reg(0),
      Q => \^i2\(0),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_rddata_cntl is
  port (
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    sig_coelsc_tag_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    DINA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_data2skid_halt : out STD_LOGIC;
    sig_mstr2sf_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2data_cmd_cmplt : in STD_LOGIC;
    O1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_fifo_next_sequential : in STD_LOGIC;
    sig_mstr2data_eof : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_wrcnt_mblen_slice : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end axi_dma_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of axi_dma_0_axi_datamover_rddata_cntl is
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_11\ : STD_LOGIC;
  signal n_0_m_axi_mm2s_rready_INST_0_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_coelsc_tag_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_full_i_1__1\ : STD_LOGIC;
  signal n_0_sig_first_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_2 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_3 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[0]_i_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal \^sig_data2mstr_cmd_ready\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_11\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[0]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[0]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[0]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[0]_i_8\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair221";
begin
  O2 <= \^o2\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  Q(0) <= \^q\(0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2mstr_cmd_ready <= \^sig_data2mstr_cmd_ready\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_11\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o4\,
      I2 => sig_wrcnt_mblen_slice(0),
      I3 => p_1_out,
      O => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_data2addr_stop_req\,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \^o7\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \^sig_data2rsc_valid\,
      I4 => m_axi_mm2s_rvalid,
      I5 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_11\,
      O => \^o4\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => m_axi_mm2s_rlast,
      O => DINA(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => DINA(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(1)
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      I5 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_m_axi_mm2s_rready_INST_0_i_1
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rresp(0),
      I2 => m_axi_mm2s_rresp(1),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rresp(0),
      I2 => m_axi_mm2s_rresp(1),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
\sig_coelsc_tag_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
\sig_coelsc_tag_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[0]_i_3\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => sig_coelsc_tag_reg(0),
      R => \n_0_sig_coelsc_tag_reg[0]_i_1\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => I4(0),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \^q\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => I4(1),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \^q\(0),
      O => p_0_in(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[5]_i_2\,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(5)
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => \n_0_sig_dbeat_cntr[7]_i_3\,
      O => \n_0_sig_dbeat_cntr[7]_i_1\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \^sig_data2mstr_cmd_ready\,
      O => p_0_in(7)
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[0]_i_3\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \n_0_sig_dbeat_cntr[7]_i_4\,
      O => \n_0_sig_dbeat_cntr[7]_i_3\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF40FF"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => m_axi_mm2s_rlast,
      I2 => \n_0_sig_next_tag_reg[0]_i_3\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dqual_reg_empty,
      O => \n_0_sig_dqual_reg_empty_i_1__1\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_empty_i_1__1\,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
\sig_dqual_reg_full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00AA00"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => m_axi_mm2s_rlast,
      I2 => \n_0_sig_next_tag_reg[0]_i_3\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dqual_reg_full,
      O => \n_0_sig_dqual_reg_full_i_1__1\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_full_i_1__1\,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
    port map (
      I0 => sig_first_dbeat,
      I1 => I1,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => n_0_sig_first_dbeat_i_1
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_first_dbeat_i_1,
      Q => sig_first_dbeat,
      R => '0'
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I2 => \^sig_halt_reg_dly3\,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^sig_data2addr_stop_req\,
      O => O5
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => n_0_sig_last_dbeat_i_2,
      I1 => I1,
      I2 => \^sig_data2mstr_cmd_ready\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_last_dbeat_i_1
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[0]_i_3\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \^q\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => n_0_sig_last_dbeat_i_3,
      O => n_0_sig_last_dbeat_i_2
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_3
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_last_dbeat_i_1,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \n_0_sig_next_tag_reg[0]_i_3\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^o2\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => O1,
      Q => \^sig_next_calc_error_reg\,
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_mstr2data_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_mstr2data_eof,
      Q => sig_next_eof_reg,
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(0),
      Q => sig_next_last_strb_reg(0),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(1),
      Q => sig_next_last_strb_reg(1),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(2),
      Q => sig_next_last_strb_reg(2),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(3),
      Q => sig_next_last_strb_reg(3),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(4),
      Q => sig_next_last_strb_reg(4),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(5),
      Q => sig_next_last_strb_reg(5),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(6),
      Q => sig_next_last_strb_reg(6),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I5(7),
      Q => sig_next_last_strb_reg(7),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_fifo_next_sequential,
      Q => sig_next_sequential_reg,
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(0),
      Q => sig_next_strt_strb_reg(0),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(1),
      Q => sig_next_strt_strb_reg(1),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(2),
      Q => sig_next_strt_strb_reg(2),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(3),
      Q => sig_next_strt_strb_reg(3),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(4),
      Q => sig_next_strt_strb_reg(4),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(5),
      Q => sig_next_strt_strb_reg(5),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(6),
      Q => sig_next_strt_strb_reg(6),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => I6(7),
      Q => sig_next_strt_strb_reg(7),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_tag_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => m_axi_mm2s_rlast,
      I2 => \n_0_sig_next_tag_reg[0]_i_3\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_tag_reg[0]_i_1\
    );
\sig_next_tag_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[0]_i_4\,
      I1 => \n_0_sig_next_tag_reg[0]_i_5\,
      I2 => \n_0_sig_next_tag_reg[0]_i_6\,
      I3 => sig_dqual_reg_empty,
      I4 => I3,
      I5 => \n_0_sig_next_tag_reg[0]_i_8\,
      O => \^sig_data2mstr_cmd_ready\
    );
\sig_next_tag_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0D0D0D00"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \n_0_sig_next_tag_reg[0]_i_6\,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => \n_0_sig_next_tag_reg[0]_i_3\
    );
\sig_next_tag_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_sequential_reg,
      I2 => sig_wrcnt_mblen_slice(0),
      I3 => \^sig_data2addr_stop_req\,
      O => \n_0_sig_next_tag_reg[0]_i_4\
    );
\sig_next_tag_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \n_0_sig_next_tag_reg[0]_i_5\
    );
\sig_next_tag_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_valid\,
      O => \n_0_sig_next_tag_reg[0]_i_6\
    );
\sig_next_tag_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => \n_0_sig_next_tag_reg[0]_i_8\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => sig_mstr2sf_tag(0),
      Q => sig_next_tag_reg(0),
      R => \n_0_sig_next_tag_reg[0]_i_1\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O3
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I2(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O6
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => I2(1),
      O => sig_rd_sts_slverr_reg0
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    srst_wrst_busy : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_reset : entity is "axi_datamover_reset";
end axi_dma_0_axi_datamover_reset;

architecture STRUCTURE of axi_dma_0_axi_datamover_reset is
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_rst2all_stop_request_0\ : STD_LOGIC;
  signal \^srst_wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sig_halt_reg_i_1__0\ : label is "soft_lutpair317";
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_rst2all_stop_request_0 <= \^sig_rst2all_stop_request_0\;
  srst_wrst_busy <= \^srst_wrst_busy\;
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dm_s2mm_scndry_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I1,
      I1 => \^s2mm_halt_cmplt\,
      O => n_0_sig_halt_cmplt_i_1
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^s2mm_halt_cmplt\,
      R => \^srst_wrst_busy\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rst2all_stop_request_0\,
      I1 => sig_halt_reg,
      O => O1
    );
\sig_halt_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rst2all_stop_request_0\,
      I1 => sig_data2addr_stop_req,
      O => O2
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_rst2all_stop_request_0\,
      R => \^srst_wrst_busy\
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^srst_wrst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_reset_7 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    dm_mm2s_scndry_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_reset_7 : entity is "axi_datamover_reset";
end axi_dma_0_axi_datamover_reset_7;

architecture STRUCTURE of axi_dma_0_axi_datamover_reset_7 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dm_mm2s_scndry_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I2,
      I1 => \^mm2s_halt_cmplt\,
      O => n_0_sig_halt_cmplt_i_1
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I1,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_skid2mm_buf is
  port (
    p_0_in3_in : out STD_LOGIC;
    sig_skid2data_wready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end axi_dma_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of axi_dma_0_axi_datamover_skid2mm_buf is
  signal \n_0_sig_m_valid_dup_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__1\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  p_0_in3_in <= sig_s_ready_dup;
  sig_skid2data_wready <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_data2skid_wlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => srst_wrst_busy
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => srst_wrst_busy
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
    port map (
      I0 => I1,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_s2mm_wready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_1__0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
    port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_reset_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => I1,
      O => \n_0_sig_s_ready_dup_i_1__1\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_dup,
      R => srst_wrst_busy
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_out,
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => m_axi_s2mm_wstrb(0),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => m_axi_s2mm_wstrb(1),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => m_axi_s2mm_wstrb(2),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(3),
      Q => m_axi_s2mm_wstrb(3),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(4),
      Q => m_axi_s2mm_wstrb(4),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(5),
      Q => m_axi_s2mm_wstrb(5),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(6),
      Q => m_axi_s2mm_wstrb(6),
      R => srst_wrst_busy
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(7),
      Q => m_axi_s2mm_wstrb(7),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(0),
      Q => Q(0),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(1),
      Q => Q(1),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(2),
      Q => Q(2),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(3),
      Q => Q(3),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(4),
      Q => Q(4),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(5),
      Q => Q(5),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(6),
      Q => Q(6),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(7),
      Q => Q(7),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_skid_buf is
  port (
    p_0_in2_in : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    skid2dre_wvalid : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_sstrb_stop_mask_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    dre2skid_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end axi_dma_0_axi_datamover_skid_buf;

architecture STRUCTURE of axi_dma_0_axi_datamover_skid_buf is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_m_valid_dup_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_2__0\ : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_2__1\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_0_in2_in <= sig_m_valid_dup;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
  skid2dre_wvalid <= sig_m_valid_out;
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => O1(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => O1(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => O1(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => O1(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => O1(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => O1(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => O1(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => O1(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => O1(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => O1(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => O1(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => O1(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => O1(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => O1(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => O1(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => O1(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => O1(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => O1(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => O1(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => O1(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => O1(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => O1(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => O1(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => O1(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => O1(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => O1(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => O1(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => O1(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => O1(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => O1(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => O1(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => O1(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => sig_data_skid_reg(24),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => sig_data_skid_reg(25),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => sig_data_skid_reg(26),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => sig_data_skid_reg(27),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => sig_data_skid_reg(28),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => sig_data_skid_reg(29),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => sig_data_skid_reg(30),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => sig_data_skid_reg(31),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => srst_wrst_busy
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => skid2dre_wlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => srst_wrst_busy
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A2AAAA00AAAA"
    )
    port map (
      I0 => \n_0_sig_m_valid_dup_i_2__0\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => dre2skid_wready,
      O => \n_0_sig_m_valid_dup_i_1__2\
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BAFA"
    )
    port map (
      I0 => s_axis_s2mm_tvalid,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => dre2skid_wready,
      I4 => sig_data_reg_out0,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_2__0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CAC8C8C"
    )
    port map (
      I0 => dre2skid_wready,
      I1 => \^sig_stop_request\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      I5 => sig_mvalid_stop,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => srst_wrst_busy
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
    port map (
      I0 => \n_0_sig_s_ready_dup_i_2__1\,
      I1 => \^sig_stop_request\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => \n_0_sig_s_ready_dup_i_1__0\
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => dre2skid_wready,
      I4 => sig_reset_reg,
      O => \n_0_sig_s_ready_dup_i_2__1\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_stop_request\,
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I5,
      Q => \^sig_sstrb_stop_mask\(0),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I4,
      Q => \^sig_sstrb_stop_mask\(1),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I3,
      Q => \^sig_sstrb_stop_mask\(2),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_sstrb_stop_mask\(3),
      R => srst_wrst_busy
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \^q\(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \^q\(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \^q\(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \^q\(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_sstrb_stop_mask_0(0),
      O => D(0)
    );
\sig_strb_skid_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(1),
      I1 => sig_sstrb_stop_mask_0(1),
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_sstrb_stop_mask_0(2),
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(3),
      I1 => sig_sstrb_stop_mask_0(3),
      O => D(3)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_skid_buf_6 is
  port (
    p_0_in5_in : out STD_LOGIC;
    p_0_in2_in : out STD_LOGIC;
    sig_skid2dre_wready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_slast_with_stop : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_skid_buf_6 : entity is "axi_datamover_skid_buf";
end axi_dma_0_axi_datamover_skid_buf_6;

architecture STRUCTURE of axi_dma_0_axi_datamover_skid_buf_6 is
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal n_0_sig_sready_stop_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_sstrb_stop_mask[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_sstrb_stop_mask[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_sstrb_stop_mask[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_sstrb_stop_mask[3]_i_1\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair122";
begin
  m_axis_mm2s_tvalid <= sig_m_valid_out;
  p_0_in2_in <= sig_m_valid_dup;
  p_0_in5_in <= sig_s_ready_dup;
  sig_skid2dre_wready <= sig_s_ready_out;
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => I3(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => Q(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => Q(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => Q(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_slast_with_stop,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_mvalid_stop,
      I3 => I2,
      I4 => sig_mvalid_stop_set,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CAC8C8C"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => \^sig_stop_request\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CAC8C8C"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => \^sig_stop_request\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      I5 => sig_mvalid_stop,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => SR(0)
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I1,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I1,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => \^sig_stop_request\,
      O => n_0_sig_sready_stop_reg_i_1
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_sready_stop_reg_i_1,
      Q => \^sig_stop_request\,
      R => SR(0)
    );
\sig_sstrb_stop_mask[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => \^sig_sstrb_stop_mask\(0),
      O => \n_0_sig_sstrb_stop_mask[0]_i_1\
    );
\sig_sstrb_stop_mask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => \^sig_sstrb_stop_mask\(1),
      O => \n_0_sig_sstrb_stop_mask[1]_i_1\
    );
\sig_sstrb_stop_mask[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => \^sig_sstrb_stop_mask\(2),
      O => \n_0_sig_sstrb_stop_mask[2]_i_1\
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => \^sig_sstrb_stop_mask\(3),
      O => \n_0_sig_sstrb_stop_mask[3]_i_1\
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_sstrb_stop_mask[0]_i_1\,
      Q => \^sig_sstrb_stop_mask\(0),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_sstrb_stop_mask[1]_i_1\,
      Q => \^sig_sstrb_stop_mask\(1),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_sstrb_stop_mask[2]_i_1\,
      Q => \^sig_sstrb_stop_mask\(2),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_sstrb_stop_mask[3]_i_1\,
      Q => \^sig_sstrb_stop_mask\(3),
      R => SR(0)
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => DOUTB(0),
      I2 => lsig_0ffset_cntr,
      I3 => DOUTB(4),
      I4 => sig_s_ready_dup,
      I5 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => DOUTB(1),
      I2 => lsig_0ffset_cntr,
      I3 => DOUTB(5),
      I4 => sig_s_ready_dup,
      I5 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => DOUTB(2),
      I2 => lsig_0ffset_cntr,
      I3 => DOUTB(6),
      I4 => sig_s_ready_dup,
      I5 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => DOUTB(3),
      I2 => lsig_0ffset_cntr,
      I3 => DOUTB(7),
      I4 => sig_s_ready_dup,
      I5 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => I4(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => I4(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => I4(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => I4(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_skid_buf__parameterized0\ is
  port (
    p_0_in5_in : out STD_LOGIC;
    p_0_in2_in : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 71 downto 0 );
    O7 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 73 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \axi_dma_0_axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_skid_buf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \n_0_sig_m_valid_dup_i_1__1\ : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__2\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_stop_request : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\ : label is "soft_lutpair225";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  Q(71 downto 0) <= \^q\(71 downto 0);
  p_0_in2_in <= sig_m_valid_dup;
  p_0_in5_in <= sig_s_ready_dup;
  p_4_out <= sig_s_ready_out;
  sig_ibtt2wdc_tvalid <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(64),
      I1 => I5,
      I2 => p_0_in(0),
      O => D(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(65),
      I1 => I5,
      I2 => p_0_in(1),
      O => D(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(66),
      I1 => I5,
      I2 => p_0_in(2),
      O => D(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(67),
      I1 => I5,
      I2 => p_0_in(3),
      O => D(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(68),
      I1 => I5,
      I2 => p_0_in(4),
      O => D(4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(69),
      I1 => I5,
      I2 => p_0_in(5),
      O => D(5)
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(70),
      I1 => I5,
      I2 => p_0_in(6),
      O => D(6)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => I2,
      O => O7
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^q\(71),
      I1 => I5,
      I2 => p_0_in(7),
      O => D(7)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => sig_ibtt2wdc_eop,
      I1 => sig_m_valid_out,
      I2 => I2,
      I3 => lsig_eop_reg,
      O => O2
    );
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_data_skid_reg(68),
      I1 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_data_skid_reg(69),
      I1 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_data_skid_reg(70),
      I1 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[71]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => I2,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[71]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_data_skid_reg(71),
      I1 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \^q\(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \^q\(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \^q\(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \^q\(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \^q\(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \^q\(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \^q\(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \^q\(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \^q\(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \^q\(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \^q\(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \^q\(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \^q\(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \^q\(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \^q\(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \^q\(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \^q\(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \^q\(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \^q\(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \^q\(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \^q\(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \^q\(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \^q\(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \^q\(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \^q\(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \^q\(32),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \^q\(33),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \^q\(34),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \^q\(35),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \^q\(36),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \^q\(37),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \^q\(38),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \^q\(39),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \^q\(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \^q\(40),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \^q\(41),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \^q\(42),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \^q\(43),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \^q\(44),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \^q\(45),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \^q\(46),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \^q\(47),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \^q\(48),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \^q\(49),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \^q\(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \^q\(50),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \^q\(51),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \^q\(52),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \^q\(53),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \^q\(54),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \^q\(55),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \^q\(56),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \^q\(57),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \^q\(58),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \^q\(59),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \^q\(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \^q\(60),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \^q\(61),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \^q\(62),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \^q\(63),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => \^q\(64),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => \^q\(65),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => \^q\(66),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => \^q\(67),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => \^q\(68),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => \^q\(69),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \^q\(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => \^q\(70),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => \^q\(71),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \^q\(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \^q\(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \^q\(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(0),
      Q => sig_data_skid_reg(0),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(10),
      Q => sig_data_skid_reg(10),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(11),
      Q => sig_data_skid_reg(11),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(12),
      Q => sig_data_skid_reg(12),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(13),
      Q => sig_data_skid_reg(13),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(14),
      Q => sig_data_skid_reg(14),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(15),
      Q => sig_data_skid_reg(15),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(16),
      Q => sig_data_skid_reg(16),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(17),
      Q => sig_data_skid_reg(17),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(18),
      Q => sig_data_skid_reg(18),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(19),
      Q => sig_data_skid_reg(19),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(1),
      Q => sig_data_skid_reg(1),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(20),
      Q => sig_data_skid_reg(20),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(21),
      Q => sig_data_skid_reg(21),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(22),
      Q => sig_data_skid_reg(22),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(23),
      Q => sig_data_skid_reg(23),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(24),
      Q => sig_data_skid_reg(24),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(25),
      Q => sig_data_skid_reg(25),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(26),
      Q => sig_data_skid_reg(26),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(27),
      Q => sig_data_skid_reg(27),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(28),
      Q => sig_data_skid_reg(28),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(29),
      Q => sig_data_skid_reg(29),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(2),
      Q => sig_data_skid_reg(2),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(30),
      Q => sig_data_skid_reg(30),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(31),
      Q => sig_data_skid_reg(31),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(32),
      Q => sig_data_skid_reg(32),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(33),
      Q => sig_data_skid_reg(33),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(34),
      Q => sig_data_skid_reg(34),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(35),
      Q => sig_data_skid_reg(35),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(36),
      Q => sig_data_skid_reg(36),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(37),
      Q => sig_data_skid_reg(37),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(38),
      Q => sig_data_skid_reg(38),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(39),
      Q => sig_data_skid_reg(39),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(3),
      Q => sig_data_skid_reg(3),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(40),
      Q => sig_data_skid_reg(40),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(41),
      Q => sig_data_skid_reg(41),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(42),
      Q => sig_data_skid_reg(42),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(43),
      Q => sig_data_skid_reg(43),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(44),
      Q => sig_data_skid_reg(44),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(45),
      Q => sig_data_skid_reg(45),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(46),
      Q => sig_data_skid_reg(46),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(47),
      Q => sig_data_skid_reg(47),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(48),
      Q => sig_data_skid_reg(48),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(49),
      Q => sig_data_skid_reg(49),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(4),
      Q => sig_data_skid_reg(4),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(50),
      Q => sig_data_skid_reg(50),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(51),
      Q => sig_data_skid_reg(51),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(52),
      Q => sig_data_skid_reg(52),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(53),
      Q => sig_data_skid_reg(53),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(54),
      Q => sig_data_skid_reg(54),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(55),
      Q => sig_data_skid_reg(55),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(56),
      Q => sig_data_skid_reg(56),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(57),
      Q => sig_data_skid_reg(57),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(58),
      Q => sig_data_skid_reg(58),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(59),
      Q => sig_data_skid_reg(59),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(5),
      Q => sig_data_skid_reg(5),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(60),
      Q => sig_data_skid_reg(60),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(61),
      Q => sig_data_skid_reg(61),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(62),
      Q => sig_data_skid_reg(62),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(63),
      Q => sig_data_skid_reg(63),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I4(0),
      Q => sig_data_skid_reg(64),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I4(1),
      Q => sig_data_skid_reg(65),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I4(2),
      Q => sig_data_skid_reg(66),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I4(3),
      Q => sig_data_skid_reg(67),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '0',
      Q => sig_data_skid_reg(68),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '0',
      Q => sig_data_skid_reg(69),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(6),
      Q => sig_data_skid_reg(6),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '0',
      Q => sig_data_skid_reg(70),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '0',
      Q => sig_data_skid_reg(71),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(7),
      Q => sig_data_skid_reg(7),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(8),
      Q => sig_data_skid_reg(8),
      R => srst_wrst_busy
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(9),
      Q => sig_data_skid_reg(9),
      R => srst_wrst_busy
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_stop_request,
      I1 => DOUTB(72),
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_stop_request,
      I1 => DOUTB(72),
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => srst_wrst_busy
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000003010101"
    )
    port map (
      I0 => I3,
      I1 => sig_reset_reg,
      I2 => sig_data_reg_out0,
      I3 => I2,
      I4 => sig_m_valid_dup,
      I5 => sig_stop_request,
      O => \n_0_sig_m_valid_dup_i_1__1\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
    port map (
      I0 => I2,
      I1 => sig_m_valid_dup,
      I2 => sig_stop_request,
      I3 => sig_mvalid_stop,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => srst_wrst_busy
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545444455555555"
    )
    port map (
      I0 => sig_stop_request,
      I1 => sig_reset_reg,
      I2 => sig_m_valid_dup,
      I3 => I1,
      I4 => sig_s_ready_dup,
      I5 => I2,
      O => \n_0_sig_s_ready_dup_i_1__2\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup,
      R => srst_wrst_busy
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_out,
      R => srst_wrst_busy
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stop_request,
      Q => sig_stop_request,
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(0),
      Q => sig_sstrb_stop_mask(0),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(1),
      Q => sig_sstrb_stop_mask(1),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(2),
      Q => sig_sstrb_stop_mask(2),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(3),
      Q => sig_sstrb_stop_mask(3),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(4),
      Q => sig_sstrb_stop_mask(4),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(5),
      Q => sig_sstrb_stop_mask(5),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(6),
      Q => sig_sstrb_stop_mask(6),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(7),
      Q => sig_sstrb_stop_mask(7),
      R => srst_wrst_busy
    );
\sig_sstrb_stop_mask_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sstrb_stop_mask(8),
      Q => sig_sstrb_stop_mask(8),
      R => srst_wrst_busy
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => DOUTB(64),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(1),
      I1 => DOUTB(65),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(2),
      I1 => DOUTB(66),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(3),
      I1 => DOUTB(67),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(4),
      I1 => DOUTB(68),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(5),
      I1 => DOUTB(69),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(6),
      I1 => DOUTB(70),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(7),
      I1 => DOUTB(71),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => sig_sstrb_stop_mask(8),
      I1 => DOUTB(73),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => O24(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => O24(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => O24(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => O24(3),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => O24(4),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => O24(5),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => O24(6),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => O24(7),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => DOUTB(64),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(1),
      I1 => DOUTB(65),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(2),
      I1 => DOUTB(66),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(3),
      I1 => DOUTB(67),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(4),
      I1 => DOUTB(68),
      O => sig_sstrb_with_stop(4)
    );
\sig_strb_skid_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(5),
      I1 => DOUTB(69),
      O => sig_sstrb_with_stop(5)
    );
\sig_strb_skid_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(6),
      I1 => DOUTB(70),
      O => sig_sstrb_with_stop(6)
    );
\sig_strb_skid_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(7),
      I1 => DOUTB(71),
      O => sig_sstrb_with_stop(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sstrb_stop_mask(8),
      I1 => DOUTB(73),
      O => sig_sstrb_with_stop(8)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(4),
      Q => sig_strb_skid_reg(4),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(5),
      Q => sig_strb_skid_reg(5),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(6),
      Q => sig_strb_skid_reg(6),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(7),
      Q => sig_strb_skid_reg(7),
      R => srst_wrst_busy
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(8),
      Q => sig_strb_skid_reg(8),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    storage_data0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sig_curr_eof_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_slice : entity is "axi_datamover_slice";
end axi_dma_0_axi_datamover_slice;

architecture STRUCTURE of axi_dma_0_axi_datamover_slice is
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_areset_d_reg[0]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_9 : STD_LOGIC;
  signal \n_0_storage_data[0]_i_1\ : STD_LOGIC;
  signal \n_0_storage_data[1]_i_1\ : STD_LOGIC;
  signal \n_0_storage_data[6]_i_2\ : STD_LOGIC;
  signal \n_0_storage_data[6]_i_3\ : STD_LOGIC;
  signal \n_0_storage_data[6]_i_4\ : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \^storage_data0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \storage_data[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \storage_data[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \storage_data[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \storage_data[5]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \storage_data[7]_i_1\ : label is "soft_lutpair312";
begin
  O6(0) <= \^o6\(0);
  slice_insert_valid <= \^slice_insert_valid\;
  storage_data0 <= \^storage_data0\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => \n_0_areset_d_reg[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_areset_d_reg[0]\,
      Q => \^o6\(0),
      R => '0'
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_tstrb_fifo_rdy,
      I2 => ld_btt_cntr_reg1,
      I3 => CO(0),
      I4 => \^storage_data0\,
      I5 => I3,
      O => O3
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C4CCCC"
    )
    port map (
      I0 => CO(0),
      I1 => ld_btt_cntr_reg3,
      I2 => sig_btt_eq_0,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_tstrb_fifo_rdy,
      I5 => I3,
      O => O2
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      O => O5
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => \^storage_data0\,
      I1 => sig_btt_eq_0,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      O => E(0)
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => n_0_sig_btt_eq_0_i_9,
      I3 => D(0),
      I4 => D(1),
      I5 => I6,
      O => O4
    );
sig_btt_eq_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BBB0BBBBBB"
    )
    port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_btt_eq_0,
      I3 => sig_tstrb_fifo_rdy,
      I4 => ld_btt_cntr_reg2,
      I5 => ld_btt_cntr_reg3,
      O => n_0_sig_btt_eq_0_i_9
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75770000"
    )
    port map (
      I0 => sig_tstrb_fifo_rdy,
      I1 => ld_btt_cntr_reg2,
      I2 => sig_btt_eq_0,
      I3 => ld_btt_cntr_reg3,
      I4 => I2,
      I5 => I3,
      O => O1
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_curr_strt_offset(1),
      O => \n_0_storage_data[0]_i_1\
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => Q(1),
      I2 => \n_0_storage_data[6]_i_2\,
      I3 => sig_curr_strt_offset(1),
      O => \n_0_storage_data[1]_i_1\
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFCF8F"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \n_0_storage_data[6]_i_2\,
      I3 => sig_curr_strt_offset(0),
      I4 => sig_curr_strt_offset(1),
      O => sig_tstrb_fifo_data_in(2)
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBB333"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => \n_0_storage_data[6]_i_2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => sig_curr_strt_offset(1),
      O => sig_tstrb_fifo_data_in(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(0),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\storage_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(1),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\storage_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04044CCC00000000"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => \n_0_storage_data[6]_i_2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => sig_curr_strt_offset(1),
      I5 => \^storage_data0\,
      O => sig_tstrb_fifo_data_in(6)
    );
\storage_data[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_storage_data[6]_i_3\,
      I1 => \n_0_storage_data[6]_i_4\,
      O => \n_0_storage_data[6]_i_2\
    );
\storage_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(10),
      I5 => Q(11),
      O => \n_0_storage_data[6]_i_3\
    );
\storage_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      I5 => Q(5),
      O => \n_0_storage_data[6]_i_4\
    );
\storage_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(7)
    );
\storage_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_tstrb_fifo_rdy,
      I1 => ld_btt_cntr_reg2,
      I2 => sig_btt_eq_0,
      I3 => ld_btt_cntr_reg3,
      O => \^storage_data0\
    );
\storage_data[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
    port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => I7,
      I3 => \n_0_areset_d_reg[0]\,
      I4 => \^o6\(0),
      O => sig_tstrb_fifo_rdy
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => \n_0_storage_data[0]_i_1\,
      Q => O7(0),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => \n_0_storage_data[1]_i_1\,
      Q => O7(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(2),
      Q => O7(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(3),
      Q => O7(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(4),
      Q => O7(4),
      R => '0'
    );
\storage_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(5),
      Q => O7(5),
      R => '0'
    );
\storage_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(6),
      Q => O7(6),
      R => '0'
    );
\storage_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => sig_tstrb_fifo_data_in(7),
      Q => O7(7),
      R => '0'
    );
\storage_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data0\,
      D => CO(0),
      Q => O7(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_wrdata_cntl is
  port (
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_set_push2wsc : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_13_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    sig_ibtt2wdc_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_halt_reg_dly3_0 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    O24 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end axi_dma_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of axi_dma_0_axi_datamover_wrdata_cntl is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1__0\ : STD_LOGIC;
  signal n_0_sig_data2wsc_calc_err_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_first_dbeat_i_1__0\ : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_4 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_3__1\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_last_skid_reg_i_2__0\ : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_5 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_6__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_7 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_single_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_single_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_strb_reg_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_addr_reg[31]_i_4\ : STD_LOGIC;
  signal \n_0_sig_xfer_addr_reg[31]_i_5\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\ : STD_LOGIC;
  signal \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal \^sig_data2mstr_cmd_ready\ : STD_LOGIC;
  signal \^sig_data2skid_wlast\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_set_push2wsc\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_5 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_6__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[7]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[5]_i_1\ : label is "soft_lutpair321";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O12 <= \^o12\;
  \in\(16 downto 0) <= \^in\(16 downto 0);
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2mstr_cmd_ready <= \^sig_data2mstr_cmd_ready\;
  sig_data2skid_wlast <= \^sig_data2skid_wlast\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_set_push2wsc <= \^sig_set_push2wsc\;
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(12),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(13),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(13),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(12),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(11),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(10),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(14),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(15),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(15),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^in\(14),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(5),
      I1 => I8(3),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(4),
      I1 => I8(2),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(3),
      I1 => I8(1),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(2),
      I1 => I8(0),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^o1\,
      I2 => lsig_end_of_cmd_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(6),
      I1 => I8(4),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55105555"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \n_0_sig_next_calc_error_reg_i_6__0\,
      I4 => sig_skid2data_wready,
      O => \^o1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => lsig_end_of_cmd_reg,
      I1 => \^o1\,
      I2 => sig_ibtt2wdc_tvalid,
      O => \^o12\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(9),
      I1 => I8(7),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(8),
      I1 => I8(6),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^in\(7),
      I1 => I8(5),
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\
    );
\GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(10),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
    port map (
      I0 => \^in\(11),
      I1 => I6,
      I2 => \^o12\,
      I3 => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(0),
      Q => \^in\(2),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1\,
      Q => \^in\(12),
      R => '0'
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1\,
      Q => \^in\(13),
      R => '0'
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\,
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(2) => \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(1) => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      O(0) => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1\,
      Q => \^in\(14),
      R => '0'
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\,
      Q => \^in\(15),
      R => '0'
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      O(0) => \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(1),
      Q => \^in\(3),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(2),
      Q => \^in\(4),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(3),
      Q => \^in\(5),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => \^in\(5 downto 2),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(4),
      Q => \^in\(6),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(5),
      Q => \^in\(7),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(6),
      Q => \^in\(8),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I6,
      D => I7(7),
      Q => \^in\(9),
      R => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2\,
      CO(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\,
      CO(2) => \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\,
      CO(1) => \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\,
      CO(0) => \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^in\(9 downto 6),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\,
      S(2) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\,
      S(1) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\,
      S(0) => \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1\,
      Q => \^in\(10),
      R => '0'
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1\,
      Q => \^in\(11),
      R => '0'
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => sig_ibtt2wdc_tlast,
      I2 => sig_ibtt2wdc_tvalid,
      I3 => \^o1\,
      I4 => lsig_end_of_cmd_reg,
      O => \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\,
      Q => lsig_end_of_cmd_reg,
      R => srst_wrst_busy
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => \^lsig_eop_reg\,
      R => srst_wrst_busy
    );
\INFERRED_GEN.data_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^lsig_eop_reg\,
      I1 => sig_next_calc_error_reg,
      O => \^in\(16)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1__0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AADAA4AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1__0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECC8CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1__0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1__0\,
      Q => sig_addr_posted_cntr(0),
      R => srst_wrst_busy
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1__0\,
      Q => sig_addr_posted_cntr(1),
      R => srst_wrst_busy
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1__0\,
      Q => sig_addr_posted_cntr(2),
      R => srst_wrst_busy
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
    port map (
      I0 => \^in\(0),
      I1 => sig_next_calc_error_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => \^sig_set_push2wsc\,
      O => n_0_sig_data2wsc_calc_err_i_1
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_calc_err_i_1,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
    port map (
      I0 => \^in\(1),
      I1 => sig_next_cmd_cmplt_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => \^sig_set_push2wsc\,
      O => n_0_sig_data2wsc_cmd_cmplt_i_1
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_cmd_cmplt_i_1,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I5(0),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => I5(1),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => I5(2),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => I5(3),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      I5 => \sig_dbeat_cntr_reg__0\(1),
      O => \p_0_in__0\(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => I5(4),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \n_0_sig_last_skid_reg_i_2__0\,
      O => \p_0_in__0\(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => I5(5),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => \n_0_sig_last_skid_reg_i_2__0\,
      O => \p_0_in__0\(5)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => I5(6),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => \n_0_sig_last_skid_reg_i_2__0\,
      O => \p_0_in__0\(6)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_3__0\,
      I1 => \^sig_data2mstr_cmd_ready\,
      O => \n_0_sig_dbeat_cntr[7]_i_1__0\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => I5(7),
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \n_0_sig_dbeat_cntr[7]_i_4__0\,
      O => \p_0_in__0\(7)
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \n_0_sig_last_skid_reg_i_2__0\,
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(7),
      O => \n_0_sig_dbeat_cntr[7]_i_3__0\
    );
\sig_dbeat_cntr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4__0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => srst_wrst_busy
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__0\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => srst_wrst_busy
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF8FF"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \^sig_data2skid_wlast\,
      I2 => sig_dqual_reg_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007000"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \^sig_data2skid_wlast\,
      I2 => sig_dqual_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => '0'
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303000A0"
    )
    port map (
      I0 => n_0_sig_first_dbeat_reg,
      I1 => I4,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_0_sig_dbeat_cntr[7]_i_3__0\,
      I4 => \^sig_data2mstr_cmd_ready\,
      O => \n_0_sig_first_dbeat_i_1__0\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_first_dbeat_i_1__0\,
      Q => n_0_sig_first_dbeat_reg,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FF7FFFFFFFFF"
    )
    port map (
      I0 => sig_halt_reg_dly3_0,
      I1 => \^sig_halt_reg_dly3\,
      I2 => n_0_sig_halt_cmplt_i_4,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_next_calc_error_reg,
      I5 => \^sig_data2addr_stop_req\,
      O => O4
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => n_0_sig_halt_cmplt_i_4
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => srst_wrst_busy
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => srst_wrst_busy
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => srst_wrst_busy
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_data2addr_stop_req\,
      R => srst_wrst_busy
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAF0C0CACA00C0C"
    )
    port map (
      I0 => I4,
      I1 => \n_0_sig_last_dbeat_i_3__1\,
      I2 => \^sig_data2mstr_cmd_ready\,
      I3 => \n_0_sig_dbeat_cntr[7]_i_3__0\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_sig_last_dbeat_i_1__0\
    );
\sig_last_dbeat_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => n_0_sig_last_dbeat_i_5,
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_last_dbeat_i_3__1\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_last_dbeat_i_1__0\,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \^sig_data2skid_wlast\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => srst_wrst_busy
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \n_0_sig_last_skid_reg_i_2__0\,
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(7),
      O => \^sig_data2skid_wlast\
    );
\sig_last_skid_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => \n_0_sig_last_skid_reg_i_2__0\
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sig_data2mstr_cmd_ready\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_m_valid_dup_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_ibtt2wdc_tvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => \n_0_sig_next_calc_error_reg_i_6__0\,
      O => O3
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => \^sig_data2skid_wlast\,
      I2 => \^sig_data2mstr_cmd_ready\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
    port map (
      I0 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I1 => sig_next_sequential_reg,
      I2 => n_0_sig_last_dbeat_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^o10\,
      O => \^sig_data2mstr_cmd_ready\
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD00000"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => \^sig_data2addr_stop_req\,
      I3 => sig_ibtt2wdc_tvalid,
      I4 => sig_skid2data_wready,
      I5 => \n_0_sig_next_calc_error_reg_i_6__0\,
      O => \n_0_sig_next_calc_error_reg_i_3__0\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAFF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_7,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_11_out,
      I4 => sig_next_calc_error_reg,
      I5 => sig_wdc_status_going_full,
      O => \^o10\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => n_0_sig_next_calc_error_reg_i_5
    );
\sig_next_calc_error_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      O => \n_0_sig_next_calc_error_reg_i_6__0\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_sig_next_calc_error_reg_i_7
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => p_13_out,
      Q => sig_next_calc_error_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => p_12_out,
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => p_14_out,
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(0),
      Q => sig_next_strt_strb_reg(0),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(1),
      Q => sig_next_strt_strb_reg(1),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(2),
      Q => sig_next_strt_strb_reg(2),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(3),
      Q => sig_next_strt_strb_reg(3),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(4),
      Q => sig_next_strt_strb_reg(4),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(5),
      Q => sig_next_strt_strb_reg(5),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => D(6),
      Q => sig_next_strt_strb_reg(6),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_data2mstr_cmd_ready\,
      D => '1',
      Q => sig_next_strt_strb_reg(7),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => p_22_out,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O2
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => \^sig_data2skid_wlast\,
      I2 => \n_0_sig_next_calc_error_reg_i_3__0\,
      O => \^sig_set_push2wsc\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I3,
      Q => sig_data2wsc_valid,
      R => '0'
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B008800"
    )
    port map (
      I0 => I4,
      I1 => \^sig_data2mstr_cmd_ready\,
      I2 => \n_0_sig_dbeat_cntr[7]_i_3__0\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => n_0_sig_single_dbeat_reg,
      O => n_0_sig_single_dbeat_i_1
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_single_dbeat_i_1,
      Q => n_0_sig_single_dbeat_reg,
      R => '0'
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_stop_request,
      O => O5
    );
\sig_sstrb_stop_mask[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(0),
      O => O9
    );
\sig_sstrb_stop_mask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(1),
      O => O8
    );
\sig_sstrb_stop_mask[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(2),
      O => O7
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(3),
      O => O6
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(0),
      I4 => p_0_in3_in,
      I5 => Q(0),
      O => O13(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(1),
      I4 => p_0_in3_in,
      I5 => Q(1),
      O => O13(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(2),
      I4 => p_0_in3_in,
      I5 => Q(2),
      O => O13(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(3),
      I4 => p_0_in3_in,
      I5 => Q(3),
      O => O13(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(4),
      I4 => p_0_in3_in,
      I5 => Q(4),
      O => O13(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(5),
      I4 => p_0_in3_in,
      I5 => Q(5),
      O => O13(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(6),
      I4 => p_0_in3_in,
      I5 => Q(6),
      O => O13(6)
    );
\sig_strb_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => \n_0_sig_strb_reg_out[7]_i_3\,
      I2 => \^sig_data2addr_stop_req\,
      I3 => O24(7),
      I4 => p_0_in3_in,
      I5 => Q(7),
      O => O13(7)
    );
\sig_strb_reg_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_sig_single_dbeat_reg,
      I1 => n_0_sig_first_dbeat_reg,
      O => \n_0_sig_strb_reg_out[7]_i_3\
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(0),
      O => O14(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(1),
      O => O14(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(2),
      O => O14(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(3),
      O => O14(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(4),
      O => O14(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(5),
      O => O14(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(6),
      O => O14(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
    port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => n_0_sig_single_dbeat_reg,
      I3 => \^sig_data2addr_stop_req\,
      I4 => O24(7),
      O => O14(7)
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551555"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => \n_0_sig_xfer_addr_reg[31]_i_4\,
      I4 => \n_0_sig_xfer_addr_reg[31]_i_5\,
      I5 => \n_0_sig_next_calc_error_reg_i_6__0\,
      O => O11
    );
\sig_xfer_addr_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFFFFFF"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr2data_addr_posted,
      I4 => \^sig_data2addr_stop_req\,
      I5 => sig_last_mmap_dbeat_reg,
      O => \n_0_sig_xfer_addr_reg[31]_i_4\
    );
\sig_xfer_addr_reg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_ibtt2wdc_tvalid,
      I2 => sig_skid2data_wready,
      O => \n_0_sig_xfer_addr_reg[31]_i_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_lite_if is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    O13 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O14 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    O15 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    O16 : in STD_LOGIC;
    O7 : in STD_LOGIC;
    O17 : in STD_LOGIC;
    O8 : in STD_LOGIC;
    O18 : in STD_LOGIC;
    O9 : in STD_LOGIC;
    O19 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    O20 : in STD_LOGIC;
    O27 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_lite_if : entity is "axi_dma_lite_if";
end axi_dma_0_axi_dma_lite_if;

architecture STRUCTURE of axi_dma_0_axi_dma_lite_if is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal araddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi2ip_rdaddr_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.rdy_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\ : STD_LOGIC;
  signal n_0_arvalid_d1_i_1 : STD_LOGIC;
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_in_progress_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair99";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O11 <= \^o11\;
  O22(0) <= \^o22\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \^e\(0),
      I1 => I39,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      O => O2
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(0),
      Q => axi2ip_rdaddr_i(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(1),
      Q => axi2ip_rdaddr_i(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => axi2ip_rdaddr_i(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => axi2ip_rdaddr_i(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => axi2ip_rdaddr_i(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => axi2ip_rdaddr_i(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(6),
      Q => axi2ip_rdaddr_i(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(7),
      Q => axi2ip_rdaddr_i(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(8),
      Q => axi2ip_rdaddr_i(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(9),
      Q => axi2ip_rdaddr_i(9),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(0),
      Q => axi2ip_rdaddr(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(1),
      Q => axi2ip_rdaddr(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(2),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(3),
      Q => axi2ip_rdaddr(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(4),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(5),
      Q => axi2ip_rdaddr(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(6),
      Q => axi2ip_rdaddr(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(7),
      Q => axi2ip_rdaddr(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(8),
      Q => axi2ip_rdaddr(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(9),
      Q => axi2ip_rdaddr(9),
      R => SR(0)
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202002"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\,
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(3),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      O => ip2axi_rddata(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => O20,
      I2 => \^q\(1),
      I3 => O27,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I39,
      I1 => \^q\(1),
      I2 => I40,
      I3 => axi2ip_rdaddr(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(4),
      I2 => axi2ip_rdaddr(5),
      I3 => I27,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(4),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(4),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I45,
      I4 => \^q\(1),
      I5 => I46,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I28,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I3 => \^q\(0),
      I4 => axi2ip_rdaddr(3),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\,
      O => ip2axi_rddata(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202F3C3"
    )
    port map (
      I0 => I15(5),
      I1 => axi2ip_rdaddr(5),
      I2 => \^q\(1),
      I3 => I16(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD00FD00FD00"
    )
    port map (
      I0 => O41(5),
      I1 => \^q\(1),
      I2 => axi2ip_rdaddr(6),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => O42(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
    port map (
      I0 => \^q\(1),
      I1 => axi2ip_rdaddr(6),
      I2 => I21,
      I3 => axi2ip_rdaddr(5),
      I4 => I22,
      I5 => \^q\(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I24(0),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(6),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(6),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(6),
      I3 => I9,
      I4 => \^q\(1),
      I5 => I10,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I23(0),
      I2 => axi2ip_rdaddr(6),
      I3 => I15(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(7),
      I2 => axi2ip_rdaddr(5),
      I3 => I24(1),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(7),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(7),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(6),
      I3 => I11,
      I4 => \^q\(1),
      I5 => I12,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I23(1),
      I2 => axi2ip_rdaddr(6),
      I3 => I15(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(8),
      I2 => axi2ip_rdaddr(5),
      I3 => I24(2),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(8),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(8),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(6),
      I3 => I13,
      I4 => \^q\(1),
      I5 => I14,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I23(2),
      I2 => axi2ip_rdaddr(6),
      I3 => I15(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\,
      I1 => axi2ip_rdaddr(3),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\,
      I3 => \^q\(0),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\,
      O => ip2axi_rddata(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => axi2ip_rdaddr(6),
      I2 => I23(3),
      I3 => I24(3),
      I4 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
    port map (
      I0 => \^q\(1),
      I1 => axi2ip_rdaddr(6),
      I2 => O41(9),
      I3 => O42(9),
      I4 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD0C3C"
    )
    port map (
      I0 => I15(9),
      I1 => axi2ip_rdaddr(5),
      I2 => \^q\(1),
      I3 => I16(9),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(10),
      I1 => axi2ip_rdaddr(5),
      I2 => O19,
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(10),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(10),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I32(0),
      I1 => \^q\(1),
      I2 => I33(0),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => O10,
      I1 => axi2ip_rdaddr(6),
      I2 => I15(10),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(11),
      I1 => axi2ip_rdaddr(5),
      I2 => O18,
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(11),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(11),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I32(1),
      I1 => \^q\(1),
      I2 => I33(1),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => O9,
      I1 => axi2ip_rdaddr(6),
      I2 => I15(11),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(12),
      I2 => axi2ip_rdaddr(5),
      I3 => O17,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(12),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(12),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I33(2),
      I4 => \^q\(1),
      I5 => I32(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => O8,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(12),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(13),
      I1 => axi2ip_rdaddr(5),
      I2 => O16,
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(13),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(13),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I32(3),
      I1 => \^q\(1),
      I2 => I33(3),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => O7,
      I1 => axi2ip_rdaddr(6),
      I2 => I15(13),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\,
      I1 => I1,
      I2 => \^q\(1),
      I3 => I2,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\,
      O => ip2axi_rddata(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(14),
      I1 => axi2ip_rdaddr(5),
      I2 => O15,
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(14),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(14),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I32(4),
      I1 => \^q\(1),
      I2 => I33(4),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => O6,
      I1 => axi2ip_rdaddr(6),
      I2 => I15(14),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(15),
      I2 => axi2ip_rdaddr(5),
      I3 => O14,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(15),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(15),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I33(5),
      I4 => \^q\(1),
      I5 => I32(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => O5,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(15),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(16),
      I2 => axi2ip_rdaddr(5),
      I3 => O13,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(16),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(16),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I33(6),
      I4 => \^q\(1),
      I5 => I32(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => O4,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(16),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(17),
      I2 => axi2ip_rdaddr(5),
      I3 => O12,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(17),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(17),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I33(7),
      I4 => \^q\(1),
      I5 => I32(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => O3,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(17),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(18),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(0),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(18),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(18),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I34(0),
      I1 => \^q\(1),
      I2 => I35(0),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(0),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(18),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(19),
      I2 => axi2ip_rdaddr(5),
      I3 => I17(1),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(19),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(19),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I35(1),
      I4 => \^q\(1),
      I5 => I34(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I18(1),
      I2 => axi2ip_rdaddr(6),
      I3 => I15(19),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(20),
      I2 => axi2ip_rdaddr(5),
      I3 => I17(2),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(20),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(20),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEFEEFFFFFFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I35(2),
      I4 => \^q\(1),
      I5 => I34(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I18(2),
      I2 => axi2ip_rdaddr(6),
      I3 => I15(20),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(21),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(3),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(21),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(21),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I34(3),
      I1 => \^q\(1),
      I2 => I35(3),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(3),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(21),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(22),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(4),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(22),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(22),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I34(4),
      I1 => \^q\(1),
      I2 => I35(4),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(4),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(22),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(23),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(5),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(23),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(23),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I34(5),
      I1 => \^q\(1),
      I2 => I35(5),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(5),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(23),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => axi2ip_rdaddr(6),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\,
      O => ip2axi_rddata(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFEFFFFFFFEFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(5),
      I3 => I25,
      I4 => \^q\(1),
      I5 => I26,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005405050054"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(24),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(6),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(24),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(24),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => I34(6),
      I1 => \^q\(1),
      I2 => I35(6),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(6),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(24),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => s_axi_lite_rready,
      I1 => \^o1\,
      I2 => scndry_out,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => axi2ip_rdaddr(3),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\,
      I3 => \^q\(0),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(25),
      I1 => axi2ip_rdaddr(5),
      I2 => I17(7),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C022"
    )
    port map (
      I0 => O41(25),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(25),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I34(7),
      I4 => \^q\(1),
      I5 => I35(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => axi2ip_rdaddr(9),
      I1 => axi2ip_rdaddr(8),
      I2 => axi2ip_rdaddr(7),
      I3 => axi2ip_rdaddr(0),
      I4 => axi2ip_rdaddr(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I18(7),
      I1 => axi2ip_rdaddr(6),
      I2 => I15(25),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\,
      I1 => O37(0),
      I2 => \^q\(1),
      I3 => O38(0),
      I4 => \^q\(0),
      O => ip2axi_rddata(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBE"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(5),
      I2 => \^q\(1),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000002"
    )
    port map (
      I0 => I3,
      I1 => axi2ip_rdaddr(6),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(3),
      O => ip2axi_rddata(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000002"
    )
    port map (
      I0 => I4,
      I1 => axi2ip_rdaddr(6),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(3),
      O => ip2axi_rddata(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(0),
      I2 => axi2ip_rdaddr(5),
      I3 => I37,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(0),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(0),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(6),
      I3 => I5,
      I4 => \^q\(1),
      I5 => I6,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I38,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\,
      I1 => axi2ip_rdaddr(3),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      O => ip2axi_rddata(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => axi2ip_rdaddr(6),
      I2 => I19,
      I3 => I20,
      I4 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
    port map (
      I0 => \^q\(1),
      I1 => axi2ip_rdaddr(6),
      I2 => O41(1),
      I3 => O42(1),
      I4 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD0C3C"
    )
    port map (
      I0 => I15(1),
      I1 => axi2ip_rdaddr(5),
      I2 => \^q\(1),
      I3 => I16(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\,
      I2 => axi2ip_rdaddr(3),
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\,
      I4 => \^q\(0),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
    port map (
      I0 => axi2ip_rdaddr(6),
      I1 => I16(2),
      I2 => axi2ip_rdaddr(5),
      I3 => I31,
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3FDD"
    )
    port map (
      I0 => O41(2),
      I1 => axi2ip_rdaddr(5),
      I2 => O42(2),
      I3 => \^q\(1),
      I4 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFEFFFFFFFEFF"
    )
    port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(5),
      I3 => I43,
      I4 => \^q\(1),
      I5 => I44,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => I36,
      I2 => axi2ip_rdaddr(6),
      I3 => I15(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004005450540"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\,
      I2 => \^q\(0),
      I3 => axi2ip_rdaddr(3),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0000A"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => I16(3),
      I1 => axi2ip_rdaddr(5),
      I2 => I29,
      I3 => axi2ip_rdaddr(6),
      I4 => \^q\(1),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCCCCC4CCC4"
    )
    port map (
      I0 => O41(3),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(6),
      I3 => \^q\(1),
      I4 => O42(3),
      I5 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I30,
      I1 => axi2ip_rdaddr(6),
      I2 => I15(3),
      I3 => axi2ip_rdaddr(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => s_axi_lite_rdata(0),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\,
      Q => s_axi_lite_rdata(10),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(11),
      Q => s_axi_lite_rdata(11),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\,
      Q => s_axi_lite_rdata(12),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\,
      Q => s_axi_lite_rdata(13),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\,
      Q => s_axi_lite_rdata(14),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(15),
      Q => s_axi_lite_rdata(15),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\,
      Q => s_axi_lite_rdata(16),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\,
      Q => s_axi_lite_rdata(17),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\,
      Q => s_axi_lite_rdata(18),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\,
      Q => s_axi_lite_rdata(19),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => s_axi_lite_rdata(1),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\,
      Q => s_axi_lite_rdata(20),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\,
      Q => s_axi_lite_rdata(21),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\,
      Q => s_axi_lite_rdata(22),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\,
      Q => s_axi_lite_rdata(23),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\,
      Q => s_axi_lite_rdata(24),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\,
      Q => s_axi_lite_rdata(25),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\,
      Q => s_axi_lite_rdata(26),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\,
      Q => s_axi_lite_rdata(27),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\,
      Q => s_axi_lite_rdata(28),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\,
      Q => s_axi_lite_rdata(29),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(2),
      Q => s_axi_lite_rdata(2),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\,
      Q => s_axi_lite_rdata(30),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\,
      Q => s_axi_lite_rdata(31),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => s_axi_lite_rdata(3),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => s_axi_lite_rdata(4),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(5),
      Q => s_axi_lite_rdata(5),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\,
      Q => s_axi_lite_rdata(6),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(7),
      Q => s_axi_lite_rdata(7),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\,
      Q => s_axi_lite_rdata(8),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\,
      Q => s_axi_lite_rdata(9),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => rvalid,
      I1 => scndry_out,
      I2 => \^o1\,
      I3 => s_axi_lite_rready,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\,
      Q => \^o1\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => awvalid,
      I1 => scndry_out,
      I2 => \^o11\,
      O => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\,
      Q => awvalid_d1,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rdy,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I54,
      Q => \^o22\(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I50,
      Q => O24(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I49,
      Q => O23,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I48,
      Q => p_2_out(1),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I47,
      Q => p_2_out(2),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I53,
      Q => p_0_in1_in,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I52,
      Q => p_2_out(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I51,
      Q => \^e\(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => \^s_axi_lite_wready\,
      I1 => scndry_out,
      I2 => \^o11\,
      I3 => s_axi_lite_bready,
      O => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\,
      Q => \^o11\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      I2 => scndry_out,
      I3 => rdy,
      O => \n_0_GEN_SYNC_WRITE.rdy_i_1\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.rdy_i_1\,
      Q => rdy,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAA0000"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_in_progress,
      I2 => awvalid_d1,
      I3 => awvalid,
      I4 => scndry_out,
      I5 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\,
      Q => wr_addr_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_data_cap,
      I1 => wvalid_d1,
      I2 => wvalid,
      I3 => scndry_out,
      I4 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\,
      Q => wr_data_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => scndry_out,
      I4 => \^o11\,
      O => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\,
      Q => wr_in_progress,
      R => '0'
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy,
      Q => \^s_axi_lite_wready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => wvalid,
      I1 => scndry_out,
      I2 => \^o11\,
      O => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\,
      Q => wvalid_d1,
      R => '0'
    );
\araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(0),
      R => SR(0)
    );
\araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(1),
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(2),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(3),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => araddr(4),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => araddr(5),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => araddr(6),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => araddr(7),
      R => SR(0)
    );
\araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => araddr(8),
      R => SR(0)
    );
\araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => araddr(9),
      R => SR(0)
    );
arready_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => \^o1\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => arvalid,
      I1 => scndry_out,
      I2 => \^o1\,
      O => n_0_arvalid_d1_i_1
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_arvalid_d1_i_1,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
    port map (
      I0 => \^o22\(0),
      I1 => s_axi_lite_wdata(0),
      I2 => I41,
      I3 => I42,
      O => O21
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_mm2s_cmdsts_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_cmnd_wr : in STD_LOGIC;
    mm2s_cmnd_data : in STD_LOGIC_VECTOR ( 149 downto 0 );
    mm2s_cmnd_pending : out STD_LOGIC;
    mm2s_sts_received_clr : in STD_LOGIC;
    mm2s_sts_received : out STD_LOGIC;
    mm2s_tailpntr_enble : in STD_LOGIC;
    mm2s_desc_cmplt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : out STD_LOGIC_VECTOR ( 149 downto 0 );
    m_axis_mm2s_sts_tvalid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_err : in STD_LOGIC;
    mm2s_done : out STD_LOGIC;
    mm2s_error : out STD_LOGIC;
    mm2s_interr : out STD_LOGIC;
    mm2s_slverr : out STD_LOGIC;
    mm2s_decerr : out STD_LOGIC;
    mm2s_tag : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of axi_dma_0_axi_dma_mm2s_cmdsts_if : entity is 32;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of axi_dma_0_axi_dma_mm2s_cmdsts_if : entity is 1;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_mm2s_cmdsts_if : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_mm2s_cmdsts_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_mm2s_cmdsts_if : entity is "axi_dma_mm2s_cmdsts_if";
end axi_dma_0_axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of axi_dma_0_axi_dma_mm2s_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_cmnd_data\ : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal \^mm2s_decerr\ : STD_LOGIC;
  signal mm2s_decerr_i : STD_LOGIC;
  signal \^mm2s_error\ : STD_LOGIC;
  signal mm2s_error0 : STD_LOGIC;
  signal \^mm2s_interr\ : STD_LOGIC;
  signal mm2s_interr_i : STD_LOGIC;
  signal \^mm2s_slverr\ : STD_LOGIC;
  signal mm2s_slverr_i : STD_LOGIC;
  signal \^mm2s_sts_received\ : STD_LOGIC;
  signal \^mm2s_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\ : STD_LOGIC;
  signal n_0_mm2s_error_i_1 : STD_LOGIC;
  signal n_0_mm2s_error_i_2 : STD_LOGIC;
  signal \n_0_mm2s_tag[0]_i_1\ : STD_LOGIC;
  signal n_0_sts_received_i_i_1 : STD_LOGIC;
  signal n_0_sts_tready_i_1 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of mm2s_slverr_i_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mm2s_tag[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sts_received_i_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sts_tready_i_1 : label is "soft_lutpair109";
begin
  \^mm2s_cmnd_data\(149 downto 0) <= mm2s_cmnd_data(149 downto 0);
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_cmnd_pending <= \^s_axis_mm2s_cmd_tvalid\;
  mm2s_decerr <= \^mm2s_decerr\;
  mm2s_done <= \<const0>\;
  mm2s_error <= \^mm2s_error\;
  mm2s_interr <= \^mm2s_interr\;
  mm2s_slverr <= \^mm2s_slverr\;
  mm2s_sts_received <= \^mm2s_sts_received\;
  mm2s_tag(3) <= \<const0>\;
  mm2s_tag(2) <= \<const0>\;
  mm2s_tag(1) <= \<const0>\;
  mm2s_tag(0) <= \^mm2s_tag\(0);
  s_axis_mm2s_cmd_tdata(149) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(148) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(147) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(146) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(145) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(144) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(143) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(142) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(141) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(140) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(139) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(138) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(137) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(136) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(135) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(134) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(133) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(132) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(131) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(130) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(129) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(128) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(127) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(126) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(125) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(124) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(123) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(122) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(121) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(120) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(119) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(118) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(117) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(116) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(115) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(114) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(113) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(112) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(111) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(110) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(109) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(108) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(107) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(106) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(105) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(104) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(103) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(102) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(101) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(100) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(99) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(98) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(97) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(96) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(95) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(94) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(93) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(92) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(91) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(90) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(89) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(88) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(87) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(86) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(85) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(84) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(83) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(82) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(81) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(80) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(79) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(78) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(77) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(76) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(75) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(74) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(73) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(72) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(71) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(70) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(69) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(68) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(67) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(66) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(65) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(64 downto 32) <= \^mm2s_cmnd_data\(64 downto 32);
  s_axis_mm2s_cmd_tdata(31) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(30) <= \^mm2s_cmnd_data\(30);
  s_axis_mm2s_cmd_tdata(29) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(28) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(27) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(26) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(25) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(24) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(23) <= \^mm2s_cmnd_data\(23);
  s_axis_mm2s_cmd_tdata(22) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(21) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(20) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(19) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(18) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(17) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(16) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(15) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(14) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(13 downto 0) <= \^mm2s_cmnd_data\(13 downto 0);
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000FF0070007000"
    )
    port map (
      I0 => mm2s_desc_cmplt,
      I1 => mm2s_tailpntr_enble,
      I2 => mm2s_cmnd_wr,
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_mm2s_cmd_tready,
      I5 => \^s_axis_mm2s_cmd_tvalid\,
      O => \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\,
      Q => \^s_axis_mm2s_cmd_tvalid\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(5),
      O => mm2s_decerr_i
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_decerr_i,
      Q => \^mm2s_decerr\,
      R => n_0_mm2s_error_i_1
    );
mm2s_error_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_mm2s_error_i_1
    );
mm2s_error_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => mm2s_error0,
      I1 => \^mm2s_error\,
      O => n_0_mm2s_error_i_2
    );
mm2s_error_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => \^mm2s_decerr\,
      I1 => \^mm2s_slverr\,
      I2 => mm2s_tailpntr_enble,
      I3 => mm2s_desc_cmplt,
      I4 => mm2s_cmnd_wr,
      I5 => \^mm2s_interr\,
      O => mm2s_error0
    );
mm2s_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_mm2s_error_i_2,
      Q => \^mm2s_error\,
      R => n_0_mm2s_error_i_1
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(4),
      O => mm2s_interr_i
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_interr_i,
      Q => \^mm2s_interr\,
      R => n_0_mm2s_error_i_1
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(6),
      O => mm2s_slverr_i
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_slverr_i,
      Q => \^mm2s_slverr\,
      R => n_0_mm2s_error_i_1
    );
\mm2s_tag[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(0),
      O => \n_0_mm2s_tag[0]_i_1\
    );
\mm2s_tag_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_mm2s_tag[0]_i_1\,
      Q => \^mm2s_tag\(0),
      R => n_0_mm2s_error_i_1
    );
sts_received_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => mm2s_sts_received_clr,
      O => n_0_sts_received_i_i_1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_received_i_i_1,
      Q => \^mm2s_sts_received\,
      R => \<const0>\
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axi_sg_aresetn,
      I2 => \^m_axis_mm2s_sts_tready\,
      I3 => m_axis_mm2s_sts_tvalid,
      O => n_0_sts_tready_i_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_tready_i_1,
      Q => \^m_axis_mm2s_sts_tready\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_mm2s_sm is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_run_stop : in STD_LOGIC;
    mm2s_keyhole : in STD_LOGIC;
    mm2s_ftch_idle : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_cmnd_idle : out STD_LOGIC;
    mm2s_sts_idle : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    desc_available : in STD_LOGIC;
    desc_fetch_req : out STD_LOGIC;
    desc_fetch_done : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    updt_pending : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    mm2s_cmnd_wr : out STD_LOGIC;
    mm2s_cmnd_data : out STD_LOGIC_VECTOR ( 149 downto 0 );
    mm2s_cmnd_pending : in STD_LOGIC;
    mm2s_cache_info : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_baddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_blength : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_v : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_s : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_eof : in STD_LOGIC;
    mm2s_desc_sof : in STD_LOGIC
  );
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of axi_dma_0_axi_dma_mm2s_sm : entity is 32;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of axi_dma_0_axi_dma_mm2s_sm : entity is 14;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of axi_dma_0_axi_dma_mm2s_sm : entity is 1;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of axi_dma_0_axi_dma_mm2s_sm : entity is 4;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_mm2s_sm : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_mm2s_sm : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_mm2s_sm : entity is "axi_dma_mm2s_sm";
end axi_dma_0_axi_dma_mm2s_sm;

architecture STRUCTURE of axi_dma_0_axi_dma_mm2s_sm is
  signal \<const0>\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mm2s_cache_info\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_cmnd_data\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal mm2s_cmnd_wr_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_cmnd_wr_i : signal is std.standard.true;
  signal \^mm2s_desc_baddress\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_desc_blength\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_blength_s\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_blength_v\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_eof\ : STD_LOGIC;
  signal \^mm2s_desc_sof\ : STD_LOGIC;
  signal mm2s_ns0 : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_mm2s_cs_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[2]\ : signal is "yes";
  signal \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\ : STD_LOGIC;
  signal n_0_mm2s_cmnd_idle_INST_0_i_1 : STD_LOGIC;
  signal n_0_mm2s_cmnd_idle_INST_0_i_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mm2s_cs[1]_i_4\ : label is "soft_lutpair113";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\ : label is "soft_lutpair112";
  attribute KEEP of \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of mm2s_cmnd_idle_INST_0_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mm2s_desc_flush_INST_0 : label is "soft_lutpair113";
begin
  \^mm2s_cache_info\(31 downto 0) <= mm2s_cache_info(31 downto 0);
  \^mm2s_desc_baddress\(31 downto 0) <= mm2s_desc_baddress(31 downto 0);
  \^mm2s_desc_blength\(13 downto 0) <= mm2s_desc_blength(13 downto 0);
  \^mm2s_desc_blength_s\(22 downto 0) <= mm2s_desc_blength_s(22 downto 0);
  \^mm2s_desc_blength_v\(22 downto 0) <= mm2s_desc_blength_v(22 downto 0);
  \^mm2s_desc_eof\ <= mm2s_desc_eof;
  \^mm2s_desc_sof\ <= mm2s_desc_sof;
  mm2s_cmnd_data(149 downto 118) <= \^mm2s_cache_info\(31 downto 0);
  mm2s_cmnd_data(117 downto 95) <= \^mm2s_desc_blength_v\(22 downto 0);
  mm2s_cmnd_data(94 downto 72) <= \^mm2s_desc_blength_s\(22 downto 0);
  mm2s_cmnd_data(71) <= \<const0>\;
  mm2s_cmnd_data(70) <= \<const0>\;
  mm2s_cmnd_data(69) <= \<const0>\;
  mm2s_cmnd_data(68) <= \<const0>\;
  mm2s_cmnd_data(67) <= \<const0>\;
  mm2s_cmnd_data(66) <= \<const0>\;
  mm2s_cmnd_data(65) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(64) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(63 downto 32) <= \^mm2s_desc_baddress\(31 downto 0);
  mm2s_cmnd_data(31) <= \^mm2s_desc_sof\;
  mm2s_cmnd_data(30) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(29) <= \<const0>\;
  mm2s_cmnd_data(28) <= \<const0>\;
  mm2s_cmnd_data(27) <= \<const0>\;
  mm2s_cmnd_data(26) <= \<const0>\;
  mm2s_cmnd_data(25) <= \<const0>\;
  mm2s_cmnd_data(24) <= \<const0>\;
  mm2s_cmnd_data(23) <= \^mm2s_cmnd_data\(23);
  mm2s_cmnd_data(22) <= \<const0>\;
  mm2s_cmnd_data(21) <= \<const0>\;
  mm2s_cmnd_data(20) <= \<const0>\;
  mm2s_cmnd_data(19) <= \<const0>\;
  mm2s_cmnd_data(18) <= \<const0>\;
  mm2s_cmnd_data(17) <= \<const0>\;
  mm2s_cmnd_data(16) <= \<const0>\;
  mm2s_cmnd_data(15) <= \<const0>\;
  mm2s_cmnd_data(14) <= \<const0>\;
  mm2s_cmnd_data(13 downto 0) <= \^mm2s_desc_blength\(13 downto 0);
  mm2s_cmnd_wr <= \<const0>\;
\FSM_sequential_mm2s_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000200000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => \n_0_FSM_sequential_mm2s_cs[0]_i_2\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[0]_i_1\
    );
\FSM_sequential_mm2s_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75757555"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I1 => mm2s_stop,
      I2 => mm2s_cmnd_pending,
      I3 => packet_in_progress,
      I4 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[0]_i_2\
    );
\FSM_sequential_mm2s_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FE020200000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      I2 => \n_0_FSM_sequential_mm2s_cs[1]_i_3\,
      I3 => \n_0_FSM_sequential_mm2s_cs[1]_i_4\,
      I4 => \n_0_FSM_sequential_mm2s_cs[1]_i_5\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_1\
    );
\FSM_sequential_mm2s_cs[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_3\
    );
\FSM_sequential_mm2s_cs[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => packet_in_progress,
      I1 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_4\
    );
\FSM_sequential_mm2s_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => mm2s_cmnd_pending,
      I1 => updt_pending,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => mm2s_stop,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_5\
    );
\FSM_sequential_mm2s_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs[2]_i_2\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I2 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_1\
    );
\FSM_sequential_mm2s_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I2 => mm2s_ns0,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I4 => \n_0_FSM_sequential_mm2s_cs[2]_i_4\,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_2\
    );
\FSM_sequential_mm2s_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
    port map (
      I0 => mm2s_stop,
      I1 => updt_pending,
      I2 => desc_available,
      I3 => mm2s_run_stop,
      I4 => packet_in_progress,
      O => mm2s_ns0
    );
\FSM_sequential_mm2s_cs[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFFF"
    )
    port map (
      I0 => mm2s_cmnd_pending,
      I1 => mm2s_stop,
      I2 => updt_pending,
      I3 => packet_in_progress,
      I4 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_4\
    );
\FSM_sequential_mm2s_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[0]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      R => \<const0>\
    );
\FSM_sequential_mm2s_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[1]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      R => \<const0>\
    );
\FSM_sequential_mm2s_cs_reg[1]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => mm2s_ns0,
      I1 => \n_0_FSM_sequential_mm2s_cs[2]_i_4\,
      O => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      S => \n_0_FSM_sequential_mm2s_cs_reg[0]\
    );
\FSM_sequential_mm2s_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[2]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      R => \<const0>\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => packet_in_progress,
      I1 => mm2s_run_stop,
      I2 => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\,
      I3 => m_axi_sg_aresetn,
      O => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => updt_pending,
      I1 => mm2s_cmnd_pending,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => mm2s_stop,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\,
      Q => mm2s_cmnd_wr_i,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => desc_update_done,
      I2 => mm2s_cmnd_wr_i,
      I3 => cmnds_queued_shift(0),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      I1 => cmnds_queued_shift(2),
      I2 => mm2s_cmnd_wr_i,
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(1),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => cmnds_queued_shift(3),
      I2 => mm2s_cmnd_wr_i,
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(2),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => mm2s_stop,
      I1 => m_axi_sg_aresetn,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
    port map (
      I0 => cmnds_queued_shift(2),
      I1 => mm2s_cmnd_wr_i,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(3),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\,
      Q => cmnds_queued_shift(0),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\,
      Q => cmnds_queued_shift(1),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\,
      Q => cmnds_queued_shift(2),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      Q => cmnds_queued_shift(3),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
desc_fetch_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I2 => n_0_mm2s_cmnd_idle_INST_0_i_2,
      I3 => n_0_mm2s_cmnd_idle_INST_0_i_1,
      I4 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I5 => desc_available,
      O => desc_fetch_req
    );
\mm2s_cmnd_data[23]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mm2s_keyhole,
      O => \^mm2s_cmnd_data\(23)
    );
mm2s_cmnd_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EF"
    )
    port map (
      I0 => n_0_mm2s_cmnd_idle_INST_0_i_1,
      I1 => n_0_mm2s_cmnd_idle_INST_0_i_2,
      I2 => desc_available,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => mm2s_cmnd_idle
    );
mm2s_cmnd_idle_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => updt_pending,
      I1 => mm2s_stop,
      O => n_0_mm2s_cmnd_idle_INST_0_i_1
    );
mm2s_cmnd_idle_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mm2s_run_stop,
      I1 => packet_in_progress,
      O => n_0_mm2s_cmnd_idle_INST_0_i_2
    );
mm2s_desc_flush_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => mm2s_stop,
      I1 => mm2s_run_stop,
      I2 => packet_in_progress,
      O => mm2s_desc_flush
    );
mm2s_sts_idle_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      O => mm2s_sts_idle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_mm2s_sts_mngr is
  port (
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I2 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_mm2s_sts_mngr : entity is "axi_dma_mm2s_sts_mngr";
end axi_dma_0_axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of axi_dma_0_axi_dma_mm2s_sts_mngr is
  signal mm2s_halted_clr : STD_LOGIC;
  signal \^mm2s_halted_set\ : STD_LOGIC;
begin
  mm2s_halted_set <= \^mm2s_halted_set\;
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
    port map (
      I0 => mm2s_halted_clr,
      I1 => I2,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => \^mm2s_halted_set\,
      O => O3
    );
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_is_idle_d1,
      R => p_0_in
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => mm2s_halted_clr,
      R => p_0_in
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_halted_set0,
      Q => \^mm2s_halted_set\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_register is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2 : out STD_LOGIC;
    tailpntr_updated_d1 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_23_out_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_dly_fast_incr7_out : out STD_LOGIC;
    I58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O41 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    mm2s_new_curdesc_wren : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 28 downto 0 );
    mm2s_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I11 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_delay_cnt_en : in STD_LOGIC;
    I39 : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    introut0 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I40 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    p_0_in1_in : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_register : entity is "axi_dma_register";
end axi_dma_0_axi_dma_register;

architecture STRUCTURE of axi_dma_0_axi_dma_register is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o26\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut04_out : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal mm2s_irqdelay_wren : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\ : STD_LOGIC;
  signal n_0_dly_irq_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[9]_i_1\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_err_irq_i_2 : STD_LOGIC;
  signal n_0_idle_i_1 : STD_LOGIC;
  signal n_0_introut_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_2 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_3 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_4 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_2 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_3 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_4 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^p_23_out_2\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal \^tailpntr_updated_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dmacr_i[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dmacr_i[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dmacr_i[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dmacr_i[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dmacr_i[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dmacr_i[9]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of soft_reset_d1_i_1 : label is "soft_lutpair101";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21(1 downto 0) <= \^o21\(1 downto 0);
  O25(7 downto 0) <= \^o25\(7 downto 0);
  O26(25 downto 0) <= \^o26\(25 downto 0);
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O34 <= \^o34\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_23_out_2 <= \^p_23_out_2\;
  tailpntr_updated_d1 <= \^tailpntr_updated_d1\;
\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF082A0000"
    )
    port map (
      I0 => m_axi_sg_rdata(0),
      I1 => I36(0),
      I2 => \^o21\(1),
      I3 => I12(0),
      I4 => I37(0),
      I5 => data_concat(0),
      O => O46
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I10,
      Q => \^tailpntr_updated_d1\,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^tailpntr_updated_d1\,
      Q => tailpntr_updated_d2,
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(4),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(7),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(4),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(5),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(8),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(5),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(6),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(9),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(6),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(7),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(10),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(7),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(8),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(11),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(8),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(9),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(12),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(9),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(10),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(13),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(10),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(11),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(11),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(12),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(15),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(12),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(13),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(16),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(13),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(14),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(17),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(14),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(15),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(18),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(15),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(16),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(19),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(16),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(17),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(20),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(17),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(18),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(21),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(18),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(19),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(22),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(19),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(20),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(23),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(20),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(21),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(24),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(21),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(22),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(25),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(22),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(23),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(26),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(23),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(24),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(27),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(24),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
    port map (
      I0 => \^o1\,
      I1 => mm2s_new_curdesc_wren,
      I2 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I3 => p_2_out(0),
      I4 => \^o20\,
      I5 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(25),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(28),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(25),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(0),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(3),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(0),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(1),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(4),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(1),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(2),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(5),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(2),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => p_4_out(3),
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(6),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(3),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\,
      Q => O41(4),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\,
      Q => O41(5),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\,
      Q => O41(6),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\,
      Q => O41(7),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\,
      Q => O41(8),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\,
      Q => O41(9),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\,
      Q => O41(10),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\,
      Q => O41(11),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\,
      Q => O41(12),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\,
      Q => O41(13),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\,
      Q => O41(14),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\,
      Q => O41(15),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\,
      Q => O41(16),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\,
      Q => O41(17),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\,
      Q => O41(18),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\,
      Q => O41(19),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\,
      Q => O41(20),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\,
      Q => O41(21),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\,
      Q => O41(22),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\,
      Q => O41(23),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\,
      Q => O41(24),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\,
      Q => O41(25),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\,
      Q => O41(0),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\,
      Q => O41(1),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\,
      Q => O41(2),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\,
      Q => O41(3),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I1 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\,
      Q => error_pointer_set,
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(7),
      Q => \^o26\(4),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(8),
      Q => \^o26\(5),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(9),
      Q => \^o26\(6),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(10),
      Q => \^o26\(7),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(11),
      Q => \^o26\(8),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(12),
      Q => \^o26\(9),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(13),
      Q => \^o26\(10),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(14),
      Q => \^o26\(11),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(15),
      Q => \^o26\(12),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(16),
      Q => \^o26\(13),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(17),
      Q => \^o26\(14),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(18),
      Q => \^o26\(15),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(19),
      Q => \^o26\(16),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(20),
      Q => \^o26\(17),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(21),
      Q => \^o26\(18),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(22),
      Q => \^o26\(19),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(23),
      Q => \^o26\(20),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(24),
      Q => \^o26\(21),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(25),
      Q => \^o26\(22),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(26),
      Q => \^o26\(23),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(27),
      Q => \^o26\(24),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(28),
      Q => \^o26\(25),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(3),
      Q => \^o26\(0),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(4),
      Q => \^o26\(1),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(5),
      Q => \^o26\(2),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I15(0),
      D => s_axi_lite_wdata(6),
      Q => \^o26\(3),
      R => I18(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\,
      I2 => mm2s_irqdelay_wren,
      I3 => ch1_delay_cnt_en,
      I4 => I39,
      O => O49(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBFF"
    )
    port map (
      I0 => \^o18\,
      I1 => \^o1\,
      I2 => p_44_out,
      I3 => s2mm_scndry_resetn,
      I4 => mm2s_scndry_resetn,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o25\(1),
      I1 => \^o25\(0),
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o25\(3),
      I1 => \^o25\(2),
      I2 => \^o25\(6),
      I3 => \^o25\(7),
      I4 => \^o25\(4),
      I5 => \^o25\(5),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\,
      I2 => mm2s_irqdelay_wren,
      I3 => ch1_delay_cnt_en,
      I4 => I39,
      I5 => I45,
      O => ch1_dly_fast_incr7_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFABFFFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => p_44_out,
      I4 => \^o1\,
      I5 => \^o18\,
      O => O50
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\,
      I2 => mm2s_irqdelay_wren,
      I3 => ch1_delay_cnt_en,
      I4 => I39,
      I5 => \^p_23_out_2\,
      O => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\,
      I1 => I39,
      I2 => \^o25\(0),
      I3 => I34(0),
      I4 => I40,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\,
      O => \^p_23_out_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\,
      I1 => \^o25\(6),
      I2 => I34(5),
      I3 => I14(0),
      I4 => I34(1),
      I5 => \^o25\(1),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o25\(5),
      I1 => I34(4),
      I2 => \^o25\(3),
      I3 => I34(2),
      I4 => I34(3),
      I5 => \^o25\(4),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o26\(24),
      I1 => \out\(0),
      I2 => \^o26\(25),
      I3 => \out\(1),
      O => S(0)
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(10),
      I1 => p_0_in1_in,
      I2 => p_44_out,
      I3 => \^o18\,
      O => n_0_dly_irq_i_1
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dly_irq_i_1,
      Q => \^o18\,
      R => I18(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I21,
      Q => \^o13\,
      R => I18(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I19,
      Q => \^o11\,
      R => I18(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I20,
      Q => \^o12\,
      R => I18(0)
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A8"
    )
    port map (
      I0 => n_0_err_irq_i_2,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => s2mm_stop,
      I4 => \^o2\,
      I5 => I11,
      O => O22
    );
\dmacr_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
    port map (
      I0 => E(0),
      I1 => \^o1\,
      I2 => introut0,
      I3 => mm2s_stop,
      I4 => I11,
      I5 => n_0_err_irq_i_2,
      O => O23
    );
\dmacr_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o28\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[10]_i_1\
    );
\dmacr_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o27\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[11]_i_1\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777077707770"
    )
    port map (
      I0 => mm2s_soft_reset_done,
      I1 => s2mm_soft_reset_done,
      I2 => \^o2\,
      I3 => I11,
      I4 => E(0),
      I5 => s_axi_lite_wdata(0),
      O => \n_0_dmacr_i[2]_i_1\
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777077707770"
    )
    port map (
      I0 => mm2s_soft_reset_done,
      I1 => s2mm_soft_reset_done,
      I2 => \^o2\,
      I3 => I11,
      I4 => I13(0),
      I5 => s_axi_lite_wdata(0),
      O => O24
    );
\dmacr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o33\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[5]_i_1\
    );
\dmacr_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o32\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[6]_i_1\
    );
\dmacr_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o31\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[7]_i_1\
    );
\dmacr_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o30\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[8]_i_1\
    );
\dmacr_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o29\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[9]_i_1\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^o1\,
      R => '0'
    );
\dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[10]_i_1\,
      Q => \^o28\,
      R => '0'
    );
\dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[11]_i_1\,
      Q => \^o27\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^q\(0),
      R => I18(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^q\(1),
      R => I18(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^q\(2),
      R => I18(0)
    );
\dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => '0',
      Q => \^q\(3),
      R => I18(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I9,
      Q => \^o10\,
      R => '0'
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I8,
      Q => \^o9\,
      R => '0'
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I7,
      Q => \^o8\,
      R => '0'
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I6,
      Q => \^o7\,
      R => '0'
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I5,
      Q => \^o6\,
      R => '0'
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I4,
      Q => \^o5\,
      R => '0'
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I3,
      Q => \^o4\,
      R => '0'
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => \^o3\,
      R => '0'
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^o25\(0),
      R => I18(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^o25\(1),
      R => I18(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \^o25\(2),
      R => I18(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \^o25\(3),
      R => I18(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \^o25\(4),
      R => I18(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \^o25\(5),
      R => I18(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[2]_i_1\,
      Q => \^o2\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \^o25\(6),
      R => I18(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \^o25\(7),
      R => I18(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(1),
      Q => \^o21\(0),
      R => I18(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(2),
      Q => \^o21\(1),
      R => I18(0)
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[5]_i_1\,
      Q => \^o33\,
      R => '0'
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[6]_i_1\,
      Q => \^o32\,
      R => '0'
    );
\dmacr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[7]_i_1\,
      Q => \^o31\,
      R => '0'
    );
\dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[8]_i_1\,
      Q => \^o30\,
      R => '0'
    );
\dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[9]_i_1\,
      Q => \^o29\,
      R => '0'
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
    port map (
      I0 => s_axi_lite_wdata(11),
      I1 => p_0_in1_in,
      I2 => error_d1,
      I3 => n_0_err_irq_i_2,
      I4 => \^o19\,
      O => n_0_err_irq_i_1
    );
err_irq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o11\,
      I2 => \^o15\,
      I3 => \^o14\,
      I4 => \^o16\,
      I5 => \^o13\,
      O => n_0_err_irq_i_2
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_err_irq_i_1,
      Q => \^o19\,
      R => I18(0)
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o13\,
      I1 => \^o16\,
      I2 => \^o14\,
      I3 => \^o15\,
      I4 => \^o11\,
      I5 => \^o12\,
      O => p_10_out
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_10_out,
      Q => error_d1,
      R => I18(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I17,
      Q => \^o20\,
      R => '0'
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000E0000000A00"
    )
    port map (
      I0 => \^o34\,
      I1 => \^o1\,
      I2 => mm2s_halted_set,
      I3 => m_axi_sg_aresetn,
      I4 => all_is_idle_d1,
      I5 => mm2s_all_idle,
      O => n_0_idle_i_1
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_idle_i_1,
      Q => \^o34\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => introut04_out,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^o2\,
      O => n_0_introut_i_1
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o17\,
      I2 => \^q\(1),
      I3 => \^o18\,
      I4 => \^o19\,
      I5 => \^q\(2),
      O => introut04_out
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_introut_i_1,
      Q => mm2s_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(9),
      I1 => p_0_in1_in,
      I2 => p_45_out,
      I3 => \^o17\,
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ioc_irq_i_1,
      Q => \^o17\,
      R => I18(0)
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => E(0),
      I1 => n_0_irqdelay_wren_i_2,
      I2 => n_0_irqdelay_wren_i_3,
      I3 => n_0_irqdelay_wren_i_4,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(24),
      I1 => \^o25\(3),
      I2 => s_axi_lite_wdata(26),
      I3 => \^o25\(5),
      I4 => \^o25\(4),
      I5 => s_axi_lite_wdata(25),
      O => n_0_irqdelay_wren_i_2
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(23),
      I1 => \^o25\(2),
      I2 => s_axi_lite_wdata(22),
      I3 => \^o25\(1),
      I4 => \^o25\(0),
      I5 => s_axi_lite_wdata(21),
      O => n_0_irqdelay_wren_i_3
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o25\(7),
      I1 => s_axi_lite_wdata(28),
      I2 => \^o25\(6),
      I3 => s_axi_lite_wdata(27),
      O => n_0_irqdelay_wren_i_4
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => mm2s_irqdelay_wren,
      R => I18(0)
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => E(0),
      I1 => n_0_irqthresh_wren_i_2,
      I2 => n_0_irqthresh_wren_i_3,
      I3 => n_0_irqthresh_wren_i_4,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(16),
      I1 => \^o7\,
      I2 => s_axi_lite_wdata(18),
      I3 => \^o5\,
      I4 => \^o6\,
      I5 => s_axi_lite_wdata(17),
      O => n_0_irqthresh_wren_i_2
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => \^o8\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o9\,
      I4 => \^o10\,
      I5 => s_axi_lite_wdata(13),
      O => n_0_irqthresh_wren_i_3
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o3\,
      I1 => s_axi_lite_wdata(20),
      I2 => \^o4\,
      I3 => s_axi_lite_wdata(19),
      O => n_0_irqthresh_wren_i_4
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => mm2s_irqthresh_wren,
      R => I18(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I24,
      Q => \^o16\,
      R => I18(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => I18(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I22,
      Q => \^o14\,
      R => I18(0)
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I23,
      Q => \^o15\,
      R => I18(0)
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o11\,
      I2 => p_50_out,
      I3 => p_49_out,
      I4 => p_51_out,
      I5 => \^o13\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => I18(0)
    );
soft_reset_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => I11,
      O => soft_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_register_s2mm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    s2mm_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2_0 : out STD_LOGIC;
    tailpntr_updated_d1_1 : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    O9 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O48 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O55 : out STD_LOGIC;
    ch2_dly_fast_incr3_out : out STD_LOGIC;
    I59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    sg_ftch_error0_3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    s2mm_new_curdesc_wren : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s2mm_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    O22 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    I38 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    I36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I43 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I44 : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I54 : in STD_LOGIC;
    all_is_idle_d1_4 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_register_s2mm : entity is "axi_dma_register_s2mm";
end axi_dma_0_axi_dma_register_s2mm;

architecture STRUCTURE of axi_dma_0_axi_dma_register_s2mm is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o26\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal error_d1 : STD_LOGIC;
  signal introut04_out : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\ : STD_LOGIC;
  signal n_0_dly_irq_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[5]\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_idle_i_1 : STD_LOGIC;
  signal \n_0_introut_i_1__0\ : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_2__0\ : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_3__0\ : STD_LOGIC;
  signal \n_0_irqdelay_wren_i_4__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_2__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_3__0\ : STD_LOGIC;
  signal \n_0_irqthresh_wren_i_4__0\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal s2mm_irqdelay_wren : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal \^tailpntr_updated_d1_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dmacr_i[10]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dmacr_i[11]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dmacr_i[6]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dmacr_i[7]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dmacr_i[8]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dmacr_i[9]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of soft_reset_re_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \soft_reset_re_i_1__0\ : label is "soft_lutpair108";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O24(1 downto 0) <= \^o24\(1 downto 0);
  O25(7 downto 0) <= \^o25\(7 downto 0);
  O26(25 downto 0) <= \^o26\(25 downto 0);
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O34 <= \^o34\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_15_out <= \^p_15_out\;
  tailpntr_updated_d1_1 <= \^tailpntr_updated_d1_1\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
    port map (
      I0 => \^o1\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => p_2_out(1),
      O => \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\,
      Q => \^tailpntr_updated_d1_1\,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^tailpntr_updated_d1_1\,
      Q => tailpntr_updated_d2_0,
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(7),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(4),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(4),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(8),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(5),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(5),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(9),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(6),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(6),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(10),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(7),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(7),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(11),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(8),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(8),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(12),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(9),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(9),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(13),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(10),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(10),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(14),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(11),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(11),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(12),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(12),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(16),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(13),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(13),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(17),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(14),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(14),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(15),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(15),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(19),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(16),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(16),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(20),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(17),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(17),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(21),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(18),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(18),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(22),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(19),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(19),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(23),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(20),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(20),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(24),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(21),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(21),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(25),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(22),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(22),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(26),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(23),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(23),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(27),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(24),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(24),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD5D5D5"
    )
    port map (
      I0 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I1 => s2mm_new_curdesc_wren,
      I2 => \^o1\,
      I3 => p_2_out(0),
      I4 => \^o27\,
      I5 => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg\,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(28),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(25),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(25),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(3),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(0),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(0),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(4),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(1),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(1),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(5),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(2),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(2),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
    port map (
      I0 => s_axi_lite_wdata(6),
      I1 => \^o1\,
      I2 => s2mm_new_curdesc_wren,
      I3 => s2mm_new_curdesc(3),
      I4 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I5 => p_4_out(3),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\,
      Q => O42(4),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\,
      Q => O42(5),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\,
      Q => O42(6),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\,
      Q => O42(7),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\,
      Q => O42(8),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\,
      Q => O42(9),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\,
      Q => O42(10),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\,
      Q => O42(11),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\,
      Q => O42(12),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\,
      Q => O42(13),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\,
      Q => O42(14),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\,
      Q => O42(15),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\,
      Q => O42(16),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\,
      Q => O42(17),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\,
      Q => O42(18),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\,
      Q => O42(19),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\,
      Q => O42(20),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\,
      Q => O42(21),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\,
      Q => O42(22),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\,
      Q => O42(23),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\,
      Q => O42(24),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\,
      Q => O42(25),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\,
      Q => O42(0),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\,
      Q => O42(1),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\,
      Q => O42(2),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\,
      Q => O42(3),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg\,
      O => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\,
      Q => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg\,
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(7),
      Q => \^o26\(4),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(8),
      Q => \^o26\(5),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(9),
      Q => \^o26\(6),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(10),
      Q => \^o26\(7),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(11),
      Q => \^o26\(8),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(12),
      Q => \^o26\(9),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(13),
      Q => \^o26\(10),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(14),
      Q => \^o26\(11),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(15),
      Q => \^o26\(12),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(16),
      Q => \^o26\(13),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(17),
      Q => \^o26\(14),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(18),
      Q => \^o26\(15),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(19),
      Q => \^o26\(16),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(20),
      Q => \^o26\(17),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(21),
      Q => \^o26\(18),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(22),
      Q => \^o26\(19),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(23),
      Q => \^o26\(20),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(24),
      Q => \^o26\(21),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(25),
      Q => \^o26\(22),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(26),
      Q => \^o26\(23),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(27),
      Q => \^o26\(24),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(28),
      Q => \^o26\(25),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(3),
      Q => \^o26\(0),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(4),
      Q => \^o26\(1),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(5),
      Q => \^o26\(2),
      R => I18(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(6),
      Q => \^o26\(3),
      R => I18(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\,
      I2 => s2mm_irqdelay_wren,
      I3 => ch2_delay_cnt_en,
      I4 => I38,
      O => O47(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFFF"
    )
    port map (
      I0 => p_17_out,
      I1 => \^o11\,
      I2 => \^o1\,
      I3 => s2mm_scndry_resetn,
      I4 => mm2s_scndry_resetn,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o25\(1),
      I1 => \^o25\(0),
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o25\(3),
      I1 => \^o25\(2),
      I2 => \^o25\(6),
      I3 => \^o25\(7),
      I4 => \^o25\(4),
      I5 => \^o25\(5),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\,
      I2 => s2mm_irqdelay_wren,
      I3 => ch2_delay_cnt_en,
      I4 => I38,
      I5 => I44,
      O => ch2_dly_fast_incr3_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^o1\,
      I4 => \^o11\,
      I5 => p_17_out,
      O => O48
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\,
      I2 => s2mm_irqdelay_wren,
      I3 => ch2_delay_cnt_en,
      I4 => I38,
      I5 => \^p_15_out\,
      O => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\,
      I2 => I41,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\,
      O => \^p_15_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0000"
    )
    port map (
      I0 => I35(1),
      I1 => \^o25\(1),
      I2 => I35(4),
      I3 => \^o25\(4),
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2000000A200A200"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\,
      I1 => I35(2),
      I2 => \^o25\(2),
      I3 => I42(0),
      I4 => I35(0),
      I5 => \^o25\(0),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => \^o25\(6),
      I1 => I35(6),
      I2 => I35(0),
      I3 => \^o25\(0),
      I4 => I35(5),
      I5 => \^o25\(5),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909000099099909"
    )
    port map (
      I0 => \^o25\(3),
      I1 => I35(3),
      I2 => \^o25\(1),
      I3 => I35(1),
      I4 => I35(2),
      I5 => \^o25\(2),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o26\(24),
      I1 => I43(0),
      I2 => \^o26\(25),
      I3 => I43(1),
      O => O54(0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \^o24\(1),
      I1 => I5(0),
      I2 => I36(0),
      O => O51
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\,
      I1 => I4,
      I2 => I2(0),
      I3 => \^o24\(1),
      I4 => I2(1),
      I5 => I5(0),
      O => O23
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o4\,
      I1 => O22,
      I2 => I2(0),
      I3 => \n_0_dmacr_i_reg[5]\,
      I4 => I2(1),
      I5 => I3,
      O => O21
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(10),
      I1 => I8,
      I2 => p_17_out,
      I3 => \^o11\,
      O => n_0_dly_irq_i_1
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dly_irq_i_1,
      Q => \^o11\,
      R => I18(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I28,
      Q => \^o5\,
      R => I18(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I26,
      Q => \^o3\,
      R => I18(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I27,
      Q => \^o4\,
      R => I18(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => I6,
      I1 => \^o9\,
      I2 => E(0),
      I3 => \^o1\,
      I4 => s_axi_lite_wdata(0),
      O => \n_0_dmacr_i[0]_i_1\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => \^o7\,
      I3 => \^o6\,
      I4 => \^o8\,
      I5 => \^o5\,
      O => \^o9\
    );
\dmacr_i[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o29\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[10]_i_1__0\
    );
\dmacr_i[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o28\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[11]_i_1__0\
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s_axi_lite_wdata(15),
      I2 => s_axi_lite_wdata(16),
      I3 => s_axi_lite_wdata(17),
      I4 => s_axi_lite_wdata(13),
      I5 => s_axi_lite_wdata(20),
      O => O55
    );
\dmacr_i[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[5]\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[5]_i_1__0\
    );
\dmacr_i[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o33\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[6]_i_1__0\
    );
\dmacr_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o32\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[7]_i_1__0\
    );
\dmacr_i[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o31\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[8]_i_1__0\
    );
\dmacr_i[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => \^o30\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => E(0),
      O => \n_0_dmacr_i[9]_i_1__0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[0]_i_1\,
      Q => \^o1\,
      R => '0'
    );
\dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[10]_i_1__0\,
      Q => \^o29\,
      R => '0'
    );
\dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[11]_i_1__0\,
      Q => \^o28\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^q\(0),
      R => I18(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^q\(1),
      R => I18(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^q\(2),
      R => I18(0)
    );
\dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => '0',
      Q => \^q\(3),
      R => I18(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I16,
      Q => \^o19\,
      R => '0'
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I15,
      Q => \^o18\,
      R => '0'
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I14,
      Q => \^o17\,
      R => '0'
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I13,
      Q => \^o16\,
      R => '0'
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I12,
      Q => \^o15\,
      R => '0'
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I11,
      Q => \^o14\,
      R => '0'
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I10,
      Q => \^o13\,
      R => '0'
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I9,
      Q => \^o12\,
      R => '0'
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^o25\(0),
      R => I18(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^o25\(1),
      R => I18(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \^o25\(2),
      R => I18(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \^o25\(3),
      R => I18(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \^o25\(4),
      R => I18(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \^o25\(5),
      R => I18(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \^o25\(6),
      R => I18(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \^o25\(7),
      R => I18(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(1),
      Q => \^o24\(0),
      R => I18(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(2),
      Q => \^o24\(1),
      R => I18(0)
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[5]_i_1__0\,
      Q => \n_0_dmacr_i_reg[5]\,
      R => '0'
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[6]_i_1__0\,
      Q => \^o33\,
      R => '0'
    );
\dmacr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[7]_i_1__0\,
      Q => \^o32\,
      R => '0'
    );
\dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[8]_i_1__0\,
      Q => \^o31\,
      R => '0'
    );
\dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[9]_i_1__0\,
      Q => \^o30\,
      R => '0'
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
    port map (
      I0 => s_axi_lite_wdata(11),
      I1 => I8,
      I2 => error_d1,
      I3 => \^o9\,
      I4 => \^o20\,
      O => n_0_err_irq_i_1
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_err_irq_i_1,
      Q => \^o20\,
      R => I18(0)
    );
\error_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o8\,
      I2 => \^o6\,
      I3 => \^o7\,
      I4 => \^o3\,
      I5 => \^o4\,
      O => p_70_out
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_70_out,
      Q => error_d1,
      R => I18(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I25,
      Q => \^o27\,
      R => '0'
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000A000E00"
    )
    port map (
      I0 => \^o34\,
      I1 => \^o1\,
      I2 => s2mm_halted_set,
      I3 => m_axi_sg_aresetn,
      I4 => I54,
      I5 => all_is_idle_d1_4,
      O => n_0_idle_i_1
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_idle_i_1,
      Q => \^o34\,
      R => '0'
    );
\introut_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
    port map (
      I0 => introut04_out,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^o2\,
      O => \n_0_introut_i_1__0\
    );
\introut_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o10\,
      I2 => \^q\(1),
      I3 => \^o11\,
      I4 => \^o20\,
      I5 => \^q\(2),
      O => introut04_out
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_introut_i_1__0\,
      Q => s2mm_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(9),
      I1 => I8,
      I2 => p_18_out,
      I3 => \^o10\,
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ioc_irq_i_1,
      Q => \^o10\,
      R => I18(0)
    );
\irqdelay_wren_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => E(0),
      I1 => \n_0_irqdelay_wren_i_2__0\,
      I2 => \n_0_irqdelay_wren_i_3__0\,
      I3 => \n_0_irqdelay_wren_i_4__0\,
      O => irqdelay_wren0
    );
\irqdelay_wren_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(24),
      I1 => \^o25\(3),
      I2 => s_axi_lite_wdata(26),
      I3 => \^o25\(5),
      I4 => \^o25\(4),
      I5 => s_axi_lite_wdata(25),
      O => \n_0_irqdelay_wren_i_2__0\
    );
\irqdelay_wren_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(23),
      I1 => \^o25\(2),
      I2 => s_axi_lite_wdata(22),
      I3 => \^o25\(1),
      I4 => \^o25\(0),
      I5 => s_axi_lite_wdata(21),
      O => \n_0_irqdelay_wren_i_3__0\
    );
\irqdelay_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o25\(7),
      I1 => s_axi_lite_wdata(28),
      I2 => \^o25\(6),
      I3 => s_axi_lite_wdata(27),
      O => \n_0_irqdelay_wren_i_4__0\
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => s2mm_irqdelay_wren,
      R => I18(0)
    );
\irqthresh_wren_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => E(0),
      I1 => \n_0_irqthresh_wren_i_2__0\,
      I2 => \n_0_irqthresh_wren_i_3__0\,
      I3 => \n_0_irqthresh_wren_i_4__0\,
      O => irqthresh_wren0
    );
\irqthresh_wren_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(16),
      I1 => \^o16\,
      I2 => s_axi_lite_wdata(18),
      I3 => \^o14\,
      I4 => \^o15\,
      I5 => s_axi_lite_wdata(17),
      O => \n_0_irqthresh_wren_i_2__0\
    );
\irqthresh_wren_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => s_axi_lite_wdata(15),
      I1 => \^o17\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o18\,
      I4 => \^o19\,
      I5 => s_axi_lite_wdata(13),
      O => \n_0_irqthresh_wren_i_3__0\
    );
\irqthresh_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o12\,
      I1 => s_axi_lite_wdata(20),
      I2 => \^o13\,
      I3 => s_axi_lite_wdata(19),
      O => \n_0_irqthresh_wren_i_4__0\
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => s2mm_irqthresh_wren,
      R => I18(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I31,
      Q => \^o8\,
      R => I18(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0_3,
      Q => sg_ftch_error,
      R => I18(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I29,
      Q => \^o6\,
      R => I18(0)
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I30,
      Q => \^o7\,
      R => I18(0)
    );
\sg_updt_error_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => p_23_out,
      I3 => p_22_out,
      I4 => p_24_out,
      I5 => \^o5\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => I18(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => soft_reset_d1,
      O => O52
    );
\soft_reset_re_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => soft_reset_d1,
      O => O53
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_prmry_resetn : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O2 : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    dm_mm2s_scndry_resetn : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I2 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_reset : entity is "axi_dma_reset";
end axi_dma_0_axi_dma_reset;

architecture STRUCTURE of axi_dma_0_axi_dma_reset is
  signal \^o1\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal min_assert_sftrst_0 : STD_LOGIC;
  signal \^mm2s_halt\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.halt_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\ : STD_LOGIC;
  signal s_soft_reset_i_1 : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \GEN_QUEUE.FTCH_QUEUE_I_i_1\ : label is "soft_lutpair334";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : label is "soft_lutpair333";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.scndry_resetn_i_2\ : label is "soft_lutpair335";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.sft_rst_dly1_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \I_SG_FETCH_QUEUE/counter[12]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of mm2s_halted_clr_i_1 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0\ : label is "soft_lutpair337";
begin
  O1 <= \^o1\;
  mm2s_halt <= \^mm2s_halt\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^mm2s_halt\,
      I1 => sig_rst2all_stop_request,
      O => O28
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
    port map (
      I0 => s2mm_desc_flush_del,
      I1 => s2mm_run_stop_del,
      I2 => \^o1\,
      I3 => I2,
      O => p_7_out
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      O => m_axi_sg_aresetn
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F04040"
    )
    port map (
      I0 => min_assert_sftrst_0,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => I3,
      I4 => I4,
      O => O2
    );
\GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\,
      Q => mm2s_cntrl_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
    port map (
      I0 => s_soft_reset_i_1,
      I1 => min_assert_sftrst_0,
      I2 => scndry_out,
      I3 => \^mm2s_halt\,
      I4 => mm2s_stop,
      I5 => soft_reset_re,
      O => \n_0_GNE_SYNC_RESET.halt_i_i_1\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.halt_i_i_1\,
      Q => \^mm2s_halt\,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => sft_rst_dly7,
      I1 => min_assert_sftrst_0,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i_1,
      O => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\,
      Q => min_assert_sftrst_0,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => min_assert_sftrst_0,
      I1 => scndry_out,
      I2 => s_soft_reset_i_1,
      O => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1\,
      Q => mm2s_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\,
      Q => mm2s_prmry_resetn,
      R => I1
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => s_soft_reset_i_1,
      I3 => mm2s_all_idle,
      I4 => soft_reset,
      I5 => mm2s_halt_cmplt,
      O => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\,
      Q => s_soft_reset_i_1,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_soft_reset_i_1,
      I1 => min_assert_sftrst_0,
      O => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_2\,
      Q => \^o1\,
      R => I1
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => mm2s_all_idle,
      I1 => sft_rst_dly1,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i_1,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\,
      Q => sft_rst_dly1,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_soft_reset_i_1,
      I1 => s_soft_reset_i_d1,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1\
    );
\I_SG_FETCH_QUEUE/counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB03"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => \^o1\,
      I2 => I2,
      I3 => m_axi_sg_rvalid,
      O => O31
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => min_assert_sftrst_0,
      Q => assert_sftrst_d1,
      R => '0'
    );
mm2s_halted_clr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => p_0_in
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i_1,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F0000"
    )
    port map (
      I0 => s_soft_reset_i_1,
      I1 => min_assert_sftrst_0,
      I2 => s_soft_reset_i,
      I3 => min_assert_sftrst,
      I4 => scndry_out,
      O => dm_m_axi_sg_aresetn
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => scndry_out,
      I1 => min_assert_sftrst_0,
      I2 => s_soft_reset_i_1,
      O => dm_mm2s_scndry_resetn
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I21,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_reset_1 is
  port (
    s_soft_reset_i : out STD_LOGIC;
    min_assert_sftrst : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    O1 : out STD_LOGIC;
    s2mm_prmry_resetn : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    introut0 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : out STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    dm_s2mm_scndry_resetn : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    FIFO_Full : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I21 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    sig_rst2all_stop_request_0 : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    soft_reset : in STD_LOGIC;
    I25 : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_reset_1 : entity is "axi_dma_reset";
end axi_dma_0_axi_dma_reset_1;

architecture STRUCTURE of axi_dma_0_axi_dma_reset_1 is
  signal \^o1\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal \^min_assert_sftrst\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.halt_i_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\ : STD_LOGIC;
  signal \n_0_dmacr_i[23]_i_2\ : STD_LOGIC;
  signal \^s2mm_halt\ : STD_LOGIC;
  signal \^s_soft_reset_i\ : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3\ : label is "soft_lutpair340";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\ : label is "soft_lutpair341";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.scndry_resetn_i_1\ : label is "soft_lutpair343";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \I_SG_FETCH_QUEUE/counter[0]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \TLAST_GEN.sof_ftch_desc_i_3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \counter[12]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dmacr_i[23]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of s2mm_halted_clr_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair343";
begin
  O1 <= \^o1\;
  min_assert_sftrst <= \^min_assert_sftrst\;
  s2mm_halt <= \^s2mm_halt\;
  s_soft_reset_i <= \^s_soft_reset_i\;
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      O => O18(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
    port map (
      I0 => I21,
      I1 => mm2s_desc_flush,
      I2 => \^o1\,
      I3 => I3,
      O => O21
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040F040"
    )
    port map (
      I0 => \^min_assert_sftrst\,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => I22,
      I4 => I24,
      O => O22
    );
\GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\,
      Q => s2mm_sts_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.halt_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => \^min_assert_sftrst\,
      I2 => scndry_out,
      I3 => \^s2mm_halt\,
      I4 => s2mm_stop,
      I5 => soft_reset_re,
      O => \n_0_GNE_SYNC_RESET.halt_i_i_1__0\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.halt_i_i_1__0\,
      Q => \^s2mm_halt\,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i_d1,
      I3 => \^s_soft_reset_i\,
      O => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0\,
      Q => \^min_assert_sftrst\,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^min_assert_sftrst\,
      I1 => scndry_out,
      I2 => \^s_soft_reset_i\,
      O => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\,
      Q => s2mm_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\,
      Q => s2mm_prmry_resetn,
      R => I1
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070FF7070707070"
    )
    port map (
      I0 => I22,
      I1 => I24,
      I2 => \^s_soft_reset_i\,
      I3 => soft_reset,
      I4 => I25,
      I5 => s2mm_halt_cmplt,
      O => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\,
      Q => \^s_soft_reset_i\,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => \^min_assert_sftrst\,
      O => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.scndry_resetn_i_1\,
      Q => \^o1\,
      R => I1
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
    port map (
      I0 => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      I1 => p_26_out,
      I2 => p_24_out,
      I3 => p_32_out,
      I4 => p_23_out,
      I5 => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_soft_reset_i\,
      I1 => s_soft_reset_i_d1,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg\,
      Q => \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg\,
      R => \n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0\
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^s2mm_halt\,
      I1 => sig_rst2all_stop_request_0,
      O => O29
    );
\I_SG_FETCH_QUEUE/counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF888F"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => \^o1\,
      I3 => I3,
      I4 => in0(0),
      O => O30
    );
\TLAST_GEN.sof_ftch_desc_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => \^o1\,
      I3 => I3,
      O => O20
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^min_assert_sftrst\,
      Q => assert_sftrst_d1,
      R => '0'
    );
\counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^o1\,
      I2 => I3,
      O => O19
    );
\dmacr_i[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I19,
      I1 => \^o1\,
      I2 => I3,
      O => introut0
    );
\dmacr_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAACFAF"
    )
    port map (
      I0 => I10,
      I1 => s_axi_lite_wdata(0),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O9
    );
\dmacr_i[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAACFAF"
    )
    port map (
      I0 => I11,
      I1 => s_axi_lite_wdata(0),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O10
    );
\dmacr_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I9,
      I1 => s_axi_lite_wdata(1),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O8
    );
\dmacr_i[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I12,
      I1 => s_axi_lite_wdata(1),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O11
    );
\dmacr_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I8,
      I1 => s_axi_lite_wdata(2),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O7
    );
\dmacr_i[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I13,
      I1 => s_axi_lite_wdata(2),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O12
    );
\dmacr_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I7,
      I1 => s_axi_lite_wdata(3),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O6
    );
\dmacr_i[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I14,
      I1 => s_axi_lite_wdata(3),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O13
    );
\dmacr_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I6,
      I1 => s_axi_lite_wdata(4),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O5
    );
\dmacr_i[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I15,
      I1 => s_axi_lite_wdata(4),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O14
    );
\dmacr_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I5,
      I1 => s_axi_lite_wdata(5),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O4
    );
\dmacr_i[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I16,
      I1 => s_axi_lite_wdata(5),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O15
    );
\dmacr_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I4,
      I1 => s_axi_lite_wdata(6),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O3
    );
\dmacr_i[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I17,
      I1 => s_axi_lite_wdata(6),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O16
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I2,
      I1 => s_axi_lite_wdata(7),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(0),
      I4 => \^o1\,
      I5 => I3,
      O => O2
    );
\dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC0AAC0AAC0A0"
    )
    port map (
      I0 => I18,
      I1 => s_axi_lite_wdata(7),
      I2 => \n_0_dmacr_i[23]_i_2\,
      I3 => O35(1),
      I4 => \^o1\,
      I5 => I3,
      O => O17
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEE0E"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      I2 => I20,
      I3 => s_axi_lite_wdata(1),
      I4 => s_axi_lite_wdata(6),
      O => \n_0_dmacr_i[23]_i_2\
    );
s2mm_halted_clr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => fifo_sinit
    );
s_axis_s2mm_sts_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => FIFO_Full,
      O => s_axis_s2mm_sts_tready
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^s_soft_reset_i\,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => scndry_out,
      I1 => \^min_assert_sftrst\,
      I2 => \^s_soft_reset_i\,
      O => dm_s2mm_scndry_resetn
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I23,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_cmdsts_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_cmnd_wr : in STD_LOGIC;
    s2mm_cmnd_data : in STD_LOGIC_VECTOR ( 149 downto 0 );
    s2mm_cmnd_pending : out STD_LOGIC;
    s2mm_packet_eof : out STD_LOGIC;
    s2mm_sts_received_clr : in STD_LOGIC;
    s2mm_sts_received : out STD_LOGIC;
    s2mm_tailpntr_enble : in STD_LOGIC;
    s2mm_desc_cmplt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : out STD_LOGIC_VECTOR ( 149 downto 0 );
    m_axis_s2mm_sts_tvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_err : in STD_LOGIC;
    s2mm_brcvd : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s2mm_done : out STD_LOGIC;
    s2mm_error : out STD_LOGIC;
    s2mm_interr : out STD_LOGIC;
    s2mm_slverr : out STD_LOGIC;
    s2mm_decerr : out STD_LOGIC;
    s2mm_tag : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 32;
  attribute C_DM_STATUS_WIDTH : integer;
  attribute C_DM_STATUS_WIDTH of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 32;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 1;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 14;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 0;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is 1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_cmdsts_if : entity is "axi_dma_s2mm_cmdsts_if";
end axi_dma_0_axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_2\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : STD_LOGIC;
  signal \n_0_INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\ : STD_LOGIC;
  signal n_0_s2mm_error_i_1 : STD_LOGIC;
  signal n_0_sts_received_i_i_1 : STD_LOGIC;
  signal n_0_sts_tready_i_1 : STD_LOGIC;
  signal \^s2mm_cmnd_data\ : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal \^s2mm_decerr\ : STD_LOGIC;
  signal s2mm_decerr_i : STD_LOGIC;
  signal \^s2mm_error\ : STD_LOGIC;
  signal s2mm_error0 : STD_LOGIC;
  signal \^s2mm_interr\ : STD_LOGIC;
  signal s2mm_interr_i : STD_LOGIC;
  signal \^s2mm_slverr\ : STD_LOGIC;
  signal s2mm_slverr_i : STD_LOGIC;
  signal \^s2mm_sts_received\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of sts_received_i_i_1 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of sts_tready_i_1 : label is "soft_lutpair344";
begin
  \^s2mm_cmnd_data\(149 downto 0) <= s2mm_cmnd_data(149 downto 0);
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  s2mm_cmnd_pending <= \^s_axis_s2mm_cmd_tvalid\;
  s2mm_decerr <= \^s2mm_decerr\;
  s2mm_done <= \<const0>\;
  s2mm_error <= \^s2mm_error\;
  s2mm_interr <= \^s2mm_interr\;
  s2mm_slverr <= \^s2mm_slverr\;
  s2mm_sts_received <= \^s2mm_sts_received\;
  s2mm_tag(3) <= \<const0>\;
  s2mm_tag(2) <= \<const0>\;
  s2mm_tag(1) <= \<const0>\;
  s2mm_tag(0) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(149) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(148) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(147) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(146) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(145) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(144) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(143) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(142) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(141) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(140) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(139) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(138) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(137) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(136) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(135) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(134) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(133) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(132) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(131) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(130) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(129) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(128) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(127) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(126) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(125) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(124) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(123) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(122) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(121) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(120) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(119) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(118) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(117) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(116) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(115) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(114) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(113) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(112) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(111) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(110) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(109) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(108) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(107) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(106) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(105) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(104) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(103) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(102) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(101) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(100) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(99) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(98) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(97) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(96) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(95) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(94) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(93) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(92) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(91) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(90) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(89) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(88) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(87) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(86) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(85) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(84) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(83) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(82) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(81) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(80) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(79) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(78) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(77) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(76) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(75) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(74) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(73) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(72) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(71) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(70) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(69) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(68) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(67) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(66) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(65) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(64) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(63 downto 32) <= \^s2mm_cmnd_data\(63 downto 32);
  s_axis_s2mm_cmd_tdata(31) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(30) <= \^s2mm_cmnd_data\(30);
  s_axis_s2mm_cmd_tdata(29) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(28) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(27) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(26) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(25) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(24) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(23) <= \^s2mm_cmnd_data\(23);
  s_axis_s2mm_cmd_tdata(22) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(21) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(20) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(19) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(18) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(17) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(16) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(15) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(14) <= \<const0>\;
  s_axis_s2mm_cmd_tdata(13 downto 0) <= \^s2mm_cmnd_data\(13 downto 0);
  s_axis_s2mm_cmd_tvalid <= \^s_axis_s2mm_cmd_tvalid\;
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000FF0070007000"
    )
    port map (
      I0 => s2mm_desc_cmplt,
      I1 => s2mm_tailpntr_enble,
      I2 => s2mm_cmnd_wr,
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_s2mm_cmd_tready,
      I5 => \^s_axis_s2mm_cmd_tvalid\,
      O => \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\,
      Q => \^s_axis_s2mm_cmd_tvalid\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(8),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(18),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(19),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(20),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(21),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_2\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(9),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(10),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(11),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(12),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(13),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(14),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(15),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(16),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(17),
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\,
      Q => s2mm_brcvd(0),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\,
      Q => s2mm_brcvd(10),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\,
      Q => s2mm_brcvd(11),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\,
      Q => s2mm_brcvd(12),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_2\,
      Q => s2mm_brcvd(13),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\,
      Q => s2mm_brcvd(1),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\,
      Q => s2mm_brcvd(2),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\,
      Q => s2mm_brcvd(3),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\,
      Q => s2mm_brcvd(4),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\,
      Q => s2mm_brcvd(5),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\,
      Q => s2mm_brcvd(6),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\,
      Q => s2mm_brcvd(7),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\,
      Q => s2mm_brcvd(8),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\,
      Q => s2mm_brcvd(9),
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(5),
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_decerr_i,
      Q => \^s2mm_decerr\,
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(4),
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_interr_i,
      Q => \^s2mm_interr\,
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => m_axis_s2mm_sts_tvalid,
      I1 => m_axi_sg_aresetn,
      I2 => m_axis_s2mm_sts_tdata(31),
      I3 => m_axis_s2mm_sts_tdata(4),
      I4 => \^s2mm_sts_received\,
      O => \n_0_INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\,
      Q => s2mm_packet_eof,
      R => \<const0>\
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axis_s2mm_sts_tdata(6),
      O => s2mm_slverr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_slverr_i,
      Q => \^s2mm_slverr\,
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
s2mm_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s2mm_error0,
      I1 => \^s2mm_error\,
      O => n_0_s2mm_error_i_1
    );
s2mm_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => \^s2mm_decerr\,
      I1 => \^s2mm_slverr\,
      I2 => s2mm_tailpntr_enble,
      I3 => s2mm_desc_cmplt,
      I4 => s2mm_cmnd_wr,
      I5 => \^s2mm_interr\,
      O => s2mm_error0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_s2mm_error_i_1,
      Q => \^s2mm_error\,
      R => \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\
    );
sts_received_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => s2mm_sts_received_clr,
      O => n_0_sts_received_i_i_1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_received_i_i_1,
      Q => \^s2mm_sts_received\,
      R => \<const0>\
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
    port map (
      I0 => \^s2mm_sts_received\,
      I1 => m_axi_sg_aresetn,
      I2 => \^m_axis_s2mm_sts_tready\,
      I3 => m_axis_s2mm_sts_tvalid,
      O => n_0_sts_tready_i_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_tready_i_1,
      Q => \^m_axis_s2mm_sts_tready\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_sg_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_desc_info_in : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axis_s2mm_ftch_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_s2mm_ftch_tvalid : in STD_LOGIC;
    m_axis_s2mm_ftch_tready : out STD_LOGIC;
    m_axis_s2mm_ftch_tlast : in STD_LOGIC;
    m_axis_s2mm_ftch_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_s2mm_ftch_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_s2mm_ftch_tdata_mcdma_nxt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    m_axis_ftch2_desc_available : in STD_LOGIC;
    s_axis_s2mm_updtptr_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_updtptr_tvalid : out STD_LOGIC;
    s_axis_s2mm_updtptr_tready : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : out STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_s2mm_updtsts_tvalid : out STD_LOGIC;
    s_axis_s2mm_updtsts_tready : in STD_LOGIC;
    s_axis_s2mm_updtsts_tlast : out STD_LOGIC;
    desc_available : out STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    updt_pending : out STD_LOGIC;
    desc_fetch_done : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    s2mm_sts_received_clr : out STD_LOGIC;
    s2mm_sts_received : in STD_LOGIC;
    s2mm_done : in STD_LOGIC;
    s2mm_interr : in STD_LOGIC;
    s2mm_slverr : in STD_LOGIC;
    s2mm_decerr : in STD_LOGIC;
    s2mm_tag : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_brcvd : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s2mm_eof_set : in STD_LOGIC;
    s2mm_packet_eof : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    stsstrm_fifo_rden : out STD_LOGIC;
    stsstrm_fifo_empty : in STD_LOGIC;
    stsstrm_fifo_dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s2mm_cmnd_wr : in STD_LOGIC;
    s2mm_cmnd_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    s2mm_new_curdesc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_new_curdesc_wren : out STD_LOGIC;
    s2mm_desc_info : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_baddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_blength : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_desc_blength_v : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_desc_blength_s : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_desc_cmplt : out STD_LOGIC;
    s2mm_eof_micro : out STD_LOGIC;
    s2mm_sof_micro : out STD_LOGIC;
    s2mm_desc_app0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_app1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_app2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_app3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_app4 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of axi_dma_0_axi_dma_s2mm_sg_if : entity is 0;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of axi_dma_0_axi_dma_s2mm_sg_if : entity is 1;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of axi_dma_0_axi_dma_s2mm_sg_if : entity is 1;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 14;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 32;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 33;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 32;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of axi_dma_0_axi_dma_s2mm_sg_if : entity is 32;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of axi_dma_0_axi_dma_s2mm_sg_if : entity is 1;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_s2mm_sg_if : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of axi_dma_0_axi_dma_s2mm_sg_if : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_dma_0_axi_dma_s2mm_sg_if : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_s2mm_sg_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_sg_if : entity is "axi_dma_s2mm_sg_if";
end axi_dma_0_axi_dma_s2mm_sg_if;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_sg_if is
  signal \<const0>\ : STD_LOGIC;
  signal cmd_wr_mask : STD_LOGIC;
  signal \^m_axis_ftch2_desc_available\ : STD_LOGIC;
  signal \^m_axis_s2mm_ftch_tdata_new\ : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal \^m_axis_s2mm_ftch_tvalid_new\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SOF_QUEUE_MODE.sof_received_reg\ : STD_LOGIC;
  signal n_0_updt_data_i_1 : STD_LOGIC;
  signal \n_0_updt_desc_reg0[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg0[31]_i_2\ : STD_LOGIC;
  signal \n_0_updt_desc_reg0[32]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^s2mm_sts_received_clr\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtptr_tdata\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^s_axis_s2mm_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtsts_tdata\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal sof_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sts_received_d1 : STD_LOGIC;
  signal sts_shftenbl2_out : STD_LOGIC;
  signal updt_desc_sts : STD_LOGIC_VECTOR ( 33 to 33 );
  signal updt_sts : STD_LOGIC;
  signal updt_zero_reg3 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg4 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg5 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updt_zero_reg6 : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal updtptr_tlast : STD_LOGIC;
  signal writing_app_fields : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_received_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_received_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of i_14 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of s2mm_sts_received_clr_INST_0 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of s_axis_s2mm_updtsts_tlast_INST_0 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of s_axis_s2mm_updtsts_tvalid_INST_0 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of stsstrm_fifo_rden_INST_0 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of updt_data_i_1 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \updt_desc_reg0[32]_i_1\ : label is "soft_lutpair359";
begin
  \^m_axis_ftch2_desc_available\ <= m_axis_ftch2_desc_available;
  \^m_axis_s2mm_ftch_tdata_new\(96 downto 64) <= m_axis_s2mm_ftch_tdata_new(96 downto 64);
  \^m_axis_s2mm_ftch_tdata_new\(59 downto 0) <= m_axis_s2mm_ftch_tdata_new(59 downto 0);
  \^m_axis_s2mm_ftch_tvalid_new\ <= m_axis_s2mm_ftch_tvalid_new;
  desc_available <= \^m_axis_ftch2_desc_available\;
  desc_fetch_done <= \<const0>\;
  s2mm_desc_app0(31) <= \<const0>\;
  s2mm_desc_app0(30) <= \<const0>\;
  s2mm_desc_app0(29) <= \<const0>\;
  s2mm_desc_app0(28) <= \<const0>\;
  s2mm_desc_app0(27) <= \<const0>\;
  s2mm_desc_app0(26) <= \<const0>\;
  s2mm_desc_app0(25) <= \<const0>\;
  s2mm_desc_app0(24) <= \<const0>\;
  s2mm_desc_app0(23) <= \<const0>\;
  s2mm_desc_app0(22) <= \<const0>\;
  s2mm_desc_app0(21) <= \<const0>\;
  s2mm_desc_app0(20) <= \<const0>\;
  s2mm_desc_app0(19) <= \<const0>\;
  s2mm_desc_app0(18) <= \<const0>\;
  s2mm_desc_app0(17) <= \<const0>\;
  s2mm_desc_app0(16) <= \<const0>\;
  s2mm_desc_app0(15) <= \<const0>\;
  s2mm_desc_app0(14) <= \<const0>\;
  s2mm_desc_app0(13) <= \<const0>\;
  s2mm_desc_app0(12) <= \<const0>\;
  s2mm_desc_app0(11) <= \<const0>\;
  s2mm_desc_app0(10) <= \<const0>\;
  s2mm_desc_app0(9) <= \<const0>\;
  s2mm_desc_app0(8) <= \<const0>\;
  s2mm_desc_app0(7) <= \<const0>\;
  s2mm_desc_app0(6) <= \<const0>\;
  s2mm_desc_app0(5) <= \<const0>\;
  s2mm_desc_app0(4) <= \<const0>\;
  s2mm_desc_app0(3) <= \<const0>\;
  s2mm_desc_app0(2) <= \<const0>\;
  s2mm_desc_app0(1) <= \<const0>\;
  s2mm_desc_app0(0) <= \<const0>\;
  s2mm_desc_app1(31) <= \<const0>\;
  s2mm_desc_app1(30) <= \<const0>\;
  s2mm_desc_app1(29) <= \<const0>\;
  s2mm_desc_app1(28) <= \<const0>\;
  s2mm_desc_app1(27) <= \<const0>\;
  s2mm_desc_app1(26) <= \<const0>\;
  s2mm_desc_app1(25) <= \<const0>\;
  s2mm_desc_app1(24) <= \<const0>\;
  s2mm_desc_app1(23) <= \<const0>\;
  s2mm_desc_app1(22) <= \<const0>\;
  s2mm_desc_app1(21) <= \<const0>\;
  s2mm_desc_app1(20) <= \<const0>\;
  s2mm_desc_app1(19) <= \<const0>\;
  s2mm_desc_app1(18) <= \<const0>\;
  s2mm_desc_app1(17) <= \<const0>\;
  s2mm_desc_app1(16) <= \<const0>\;
  s2mm_desc_app1(15) <= \<const0>\;
  s2mm_desc_app1(14) <= \<const0>\;
  s2mm_desc_app1(13) <= \<const0>\;
  s2mm_desc_app1(12) <= \<const0>\;
  s2mm_desc_app1(11) <= \<const0>\;
  s2mm_desc_app1(10) <= \<const0>\;
  s2mm_desc_app1(9) <= \<const0>\;
  s2mm_desc_app1(8) <= \<const0>\;
  s2mm_desc_app1(7) <= \<const0>\;
  s2mm_desc_app1(6) <= \<const0>\;
  s2mm_desc_app1(5) <= \<const0>\;
  s2mm_desc_app1(4) <= \<const0>\;
  s2mm_desc_app1(3) <= \<const0>\;
  s2mm_desc_app1(2) <= \<const0>\;
  s2mm_desc_app1(1) <= \<const0>\;
  s2mm_desc_app1(0) <= \<const0>\;
  s2mm_desc_app2(31) <= \<const0>\;
  s2mm_desc_app2(30) <= \<const0>\;
  s2mm_desc_app2(29) <= \<const0>\;
  s2mm_desc_app2(28) <= \<const0>\;
  s2mm_desc_app2(27) <= \<const0>\;
  s2mm_desc_app2(26) <= \<const0>\;
  s2mm_desc_app2(25) <= \<const0>\;
  s2mm_desc_app2(24) <= \<const0>\;
  s2mm_desc_app2(23) <= \<const0>\;
  s2mm_desc_app2(22) <= \<const0>\;
  s2mm_desc_app2(21) <= \<const0>\;
  s2mm_desc_app2(20) <= \<const0>\;
  s2mm_desc_app2(19) <= \<const0>\;
  s2mm_desc_app2(18) <= \<const0>\;
  s2mm_desc_app2(17) <= \<const0>\;
  s2mm_desc_app2(16) <= \<const0>\;
  s2mm_desc_app2(15) <= \<const0>\;
  s2mm_desc_app2(14) <= \<const0>\;
  s2mm_desc_app2(13) <= \<const0>\;
  s2mm_desc_app2(12) <= \<const0>\;
  s2mm_desc_app2(11) <= \<const0>\;
  s2mm_desc_app2(10) <= \<const0>\;
  s2mm_desc_app2(9) <= \<const0>\;
  s2mm_desc_app2(8) <= \<const0>\;
  s2mm_desc_app2(7) <= \<const0>\;
  s2mm_desc_app2(6) <= \<const0>\;
  s2mm_desc_app2(5) <= \<const0>\;
  s2mm_desc_app2(4) <= \<const0>\;
  s2mm_desc_app2(3) <= \<const0>\;
  s2mm_desc_app2(2) <= \<const0>\;
  s2mm_desc_app2(1) <= \<const0>\;
  s2mm_desc_app2(0) <= \<const0>\;
  s2mm_desc_app3(31) <= \<const0>\;
  s2mm_desc_app3(30) <= \<const0>\;
  s2mm_desc_app3(29) <= \<const0>\;
  s2mm_desc_app3(28) <= \<const0>\;
  s2mm_desc_app3(27) <= \<const0>\;
  s2mm_desc_app3(26) <= \<const0>\;
  s2mm_desc_app3(25) <= \<const0>\;
  s2mm_desc_app3(24) <= \<const0>\;
  s2mm_desc_app3(23) <= \<const0>\;
  s2mm_desc_app3(22) <= \<const0>\;
  s2mm_desc_app3(21) <= \<const0>\;
  s2mm_desc_app3(20) <= \<const0>\;
  s2mm_desc_app3(19) <= \<const0>\;
  s2mm_desc_app3(18) <= \<const0>\;
  s2mm_desc_app3(17) <= \<const0>\;
  s2mm_desc_app3(16) <= \<const0>\;
  s2mm_desc_app3(15) <= \<const0>\;
  s2mm_desc_app3(14) <= \<const0>\;
  s2mm_desc_app3(13) <= \<const0>\;
  s2mm_desc_app3(12) <= \<const0>\;
  s2mm_desc_app3(11) <= \<const0>\;
  s2mm_desc_app3(10) <= \<const0>\;
  s2mm_desc_app3(9) <= \<const0>\;
  s2mm_desc_app3(8) <= \<const0>\;
  s2mm_desc_app3(7) <= \<const0>\;
  s2mm_desc_app3(6) <= \<const0>\;
  s2mm_desc_app3(5) <= \<const0>\;
  s2mm_desc_app3(4) <= \<const0>\;
  s2mm_desc_app3(3) <= \<const0>\;
  s2mm_desc_app3(2) <= \<const0>\;
  s2mm_desc_app3(1) <= \<const0>\;
  s2mm_desc_app3(0) <= \<const0>\;
  s2mm_desc_app4(31) <= \<const0>\;
  s2mm_desc_app4(30) <= \<const0>\;
  s2mm_desc_app4(29) <= \<const0>\;
  s2mm_desc_app4(28) <= \<const0>\;
  s2mm_desc_app4(27) <= \<const0>\;
  s2mm_desc_app4(26) <= \<const0>\;
  s2mm_desc_app4(25) <= \<const0>\;
  s2mm_desc_app4(24) <= \<const0>\;
  s2mm_desc_app4(23) <= \<const0>\;
  s2mm_desc_app4(22) <= \<const0>\;
  s2mm_desc_app4(21) <= \<const0>\;
  s2mm_desc_app4(20) <= \<const0>\;
  s2mm_desc_app4(19) <= \<const0>\;
  s2mm_desc_app4(18) <= \<const0>\;
  s2mm_desc_app4(17) <= \<const0>\;
  s2mm_desc_app4(16) <= \<const0>\;
  s2mm_desc_app4(15) <= \<const0>\;
  s2mm_desc_app4(14) <= \<const0>\;
  s2mm_desc_app4(13) <= \<const0>\;
  s2mm_desc_app4(12) <= \<const0>\;
  s2mm_desc_app4(11) <= \<const0>\;
  s2mm_desc_app4(10) <= \<const0>\;
  s2mm_desc_app4(9) <= \<const0>\;
  s2mm_desc_app4(8) <= \<const0>\;
  s2mm_desc_app4(7) <= \<const0>\;
  s2mm_desc_app4(6) <= \<const0>\;
  s2mm_desc_app4(5) <= \<const0>\;
  s2mm_desc_app4(4) <= \<const0>\;
  s2mm_desc_app4(3) <= \<const0>\;
  s2mm_desc_app4(2) <= \<const0>\;
  s2mm_desc_app4(1) <= \<const0>\;
  s2mm_desc_app4(0) <= \<const0>\;
  s2mm_desc_baddress(31 downto 0) <= \^m_axis_s2mm_ftch_tdata_new\(31 downto 0);
  s2mm_desc_blength(22) <= \<const0>\;
  s2mm_desc_blength(21) <= \<const0>\;
  s2mm_desc_blength(20) <= \<const0>\;
  s2mm_desc_blength(19) <= \<const0>\;
  s2mm_desc_blength(18) <= \<const0>\;
  s2mm_desc_blength(17) <= \<const0>\;
  s2mm_desc_blength(16) <= \<const0>\;
  s2mm_desc_blength(15) <= \<const0>\;
  s2mm_desc_blength(14) <= \<const0>\;
  s2mm_desc_blength(13 downto 0) <= \^m_axis_s2mm_ftch_tdata_new\(45 downto 32);
  s2mm_desc_blength_s(22) <= \<const0>\;
  s2mm_desc_blength_s(21) <= \<const0>\;
  s2mm_desc_blength_s(20) <= \<const0>\;
  s2mm_desc_blength_s(19) <= \<const0>\;
  s2mm_desc_blength_s(18) <= \<const0>\;
  s2mm_desc_blength_s(17) <= \<const0>\;
  s2mm_desc_blength_s(16) <= \<const0>\;
  s2mm_desc_blength_s(15) <= \<const0>\;
  s2mm_desc_blength_s(14) <= \<const0>\;
  s2mm_desc_blength_s(13) <= \<const0>\;
  s2mm_desc_blength_s(12) <= \<const0>\;
  s2mm_desc_blength_s(11) <= \<const0>\;
  s2mm_desc_blength_s(10) <= \<const0>\;
  s2mm_desc_blength_s(9) <= \<const0>\;
  s2mm_desc_blength_s(8) <= \<const0>\;
  s2mm_desc_blength_s(7) <= \<const0>\;
  s2mm_desc_blength_s(6) <= \<const0>\;
  s2mm_desc_blength_s(5) <= \<const0>\;
  s2mm_desc_blength_s(4) <= \<const0>\;
  s2mm_desc_blength_s(3) <= \<const0>\;
  s2mm_desc_blength_s(2) <= \<const0>\;
  s2mm_desc_blength_s(1) <= \<const0>\;
  s2mm_desc_blength_s(0) <= \<const0>\;
  s2mm_desc_blength_v(22) <= \<const0>\;
  s2mm_desc_blength_v(21) <= \<const0>\;
  s2mm_desc_blength_v(20) <= \<const0>\;
  s2mm_desc_blength_v(19) <= \<const0>\;
  s2mm_desc_blength_v(18) <= \<const0>\;
  s2mm_desc_blength_v(17) <= \<const0>\;
  s2mm_desc_blength_v(16) <= \<const0>\;
  s2mm_desc_blength_v(15) <= \<const0>\;
  s2mm_desc_blength_v(14) <= \<const0>\;
  s2mm_desc_blength_v(13) <= \<const0>\;
  s2mm_desc_blength_v(12) <= \<const0>\;
  s2mm_desc_blength_v(11) <= \<const0>\;
  s2mm_desc_blength_v(10) <= \<const0>\;
  s2mm_desc_blength_v(9) <= \<const0>\;
  s2mm_desc_blength_v(8) <= \<const0>\;
  s2mm_desc_blength_v(7) <= \<const0>\;
  s2mm_desc_blength_v(6) <= \<const0>\;
  s2mm_desc_blength_v(5) <= \<const0>\;
  s2mm_desc_blength_v(4) <= \<const0>\;
  s2mm_desc_blength_v(3) <= \<const0>\;
  s2mm_desc_blength_v(2) <= \<const0>\;
  s2mm_desc_blength_v(1) <= \<const0>\;
  s2mm_desc_blength_v(0) <= \<const0>\;
  s2mm_desc_cmplt <= \^m_axis_s2mm_ftch_tdata_new\(64);
  s2mm_desc_info(31) <= \<const0>\;
  s2mm_desc_info(30) <= \<const0>\;
  s2mm_desc_info(29) <= \<const0>\;
  s2mm_desc_info(28) <= \<const0>\;
  s2mm_desc_info(27) <= \<const0>\;
  s2mm_desc_info(26) <= \<const0>\;
  s2mm_desc_info(25) <= \<const0>\;
  s2mm_desc_info(24) <= \<const0>\;
  s2mm_desc_info(23) <= \<const0>\;
  s2mm_desc_info(22) <= \<const0>\;
  s2mm_desc_info(21) <= \<const0>\;
  s2mm_desc_info(20) <= \<const0>\;
  s2mm_desc_info(19) <= \<const0>\;
  s2mm_desc_info(18) <= \<const0>\;
  s2mm_desc_info(17) <= \<const0>\;
  s2mm_desc_info(16) <= \<const0>\;
  s2mm_desc_info(15) <= \<const0>\;
  s2mm_desc_info(14) <= \<const0>\;
  s2mm_desc_info(13) <= \<const0>\;
  s2mm_desc_info(12) <= \<const0>\;
  s2mm_desc_info(11) <= \<const0>\;
  s2mm_desc_info(10) <= \<const0>\;
  s2mm_desc_info(9) <= \<const0>\;
  s2mm_desc_info(8) <= \<const0>\;
  s2mm_desc_info(7) <= \<const0>\;
  s2mm_desc_info(6) <= \<const0>\;
  s2mm_desc_info(5) <= \<const0>\;
  s2mm_desc_info(4) <= \<const0>\;
  s2mm_desc_info(3) <= \<const0>\;
  s2mm_desc_info(2) <= \<const0>\;
  s2mm_desc_info(1) <= \<const0>\;
  s2mm_desc_info(0) <= \<const0>\;
  s2mm_eof_micro <= \<const0>\;
  s2mm_new_curdesc(31 downto 6) <= \^m_axis_s2mm_ftch_tdata_new\(96 downto 71);
  s2mm_new_curdesc(5) <= \<const0>\;
  s2mm_new_curdesc(4) <= \<const0>\;
  s2mm_new_curdesc(3) <= \<const0>\;
  s2mm_new_curdesc(2) <= \<const0>\;
  s2mm_new_curdesc(1) <= \<const0>\;
  s2mm_new_curdesc(0) <= \<const0>\;
  s2mm_new_curdesc_wren <= \^m_axis_s2mm_ftch_tvalid_new\;
  s2mm_sof_micro <= \<const0>\;
  s2mm_sts_received_clr <= \^s2mm_sts_received_clr\;
  s_axis_s2mm_updtptr_tdata(31 downto 4) <= \^s_axis_s2mm_updtptr_tdata\(31 downto 4);
  s_axis_s2mm_updtptr_tdata(3) <= \<const0>\;
  s_axis_s2mm_updtptr_tdata(2) <= \<const0>\;
  s_axis_s2mm_updtptr_tdata(1) <= \<const0>\;
  s_axis_s2mm_updtptr_tdata(0) <= \<const0>\;
  s_axis_s2mm_updtptr_tlast <= \<const0>\;
  s_axis_s2mm_updtptr_tvalid <= \^s_axis_s2mm_updtptr_tvalid\;
  s_axis_s2mm_updtsts_tdata(32 downto 0) <= \^s_axis_s2mm_updtsts_tdata\(32 downto 0);
  updt_pending <= \^s_axis_s2mm_updtptr_tvalid\;
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(0),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(0),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(10),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(10),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(11),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(11),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(12),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(12),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(13),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(13),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(14),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(15),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(16),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(17),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(18),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(19),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(1),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(1),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(20),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(21),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(22),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(23),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(24),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_dout(25),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_packet_eof,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(26),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => \n_0_GEN_SOF_QUEUE_MODE.sof_received_reg\,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(27),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_interr,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(28),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_slverr,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(29),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(2),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(2),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F555555"
    )
    port map (
      I0 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I1 => writing_app_fields,
      I2 => stsstrm_fifo_empty,
      I3 => s_axis_s2mm_updtsts_tready,
      I4 => updt_sts,
      I5 => m_axi_sg_aresetn,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888FFFF"
    )
    port map (
      I0 => updt_sts,
      I1 => s_axis_s2mm_updtsts_tready,
      I2 => stsstrm_fifo_empty,
      I3 => writing_app_fields,
      I4 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_decerr,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(30),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2\,
      I1 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\,
      I2 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I3 => \^s_axis_s2mm_updtsts_tdata\(31),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808080AA80"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => writing_app_fields,
      I2 => stsstrm_fifo_dout(31),
      I3 => s2mm_sts_received,
      I4 => s2mm_halt,
      I5 => sts_received_d1,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220222"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\,
      I2 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\,
      I3 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I4 => \^s_axis_s2mm_updtsts_tdata\(32),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF70004FFF7FFF7"
    )
    port map (
      I0 => s2mm_packet_eof,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => updt_zero_reg3(32),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
    port map (
      I0 => writing_app_fields,
      I1 => stsstrm_fifo_empty,
      I2 => s_axis_s2mm_updtsts_tready,
      I3 => updt_sts,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => sts_received_d1,
      I2 => s2mm_sts_received,
      I3 => s2mm_halt,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => stsstrm_fifo_dout(32),
      I1 => writing_app_fields,
      I2 => updt_zero_reg3(33),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(3),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(3),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(4),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(4),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(5),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(5),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(6),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(6),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(7),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(7),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(8),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(8),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000800080008"
    )
    port map (
      I0 => s2mm_brcvd(9),
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => writing_app_fields,
      I5 => stsstrm_fifo_dout(9),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(0),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(10),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(11),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(12),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(13),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(14),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(15),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(16),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(17),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(18),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(19),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(1),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(20),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(21),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(22),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(23),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(24),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_2\,
      Q => \^s_axis_s2mm_updtsts_tdata\(25),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(26),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(27),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(28),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(29),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(2),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3\,
      Q => \^s_axis_s2mm_updtsts_tdata\(30),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(31),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(32),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1\,
      Q => updt_desc_sts(33),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(3),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(4),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(5),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(6),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(7),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(8),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2\,
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1\,
      Q => \^s_axis_s2mm_updtsts_tdata\(9),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg4(32),
      Q => updt_zero_reg3(32),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg4(33),
      Q => updt_zero_reg3(33),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg5(32),
      Q => updt_zero_reg4(32),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg5(33),
      Q => updt_zero_reg4(33),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555D"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => stsstrm_fifo_empty,
      I1 => writing_app_fields,
      I2 => updt_sts,
      I3 => s_axis_s2mm_updtsts_tready,
      O => sts_shftenbl2_out
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg6(32),
      Q => updt_zero_reg5(32),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_shftenbl2_out,
      D => updt_zero_reg6(33),
      Q => updt_zero_reg5(33),
      R => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
    port map (
      I0 => s2mm_packet_eof,
      I1 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_3\,
      I2 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I3 => updt_zero_reg6(32),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000008880000"
    )
    port map (
      I0 => updt_sts,
      I1 => s_axis_s2mm_updtsts_tready,
      I2 => stsstrm_fifo_empty,
      I3 => writing_app_fields,
      I4 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I5 => updt_zero_reg6(33),
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1\,
      Q => updt_zero_reg6(32),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1\,
      Q => updt_zero_reg6(33),
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEEEEEE00000000"
    )
    port map (
      I0 => s2mm_packet_eof,
      I1 => writing_app_fields,
      I2 => updt_sts,
      I3 => stsstrm_fifo_dout(32),
      I4 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_2\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_s2mm_updtsts_tready,
      I1 => stsstrm_fifo_empty,
      O => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_2\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1\,
      Q => writing_app_fields,
      R => \<const0>\
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^s2mm_sts_received_clr\,
      Q => desc_update_done,
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_sts_received,
      Q => sts_received_d1,
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAA0000"
    )
    port map (
      I0 => updt_sts,
      I1 => sts_received_d1,
      I2 => s2mm_halt,
      I3 => s2mm_sts_received,
      I4 => m_axi_sg_aresetn,
      I5 => \^s2mm_sts_received_clr\,
      O => \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1\,
      Q => updt_sts,
      R => \<const0>\
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
    port map (
      I0 => s2mm_packet_eof,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => sts_received_d1,
      I4 => cmd_wr_mask,
      O => \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\,
      Q => cmd_wr_mask,
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5655A9AA"
    )
    port map (
      I0 => s2mm_cmnd_wr,
      I1 => sts_received_d1,
      I2 => s2mm_halt,
      I3 => s2mm_sts_received,
      I4 => sof_count(0),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E777788818888"
    )
    port map (
      I0 => sof_count(0),
      I1 => s2mm_cmnd_wr,
      I2 => sts_received_d1,
      I3 => s2mm_halt,
      I4 => s2mm_sts_received,
      I5 => sof_count(1),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEBBBB44414444"
    )
    port map (
      I0 => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\,
      I1 => s2mm_cmnd_wr,
      I2 => sts_received_d1,
      I3 => s2mm_halt,
      I4 => s2mm_sts_received,
      I5 => sof_count(2),
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E77EEEEEEEE"
    )
    port map (
      I0 => sof_count(0),
      I1 => sof_count(1),
      I2 => s2mm_halt,
      I3 => s2mm_sts_received,
      I4 => sts_received_d1,
      I5 => s2mm_cmnd_wr,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\,
      Q => sof_count(0),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\,
      Q => sof_count(1),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\,
      Q => sof_count(2),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA2A0A2"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\,
      I2 => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_3\,
      I3 => \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_4\,
      I4 => \n_0_GEN_SOF_QUEUE_MODE.sof_received_reg\,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => s2mm_sts_received,
      I2 => s2mm_halt,
      I3 => s2mm_packet_eof,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => sof_count(0),
      I1 => s2mm_cmnd_wr,
      I2 => sof_count(2),
      I3 => sof_count(1),
      I4 => cmd_wr_mask,
      O => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_3\
    );
\GEN_SOF_QUEUE_MODE.sof_received_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1\,
      Q => \n_0_GEN_SOF_QUEUE_MODE.sof_received_reg\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => p_0_in
    );
m_axis_s2mm_ftch_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => desc_fetch_req,
      I1 => \^s_axis_s2mm_updtptr_tvalid\,
      O => m_axis_s2mm_ftch_tready
    );
s2mm_sts_received_clr_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
    port map (
      I0 => updt_desc_sts(33),
      I1 => updt_sts,
      I2 => s_axis_s2mm_updtsts_tready,
      I3 => stsstrm_fifo_empty,
      I4 => writing_app_fields,
      O => \^s2mm_sts_received_clr\
    );
s_axis_s2mm_updtsts_tlast_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => updt_desc_sts(33),
      I1 => updt_sts,
      I2 => writing_app_fields,
      I3 => stsstrm_fifo_empty,
      O => s_axis_s2mm_updtsts_tlast
    );
s_axis_s2mm_updtsts_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => updt_sts,
      I1 => writing_app_fields,
      I2 => stsstrm_fifo_empty,
      O => s_axis_s2mm_updtsts_tvalid
    );
stsstrm_fifo_rden_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => updt_sts,
      I1 => s_axis_s2mm_updtsts_tready,
      I2 => stsstrm_fifo_empty,
      I3 => writing_app_fields,
      O => stsstrm_fifo_rden
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C88CC88"
    )
    port map (
      I0 => \^m_axis_s2mm_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_s2mm_updtptr_tready,
      I3 => \^s_axis_s2mm_updtptr_tvalid\,
      I4 => updtptr_tlast,
      O => n_0_updt_data_i_1
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_data_i_1,
      Q => \^s_axis_s2mm_updtptr_tvalid\,
      R => \<const0>\
    );
\updt_desc_reg0[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^m_axis_s2mm_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg0[31]_i_2\
    );
\updt_desc_reg0[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => \^m_axis_s2mm_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => updtptr_tlast,
      O => \n_0_updt_desc_reg0[32]_i_1\
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(75),
      Q => \^s_axis_s2mm_updtptr_tdata\(10),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(76),
      Q => \^s_axis_s2mm_updtptr_tdata\(11),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(77),
      Q => \^s_axis_s2mm_updtptr_tdata\(12),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(78),
      Q => \^s_axis_s2mm_updtptr_tdata\(13),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(79),
      Q => \^s_axis_s2mm_updtptr_tdata\(14),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(80),
      Q => \^s_axis_s2mm_updtptr_tdata\(15),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(81),
      Q => \^s_axis_s2mm_updtptr_tdata\(16),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(82),
      Q => \^s_axis_s2mm_updtptr_tdata\(17),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(83),
      Q => \^s_axis_s2mm_updtptr_tdata\(18),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(84),
      Q => \^s_axis_s2mm_updtptr_tdata\(19),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(85),
      Q => \^s_axis_s2mm_updtptr_tdata\(20),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(86),
      Q => \^s_axis_s2mm_updtptr_tdata\(21),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(87),
      Q => \^s_axis_s2mm_updtptr_tdata\(22),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(88),
      Q => \^s_axis_s2mm_updtptr_tdata\(23),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(89),
      Q => \^s_axis_s2mm_updtptr_tdata\(24),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(90),
      Q => \^s_axis_s2mm_updtptr_tdata\(25),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(91),
      Q => \^s_axis_s2mm_updtptr_tdata\(26),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(92),
      Q => \^s_axis_s2mm_updtptr_tdata\(27),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(93),
      Q => \^s_axis_s2mm_updtptr_tdata\(28),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(94),
      Q => \^s_axis_s2mm_updtptr_tdata\(29),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(95),
      Q => \^s_axis_s2mm_updtptr_tdata\(30),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(96),
      Q => \^s_axis_s2mm_updtptr_tdata\(31),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg0[32]_i_1\,
      Q => updtptr_tlast,
      R => \<const0>\
    );
\updt_desc_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(69),
      Q => \^s_axis_s2mm_updtptr_tdata\(4),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(70),
      Q => \^s_axis_s2mm_updtptr_tdata\(5),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(71),
      Q => \^s_axis_s2mm_updtptr_tdata\(6),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(72),
      Q => \^s_axis_s2mm_updtptr_tdata\(7),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(73),
      Q => \^s_axis_s2mm_updtptr_tdata\(8),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_s2mm_ftch_tdata_new\(74),
      Q => \^s_axis_s2mm_updtptr_tdata\(9),
      R => \n_0_updt_desc_reg0[31]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_sm is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    s2mm_run_stop : in STD_LOGIC;
    s2mm_keyhole : in STD_LOGIC;
    s2mm_ftch_idle : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    s2mm_cmnd_idle : out STD_LOGIC;
    s2mm_sts_idle : out STD_LOGIC;
    s2mm_eof_set : out STD_LOGIC;
    s2mm_eof_micro : in STD_LOGIC;
    s2mm_sof_micro : in STD_LOGIC;
    desc_fetch_req : out STD_LOGIC;
    desc_fetch_done : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    updt_pending : in STD_LOGIC;
    desc_available : in STD_LOGIC;
    s2mm_rxlength_valid : in STD_LOGIC;
    s2mm_rxlength_clr : out STD_LOGIC;
    s2mm_rxlength : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s2mm_cmnd_wr : out STD_LOGIC;
    s2mm_cmnd_data : out STD_LOGIC_VECTOR ( 149 downto 0 );
    s2mm_cmnd_pending : in STD_LOGIC;
    s2mm_desc_info : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_baddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_desc_blength : in STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_desc_blength_v : in STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_desc_blength_s : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of axi_dma_0_axi_dma_s2mm_sm : entity is 32;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of axi_dma_0_axi_dma_s2mm_sm : entity is 1;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of axi_dma_0_axi_dma_s2mm_sm : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of axi_dma_0_axi_dma_s2mm_sm : entity is 14;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of axi_dma_0_axi_dma_s2mm_sm : entity is 1;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_s2mm_sm : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of axi_dma_0_axi_dma_s2mm_sm : entity is 0;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of axi_dma_0_axi_dma_s2mm_sm : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_s2mm_sm : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_sm : entity is "axi_dma_s2mm_sm";
end axi_dma_0_axi_dma_s2mm_sm;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_sm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\ : signal is "yes";
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_4\ : STD_LOGIC;
  signal n_0_desc_fetch_req_INST_0_i_1 : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \^s2mm_cmnd_data\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal s2mm_cmnd_idle1 : STD_LOGIC;
  signal \^s2mm_desc_baddress\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s2mm_desc_blength\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_desc_blength_s\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_desc_blength_v\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_desc_info\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_cmnd_cmb : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\ : label is "soft_lutpair354";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[3]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of desc_fetch_req_INST_0_i_1 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of s2mm_cmnd_idle_INST_0_i_1 : label is "soft_lutpair355";
begin
  \^s2mm_desc_baddress\(31 downto 0) <= s2mm_desc_baddress(31 downto 0);
  \^s2mm_desc_blength\(13 downto 0) <= s2mm_desc_blength(13 downto 0);
  \^s2mm_desc_blength_s\(22 downto 0) <= s2mm_desc_blength_s(22 downto 0);
  \^s2mm_desc_blength_v\(22 downto 0) <= s2mm_desc_blength_v(22 downto 0);
  \^s2mm_desc_info\(31 downto 0) <= s2mm_desc_info(31 downto 0);
  s2mm_cmnd_data(149 downto 118) <= \^s2mm_desc_info\(31 downto 0);
  s2mm_cmnd_data(117 downto 95) <= \^s2mm_desc_blength_v\(22 downto 0);
  s2mm_cmnd_data(94 downto 72) <= \^s2mm_desc_blength_s\(22 downto 0);
  s2mm_cmnd_data(71) <= \<const0>\;
  s2mm_cmnd_data(70) <= \<const0>\;
  s2mm_cmnd_data(69) <= \<const0>\;
  s2mm_cmnd_data(68) <= \<const0>\;
  s2mm_cmnd_data(67) <= \<const0>\;
  s2mm_cmnd_data(66) <= \<const0>\;
  s2mm_cmnd_data(65) <= \<const0>\;
  s2mm_cmnd_data(64) <= \<const0>\;
  s2mm_cmnd_data(63 downto 32) <= \^s2mm_desc_baddress\(31 downto 0);
  s2mm_cmnd_data(31) <= \<const1>\;
  s2mm_cmnd_data(30) <= \<const0>\;
  s2mm_cmnd_data(29) <= \<const0>\;
  s2mm_cmnd_data(28) <= \<const0>\;
  s2mm_cmnd_data(27) <= \<const0>\;
  s2mm_cmnd_data(26) <= \<const0>\;
  s2mm_cmnd_data(25) <= \<const0>\;
  s2mm_cmnd_data(24) <= \<const0>\;
  s2mm_cmnd_data(23) <= \^s2mm_cmnd_data\(23);
  s2mm_cmnd_data(22) <= \<const0>\;
  s2mm_cmnd_data(21) <= \<const0>\;
  s2mm_cmnd_data(20) <= \<const0>\;
  s2mm_cmnd_data(19) <= \<const0>\;
  s2mm_cmnd_data(18) <= \<const0>\;
  s2mm_cmnd_data(17) <= \<const0>\;
  s2mm_cmnd_data(16) <= \<const0>\;
  s2mm_cmnd_data(15) <= \<const0>\;
  s2mm_cmnd_data(14) <= \<const0>\;
  s2mm_cmnd_data(13 downto 0) <= \^s2mm_desc_blength\(13 downto 0);
  s2mm_cmnd_wr <= \<const0>\;
  s2mm_eof_set <= \<const0>\;
  s2mm_rxlength_clr <= \<const0>\;
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222E200000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\,
      I3 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I4 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => s2mm_cmnd_pending,
      I1 => s2mm_stop,
      I2 => s2mm_desc_flush,
      I3 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I4 => s2mm_cmnd_idle1,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\,
      I3 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I2 => s2mm_cmnd_pending,
      I3 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I4 => updt_pending,
      I5 => p_3_out,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s2mm_desc_flush,
      I1 => s2mm_stop,
      O => p_3_out
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I2 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3\,
      I1 => s2mm_desc_flush,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I1 => s2mm_cmnd_pending,
      I2 => s2mm_stop,
      I3 => updt_pending,
      I4 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I5 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      O => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\,
      Q => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      R => \<const0>\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1\,
      Q => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      R => \<const0>\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1\,
      Q => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF4A"
    )
    port map (
      I0 => write_cmnd_cmb,
      I1 => cmnds_queued_shift(1),
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(0),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      I1 => write_cmnd_cmb,
      I2 => cmnds_queued_shift(2),
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(1),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => write_cmnd_cmb,
      I2 => cmnds_queued_shift(3),
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(2),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I3 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3\,
      O => write_cmnd_cmb
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => s2mm_stop,
      I1 => m_axi_sg_aresetn,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30EF0020"
    )
    port map (
      I0 => cmnds_queued_shift(2),
      I1 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3\,
      I2 => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_4\,
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(3),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => s2mm_desc_flush,
      I1 => s2mm_stop,
      I2 => updt_pending,
      I3 => s2mm_cmnd_pending,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_4\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\,
      Q => cmnds_queued_shift(0),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\,
      Q => cmnds_queued_shift(1),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\,
      Q => cmnds_queued_shift(2),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      Q => cmnds_queued_shift(3),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
desc_fetch_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I3 => n_0_desc_fetch_req_INST_0_i_1,
      I4 => desc_available,
      I5 => s2mm_run_stop,
      O => desc_fetch_req
    );
desc_fetch_req_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s2mm_stop,
      I1 => updt_pending,
      O => n_0_desc_fetch_req_INST_0_i_1
    );
\s2mm_cmnd_data[23]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s2mm_keyhole,
      O => \^s2mm_cmnd_data\(23)
    );
s2mm_cmnd_idle_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I2 => \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\,
      I3 => s2mm_cmnd_idle1,
      O => s2mm_cmnd_idle
    );
s2mm_cmnd_idle_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => updt_pending,
      I1 => s2mm_stop,
      I2 => s2mm_run_stop,
      I3 => desc_available,
      O => s2mm_cmnd_idle1
    );
s2mm_sts_idle_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      O => s2mm_sts_idle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_sts_mngr is
  port (
    s2mm_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    I3 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_sts_mngr : entity is "axi_dma_s2mm_sts_mngr";
end axi_dma_0_axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_sts_mngr is
  signal s2mm_halted_clr : STD_LOGIC;
  signal \^s2mm_halted_set\ : STD_LOGIC;
begin
  s2mm_halted_set <= \^s2mm_halted_set\;
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
    port map (
      I0 => s2mm_halted_clr,
      I1 => I3,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => \^s2mm_halted_set\,
      O => O5
    );
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_all_idle,
      Q => all_is_idle_d1,
      R => fifo_sinit
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_run_stop_del,
      Q => s2mm_halted_clr,
      R => fifo_sinit
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_halted_set0,
      Q => \^s2mm_halted_set\,
      R => fifo_sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_sofeof_gen is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_sofeof_gen : entity is "axi_dma_sofeof_gen";
end axi_dma_0_axi_dma_sofeof_gen;

architecture STRUCTURE of axi_dma_0_axi_dma_sofeof_gen is
  signal \^o2\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\ : STD_LOGIC;
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_last_d1_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_sof_generated_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair94";
begin
  O2 <= \^o2\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_last,
      I1 => s_ready,
      I2 => s_valid,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => s_sof_generated,
      I1 => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\,
      I2 => mm2s_prmry_resetn,
      I3 => \^axi_dma_tstvec\(0),
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\
    );
\GEN_FOR_SYNC.s_sof_generated_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
    port map (
      I0 => s_ready,
      I1 => s_valid,
      I2 => s_sof_generated,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_valid_d1,
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => p_0_in
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => \^o2\,
      I1 => ch1_delay_cnt_en,
      I2 => \^axi_dma_tstvec\(0),
      I3 => I1,
      O => O1
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
    port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_valid,
      I3 => s_ready,
      I4 => s_sof_generated,
      O => \^o2\
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080808080"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_sofeof_gen_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_sofeof_gen_0 : entity is "axi_dma_sofeof_gen";
end axi_dma_0_axi_dma_sofeof_gen_0;

architecture STRUCTURE of axi_dma_0_axi_dma_sofeof_gen_0 is
  signal \^o2\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\ : STD_LOGIC;
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_last_d1_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_sof_generated_i_2__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair96";
begin
  O2 <= \^o2\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_last,
      I1 => s_ready,
      I2 => s_valid,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tready,
      Q => s_ready,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => s_sof_generated,
      I1 => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\,
      I2 => s2mm_prmry_resetn,
      I3 => \^axi_dma_tstvec\(0),
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\
    );
\GEN_FOR_SYNC.s_sof_generated_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
    port map (
      I0 => s_ready,
      I1 => s_valid,
      I2 => s_sof_generated,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_valid_d1,
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => fifo_sinit
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => fifo_sinit
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => \^o2\,
      I1 => ch2_delay_cnt_en,
      I2 => \^axi_dma_tstvec\(0),
      I3 => I1,
      O => O1
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
    port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_valid,
      I3 => s_ready,
      I4 => s_sof_generated,
      O => \^o2\
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080808080"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_addr_cntl is
  port (
    m_axi_sg_arvalid : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_addr_cntl : entity is "axi_sg_addr_cntl";
end axi_dma_0_axi_sg_addr_cntl;

architecture STRUCTURE of axi_dma_0_axi_sg_addr_cntl is
  signal \n_0_sig_addr_reg_empty_i_1__1\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__1\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sig_btt_is_zero_reg_i_3__0\ : label is "soft_lutpair40";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_cmd_reg_empty,
      O => O1
    );
\sig_addr_reg_empty_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => I2,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_arready,
      I5 => sig_addr2rsc_calc_error,
      O => \n_0_sig_addr_reg_empty_i_1__1\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_reg_empty_i_1__1\,
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I2,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_arready,
      I4 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_btt_is_zero_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => I2,
      O => O2
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_sg_arready,
      I2 => sig_addr_reg_full,
      I3 => I2,
      O => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I3(0),
      Q => m_axi_sg_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I3(1),
      Q => m_axi_sg_arburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(1),
      Q => m_axi_sg_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_sg_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \axi_dma_0_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_sg_addr_cntl__parameterized0\ is
  signal \n_0_sig_addr_reg_empty_i_1__2\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__2\ : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I2,
      I2 => sig_data2all_tlast_error,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_cmd_reg_empty,
      O => O1
    );
\sig_addr_reg_empty_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^sig_addr2wsc_cmd_fifo_empty\,
      I2 => I3,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_awready,
      I5 => sig_addr2wsc_calc_error,
      O => \n_0_sig_addr_reg_empty_i_1__2\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_reg_empty_i_1__2\,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I3,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_awready,
      I4 => sig_addr2wsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
sig_btt_is_zero_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I2,
      I2 => sig_data2all_tlast_error,
      I3 => I3,
      O => O2
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => m_axi_sg_awready,
      I2 => sig_addr_reg_full,
      I3 => I3,
      O => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_awaddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_awaddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(0),
      Q => m_axi_sg_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(1),
      Q => m_axi_sg_awburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => D(0),
      Q => m_axi_sg_awlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__2\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_fifo : entity is "axi_sg_fifo";
end axi_dma_0_axi_sg_fifo;

architecture STRUCTURE of axi_dma_0_axi_sg_fifo is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_is_zero_reg_i_2__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => p_18_out_1,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(0),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(2),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(3),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(4),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(5),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(6),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(7),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(8),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(9),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(10),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(11),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(12),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(13),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(14),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(15),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(16),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(17),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(18),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(19),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(20),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(21),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(22),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(23),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(24),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(25),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(26),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(27),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(28),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(29),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(30),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      I2 => p_18_out_1,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\,
      Q => \^o3\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^sig_cmd2mstr_cmd_valid\,
      I1 => p_18_out_1,
      I2 => \^o3\,
      I3 => I2,
      I4 => I1,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      I1 => \n_0_sig_btt_is_zero_reg_i_2__0\,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => I4,
      O => O5
    );
\sig_btt_is_zero_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      O => \n_0_sig_btt_is_zero_reg_i_2__0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^o1\,
      Q => \^o2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => SR(0),
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_fifo_31 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_fifo_31 : entity is "axi_sg_fifo";
end axi_dma_0_axi_sg_fifo_31;

architecture STRUCTURE of axi_dma_0_axi_sg_fifo_31 is
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_btt_is_zero_reg_i_2 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_ftch_cmd_tready\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(26),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(0),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(1),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(2),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(3),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(4),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(5),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(6),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(7),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(8),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(9),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(10),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(11),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(26),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(12),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(13),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(14),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(15),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(16),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(17),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(18),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(19),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(20),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(21),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(22),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(23),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(24),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(25),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => ftch_cmnd_data(26),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888CCCC8888"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => sig_halt_reg,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I1 => n_0_sig_btt_is_zero_reg_i_2,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => sig_btt_is_zero_reg,
      O => O1
    );
sig_btt_is_zero_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      O => n_0_sig_btt_is_zero_reg_i_2
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_sg_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    O2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \axi_dma_0_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_sg_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair47";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => O2,
      I1 => I1,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
    port map (
      I0 => m_axis_updt_sts_tdata(4),
      I1 => m_axis_updt_sts_tdata(6),
      I2 => m_axis_updt_sts_tdata(5),
      I3 => m_axis_updt_sts_tdata(7),
      I4 => m_axis_updt_sts_tvalid,
      I5 => m_axi_sg_aresetn,
      O => O4
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_sg_fifo__parameterized0_30\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_sg_fifo__parameterized0_30\ : entity is "axi_sg_fifo";
end \axi_dma_0_axi_sg_fifo__parameterized0_30\;

architecture STRUCTURE of \axi_dma_0_axi_sg_fifo__parameterized0_30\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ftch_interr_i_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair42";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_ftch_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_ftch_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_ftch_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_ftch_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tdata(7),
      I1 => m_axis_ftch_sts_tvalid,
      O => O2
    );
ftch_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(4),
      O => ftch_interr_i
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_cmdsts_if is
  port (
    p_16_out : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_interr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    O9 : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    mm2s_error : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_cmdsts_if : entity is "axi_sg_ftch_cmdsts_if";
end axi_dma_0_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_cmdsts_if is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal ftch_error_early : STD_LOGIC;
  signal \^ftch_interr\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal \^mm2s_error\ : STD_LOGIC;
  signal n_0_ftch_error_early_i_1 : STD_LOGIC;
  signal n_0_ftch_error_i_1 : STD_LOGIC;
  signal n_0_s_axis_ftch_cmd_tvalid_i_1 : STD_LOGIC;
  signal s2mm_error : STD_LOGIC;
  signal \^s2mm_stop_i2_out\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_i_1\ : label is "soft_lutpair64";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_interr <= \^ftch_interr\;
  ftch_slverr <= \^ftch_slverr\;
  mm2s_error <= \^mm2s_error\;
  s2mm_stop_i2_out <= \^s2mm_stop_i2_out\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^mm2s_error\,
      I1 => s2mm_error,
      I2 => I12,
      I3 => I11,
      O => mm2s_stop_i
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
    port map (
      I0 => \^o1\,
      I1 => p_27_out,
      I2 => dma_s2mm_error,
      I3 => I2,
      I4 => ftch_error_early,
      I5 => p_3_out,
      O => s2mm_error
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => \^o1\,
      I1 => p_3_out,
      I2 => ftch_error_early,
      I3 => I6(0),
      I4 => dma_mm2s_error,
      I5 => I7,
      O => \^mm2s_error\
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^mm2s_error\,
      I1 => I11,
      I2 => I12,
      I3 => s2mm_error,
      O => \^s2mm_stop_i2_out\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^s2mm_stop_i2_out\,
      I1 => s2mm_run_stop_del,
      O => O9
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^ftch_done\,
      I1 => I6(0),
      I2 => I2,
      O => \^o3\
    );
\ftch_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000044F5"
    )
    port map (
      I0 => I3,
      I1 => \^o3\,
      I2 => I5,
      I3 => I4,
      I4 => Q(0),
      I5 => \^o1\,
      O => O2
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => SR(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^ftch_done\,
      R => SR(0)
    );
ftch_error_early_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sg_rvalid,
      I1 => sg_rresp(1),
      I2 => ftch_error_early,
      O => n_0_ftch_error_early_i_1
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ftch_error_early_i_1,
      Q => ftch_error_early,
      R => SR(0)
    );
ftch_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_interr\,
      I2 => \^ftch_slverr\,
      I3 => \^o1\,
      O => n_0_ftch_error_i_1
    );
ftch_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ftch_error_i_1,
      Q => \^o1\,
      R => SR(0)
    );
ftch_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_interr_i,
      Q => \^ftch_interr\,
      R => SR(0)
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => SR(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_aresetn,
      Q => p_16_out,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FF0004000400"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_ftch_cmd_tready,
      I5 => \^s_axis_ftch_cmd_tvalid\,
      O => n_0_s_axis_ftch_cmd_tvalid_i_1
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_s_axis_ftch_cmd_tvalid_i_1,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => '0'
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => SR(0)
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_pntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_sg_idle : out STD_LOGIC;
    O3 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I31 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I33 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_nxtdesc_wren : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    ch2_ftch_queue_full : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_pntr : entity is "axi_sg_ftch_pntr";
end axi_dma_0_axi_sg_ftch_pntr;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_pntr is
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal ch1_use_crntdesc : STD_LOGIC;
  signal ch2_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch2_run_stop_d1 : STD_LOGIC;
  signal ch2_use_crntdesc : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\ : label is "yes";
begin
  O2(1 downto 0) <= ch2_fetch_address_i(31 downto 30);
  O3 <= \^o3\;
  O5 <= \^o5\;
  \out\(1 downto 0) <= ch1_fetch_address_i(31 downto 30);
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(0),
      I1 => I9(0),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(4),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(10),
      I4 => ch1_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(5),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(11),
      I4 => ch1_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(6),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(12),
      I4 => ch1_fetch_address_i(12),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(7),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(13),
      I4 => ch1_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(8),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(14),
      I4 => ch1_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(9),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(15),
      I4 => ch1_fetch_address_i(15),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(10),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(16),
      I4 => ch1_fetch_address_i(16),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(11),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(17),
      I4 => ch1_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(12),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(18),
      I4 => ch1_fetch_address_i(18),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(13),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(19),
      I4 => ch1_fetch_address_i(19),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(1),
      I1 => I9(1),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(14),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(20),
      I4 => ch1_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(15),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(21),
      I4 => ch1_fetch_address_i(21),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(16),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(22),
      I4 => ch1_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(17),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(23),
      I4 => ch1_fetch_address_i(23),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(18),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(24),
      I4 => ch1_fetch_address_i(24),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(19),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(25),
      I4 => ch1_fetch_address_i(25),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(20),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(26),
      I4 => ch1_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(21),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(27),
      I4 => ch1_fetch_address_i(27),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(22),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(28),
      I4 => ch1_fetch_address_i(28),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(23),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(29),
      I4 => ch1_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(2),
      I1 => I9(2),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(24),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(30),
      I4 => ch1_fetch_address_i(30),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(25),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(31),
      I4 => ch1_fetch_address_i(31),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(3),
      I1 => I9(3),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(4),
      I1 => I9(4),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(5),
      I1 => I9(5),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(0),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(6),
      I4 => ch1_fetch_address_i(6),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(1),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(7),
      I4 => ch1_fetch_address_i(7),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(2),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(8),
      I4 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I33(3),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I9(9),
      I4 => ch1_fetch_address_i(9),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\,
      Q => ch1_fetch_address_i(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\,
      Q => ch1_fetch_address_i(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\,
      Q => ch1_fetch_address_i(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\,
      Q => ch1_fetch_address_i(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\,
      Q => ch1_fetch_address_i(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\,
      Q => ch1_fetch_address_i(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\,
      Q => ch1_fetch_address_i(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\,
      Q => ch1_fetch_address_i(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\,
      Q => ch1_fetch_address_i(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\,
      Q => ch1_fetch_address_i(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\,
      Q => ch1_fetch_address_i(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\,
      Q => ch1_fetch_address_i(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\,
      Q => ch1_fetch_address_i(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\,
      Q => ch1_fetch_address_i(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\,
      Q => ch1_fetch_address_i(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\,
      Q => ch1_fetch_address_i(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\,
      Q => ch1_fetch_address_i(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\,
      Q => ch1_fetch_address_i(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\,
      Q => ch1_fetch_address_i(26),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\,
      Q => ch1_fetch_address_i(27),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\,
      Q => ch1_fetch_address_i(28),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\,
      Q => ch1_fetch_address_i(29),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\,
      Q => ch1_fetch_address_i(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\,
      Q => ch1_fetch_address_i(30),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\,
      Q => ch1_fetch_address_i(31),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\,
      Q => ch1_fetch_address_i(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\,
      Q => ch1_fetch_address_i(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\,
      Q => ch1_fetch_address_i(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\,
      Q => ch1_fetch_address_i(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\,
      Q => ch1_fetch_address_i(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\,
      Q => ch1_fetch_address_i(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\,
      Q => ch1_fetch_address_i(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I3,
      Q => ch1_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(19),
      I1 => I31(13),
      I2 => ch1_fetch_address_i(18),
      I3 => I31(12),
      I4 => I31(14),
      I5 => ch1_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(16),
      I1 => I31(10),
      I2 => ch1_fetch_address_i(15),
      I3 => I31(9),
      I4 => I31(11),
      I5 => ch1_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(13),
      I1 => I31(7),
      I2 => ch1_fetch_address_i(12),
      I3 => I31(6),
      I4 => I31(8),
      I5 => ch1_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(10),
      I1 => I31(4),
      I2 => ch1_fetch_address_i(9),
      I3 => I31(3),
      I4 => I31(5),
      I5 => ch1_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      I1 => I31(1),
      I2 => ch1_fetch_address_i(6),
      I3 => I31(0),
      I4 => I31(2),
      I5 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(5),
      I1 => ch1_fetch_address_i(4),
      I2 => ch1_fetch_address_i(3),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(2),
      I1 => ch1_fetch_address_i(0),
      I2 => ch1_fetch_address_i(1),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(28),
      I1 => I31(22),
      I2 => ch1_fetch_address_i(27),
      I3 => I31(21),
      I4 => I31(23),
      I5 => ch1_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(25),
      I1 => I31(19),
      I2 => ch1_fetch_address_i(24),
      I3 => I31(18),
      I4 => I31(20),
      I5 => ch1_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(23),
      I1 => I31(17),
      I2 => ch1_fetch_address_i(21),
      I3 => I31(15),
      I4 => I31(16),
      I5 => ch1_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => ch1_sg_idle,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABABA00"
    )
    port map (
      I0 => ch1_use_crntdesc,
      I1 => ch1_run_stop_d1,
      I2 => I3,
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => ch1_nxtdesc_wren,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\,
      Q => ch1_use_crntdesc,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(0),
      I1 => I9(0),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(4),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(10),
      I4 => ch2_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(5),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(11),
      I4 => ch2_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(6),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(12),
      I4 => ch2_fetch_address_i(12),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(7),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(13),
      I4 => ch2_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(8),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(14),
      I4 => ch2_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(9),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(15),
      I4 => ch2_fetch_address_i(15),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(10),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(16),
      I4 => ch2_fetch_address_i(16),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(11),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(17),
      I4 => ch2_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(12),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(18),
      I4 => ch2_fetch_address_i(18),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(13),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(19),
      I4 => ch2_fetch_address_i(19),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(1),
      I1 => I9(1),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(14),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(20),
      I4 => ch2_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(15),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(21),
      I4 => ch2_fetch_address_i(21),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(16),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(22),
      I4 => ch2_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(17),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(23),
      I4 => ch2_fetch_address_i(23),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(18),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(24),
      I4 => ch2_fetch_address_i(24),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(19),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(25),
      I4 => ch2_fetch_address_i(25),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(20),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(26),
      I4 => ch2_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(21),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(27),
      I4 => ch2_fetch_address_i(27),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(22),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(28),
      I4 => ch2_fetch_address_i(28),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(23),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(29),
      I4 => ch2_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(2),
      I1 => I9(2),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(24),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(30),
      I4 => ch2_fetch_address_i(30),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(25),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(31),
      I4 => ch2_fetch_address_i(31),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(3),
      I1 => I9(3),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(4),
      I1 => I9(4),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch2_fetch_address_i(5),
      I1 => I9(5),
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(0),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(6),
      I4 => ch2_fetch_address_i(6),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(1),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(7),
      I4 => ch2_fetch_address_i(7),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(2),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(8),
      I4 => ch2_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I34(3),
      I1 => ch2_use_crntdesc,
      I2 => ch2_nxtdesc_wren,
      I3 => I9(9),
      I4 => ch2_fetch_address_i(9),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1\,
      Q => ch2_fetch_address_i(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\,
      Q => ch2_fetch_address_i(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\,
      Q => ch2_fetch_address_i(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\,
      Q => ch2_fetch_address_i(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\,
      Q => ch2_fetch_address_i(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\,
      Q => ch2_fetch_address_i(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\,
      Q => ch2_fetch_address_i(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\,
      Q => ch2_fetch_address_i(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\,
      Q => ch2_fetch_address_i(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\,
      Q => ch2_fetch_address_i(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\,
      Q => ch2_fetch_address_i(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1\,
      Q => ch2_fetch_address_i(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\,
      Q => ch2_fetch_address_i(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\,
      Q => ch2_fetch_address_i(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\,
      Q => ch2_fetch_address_i(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\,
      Q => ch2_fetch_address_i(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\,
      Q => ch2_fetch_address_i(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\,
      Q => ch2_fetch_address_i(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\,
      Q => ch2_fetch_address_i(26),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\,
      Q => ch2_fetch_address_i(27),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\,
      Q => ch2_fetch_address_i(28),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\,
      Q => ch2_fetch_address_i(29),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1\,
      Q => ch2_fetch_address_i(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\,
      Q => ch2_fetch_address_i(30),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\,
      Q => ch2_fetch_address_i(31),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1\,
      Q => ch2_fetch_address_i(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1\,
      Q => ch2_fetch_address_i(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1\,
      Q => ch2_fetch_address_i(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\,
      Q => ch2_fetch_address_i(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\,
      Q => ch2_fetch_address_i(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\,
      Q => ch2_fetch_address_i(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\,
      Q => ch2_fetch_address_i(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_run_stop_del,
      Q => ch2_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(19),
      I1 => I32(13),
      I2 => ch2_fetch_address_i(18),
      I3 => I32(12),
      I4 => I32(14),
      I5 => ch2_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(16),
      I1 => I32(10),
      I2 => ch2_fetch_address_i(15),
      I3 => I32(9),
      I4 => I32(11),
      I5 => ch2_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(13),
      I1 => I32(7),
      I2 => ch2_fetch_address_i(12),
      I3 => I32(6),
      I4 => I32(8),
      I5 => ch2_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(10),
      I1 => I32(4),
      I2 => ch2_fetch_address_i(9),
      I3 => I32(3),
      I4 => I32(5),
      I5 => ch2_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(7),
      I1 => I32(1),
      I2 => ch2_fetch_address_i(6),
      I3 => I32(0),
      I4 => I32(2),
      I5 => ch2_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch2_fetch_address_i(5),
      I1 => ch2_fetch_address_i(3),
      I2 => ch2_fetch_address_i(4),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch2_fetch_address_i(2),
      I1 => ch2_fetch_address_i(0),
      I2 => ch2_fetch_address_i(1),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(28),
      I1 => I32(22),
      I2 => ch2_fetch_address_i(27),
      I3 => I32(21),
      I4 => I32(23),
      I5 => ch2_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(25),
      I1 => I32(19),
      I2 => ch2_fetch_address_i(24),
      I3 => I32(18),
      I4 => I32(20),
      I5 => ch2_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch2_fetch_address_i(23),
      I1 => I32(17),
      I2 => ch2_fetch_address_i(21),
      I3 => I32(15),
      I4 => I32(16),
      I5 => ch2_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I4,
      Q => \^o3\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => O4(0),
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => I13(0),
      S(1) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14\,
      S(1) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15\,
      S(0) => \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABABA00"
    )
    port map (
      I0 => ch2_use_crntdesc,
      I1 => ch2_run_stop_d1,
      I2 => s2mm_run_stop_del,
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => ch2_nxtdesc_wren,
      O => \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\,
      Q => ch2_use_crntdesc,
      R => '0'
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(26),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(26),
      O => D(20)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(25),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(25),
      O => D(19)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(24),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(24),
      O => D(18)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(23),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(23),
      O => D(17)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(22),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(22),
      O => D(16)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(21),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(21),
      O => D(15)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(20),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(20),
      O => D(14)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(19),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(19),
      O => D(13)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(18),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(18),
      O => D(12)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(17),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(17),
      O => D(11)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(16),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(16),
      O => D(10)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(15),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(15),
      O => D(9)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(14),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(14),
      O => D(8)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(13),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(13),
      O => D(7)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(12),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(12),
      O => D(6)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(11),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(11),
      O => D(5)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(10),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(10),
      O => D(4)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(9),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(9),
      O => D(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(8),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(8),
      O => D(2)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(7),
      O => D(1)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(6),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(6),
      O => D(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(31),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(31),
      O => D(25)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(30),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(30),
      O => D(24)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(29),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(29),
      O => D(23)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(28),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(28),
      O => D(22)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ch1_fetch_address_i(27),
      I1 => I6(0),
      I2 => ch2_fetch_address_i(27),
      O => D(21)
    );
\ftch_cs[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\,
      I1 => s2mm_run_stop_del,
      O => O1
    );
\ftch_cs[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o3\,
      I1 => s2mm_desc_flush_del,
      I2 => ch2_ftch_pause,
      I3 => ch2_ftch_queue_full,
      I4 => p_3_out,
      I5 => p_27_out,
      O => \^o5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_sm is
  port (
    O1 : out STD_LOGIC;
    p_27_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ftch_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out_0 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    I10 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ftch_interr : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_sm : entity is "axi_sg_ftch_sm";
end axi_dma_0_axi_sg_ftch_sm;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_sm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \^ch1_active_i\ : signal is std.standard.true;
  signal ch1_active_set : STD_LOGIC;
  signal ch1_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch1_stale_descriptor : signal is std.standard.true;
  signal ch2_active_i : STD_LOGIC;
  attribute MARK_DEBUG of ch2_active_i : signal is std.standard.true;
  signal ch2_active_set : STD_LOGIC;
  signal ch2_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch2_stale_descriptor : signal is std.standard.true;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_TLAST_GEN.sof_ftch_desc_i_4\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair65";
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "true";
  attribute KEEP of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "true";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair65";
  attribute KEEP of \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\ : label is "true";
  attribute KEEP of \GEN_CH2_FETCH.ch2_active_i_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_CH2_FETCH.ch2_active_i_reg\ : label is "true";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair66";
begin
  E(0) <= \^e\(0);
  O1 <= ch1_stale_descriptor;
  O2 <= ch2_active_i;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ch1_active_i <= \^ch1_active_i\;
  p_27_out <= ch2_stale_descriptor;
  p_32_out <= \^p_32_out\;
  p_59_out <= \^p_59_out\;
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ftch_stale_desc,
      I1 => I6(0),
      I2 => ch1_stale_descriptor,
      O => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\,
      Q => ch1_stale_descriptor,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => \^ch1_active_i\,
      I1 => ch1_active_set,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => ch2_active_set,
      O => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\,
      Q => \^ch1_active_i\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I6(0),
      I1 => ftch_decerr,
      I2 => \^o3\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\,
      Q => \^o3\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFDFFFCF"
    )
    port map (
      I0 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\,
      I1 => \^o5\,
      I2 => m_axi_sg_aresetn,
      I3 => I1,
      I4 => ch1_sg_idle,
      I5 => \^p_59_out\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E4CFFFF"
    )
    port map (
      I0 => \^q\(1),
      I1 => I5,
      I2 => \^q\(0),
      I3 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\,
      I4 => ch1_ftch_queue_empty,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEECCEEC0EECC"
    )
    port map (
      I0 => \^q\(0),
      I1 => I6(0),
      I2 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\,
      I3 => I1,
      I4 => s2mm_run_stop_del,
      I5 => I2,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => ftch_done,
      I1 => ch2_active_i,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\,
      Q => \^p_59_out\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => ftch_done,
      I1 => I1,
      I2 => ch1_stale_descriptor,
      I3 => ftch_interr,
      I4 => I6(0),
      I5 => \^o5\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\,
      Q => \^o5\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I6(0),
      I1 => ftch_slverr,
      I2 => \^o4\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\,
      Q => \^o4\,
      R => SR(0)
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ftch_stale_desc,
      I1 => ch2_active_i,
      I2 => ch2_stale_descriptor,
      O => \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\,
      Q => ch2_stale_descriptor,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => ch2_active_i,
      I1 => ch2_active_set,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => ch1_active_set,
      O => \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\
    );
\GEN_CH2_FETCH.ch2_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B1"
    )
    port map (
      I0 => \^q\(1),
      I1 => I5,
      I2 => I3,
      I3 => I1,
      I4 => I7,
      I5 => \^q\(0),
      O => ch2_active_set
    );
\GEN_CH2_FETCH.ch2_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040550000"
    )
    port map (
      I0 => \^q\(0),
      I1 => ch2_active_i,
      I2 => ftch_done,
      I3 => \^q\(1),
      I4 => I5,
      I5 => I1,
      O => ch1_active_set
    );
\GEN_CH2_FETCH.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.ch2_active_i_i_1\,
      Q => ch2_active_i,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => ftch_decerr,
      I2 => \^o6\,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\,
      Q => \^o6\,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF8FF"
    )
    port map (
      I0 => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\,
      I1 => I10,
      I2 => \^o8\,
      I3 => m_axi_sg_aresetn,
      I4 => I1,
      I5 => \^p_32_out\,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"828A82AA80808080"
    )
    port map (
      I0 => ch2_ftch_queue_empty,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => ch2_active_i,
      I4 => I1,
      I5 => I7,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1\,
      Q => \^p_32_out\,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => ftch_done,
      I1 => I1,
      I2 => ch2_stale_descriptor,
      I3 => ftch_interr,
      I4 => ch2_active_i,
      I5 => \^o8\,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\,
      Q => \^o8\,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => ftch_slverr,
      I2 => \^o7\,
      O => \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\,
      Q => \^o7\,
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ch2_active_i,
      I1 => I9(0),
      I2 => m_axi_sg_rvalid,
      O => O11
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => I1,
      O => \^e\(0)
    );
\TLAST_GEN.sof_ftch_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE0EEE0EEE"
    )
    port map (
      I0 => \n_0_TLAST_GEN.sof_ftch_desc_i_4\,
      I1 => I8,
      I2 => I6(0),
      I3 => mm2s_desc_flush,
      I4 => ch2_active_i,
      I5 => s2mm_desc_flush_del,
      O => O10
    );
\TLAST_GEN.sof_ftch_desc_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
    port map (
      I0 => I1,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => p_4_out,
      I4 => p_5_out_0,
      O => \n_0_TLAST_GEN.sof_ftch_desc_i_4\
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
    port map (
      I0 => \^q\(0),
      I1 => I3,
      I2 => I5,
      I3 => \^q\(1),
      I4 => I4,
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \^q\(1),
      I1 => ftch_done,
      I2 => ch2_active_i,
      O => O9
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1,
      I2 => ftch_done,
      I3 => \^q\(1),
      O => ftch_ns(1)
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_ns(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_ns(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o6\,
      I2 => \^o5\,
      I3 => \^o7\,
      I4 => \^o8\,
      I5 => \^o4\,
      O => O12
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => O13(4),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => O13(5),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => O13(6),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(7),
      Q => O13(7),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(8),
      Q => O13(8),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(9),
      Q => O13(9),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(10),
      Q => O13(10),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(11),
      Q => O13(11),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(12),
      Q => O13(12),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(13),
      Q => O13(13),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(14),
      Q => O13(14),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(15),
      Q => O13(15),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(16),
      Q => O13(16),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(17),
      Q => O13(17),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(18),
      Q => O13(18),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(19),
      Q => O13(19),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(20),
      Q => O13(20),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(21),
      Q => O13(21),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(22),
      Q => O13(22),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(23),
      Q => O13(23),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(24),
      Q => O13(24),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(25),
      Q => O13(25),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => O13(0),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => O13(1),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => O13(2),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => O13(3),
      R => SR(0)
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => \^o5\,
      O => sg_ftch_error0
    );
\sg_ftch_error_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o7\,
      I2 => \^o8\,
      O => sg_ftch_error0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_intrpt is
  port (
    ch1_delay_cnt_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_dly_fast_incr7_out : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out_1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    ch2_dly_fast_incr3_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    O4 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC;
    s2mm_irqthresh_wren : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I40 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I58 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I59 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_intrpt : entity is "axi_sg_intrpt";
end axi_dma_0_axi_sg_intrpt;

architecture STRUCTURE of axi_dma_0_axi_sg_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_ioc_irq_set_i5_out : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_ioc_irq_set_i1_out : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\ : label is "soft_lutpair31";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2(0) <= \^o2\(0);
  O3 <= \^o3\;
  O6(7 downto 0) <= \^o6\(7 downto 0);
  O7(7 downto 0) <= \^o7\(7 downto 0);
  O8(7 downto 0) <= \^o8\(7 downto 0);
  O9(7 downto 0) <= \^o9\(7 downto 0);
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\,
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      R => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      R => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      S => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      S => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      S => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      S => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      S => I8(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\,
      O => O14
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_incr7_out,
      Q => \^e\(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I7,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o8\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o8\(1),
      I1 => \^o8\(0),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o8\(2),
      I1 => \^o8\(0),
      I2 => \^o8\(1),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o8\(3),
      I1 => \^o8\(1),
      I2 => \^o8\(0),
      I3 => \^o8\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o8\(4),
      I1 => \^o8\(2),
      I2 => \^o8\(0),
      I3 => \^o8\(1),
      I4 => \^o8\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o8\(5),
      I1 => \^o8\(3),
      I2 => \^o8\(1),
      I3 => \^o8\(0),
      I4 => \^o8\(2),
      I5 => \^o8\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o8\(6),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o8\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      I2 => \^o8\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o8\(5),
      I1 => \^o8\(3),
      I2 => \^o8\(1),
      I3 => \^o8\(0),
      I4 => \^o8\(2),
      I5 => \^o8\(4),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^o8\(0),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^o8\(1),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^o8\(2),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^o8\(3),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^o8\(4),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^o8\(5),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^o8\(6),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^o8\(7),
      R => I58(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o8\(2),
      I1 => I38(0),
      I2 => \^o8\(7),
      I3 => I38(1),
      O => O16
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_23_out_1,
      Q => \^o1\,
      R => I8(0)
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => O4,
      I3 => mm2s_irqthresh_wren,
      I4 => Q(0),
      I5 => \^o1\,
      O => ch1_ioc_irq_set_i5_out
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^o6\(7),
      I1 => \^o6\(0),
      I2 => \^o6\(5),
      I3 => \^o6\(6),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o6\(2),
      I1 => \^o6\(1),
      I2 => \^o6\(4),
      I3 => \^o6\(3),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_ioc_irq_set_i5_out,
      Q => p_45_out,
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I1 => I15,
      I2 => \^o6\(0),
      I3 => mm2s_irqthresh_wren,
      I4 => Q(0),
      I5 => \^o1\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o6\(0),
      I1 => \^o6\(1),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I16,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \^o6\(2),
      I1 => \^o6\(0),
      I2 => \^o6\(1),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I17,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o6\(3),
      I1 => \^o6\(2),
      I2 => \^o6\(1),
      I3 => \^o6\(0),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I18,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
    port map (
      I0 => \^o6\(4),
      I1 => \^o6\(3),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\,
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I19,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o6\(0),
      I1 => \^o6\(1),
      I2 => \^o6\(2),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o6\(5),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I20,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I1 => \^o6\(5),
      I2 => \^o6\(6),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I21,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o6\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \^o6\(5),
      I3 => \^o6\(6),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I22,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o6\(4),
      I1 => \^o6\(3),
      I2 => \^o6\(2),
      I3 => \^o6\(1),
      I4 => \^o6\(0),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => mm2s_irqthresh_wren,
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\,
      Q => \^o6\(0),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\,
      Q => \^o6\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\,
      Q => \^o6\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\,
      Q => \^o6\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\,
      Q => \^o6\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\,
      Q => \^o6\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\,
      Q => \^o6\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\,
      Q => \^o6\(7),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\,
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\,
      R => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\,
      R => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\,
      S => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\,
      S => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\,
      S => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\,
      S => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      S => I10(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\,
      O => O15
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_incr3_out,
      Q => \^o2\(0),
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I9,
      Q => ch2_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o9\(0),
      O => \plusOp__0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      O => \plusOp__0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(0),
      I2 => \^o9\(1),
      O => \plusOp__0\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(1),
      I2 => \^o9\(0),
      I3 => \^o9\(2),
      O => \plusOp__0\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o9\(4),
      I1 => \^o9\(2),
      I2 => \^o9\(0),
      I3 => \^o9\(1),
      I4 => \^o9\(3),
      O => \plusOp__0\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      I4 => \^o9\(2),
      I5 => \^o9\(4),
      O => \plusOp__0\(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\,
      O => \plusOp__0\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o9\(7),
      I1 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\,
      I2 => \^o9\(6),
      O => \plusOp__0\(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      I4 => \^o9\(2),
      I5 => \^o9\(4),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(0),
      Q => \^o9\(0),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(1),
      Q => \^o9\(1),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(2),
      Q => \^o9\(2),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(3),
      Q => \^o9\(3),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(4),
      Q => \^o9\(4),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(5),
      Q => \^o9\(5),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(6),
      Q => \^o9\(6),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^o2\(0),
      D => \plusOp__0\(7),
      Q => \^o9\(7),
      R => I59(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000820082"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\,
      I1 => I39(3),
      I2 => \^o9\(7),
      I3 => I40,
      I4 => I39(1),
      I5 => \^o9\(5),
      O => O17
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
    port map (
      I0 => \^o9\(4),
      I1 => I39(0),
      I2 => I39(2),
      I3 => \^o9\(6),
      O => \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_15_out,
      Q => \^o3\,
      R => I10(0)
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => O5,
      I3 => s2mm_irqthresh_wren,
      I4 => I14(0),
      I5 => \^o3\,
      O => ch2_ioc_irq_set_i1_out
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^o7\(7),
      I1 => \^o7\(0),
      I2 => \^o7\(5),
      I3 => \^o7\(6),
      I4 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o7\(4),
      I1 => \^o7\(3),
      I2 => \^o7\(2),
      I3 => \^o7\(1),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_ioc_irq_set_i1_out,
      Q => p_18_out,
      R => '0'
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4F4F"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I1 => I23,
      I2 => s2mm_irqthresh_wren,
      I3 => I14(0),
      I4 => \^o3\,
      I5 => \^o7\(0),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o7\(1),
      I1 => \^o7\(0),
      I2 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I3 => I24,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \^o7\(2),
      I1 => \^o7\(0),
      I2 => \^o7\(1),
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I4 => I25,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o7\(3),
      I1 => \^o7\(2),
      I2 => \^o7\(1),
      I3 => \^o7\(0),
      I4 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I5 => I26,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
    port map (
      I0 => \^o7\(4),
      I1 => \^o7\(3),
      I2 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\,
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I4 => I27,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o7\(0),
      I1 => \^o7\(1),
      I2 => \^o7\(2),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o7\(5),
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I3 => I28,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I1 => \^o7\(5),
      I2 => \^o7\(6),
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I4 => I29,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o7\(7),
      I1 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\,
      I2 => \^o7\(5),
      I3 => \^o7\(6),
      I4 => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\,
      I5 => I30,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o7\(4),
      I1 => \^o7\(3),
      I2 => \^o7\(2),
      I3 => \^o7\(1),
      I4 => \^o7\(0),
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => \^o3\,
      I1 => I14(0),
      I2 => s2mm_irqthresh_wren,
      I3 => \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\,
      O => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\,
      Q => \^o7\(0),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\,
      Q => \^o7\(1),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\,
      Q => \^o7\(2),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\,
      Q => \^o7\(3),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\,
      Q => \^o7\(4),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\,
      Q => \^o7\(5),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\,
      Q => \^o7\(6),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I2(0),
      D => \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\,
      Q => \^o7\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_rd_status_cntl : entity is "axi_sg_rd_status_cntl";
end axi_dma_0_axi_sg_rd_status_cntl;

architecture STRUCTURE of axi_dma_0_axi_sg_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_rd_sts_interr_reg_i_1__0\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \^sig_rd_sts_decerr_reg0\ : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_rd_sts_decerr_reg0 <= \^sig_rd_sts_decerr_reg0\;
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_decerr,
      O => \^sig_rd_sts_decerr_reg0\
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => \^sig_rd_sts_decerr_reg0\,
      Q => \^d\(1),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
\sig_rd_sts_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => I2,
      O => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(0),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^d\(3),
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(2),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_rddata_cntl : entity is "axi_sg_rddata_cntl";
end axi_dma_0_axi_sg_rddata_cntl;

architecture STRUCTURE of axi_dma_0_axi_sg_rddata_cntl is
  signal n_0_mm2s_rlast_del_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_decerr_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_coelsc_interr_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_coelsc_okay_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_slverr_reg_i_1__0\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_coelsc_interr_reg_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_empty_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_full_i_1__0\ : label is "soft_lutpair44";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => n_0_mm2s_rlast_del_i_1
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_mm2s_rlast_del_i_1,
      Q => \^sig_data2rsc_valid\,
      R => I3(0)
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => I3(0)
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(0),
      I3 => m_axi_sg_rresp(1),
      I4 => sig_rsc2data_ready,
      I5 => I1,
      O => \n_0_sig_coelsc_decerr_reg_i_1__0\
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_decerr_reg_i_1__0\,
      Q => \^sig_data2rsc_decerr\,
      R => '0'
    );
\sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I1,
      I2 => sig_rsc2data_ready,
      I3 => m_axi_sg_rvalid,
      O => \n_0_sig_coelsc_interr_reg_i_1__0\
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_interr_reg_i_1__0\,
      Q => sig_data2rsc_calc_err,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
    port map (
      I0 => sig_data2rsc_okay,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_rsc2data_ready,
      I4 => I1,
      O => n_0_sig_coelsc_okay_reg_i_1
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_coelsc_okay_reg_i_1,
      Q => sig_data2rsc_okay,
      R => '0'
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_rsc2data_ready,
      I5 => I1,
      O => \n_0_sig_coelsc_slverr_reg_i_1__0\
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_slverr_reg_i_1__0\,
      Q => sig_data2rsc_slverr,
      R => '0'
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => D(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => D(1),
      I2 => sig_data2rsc_okay,
      I3 => sig_rd_sts_decerr_reg0,
      I4 => sig_data2rsc_calc_err,
      I5 => D(0),
      O => sig_rd_sts_okay_reg0
    );
\sig_rd_sts_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O1
    );
\sig_rd_sts_reg_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => D(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_reset is
  port (
    sig_s_h_halt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_reset : entity is "axi_sg_reset";
end axi_dma_0_axi_sg_reset;

architecture STRUCTURE of axi_dma_0_axi_sg_reset is
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
begin
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^sig_s_h_halt_reg\,
      Q => \^sig_s_h_halt_reg\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_reset_29 is
  port (
    O1 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_reset_29 : entity is "axi_sg_reset";
end axi_dma_0_axi_sg_reset_29;

architecture STRUCTURE of axi_dma_0_axi_sg_reset_29 is
  signal \^o1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_rready_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_cmd_tag_reg[0]_i_1\ : label is "soft_lutpair46";
begin
  O1 <= \^o1\;
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => I3(0)
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dm_m_axi_sg_aresetn,
      Q => \^o1\,
      R => '0'
    );
\sig_cmd_tag_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => sig_halt_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_scc is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_btt_is_zero_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_scc : entity is "axi_sg_scc";
end axi_dma_0_axi_sg_scc;

architecture STRUCTURE of axi_dma_0_axi_sg_scc is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal n_0_sig_cmd_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_btt_is_zero_reg\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair43";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  sig_btt_is_zero_reg <= \^sig_btt_is_zero_reg\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sm_set_error\,
      O => O1
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_btt_is_zero_reg\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA000000000000"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_cmd_reg_empty\,
      I3 => sig_halt_reg,
      I4 => sig_addr2rsc_cmd_fifo_empty,
      I5 => I2,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => sig_mstr2addr_cmd_valid,
      R => '0'
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => O2(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => O2(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => O2(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => O2(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => O2(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => O2(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => O2(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => O2(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => O2(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => O2(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => O2(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => O2(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => O2(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => O2(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => O2(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => O2(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => O2(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => O2(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => O2(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(28),
      Q => O2(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(29),
      Q => O2(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(30),
      Q => O2(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => O2(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(31),
      Q => O2(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(32),
      Q => O2(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => O2(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => O2(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => O2(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => O2(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => O2(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => O2(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => O2(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => O3(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O3(1),
      R => SR(0)
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFFFFF"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_halt_reg,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => I2,
      O => n_0_sig_cmd_reg_empty_i_1
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd_reg_empty_i_1,
      Q => \^sig_cmd_reg_empty\,
      R => '0'
    );
\sig_cmd_tag_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(33),
      Q => \^d\(1),
      R => SR(0)
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_halt_reg,
      I2 => sig_addr2rsc_cmd_fifo_empty,
      O => sig_push_addr_reg1_out
    );
\sig_next_len_reg[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^d\(1),
      O => \^d\(0)
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_btt_is_zero_reg\,
      I1 => \^sm_set_error\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sm_set_error\,
      R => I3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_scc_wr is
  port (
    sig_mstr2data_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_reg_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_scc_wr : entity is "axi_sg_scc_wr";
end axi_dma_0_axi_sg_scc_wr;

architecture STRUCTURE of axi_dma_0_axi_sg_scc_wr is
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal \n_0_sig_cmd_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair48";
begin
  O1 <= \^o1\;
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_tag(0) <= \^sig_mstr2data_tag\(0);
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => O2
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^o1\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_load_input_cmd,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => I2,
      I4 => sig_data2all_tlast_error,
      I5 => I3,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => O3(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => O3(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => O3(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => O3(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => O3(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => O3(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => O3(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => O3(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => O3(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => O3(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => O3(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => O3(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => O3(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => O3(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => O3(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => O3(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => O3(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => O3(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => O3(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(28),
      Q => O3(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(29),
      Q => O3(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(30),
      Q => O3(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => O3(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(31),
      Q => O3(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(32),
      Q => O3(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => O3(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => O3(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => O3(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => O3(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => O3(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => O3(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => O3(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => O4(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O4(1),
      R => SR(0)
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2FFFFFFFFF"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => I2,
      I4 => sig_data2all_tlast_error,
      I5 => I3,
      O => \n_0_sig_cmd_reg_empty_i_1__0\
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_cmd_reg_empty_i_1__0\,
      Q => \^sig_cmd_reg_empty\,
      R => '0'
    );
\sig_cmd_tag_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(33),
      Q => \^sig_mstr2data_tag\(0),
      R => SR(0)
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => I2,
      I3 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
\sig_next_len_reg[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_mstr2data_tag\(0),
      O => D(0)
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_calc2dm_calc_err\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sig_calc2dm_calc_err\,
      R => I4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    p_18_out_1 : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_27_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    p_6_out_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_updt_cmdsts_if : entity is "axi_sg_updt_cmdsts_if";
end axi_dma_0_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of axi_dma_0_axi_sg_updt_cmdsts_if is
  signal \^o2\ : STD_LOGIC;
  signal n_0_updt_error_i_1 : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_2\ : label is "soft_lutpair0";
begin
  O2 <= \^o2\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_11_out,
      O => p_27_out
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => \^o2\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => p_5_out,
      O => O1
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_6_out_3,
      O => p_18_out
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => p_18_out_1,
      R => '0'
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => SR(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^updt_slverr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_interr\,
      I3 => \^o2\,
      O => n_0_updt_error_i_1
    );
updt_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_error_i_1,
      Q => \^o2\,
      R => SR(0)
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => SR(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_updt_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    in004_out : out STD_LOGIC;
    in0011_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    in009_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    p_24_out_2 : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_23_out_3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_s2mm : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_irqthresh_wren : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    ptr2_queue_empty : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I10 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    I44 : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    I45 : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I50 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    I51 : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I23 : in STD_LOGIC;
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_2 : in STD_LOGIC;
    p_5_out_4 : in STD_LOGIC;
    p_4_out_5 : in STD_LOGIC;
    p_3_out_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_updt_sm : entity is "axi_sg_updt_sm";
end axi_dma_0_axi_sg_updt_sm;

architecture STRUCTURE of axi_dma_0_axi_sg_updt_sm is
  signal \^d\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch1_active_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ch1_active_i : signal is std.standard.true;
  signal ch2_active_i : STD_LOGIC;
  attribute MARK_DEBUG of ch2_active_i : signal is std.standard.true;
  signal \^mm2s_all_idle\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_3\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_4\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_5\ : STD_LOGIC;
  signal \n_0_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_updt_cs[0]_i_3\ : STD_LOGIC;
  signal \n_1_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \^p_26_out\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal update_address0_in : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal updt_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_UPDATE.ch1_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_4\ : label is "soft_lutpair1";
  attribute KEEP of \GEN_CH2_UPDATE.ch2_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_slverr_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \updt_cs[0]_i_1\ : label is "soft_lutpair1";
begin
  D(29 downto 0) <= \^d\(29 downto 0);
  O1 <= ch2_active_i;
  O10 <= \^o10\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= ch1_active_i;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  mm2s_all_idle <= \^mm2s_all_idle\;
  p_26_out <= \^p_26_out\;
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400FF000400"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\,
      I3 => m_axi_sg_aresetn,
      I4 => ch1_active_i,
      I5 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FF0"
    )
    port map (
      I0 => ch2_active_i,
      I1 => updt_done,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => updt_cs(2),
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\,
      Q => ch1_active_i,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_8_out_2,
      I2 => \^o19\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\,
      Q => \^o19\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_10_out,
      I2 => \^o17\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\,
      Q => \^o17\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_9_out,
      I2 => \^o16\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\,
      Q => \^o16\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_decerr,
      I2 => \^o14\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\,
      Q => \^o14\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFFFDF"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\,
      I1 => I1,
      I2 => m_axi_sg_aresetn,
      I3 => p_5_out,
      I4 => I2,
      I5 => p_53_out,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFA4A"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1,
      I2 => \^q\(1),
      I3 => ch1_active_i,
      I4 => updt_cs(2),
      I5 => I2,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\,
      Q => p_53_out,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_interr,
      I2 => \^o18\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\,
      Q => \^o18\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_27_out,
      Q => \^o3\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_slverr,
      I2 => \^o9\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\,
      Q => \^o9\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF000E000E00"
    )
    port map (
      I0 => I23,
      I1 => \^q\(0),
      I2 => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\,
      I3 => m_axi_sg_aresetn,
      I4 => updt_done,
      I5 => ch2_active_i,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FAFAFAFAFAFAFA"
    )
    port map (
      I0 => \^q\(0),
      I1 => ch2_active_i,
      I2 => updt_cs(2),
      I3 => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\,
      I4 => updt_done,
      I5 => I4,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1,
      O => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4\
    );
\GEN_CH2_UPDATE.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1\,
      Q => ch2_active_i,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_3_out_6,
      I2 => \^o15\,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\,
      Q => \^o15\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_5_out_4,
      I2 => \^o7\,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\,
      Q => \^o7\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_4_out_5,
      I2 => \^o6\,
      O => \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\,
      Q => \^o6\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_decerr,
      I1 => ch2_active_i,
      I2 => \^o12\,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\,
      Q => \^o12\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFAAA8"
    )
    port map (
      I0 => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\,
      I1 => follower_empty_s2mm,
      I2 => ptr2_queue_empty,
      I3 => p_5_out,
      I4 => I9,
      I5 => \^p_26_out\,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030001FF"
    )
    port map (
      I0 => I1,
      I1 => ch2_active_i,
      I2 => updt_cs(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1\,
      Q => \^p_26_out\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_interr,
      I1 => ch2_active_i,
      I2 => \^o10\,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\,
      Q => \^o10\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_18_out,
      Q => \^o4\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_slverr,
      I1 => ch2_active_i,
      I2 => \^o13\,
      O => \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\,
      Q => \^o13\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \^o3\,
      I1 => I6,
      I2 => I7(0),
      I3 => mm2s_irqthresh_wren,
      O => E(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \^o4\,
      I1 => I8,
      I2 => I14(0),
      I3 => s2mm_irqthresh_wren,
      O => O5(0)
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o19\,
      I1 => I43,
      O => O48
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o17\,
      I1 => I41,
      O => O46
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o16\,
      I1 => I42,
      O => O47
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o14\,
      I1 => p_56_out,
      I2 => I46,
      O => O51
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o18\,
      I1 => p_58_out,
      I2 => I44,
      O => O49
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o9\,
      I1 => p_57_out,
      I2 => I45,
      O => O50
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o15\,
      I1 => I49,
      O => O54
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o7\,
      I1 => I47,
      O => O52
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o6\,
      I1 => I48,
      O => O53
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o12\,
      I1 => p_29_out,
      I2 => I52,
      O => O57
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o10\,
      I1 => p_31_out,
      I2 => I50,
      O => O55
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o13\,
      I1 => p_30_out,
      I2 => I51,
      O => O56
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^p_26_out\,
      I1 => p_24_out_2,
      I2 => p_32_out,
      I3 => p_23_out_3,
      O => \^o8\
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_53_out,
      I1 => p_20_out,
      I2 => p_59_out,
      I3 => p_19_out,
      O => \^mm2s_all_idle\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch1_active_i,
      O => \^d\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch2_active_i,
      O => \^d\(29)
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(10),
      I1 => I12,
      I2 => I15(4),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(4),
      O => O41
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(11),
      I1 => I12,
      I2 => I15(5),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(5),
      O => O40
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(12),
      I1 => I12,
      I2 => I15(6),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(6),
      O => O39
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(13),
      I1 => I12,
      I2 => I15(7),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(7),
      O => O38
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(14),
      I1 => I12,
      I2 => I15(8),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(8),
      O => O37
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(15),
      I1 => I12,
      I2 => I15(9),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(9),
      O => O36
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(16),
      I1 => I12,
      I2 => I15(10),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(10),
      O => O35
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(17),
      I1 => I12,
      I2 => I15(11),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(11),
      O => O34
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(18),
      I1 => I12,
      I2 => I15(12),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(12),
      O => O33
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(19),
      I1 => I12,
      I2 => I15(13),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(13),
      O => O32
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(20),
      I1 => I12,
      I2 => I15(14),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(14),
      O => O31
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(21),
      I1 => I12,
      I2 => I15(15),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(15),
      O => O30
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(22),
      I1 => I12,
      I2 => I15(16),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(16),
      O => O29
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(23),
      I1 => I12,
      I2 => I15(17),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(17),
      O => O28
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(24),
      I1 => I12,
      I2 => I15(18),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(18),
      O => O27
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(25),
      I1 => I12,
      I2 => I15(19),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(19),
      O => O26
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(26),
      I1 => I12,
      I2 => I15(20),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(20),
      O => O25
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(27),
      I1 => I12,
      I2 => I15(21),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(21),
      O => O24
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(28),
      I1 => I12,
      I2 => I15(22),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(22),
      O => O23
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(29),
      I1 => I12,
      I2 => I15(23),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(23),
      O => O22
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(30),
      I1 => I12,
      I2 => I15(24),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(24),
      O => O21
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(31),
      I1 => I12,
      I2 => I15(25),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(25),
      O => O20
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o7\,
      I2 => \^o9\,
      I3 => \^o10\,
      O => \n_0_ftch_error_addr[31]_i_3\
    );
\ftch_error_addr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \n_0_ftch_error_addr[31]_i_5\,
      I1 => \^o12\,
      I2 => \^o13\,
      I3 => I12,
      O => \n_0_ftch_error_addr[31]_i_4\
    );
\ftch_error_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o14\,
      I1 => \^o15\,
      I2 => \^o16\,
      I3 => \^o17\,
      I4 => \^o18\,
      I5 => \^o19\,
      O => \n_0_ftch_error_addr[31]_i_5\
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(6),
      I1 => I12,
      I2 => I15(0),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(0),
      O => O45
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(7),
      I1 => I12,
      I2 => I15(1),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(1),
      O => O44
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(8),
      I1 => I12,
      I2 => I15(2),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(2),
      O => O43
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(9),
      I1 => I12,
      I2 => I15(3),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => p_4_out(3),
      O => O42
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => I10,
      I1 => \^mm2s_all_idle\,
      I2 => mm2s_stop_i,
      I3 => mm2s_halt_cmplt,
      O => mm2s_halted_set0
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
    port map (
      I0 => s2mm_run_stop_del,
      I1 => \^o8\,
      I2 => s2mm_stop_i2_out,
      I3 => s2mm_halt_cmplt,
      O => s2mm_halted_set0
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FCA8A8"
    )
    port map (
      I0 => updt_cmnd_wr,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => s_axis_updt_cmd_tready,
      I4 => p_18_out_1,
      O => O11
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(10),
      Q => \^d\(7),
      R => SR(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(11),
      Q => \^d\(8),
      R => SR(0)
    );
\update_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[7]_i_1\,
      CO(3) => \n_0_update_address_reg[11]_i_1\,
      CO(2) => \n_1_update_address_reg[11]_i_1\,
      CO(1) => \n_2_update_address_reg[11]_i_1\,
      CO(0) => \n_3_update_address_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(11 downto 8),
      S(3 downto 0) => I17(3 downto 0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(12),
      Q => \^d\(9),
      R => SR(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(13),
      Q => \^d\(10),
      R => SR(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(14),
      Q => \^d\(11),
      R => SR(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(15),
      Q => \^d\(12),
      R => SR(0)
    );
\update_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[11]_i_1\,
      CO(3) => \n_0_update_address_reg[15]_i_1\,
      CO(2) => \n_1_update_address_reg[15]_i_1\,
      CO(1) => \n_2_update_address_reg[15]_i_1\,
      CO(0) => \n_3_update_address_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(15 downto 12),
      S(3 downto 0) => I18(3 downto 0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(16),
      Q => \^d\(13),
      R => SR(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(17),
      Q => \^d\(14),
      R => SR(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(18),
      Q => \^d\(15),
      R => SR(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(19),
      Q => \^d\(16),
      R => SR(0)
    );
\update_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[15]_i_1\,
      CO(3) => \n_0_update_address_reg[19]_i_1\,
      CO(2) => \n_1_update_address_reg[19]_i_1\,
      CO(1) => \n_2_update_address_reg[19]_i_1\,
      CO(0) => \n_3_update_address_reg[19]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(19 downto 16),
      S(3 downto 0) => I19(3 downto 0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(20),
      Q => \^d\(17),
      R => SR(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(21),
      Q => \^d\(18),
      R => SR(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(22),
      Q => \^d\(19),
      R => SR(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(23),
      Q => \^d\(20),
      R => SR(0)
    );
\update_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[19]_i_1\,
      CO(3) => \n_0_update_address_reg[23]_i_1\,
      CO(2) => \n_1_update_address_reg[23]_i_1\,
      CO(1) => \n_2_update_address_reg[23]_i_1\,
      CO(0) => \n_3_update_address_reg[23]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(23 downto 20),
      S(3 downto 0) => I20(3 downto 0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(24),
      Q => \^d\(21),
      R => SR(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(25),
      Q => \^d\(22),
      R => SR(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(26),
      Q => \^d\(23),
      R => SR(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(27),
      Q => \^d\(24),
      R => SR(0)
    );
\update_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[23]_i_1\,
      CO(3) => \n_0_update_address_reg[27]_i_1\,
      CO(2) => \n_1_update_address_reg[27]_i_1\,
      CO(1) => \n_2_update_address_reg[27]_i_1\,
      CO(0) => \n_3_update_address_reg[27]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(27 downto 24),
      S(3 downto 0) => I21(3 downto 0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(28),
      Q => \^d\(25),
      R => SR(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(29),
      Q => \^d\(26),
      R => SR(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(30),
      Q => \^d\(27),
      R => SR(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(31),
      Q => \^d\(28),
      R => SR(0)
    );
\update_address_reg[31]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[27]_i_1\,
      CO(3) => \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_update_address_reg[31]_i_1\,
      CO(1) => \n_2_update_address_reg[31]_i_1\,
      CO(0) => \n_3_update_address_reg[31]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(31 downto 28),
      S(3 downto 0) => I22(3 downto 0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(4),
      Q => \^d\(1),
      R => SR(0)
    );
\update_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(5),
      Q => \^d\(2),
      R => SR(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(6),
      Q => \^d\(3),
      R => SR(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(7),
      Q => \^d\(4),
      R => SR(0)
    );
\update_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_update_address_reg[7]_i_1\,
      CO(2) => \n_1_update_address_reg[7]_i_1\,
      CO(1) => \n_2_update_address_reg[7]_i_1\,
      CO(0) => \n_3_update_address_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => I16(0),
      O(3 downto 0) => update_address0_in(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(8),
      Q => \^d\(5),
      R => SR(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I11(0),
      D => update_address0_in(9),
      Q => \^d\(6),
      R => SR(0)
    );
updt2_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => \out\(0),
      O => in004_out
    );
updt2_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch2_active_i,
      I1 => follower_full_s2mm,
      O => in00
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
    port map (
      I0 => I13,
      I1 => \n_0_updt_cs[0]_i_3\,
      I2 => I1,
      I3 => \^q\(1),
      I4 => updt_cs(2),
      O => updt_ns(0)
    );
\updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088888880888"
    )
    port map (
      I0 => updt_done,
      I1 => \^q\(0),
      I2 => ch1_active_i,
      I3 => I3,
      I4 => ch2_active_i,
      I5 => I2,
      O => \n_0_updt_cs[0]_i_3\
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001313F000"
    )
    port map (
      I0 => updt_done,
      I1 => I1,
      I2 => \^q\(0),
      I3 => I11(0),
      I4 => \^q\(1),
      I5 => updt_cs(2),
      O => updt_ns(1)
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4702"
    )
    port map (
      I0 => updt_cs(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => I1,
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(0),
      Q => \^q\(0),
      R => SR(0)
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(1),
      Q => \^q\(1),
      R => SR(0)
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => updt_cs(2),
      R => SR(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I1,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => updt_cs(2),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(7),
      Q => updt_error_addr_reg(10),
      R => SR(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(8),
      Q => updt_error_addr_reg(11),
      R => SR(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(9),
      Q => updt_error_addr_reg(12),
      R => SR(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(10),
      Q => updt_error_addr_reg(13),
      R => SR(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(11),
      Q => updt_error_addr_reg(14),
      R => SR(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(12),
      Q => updt_error_addr_reg(15),
      R => SR(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(13),
      Q => updt_error_addr_reg(16),
      R => SR(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(14),
      Q => updt_error_addr_reg(17),
      R => SR(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(15),
      Q => updt_error_addr_reg(18),
      R => SR(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(16),
      Q => updt_error_addr_reg(19),
      R => SR(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(17),
      Q => updt_error_addr_reg(20),
      R => SR(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(18),
      Q => updt_error_addr_reg(21),
      R => SR(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(19),
      Q => updt_error_addr_reg(22),
      R => SR(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(20),
      Q => updt_error_addr_reg(23),
      R => SR(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(21),
      Q => updt_error_addr_reg(24),
      R => SR(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(22),
      Q => updt_error_addr_reg(25),
      R => SR(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(23),
      Q => updt_error_addr_reg(26),
      R => SR(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(24),
      Q => updt_error_addr_reg(27),
      R => SR(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(25),
      Q => updt_error_addr_reg(28),
      R => SR(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(26),
      Q => updt_error_addr_reg(29),
      R => SR(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(27),
      Q => updt_error_addr_reg(30),
      R => SR(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(28),
      Q => updt_error_addr_reg(31),
      R => SR(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(3),
      Q => updt_error_addr_reg(6),
      R => SR(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(4),
      Q => updt_error_addr_reg(7),
      R => SR(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(5),
      Q => updt_error_addr_reg(8),
      R => SR(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^d\(6),
      Q => updt_error_addr_reg(9),
      R => SR(0)
    );
updt_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => I5(0),
      O => in0011_out
    );
updt_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => follower_full_mm2s,
      O => in009_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_wrdata_cntl is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2data_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_wrdata_cntl : entity is "axi_sg_wrdata_cntl";
end axi_dma_0_axi_sg_wrdata_cntl;

architecture STRUCTURE of axi_dma_0_axi_sg_wrdata_cntl is
  signal \^in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4\ : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_2 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_calc_err_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_cmd_cmplt_i_1__0\ : STD_LOGIC;
  signal n_0_sig_data2wsc_last_err_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_full_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_3__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_ld_new_cmd_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_5__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_6 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal \n_0_sig_push_to_wsc_i_2__0\ : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_tlast_error : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][0]_srl3_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_data2wsc_calc_err_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_dqual_reg_full_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_3__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_push_to_wsc_i_2__0\ : label is "soft_lutpair57";
begin
  \in\(2 downto 0) <= \^in\(2 downto 0);
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_push_to_wsc\,
      I2 => I4,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_tlast_err_stop,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => sig_tlast_err_stop,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_tlast_error,
      I1 => \^sig_data2all_tlast_error\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA6A0000"
    )
    port map (
      I0 => I3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\,
      I4 => n_0_sig_next_calc_error_reg_i_3,
      I5 => I2,
      O => sig_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => sig_next_last_strb_reg(3),
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_next_last_strb_reg(0),
      I3 => sig_next_last_strb_reg(1),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^sig_data2all_tlast_error\,
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
    port map (
      I0 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3\,
      I1 => \^sig_data2all_tlast_error\,
      I2 => m_axi_sg_wready,
      I3 => I2,
      O => O3
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3020302030003020"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => sig_addr2data_addr_posted,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4\
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => sig_tlast_err_stop,
      I1 => \^sig_push_to_wsc\,
      I2 => I4,
      I3 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => sig_dqual_reg_full,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => n_0_m_axi_sg_wlast_INST_0_i_1
    );
m_axi_sg_wlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      I5 => \sig_dbeat_cntr_reg__0\(5),
      O => n_0_m_axi_sg_wlast_INST_0_i_2
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000470047"
    )
    port map (
      I0 => p_3_in,
      I1 => D(0),
      I2 => p_2_in,
      I3 => \^sig_data2all_tlast_error\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => I2,
      O => n_0_m_axi_sg_wvalid_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_dqual_reg_full,
      O => n_0_m_axi_sg_wvalid_INST_0_i_2
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B4D2D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40FD00"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
\sig_cmd_tag_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => I1,
      I1 => \^sig_data2all_tlast_error\,
      I2 => I2,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      O => O1(0)
    );
\sig_data2wsc_calc_err_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^in\(2),
      I1 => \n_0_sig_push_to_wsc_i_2__0\,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_sig_push_to_wsc_i_3,
      O => \n_0_sig_data2wsc_calc_err_i_1__0\
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_data2wsc_calc_err_i_1__0\,
      Q => \^in\(2),
      R => '0'
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
    port map (
      I0 => \^in\(0),
      I1 => \n_0_sig_push_to_wsc_i_2__0\,
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_tlast_error,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => n_0_sig_push_to_wsc_i_3,
      O => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
    port map (
      I0 => \^in\(1),
      I1 => \n_0_sig_push_to_wsc_i_2__0\,
      I2 => sig_tlast_error,
      I3 => \^sig_data2all_tlast_error\,
      I4 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_last_err_i_1
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_last_err_i_1,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
    port map (
      I0 => sig_mstr2data_tag(0),
      I1 => sig_data2mstr_cmd_ready,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77744447"
    )
    port map (
      I0 => sig_mstr2data_tag(0),
      I1 => sig_data2mstr_cmd_ready,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => sig_data2mstr_cmd_ready,
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB04"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \n_0_sig_dbeat_cntr[5]_i_2__0\,
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => sig_data2mstr_cmd_ready,
      O => p_0_in(5)
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2__0\
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => sig_data2mstr_cmd_ready,
      O => \n_0_sig_dbeat_cntr[7]_i_1__1\
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I3 => \sig_dbeat_cntr_reg__0\(7),
      O => p_0_in(7)
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__1\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF8FF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_dqual_reg_empty,
      I3 => I1,
      I4 => sig_data2mstr_cmd_ready,
      O => \n_0_sig_dqual_reg_empty_i_1__0\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_empty_i_1__0\,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
\sig_dqual_reg_full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007000"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_dqual_reg_full,
      I3 => I1,
      I4 => sig_data2mstr_cmd_ready,
      O => \n_0_sig_dqual_reg_full_i_1__0\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_full_i_1__0\,
      Q => sig_dqual_reg_full,
      R => '0'
    );
\sig_last_dbeat_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC005F00CC005000"
    )
    port map (
      I0 => \n_0_sig_last_dbeat_i_2__0\,
      I1 => sig_mstr2data_tag(0),
      I2 => \n_0_sig_last_dbeat_i_3__0\,
      I3 => I1,
      I4 => sig_data2mstr_cmd_ready,
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_sig_last_dbeat_i_1__1\
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(6),
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => n_0_sig_last_dbeat_i_4,
      I5 => n_0_sig_next_calc_error_reg_i_3,
      O => \n_0_sig_last_dbeat_i_2__0\
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => \n_0_sig_last_dbeat_i_3__0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(5),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_last_dbeat_i_1__1\,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => sig_dqual_reg_full,
      I2 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => I1,
      I2 => sig_ld_new_cmd_reg,
      O => \n_0_sig_ld_new_cmd_reg_i_1__0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_ld_new_cmd_reg_i_1__0\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_data2mstr_cmd_ready,
      I3 => I1,
      O => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => sig_next_sequential_reg,
      I2 => n_0_sig_last_dbeat_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \n_0_sig_next_calc_error_reg_i_4__0\,
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => m_axi_sg_wready,
      I1 => \n_0_sig_next_calc_error_reg_i_5__0\,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I4 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      O => n_0_sig_next_calc_error_reg_i_3
    );
\sig_next_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_6,
      I1 => sig_wdc_status_going_full,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_next_calc_error_reg,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => \n_0_sig_next_calc_error_reg_i_4__0\
    );
\sig_next_calc_error_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => \n_0_sig_next_calc_error_reg_i_5__0\
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_calc_error_reg_i_6
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(0),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(1),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(2),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(3),
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_next_sequential_reg,
      R => \n_0_sig_next_calc_error_reg_i_1__0\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => I1,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^sig_push_to_wsc\,
      I1 => \n_0_sig_push_to_wsc_i_2__0\,
      I2 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_push_to_wsc_i_1
    );
\sig_push_to_wsc_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_push_err2wsc,
      I3 => sig_tlast_err_stop,
      O => \n_0_sig_push_to_wsc_i_2__0\
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => n_0_sig_next_calc_error_reg_i_3,
      I3 => I5,
      I4 => I1,
      O => n_0_sig_push_to_wsc_i_3
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_blk_mem_gen_prim_wrapper is
  port (
    O1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I4 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end axi_dma_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of axi_dma_0_blk_mem_gen_prim_wrapper is
  signal sig_dfifo_data_out : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_reg_out[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_data_reg_out[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_data_reg_out[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_data_reg_out[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[3]_i_1\ : label is "soft_lutpair130";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => '0',
      ADDRARDADDR(11 downto 5) => ADDRB(6 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11 downto 5) => ADDRA(6 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(15 downto 8) => DINA(34 downto 27),
      DIBDI(7 downto 0) => DINA(25 downto 18),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(1) => DINA(35),
      DIPBDIP(0) => DINA(26),
      DOADO(15 downto 8) => O1(12 downto 5),
      DOADO(7 downto 4) => O1(3 downto 0),
      DOADO(3 downto 0) => sig_dfifo_data_out(3 downto 0),
      DOBDO(15 downto 13) => sig_dfifo_data_out(34 downto 32),
      DOBDO(12 downto 8) => O1(27 downto 23),
      DOBDO(7 downto 0) => O1(21 downto 14),
      DOPADOP(1) => O1(13),
      DOPADOP(0) => O1(4),
      DOPBDOP(1) => sig_dfifo_data_out(35),
      DOPBDOP(0) => O1(22),
      ENARDEN => ENB,
      ENBWREN => E(0),
      REGCEAREGCE => I1,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => SR(0),
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(32),
      I1 => I4,
      I2 => sig_dfifo_data_out(0),
      I3 => p_0_in5_in,
      I4 => I10(0),
      O => O10(0)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(33),
      I1 => I4,
      I2 => sig_dfifo_data_out(1),
      I3 => p_0_in5_in,
      I4 => I10(1),
      O => O10(1)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(34),
      I1 => I4,
      I2 => sig_dfifo_data_out(2),
      I3 => p_0_in5_in,
      I4 => I10(2),
      O => O10(2)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(35),
      I1 => I4,
      I2 => sig_dfifo_data_out(3),
      I3 => p_0_in5_in,
      I4 => I10(3),
      O => O10(3)
    );
\sig_data_skid_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(32),
      I1 => I4,
      I2 => sig_dfifo_data_out(0),
      O => O11(0)
    );
\sig_data_skid_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(33),
      I1 => I4,
      I2 => sig_dfifo_data_out(1),
      O => O11(1)
    );
\sig_data_skid_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(34),
      I1 => I4,
      I2 => sig_dfifo_data_out(2),
      O => O11(2)
    );
\sig_data_skid_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(35),
      I1 => I4,
      I2 => sig_dfifo_data_out(3),
      O => O11(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_9\ : STD_LOGIC;
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal sig_dfifo_data_out : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal sig_dfifo_tlast_out : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_data_reg_out[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_data_reg_out[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_data_reg_out[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_data_reg_out[13]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_data_reg_out[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_data_reg_out[15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_data_reg_out[16]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_data_reg_out[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_data_reg_out[18]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_data_reg_out[19]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_data_reg_out[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_data_reg_out[21]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_data_reg_out[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_data_reg_out[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_data_reg_out[24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_data_reg_out[25]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_data_reg_out[26]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_data_reg_out[27]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_data_reg_out[28]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_data_reg_out[29]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_data_reg_out[30]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_data_reg_out[31]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_data_reg_out[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_data_reg_out[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_data_reg_out[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_data_reg_out[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_data_reg_out[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_data_reg_out[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[13]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[16]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[18]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[19]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[21]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[25]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[26]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[27]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[28]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[29]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[30]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[31]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1\ : label is "soft_lutpair162";
begin
  DOUTB(8 downto 0) <= \^doutb\(8 downto 0);
  O2 <= \^o2\;
  O4 <= \^o4\;
  O6 <= \^o6\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_9\,
      I1 => O7(1),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^o2\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
    port map (
      I0 => \^doutb\(8),
      I1 => I1,
      I2 => sig_skid2dre_wready,
      I3 => hold_ff_q,
      I4 => I2,
      O => \^o6\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0B0F0"
    )
    port map (
      I0 => \^doutb\(4),
      I1 => \^doutb\(8),
      I2 => O7(0),
      I3 => O5,
      I4 => I4,
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_9\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 6) => ADDRB(6 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 6) => ADDRA(6 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28 downto 24) => DINA(19 downto 15),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20 downto 16) => DINA(14 downto 10),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 8) => DINA(9 downto 5),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4 downto 0) => DINA(4 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26 downto 24) => DINA(37 downto 35),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20 downto 16) => DINA(34 downto 30),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => DINA(29 downto 25),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4 downto 0) => DINA(24 downto 20),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(28 downto 24) => sig_dfifo_data_out(55 downto 51),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21) => \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(20 downto 16) => sig_dfifo_data_out(50 downto 46),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(12 downto 8) => sig_dfifo_data_out(45 downto 41),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(4 downto 0) => sig_dfifo_data_out(40 downto 36),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(28) => \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(27) => \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(26) => \^doutb\(8),
      DOBDO(25) => sig_dfifo_tlast_out,
      DOBDO(24) => \^doutb\(7),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21) => \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(20 downto 16) => \^doutb\(6 downto 2),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(12 downto 11) => \^doutb\(1 downto 0),
      DOBDO(10 downto 8) => sig_dfifo_data_out(63 downto 61),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5) => \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(4 downto 0) => sig_dfifo_data_out(60 downto 56),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^o2\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C0C"
    )
    port map (
      I0 => \^o4\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => Q(0),
      I3 => I1,
      O => O3
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \^doutb\(4),
      I1 => I4,
      I2 => \^o6\,
      O => \^o4\
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => \^o6\,
      I1 => \^doutb\(4),
      I2 => I4,
      O => O8
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(42),
      I1 => I4,
      I2 => O1(6),
      I3 => p_0_in5_in,
      I4 => I10(6),
      O => O10(6)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(43),
      I1 => I4,
      I2 => O1(7),
      I3 => p_0_in5_in,
      I4 => I10(7),
      O => O10(7)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(44),
      I1 => I4,
      I2 => O1(8),
      I3 => p_0_in5_in,
      I4 => I10(8),
      O => O10(8)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(45),
      I1 => I4,
      I2 => O1(9),
      I3 => p_0_in5_in,
      I4 => I10(9),
      O => O10(9)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(46),
      I1 => I4,
      I2 => O1(10),
      I3 => p_0_in5_in,
      I4 => I10(10),
      O => O10(10)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(47),
      I1 => I4,
      I2 => O1(11),
      I3 => p_0_in5_in,
      I4 => I10(11),
      O => O10(11)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(48),
      I1 => I4,
      I2 => O1(12),
      I3 => p_0_in5_in,
      I4 => I10(12),
      O => O10(12)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(49),
      I1 => I4,
      I2 => O1(13),
      I3 => p_0_in5_in,
      I4 => I10(13),
      O => O10(13)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(50),
      I1 => I4,
      I2 => O1(14),
      I3 => p_0_in5_in,
      I4 => I10(14),
      O => O10(14)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(51),
      I1 => I4,
      I2 => O1(15),
      I3 => p_0_in5_in,
      I4 => I10(15),
      O => O10(15)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(52),
      I1 => I4,
      I2 => O1(16),
      I3 => p_0_in5_in,
      I4 => I10(16),
      O => O10(16)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(53),
      I1 => I4,
      I2 => O1(17),
      I3 => p_0_in5_in,
      I4 => I10(17),
      O => O10(17)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(54),
      I1 => I4,
      I2 => O1(18),
      I3 => p_0_in5_in,
      I4 => I10(18),
      O => O10(18)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(55),
      I1 => I4,
      I2 => O1(19),
      I3 => p_0_in5_in,
      I4 => I10(19),
      O => O10(19)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(56),
      I1 => I4,
      I2 => O1(20),
      I3 => p_0_in5_in,
      I4 => I10(20),
      O => O10(20)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(57),
      I1 => I4,
      I2 => O1(21),
      I3 => p_0_in5_in,
      I4 => I10(21),
      O => O10(21)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(58),
      I1 => I4,
      I2 => O1(22),
      I3 => p_0_in5_in,
      I4 => I10(22),
      O => O10(22)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(59),
      I1 => I4,
      I2 => O1(23),
      I3 => p_0_in5_in,
      I4 => I10(23),
      O => O10(23)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(60),
      I1 => I4,
      I2 => O1(24),
      I3 => p_0_in5_in,
      I4 => I10(24),
      O => O10(24)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(61),
      I1 => I4,
      I2 => O1(25),
      I3 => p_0_in5_in,
      I4 => I10(25),
      O => O10(25)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(62),
      I1 => I4,
      I2 => O1(26),
      I3 => p_0_in5_in,
      I4 => I10(26),
      O => O10(26)
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(63),
      I1 => I4,
      I2 => O1(27),
      I3 => p_0_in5_in,
      I4 => I10(27),
      O => O10(27)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(36),
      I1 => I4,
      I2 => O1(0),
      I3 => p_0_in5_in,
      I4 => I10(0),
      O => O10(0)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(37),
      I1 => I4,
      I2 => O1(1),
      I3 => p_0_in5_in,
      I4 => I10(1),
      O => O10(1)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(38),
      I1 => I4,
      I2 => O1(2),
      I3 => p_0_in5_in,
      I4 => I10(2),
      O => O10(2)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(39),
      I1 => I4,
      I2 => O1(3),
      I3 => p_0_in5_in,
      I4 => I10(3),
      O => O10(3)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(40),
      I1 => I4,
      I2 => O1(4),
      I3 => p_0_in5_in,
      I4 => I10(4),
      O => O10(4)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => sig_dfifo_data_out(41),
      I1 => I4,
      I2 => O1(5),
      I3 => p_0_in5_in,
      I4 => I10(5),
      O => O10(5)
    );
\sig_data_skid_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(42),
      I1 => I4,
      I2 => O1(6),
      O => O11(6)
    );
\sig_data_skid_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(43),
      I1 => I4,
      I2 => O1(7),
      O => O11(7)
    );
\sig_data_skid_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(44),
      I1 => I4,
      I2 => O1(8),
      O => O11(8)
    );
\sig_data_skid_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(45),
      I1 => I4,
      I2 => O1(9),
      O => O11(9)
    );
\sig_data_skid_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(46),
      I1 => I4,
      I2 => O1(10),
      O => O11(10)
    );
\sig_data_skid_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(47),
      I1 => I4,
      I2 => O1(11),
      O => O11(11)
    );
\sig_data_skid_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(48),
      I1 => I4,
      I2 => O1(12),
      O => O11(12)
    );
\sig_data_skid_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(49),
      I1 => I4,
      I2 => O1(13),
      O => O11(13)
    );
\sig_data_skid_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(50),
      I1 => I4,
      I2 => O1(14),
      O => O11(14)
    );
\sig_data_skid_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(51),
      I1 => I4,
      I2 => O1(15),
      O => O11(15)
    );
\sig_data_skid_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(52),
      I1 => I4,
      I2 => O1(16),
      O => O11(16)
    );
\sig_data_skid_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(53),
      I1 => I4,
      I2 => O1(17),
      O => O11(17)
    );
\sig_data_skid_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(54),
      I1 => I4,
      I2 => O1(18),
      O => O11(18)
    );
\sig_data_skid_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(55),
      I1 => I4,
      I2 => O1(19),
      O => O11(19)
    );
\sig_data_skid_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(56),
      I1 => I4,
      I2 => O1(20),
      O => O11(20)
    );
\sig_data_skid_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(57),
      I1 => I4,
      I2 => O1(21),
      O => O11(21)
    );
\sig_data_skid_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(58),
      I1 => I4,
      I2 => O1(22),
      O => O11(22)
    );
\sig_data_skid_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(59),
      I1 => I4,
      I2 => O1(23),
      O => O11(23)
    );
\sig_data_skid_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(60),
      I1 => I4,
      I2 => O1(24),
      O => O11(24)
    );
\sig_data_skid_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(61),
      I1 => I4,
      I2 => O1(25),
      O => O11(25)
    );
\sig_data_skid_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(62),
      I1 => I4,
      I2 => O1(26),
      O => O11(26)
    );
\sig_data_skid_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(63),
      I1 => I4,
      I2 => O1(27),
      O => O11(27)
    );
\sig_data_skid_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(36),
      I1 => I4,
      I2 => O1(0),
      O => O11(0)
    );
\sig_data_skid_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(37),
      I1 => I4,
      I2 => O1(1),
      O => O11(1)
    );
\sig_data_skid_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(38),
      I1 => I4,
      I2 => O1(2),
      O => O11(2)
    );
\sig_data_skid_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(39),
      I1 => I4,
      I2 => O1(3),
      O => O11(3)
    );
\sig_data_skid_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(40),
      I1 => I4,
      I2 => O1(4),
      O => O11(4)
    );
\sig_data_skid_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_dfifo_data_out(41),
      I1 => I4,
      I2 => O1(5),
      O => O11(5)
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
    port map (
      I0 => sig_stop_request,
      I1 => I3,
      I2 => sig_dfifo_tlast_out,
      I3 => I4,
      I4 => \^doutb\(4),
      O => sig_slast_with_stop
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => \^doutb\(0),
      I2 => I4,
      I3 => \^doutb\(4),
      O => O9(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => sig_sstrb_stop_mask(1),
      I1 => \^doutb\(1),
      I2 => I4,
      I3 => \^doutb\(5),
      O => O9(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => sig_sstrb_stop_mask(2),
      I1 => \^doutb\(2),
      I2 => I4,
      I3 => \^doutb\(6),
      O => O9(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => sig_sstrb_stop_mask(3),
      I1 => \^doutb\(3),
      I2 => I4,
      I3 => \^doutb\(7),
      O => O9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => '0',
      ADDRARDADDR(11 downto 5) => ADDRB(6 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11 downto 5) => ADDRA(6 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(15 downto 8) => DINA(34 downto 27),
      DIBDI(7 downto 0) => DINA(25 downto 18),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(1) => DINA(35),
      DIPBDIP(0) => DINA(26),
      DOADO(15 downto 8) => DOUTB(16 downto 9),
      DOADO(7 downto 0) => DOUTB(7 downto 0),
      DOBDO(15 downto 8) => DOUTB(34 downto 27),
      DOBDO(7 downto 0) => DOUTB(25 downto 18),
      DOPADOP(1) => DOUTB(17),
      DOPADOP(0) => DOUTB(8),
      DOPBDOP(1) => DOUTB(35),
      DOPBDOP(0) => DOUTB(26),
      ENARDEN => ENB,
      ENBWREN => E(0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => srst_wrst_busy,
      RSTREGB => srst_wrst_busy,
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 37 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \n_0_sig_data_skid_reg[64]_i_2\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[64]_i_3\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[64]_i_4\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[64]_i_5\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[64]_i_6\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[65]_i_2\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[65]_i_3\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[65]_i_4\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[65]_i_5\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[65]_i_6\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[66]_i_2\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[66]_i_3\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[67]_i_2\ : STD_LOGIC;
  signal \n_0_sig_data_skid_reg[67]_i_3\ : STD_LOGIC;
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_7_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_6\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[67]_i_3\ : label is "soft_lutpair232";
begin
  DOUTB(37 downto 0) <= \^doutb\(37 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 6) => ADDRB(6 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 6) => ADDRA(6 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27 downto 24) => DINA(18 downto 15),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20 downto 16) => DINA(14 downto 10),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 8) => DINA(9 downto 5),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4 downto 0) => DINA(4 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27 downto 24) => DINA(37 downto 34),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20 downto 16) => DINA(33 downto 29),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => DINA(28 downto 24),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4 downto 0) => DINA(23 downto 19),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(28) => \n_7_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(27 downto 24) => \^doutb\(18 downto 15),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21) => \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(20 downto 16) => \^doutb\(14 downto 10),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(12 downto 8) => \^doutb\(9 downto 5),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(4 downto 0) => \^doutb\(4 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(28) => \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(27 downto 24) => \^doutb\(37 downto 34),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21) => \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(20 downto 16) => \^doutb\(33 downto 29),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(12 downto 8) => \^doutb\(28 downto 24),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5) => \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(4 downto 0) => \^doutb\(23 downto 19),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => srst_wrst_busy,
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\sig_data_skid_reg[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg[64]_i_2\,
      I1 => \^doutb\(28),
      I2 => \^doutb\(30),
      I3 => \^doutb\(29),
      I4 => \n_0_sig_data_skid_reg[64]_i_3\,
      I5 => \n_0_sig_data_skid_reg[64]_i_4\,
      O => I4(0)
    );
\sig_data_skid_reg[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7BFE9EE9"
    )
    port map (
      I0 => \^doutb\(35),
      I1 => \^doutb\(32),
      I2 => \^doutb\(34),
      I3 => \^doutb\(33),
      I4 => \^doutb\(31),
      O => \n_0_sig_data_skid_reg[64]_i_2\
    );
\sig_data_skid_reg[64]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008292"
    )
    port map (
      I0 => \^doutb\(30),
      I1 => \^doutb\(29),
      I2 => \^doutb\(28),
      I3 => \^doutb\(31),
      I4 => \n_0_sig_data_skid_reg[64]_i_5\,
      O => \n_0_sig_data_skid_reg[64]_i_3\
    );
\sig_data_skid_reg[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008021"
    )
    port map (
      I0 => \^doutb\(33),
      I1 => \^doutb\(34),
      I2 => \^doutb\(32),
      I3 => \^doutb\(35),
      I4 => \n_0_sig_data_skid_reg[64]_i_6\,
      O => \n_0_sig_data_skid_reg[64]_i_4\
    );
\sig_data_skid_reg[64]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFEFFE"
    )
    port map (
      I0 => \^doutb\(34),
      I1 => \^doutb\(35),
      I2 => \^doutb\(32),
      I3 => \^doutb\(31),
      I4 => \^doutb\(33),
      O => \n_0_sig_data_skid_reg[64]_i_5\
    );
\sig_data_skid_reg[64]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFFD"
    )
    port map (
      I0 => \^doutb\(29),
      I1 => \^doutb\(28),
      I2 => \^doutb\(31),
      I3 => \^doutb\(32),
      I4 => \^doutb\(30),
      O => \n_0_sig_data_skid_reg[64]_i_6\
    );
\sig_data_skid_reg[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg[65]_i_2\,
      I1 => \^doutb\(28),
      I2 => \^doutb\(31),
      I3 => \^doutb\(30),
      I4 => \n_0_sig_data_skid_reg[65]_i_3\,
      O => I4(1)
    );
\sig_data_skid_reg[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45545554"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg[65]_i_4\,
      I1 => \^doutb\(35),
      I2 => \^doutb\(31),
      I3 => \^doutb\(33),
      I4 => \^doutb\(30),
      I5 => \n_0_sig_data_skid_reg[65]_i_5\,
      O => \n_0_sig_data_skid_reg[65]_i_2\
    );
\sig_data_skid_reg[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000404"
    )
    port map (
      I0 => \^doutb\(35),
      I1 => \^doutb\(29),
      I2 => \n_0_sig_data_skid_reg[65]_i_6\,
      I3 => \^doutb\(30),
      I4 => \^doutb\(32),
      I5 => \^doutb\(31),
      O => \n_0_sig_data_skid_reg[65]_i_3\
    );
\sig_data_skid_reg[65]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8DD"
    )
    port map (
      I0 => \^doutb\(32),
      I1 => \^doutb\(35),
      I2 => \^doutb\(31),
      I3 => \^doutb\(34),
      I4 => \^doutb\(29),
      O => \n_0_sig_data_skid_reg[65]_i_4\
    );
\sig_data_skid_reg[65]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080001080000010"
    )
    port map (
      I0 => \^doutb\(33),
      I1 => \^doutb\(32),
      I2 => \^doutb\(30),
      I3 => \^doutb\(35),
      I4 => \^doutb\(34),
      I5 => \^doutb\(29),
      O => \n_0_sig_data_skid_reg[65]_i_5\
    );
\sig_data_skid_reg[65]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5E"
    )
    port map (
      I0 => \^doutb\(33),
      I1 => \^doutb\(34),
      I2 => \^doutb\(32),
      O => \n_0_sig_data_skid_reg[65]_i_6\
    );
\sig_data_skid_reg[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008800000080"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg[66]_i_2\,
      I1 => \n_0_sig_data_skid_reg[66]_i_3\,
      I2 => \^doutb\(28),
      I3 => \^doutb\(34),
      I4 => \^doutb\(33),
      I5 => \^doutb\(32),
      O => I4(2)
    );
\sig_data_skid_reg[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880000D0DC1000"
    )
    port map (
      I0 => \^doutb\(29),
      I1 => \^doutb\(30),
      I2 => \^doutb\(34),
      I3 => \^doutb\(35),
      I4 => \^doutb\(31),
      I5 => \^doutb\(28),
      O => \n_0_sig_data_skid_reg[66]_i_2\
    );
\sig_data_skid_reg[66]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^doutb\(31),
      I1 => \^doutb\(30),
      I2 => \^doutb\(35),
      I3 => \^doutb\(29),
      O => \n_0_sig_data_skid_reg[66]_i_3\
    );
\sig_data_skid_reg[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \n_0_sig_data_skid_reg[67]_i_2\,
      I1 => \^doutb\(34),
      I2 => \n_0_sig_data_skid_reg[67]_i_3\,
      I3 => \^doutb\(35),
      I4 => \^doutb\(29),
      I5 => \^doutb\(28),
      O => I4(3)
    );
\sig_data_skid_reg[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^doutb\(32),
      I1 => \^doutb\(33),
      O => \n_0_sig_data_skid_reg[67]_i_2\
    );
\sig_data_skid_reg[67]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^doutb\(30),
      I1 => \^doutb\(31),
      O => \n_0_sig_data_skid_reg[67]_i_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cdc_sync is
  port (
    O1 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cdc_sync : entity is "cdc_sync";
end axi_dma_0_cdc_sync;

architecture STRUCTURE of axi_dma_0_cdc_sync is
  signal D : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => axi_resetn,
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^scndry_out\,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cdc_sync_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cdc_sync_2 : entity is "cdc_sync";
end axi_dma_0_cdc_sync_2;

architecture STRUCTURE of axi_dma_0_cdc_sync_2 is
  signal D : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => D,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O20
    );
\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => \^scndry_out\,
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(0),
      I5 => s_axi_lite_awaddr(1),
      O => O24
    );
\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \^scndry_out\,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(3),
      I5 => s_axi_lite_awaddr(1),
      O => O25
    );
\GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \^scndry_out\,
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(3),
      I5 => s_axi_lite_awaddr(0),
      O => O26
    );
\GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(4),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(1),
      I5 => s_axi_lite_awaddr(2),
      O => O27
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O21
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O22
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(1),
      I5 => s_axi_lite_awaddr(4),
      O => O23
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^scndry_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cntr_incr_decr_addn_f is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end axi_dma_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of axi_dma_0_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal n_0_FIFO_Full_i_2 : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_2\ : label is "soft_lutpair369";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000104100000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => I1,
      I2 => \^q\(2),
      I3 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      I4 => n_0_FIFO_Full_i_2,
      I5 => \^q\(3),
      O => O1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7F7BF7FF77FF7"
    )
    port map (
      I0 => \^q\(1),
      I1 => s2mm_scndry_resetn,
      I2 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => I1,
      O => n_0_FIFO_Full_i_2
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^q\(4),
      O => \^e\(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00F2FFF2FF0D00"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => tag_stripped,
      I2 => I2,
      I3 => s_axis_s2mm_sts_tvalid,
      I4 => \^q\(0),
      I5 => \^e\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2D2B4D2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I2 => \^q\(1),
      I3 => I1,
      I4 => \^q\(4),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04BF0F0F0F0B4F0"
    )
    port map (
      I0 => \^q\(4),
      I1 => I1,
      I2 => \^q\(2),
      I3 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9CCCCCC6CCCC"
    )
    port map (
      I0 => \^e\(0),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
    port map (
      I0 => s_axis_s2mm_sts_tvalid,
      I1 => I2,
      I2 => tag_stripped,
      I3 => s2mm_scndry_resetn,
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_2\
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F71008"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      I3 => I1,
      I4 => \^q\(4),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBF2FF"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => I1,
      I4 => \^q\(1),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_2\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => fifo_sinit
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => fifo_sinit
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => fifo_sinit
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => fifo_sinit
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => fifo_sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cntr_incr_decr_addn_f_17 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_sts_received : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cntr_incr_decr_addn_f_17 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0_cntr_incr_decr_addn_f_17;

architecture STRUCTURE of axi_dma_0_cntr_incr_decr_addn_f_17 is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal n_0_FIFO_Full_i_2 : STD_LOGIC;
  signal n_0_FIFO_Full_i_3 : STD_LOGIC;
  signal n_0_FIFO_Full_i_4 : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_5\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_4 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of updt_sts_i_2 : label is "soft_lutpair116";
begin
  O2 <= \^o2\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  SS(0) <= \^ss\(0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
    port map (
      I0 => addr_i_p1(4),
      I1 => n_0_FIFO_Full_i_2,
      I2 => n_0_FIFO_Full_i_3,
      I3 => \^q\(3),
      I4 => \^o2\,
      O => O1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBFFFFFFFFFFFF"
    )
    port map (
      I0 => n_0_FIFO_Full_i_4,
      I1 => m_axis_mm2s_ftch_tvalid_new,
      I2 => \^o2\,
      I3 => \^q\(0),
      I4 => m_axi_sg_aresetn,
      I5 => addr_i_p1(1),
      O => n_0_FIFO_Full_i_2
    );
FIFO_Full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777077"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I1 => \^q\(2),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      I3 => mm2s_sts_received,
      I4 => mm2s_halt,
      I5 => sts_received_d1,
      O => n_0_FIFO_Full_i_3
    );
FIFO_Full_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999969"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I1 => \^q\(2),
      I2 => mm2s_sts_received,
      I3 => mm2s_halt,
      I4 => sts_received_d1,
      O => n_0_FIFO_Full_i_4
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559AAA6"
    )
    port map (
      I0 => \^q\(0),
      I1 => mm2s_sts_received,
      I2 => mm2s_halt,
      I3 => sts_received_d1,
      I4 => m_axis_mm2s_ftch_tvalid_new,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787878787878E178"
    )
    port map (
      I0 => \^q\(0),
      I1 => m_axis_mm2s_ftch_tvalid_new,
      I2 => \^q\(1),
      I3 => mm2s_sts_received,
      I4 => mm2s_halt,
      I5 => sts_received_d1,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => \^q\(2),
      I4 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAA6A"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I3 => \^o2\,
      I4 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5FFF0444A000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I3 => \^q\(2),
      I4 => \^o2\,
      I5 => \n_0_INFERRED_GEN.cnt_i_reg[4]\,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100010001"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      I3 => \^q\(0),
      I4 => m_axis_mm2s_ftch_tvalid_new,
      I5 => \n_0_INFERRED_GEN.cnt_i[4]_i_5\,
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_2\
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F4004400440040"
    )
    port map (
      I0 => mm2s_halt,
      I1 => mm2s_sts_received,
      I2 => m_axis_mm2s_ftch_tvalid_new,
      I3 => sts_received_d1,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_3\
    );
\INFERRED_GEN.cnt_i[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => mm2s_halt,
      I1 => mm2s_sts_received,
      I2 => m_axis_mm2s_ftch_tvalid_new,
      I3 => sts_received_d1,
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_4\
    );
\INFERRED_GEN.cnt_i[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_5\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \n_0_INFERRED_GEN.cnt_i_reg[4]\,
      S => \^ss\(0)
    );
\updt_desc_reg0[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \^ss\(0)
    );
updt_sts_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => mm2s_sts_received,
      I1 => mm2s_halt,
      I2 => sts_received_d1,
      O => \^o2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cntr_incr_decr_addn_f_32 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cntr_incr_decr_addn_f_32 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0_cntr_incr_decr_addn_f_32;

architecture STRUCTURE of axi_dma_0_cntr_incr_decr_addn_f_32 is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_FIFO_Full_i_2__3\ : STD_LOGIC;
  signal \n_0_FIFO_Full_i_3__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_3__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__5\ : label is "soft_lutpair6";
begin
  O2 <= \^o2\;
  Q(4 downto 0) <= \^q\(4 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020008020A000802"
    )
    port map (
      I0 => \n_0_FIFO_Full_i_2__3\,
      I1 => I1,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \n_0_INFERRED_GEN.cnt_i[4]_i_3__0\,
      I5 => \n_0_FIFO_Full_i_3__0\,
      O => O1
    );
\FIFO_Full_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004004000000800"
    )
    port map (
      I0 => \^q\(2),
      I1 => m_axi_sg_aresetn,
      I2 => \^q\(0),
      I3 => \^o2\,
      I4 => sts2_queue_wren,
      I5 => \^q\(1),
      O => \n_0_FIFO_Full_i_2__3\
    );
\FIFO_Full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000DF0DFF"
    )
    port map (
      I0 => s_axis_s2mm_updtsts_tvalid,
      I1 => I2,
      I2 => \^q\(0),
      I3 => \^o2\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \n_0_FIFO_Full_i_3__0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFF8F8F8F"
    )
    port map (
      I0 => I1,
      I1 => \^q\(4),
      I2 => m_axi_sg_aresetn,
      I3 => follower_full_s2mm,
      I4 => I3,
      I5 => I4,
      O => O3
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^q\(4),
      O => \^o2\
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB4B44B4"
    )
    port map (
      I0 => I2,
      I1 => s_axis_s2mm_updtsts_tvalid,
      I2 => I1,
      I3 => \^q\(4),
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AA6A66A9AAA9AA"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => I1,
      I4 => I2,
      I5 => s_axis_s2mm_updtsts_tvalid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2DFFF000D2000"
    )
    port map (
      I0 => s_axis_s2mm_updtsts_tvalid,
      I1 => I2,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^o2\,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
    port map (
      I0 => \^q\(2),
      I1 => sts2_queue_wren,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^o2\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0020F0FF0F00"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[4]_i_2__1\,
      I1 => \^q\(2),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_3__0\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => I1,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F751F3F3F7F3F7"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1,
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => I2,
      I5 => s_axis_s2mm_updtsts_tvalid,
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_2__1\
    );
\INFERRED_GEN.cnt_i[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555F7FF55F7FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => s_axis_s2mm_updtsts_tvalid,
      I2 => I2,
      I3 => \^q\(0),
      I4 => \^o2\,
      I5 => \^q\(1),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_3__0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_cntr_incr_decr_addn_f_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_cntr_incr_decr_addn_f_5 : entity is "cntr_incr_decr_addn_f";
end axi_dma_0_cntr_incr_decr_addn_f_5;

architecture STRUCTURE of axi_dma_0_cntr_incr_decr_addn_f_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_FIFO_Full_i_2__2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_2__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_4\ : label is "soft_lutpair304";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0441000020000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      I3 => p_0_in(0),
      I4 => \n_0_FIFO_Full_i_2__2\,
      I5 => \^q\(3),
      O => O1
    );
\FIFO_Full_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000600090600"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__1\,
      I1 => \^q\(1),
      I2 => \^ss\(0),
      I3 => I1,
      I4 => p_0_in(0),
      I5 => \^q\(0),
      O => \n_0_FIFO_Full_i_2__2\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => I3,
      I1 => \^q\(4),
      I2 => sig_strm_tvalid,
      O => O5
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
    port map (
      I0 => slice_insert_valid,
      I1 => I2,
      I2 => I6,
      I3 => p_0_in(0),
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FA758"
    )
    port map (
      I0 => I1,
      I1 => \^q\(0),
      I2 => p_0_in(0),
      I3 => \^q\(1),
      I4 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => I3,
      I1 => \^q\(4),
      I2 => sig_strm_tvalid,
      I3 => \^q\(0),
      I4 => I4,
      I5 => I5,
      O => \n_0_INFERRED_GEN.cnt_i[1]_i_2__1\
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      I2 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C69C"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA69AAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => p_0_in(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F075F"
    )
    port map (
      I0 => I1,
      I1 => \^q\(0),
      I2 => p_0_in(0),
      I3 => \^q\(1),
      I4 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__1\,
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_4\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400400400400000"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^q\(0),
      I3 => p_0_in(2),
      I4 => sig_wr_fifo,
      I5 => \^q\(1),
      O => O1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I1,
      I2 => m_axi_s2mm_bvalid,
      I3 => p_0_in(2),
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF20FF0020DF00"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I1,
      I2 => m_axi_s2mm_bvalid,
      I3 => p_0_in(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => O2(0),
      O => p_0_in(2)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF0F0F0F0F0F0F4"
    )
    port map (
      I0 => O2(0),
      I1 => sig_coelsc_reg_empty,
      I2 => \^q\(2),
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020002000800"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => O1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF20202020DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I3,
      I2 => m_axi_sg_bvalid,
      I3 => \^q\(2),
      I4 => I2,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA5955AAAA"
    )
    port map (
      I0 => \^q\(1),
      I1 => sig_inhibit_rdy_n,
      I2 => I3,
      I3 => m_axi_sg_bvalid,
      I4 => p_0_in(2),
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => I4(0),
      O => p_0_in(2)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F017F80"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_coelsc_reg_empty,
      I5 => I4(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27\ is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__4\ : STD_LOGIC;
  signal n_0_FIFO_Full_i_3 : STD_LOGIC;
  signal n_0_FIFO_Full_i_4 : STD_LOGIC;
begin
  O2 <= \^o2\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202001011001"
    )
    port map (
      I0 => \^q\(2),
      I1 => \n_0_FIFO_Full_i_2__4\,
      I2 => p_0_in(0),
      I3 => \^q\(1),
      I4 => n_0_FIFO_Full_i_3,
      I5 => n_0_FIFO_Full_i_4,
      O => O1
    );
\FIFO_Full_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66669666FFFFFFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => O3,
      I3 => sig_coelsc_reg_empty,
      I4 => \^q\(2),
      I5 => I3,
      O => \n_0_FIFO_Full_i_2__4\
    );
FIFO_Full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454444DDDFDDDD"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o2\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => I1(0),
      I5 => sig_wr_fifo,
      O => n_0_FIFO_Full_i_3
    );
FIFO_Full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111333300101131"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(1),
      I2 => I1(0),
      I3 => I2,
      I4 => \^q\(0),
      I5 => \^o2\,
      O => n_0_FIFO_Full_i_4
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455ABAAABAA5455"
    )
    port map (
      I0 => \^o2\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I1(0),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      O => \^o2\
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666CCCCCC6C99C9"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(1),
      I2 => I1(0),
      I3 => I2,
      I4 => \^q\(0),
      I5 => \^o2\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AAAAAA6A99AA"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => p_0_in(0),
      I4 => \^q\(1),
      I5 => I4,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[1]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3\ : label is "soft_lutpair328";
begin
  O1(2 downto 0) <= \^o1\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
    port map (
      I0 => \n_0_FIFO_Full_i_2__1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^o1\(0),
      I3 => p_0_in(0),
      I4 => I1,
      I5 => addr_i_p1(1),
      O => O2
    );
\FIFO_Full_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011C888FFEE3777"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_3\,
      I1 => \^o1\(1),
      I2 => \^o1\(0),
      I3 => I1,
      I4 => p_0_in(0),
      I5 => \^o1\(2),
      O => \n_0_FIFO_Full_i_2__1\
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559A55AAAA65AA"
    )
    port map (
      I0 => I1,
      I1 => \out\(0),
      I2 => Q(0),
      I3 => sig_coelsc_reg_empty,
      I4 => \^o1\(2),
      I5 => \^o1\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666CCCCCC6C99C9"
    )
    port map (
      I0 => I1,
      I1 => \^o1\(1),
      I2 => Q(0),
      I3 => \out\(0),
      I4 => \^o1\(0),
      I5 => \n_0_INFERRED_GEN.cnt_i[1]_i_2\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\(2),
      I1 => sig_coelsc_reg_empty,
      O => \n_0_INFERRED_GEN.cnt_i[1]_i_2\
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999AAAA9AAAA6A6"
    )
    port map (
      I0 => \^o1\(2),
      I1 => p_0_in(0),
      I2 => I1,
      I3 => \^o1\(0),
      I4 => \^o1\(1),
      I5 => \n_0_INFERRED_GEN.cnt_i[2]_i_3\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
    port map (
      I0 => Q(0),
      I1 => \out\(0),
      I2 => \^o1\(0),
      I3 => \^o1\(2),
      I4 => sig_coelsc_reg_empty,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_3\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^o1\(0),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^o1\(1),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^o1\(2),
      S => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_sig_cmdcntl_sm_state[0]_i_2\ : STD_LOGIC;
  signal n_0_sig_sm_pop_cmd_fifo_i_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sig_cmdcntl_sm_state[0]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of sig_sm_pop_cmd_fifo_i_2 : label is "soft_lutpair315";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2102000000000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => sig_wr_fifo,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => \^q\(1),
      O => O1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => p_9_out,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFBA204"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1AAAAAAE"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => srst_wrst_busy
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => srst_wrst_busy
    );
\sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFCDFFCF"
    )
    port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      I2 => p_7_out,
      I3 => \n_0_sig_cmdcntl_sm_state[0]_i_2\,
      I4 => I1(1),
      I5 => I1(2),
      O => D(0)
    );
\sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^q\(2),
      I1 => \out\(0),
      I2 => I1(0),
      O => \n_0_sig_cmdcntl_sm_state[0]_i_2\
    );
\sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005400FF004400"
    )
    port map (
      I0 => \^q\(2),
      I1 => \out\(0),
      I2 => sig_need_cmd_flush,
      I3 => I1(0),
      I4 => I1(2),
      I5 => I1(1),
      O => D(1)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \out\(0),
      I1 => \^q\(2),
      I2 => p_7_out,
      I3 => I1(2),
      I4 => I1(0),
      I5 => n_0_sig_sm_pop_cmd_fifo_i_2,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2A20200"
    )
    port map (
      I0 => I1(0),
      I1 => \out\(0),
      I2 => \^q\(2),
      I3 => p_7_out,
      I4 => n_0_sig_sm_pop_cmd_fifo_i_2,
      I5 => I1(2),
      O => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => I1(1),
      I1 => sig_need_cmd_flush,
      I2 => \^q\(2),
      O => n_0_sig_sm_pop_cmd_fifo_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9\ : entity is "cntr_incr_decr_addn_f";
end \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9\;

architecture STRUCTURE of \axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[1]_i_1__6\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_FIFO_Full_i_2__0\,
      I1 => addr_i_p1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_0_INFERRED_GEN.cnt_i[1]_i_1__6\,
      O => O1
    );
\FIFO_Full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FE80FE807F80FE"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(2),
      I4 => I2,
      I5 => I1,
      O => \n_0_FIFO_Full_i_2__0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45BABA45"
    )
    port map (
      I0 => \^q\(2),
      I1 => I1,
      I2 => I2,
      I3 => \^sig_wr_fifo\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA96A6A6AA96AA9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => I1,
      I5 => I2,
      O => \n_0_INFERRED_GEN.cnt_i[1]_i_1__6\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F0F0F0F0F0F0FB"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^q\(2),
      I3 => \^sig_wr_fifo\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_INFERRED_GEN.cnt_i[1]_i_1__6\,
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => I3,
      I2 => I4,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_dmem is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_dmem : entity is "dmem";
end axi_dma_0_dmem;

architecture STRUCTURE of axi_dma_0_dmem is
  signal DI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_12_14 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_15_17 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_18_20 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_21_23 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_24_26 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_27_29 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_30_32 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_3_5 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_6_8 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_9_11 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_12_14 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_15_17 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_18_20 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_21_23 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_24_26 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_27_29 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_30_32 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_3_5 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_6_8 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_9_11 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_12_14 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_15_17 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_18_20 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_21_23 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_24_26 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_27_29 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_30_32 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_3_5 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_6_8 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_9_11 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_12_14 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_15_17 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_18_20 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_21_23 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_24_26 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_27_29 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_30_32 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_3_5 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_6_8 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_9_11 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_12_14 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_15_17 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_18_20 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_21_23 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_24_26 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_27_29 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_30_32 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_3_5 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_6_8 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_9_11 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_12_14 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_15_17 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_18_20 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_21_23 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_24_26 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_27_29 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_30_32 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_3_5 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_6_8 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_9_11 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpr1.dout_i[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gpr1.dout_i[10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gpr1.dout_i[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gpr1.dout_i[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gpr1.dout_i[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gpr1.dout_i[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gpr1.dout_i[15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gpr1.dout_i[16]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gpr1.dout_i[17]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gpr1.dout_i[18]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gpr1.dout_i[19]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gpr1.dout_i[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gpr1.dout_i[20]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gpr1.dout_i[21]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gpr1.dout_i[22]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gpr1.dout_i[23]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gpr1.dout_i[24]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gpr1.dout_i[25]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gpr1.dout_i[26]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gpr1.dout_i[27]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gpr1.dout_i[28]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gpr1.dout_i[29]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gpr1.dout_i[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gpr1.dout_i[30]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gpr1.dout_i[31]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gpr1.dout_i[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gpr1.dout_i[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gpr1.dout_i[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gpr1.dout_i[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gpr1.dout_i[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gpr1.dout_i[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gpr1.dout_i[9]_i_1\ : label is "soft_lutpair80";
begin
  SR(0) <= \^sr\(0);
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(0),
      DIB => DI(1),
      DIC => DI(2),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_0_2,
      DOB => n_1_RAM_reg_0_63_0_2,
      DOC => n_2_RAM_reg_0_63_0_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I1
    );
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(0),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(0)
    );
RAM_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(1),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(1)
    );
RAM_reg_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(2),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(2)
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(12),
      DIB => DI(13),
      DIC => DI(14),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_12_14,
      DOB => n_1_RAM_reg_0_63_12_14,
      DOC => n_2_RAM_reg_0_63_12_14,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I9
    );
RAM_reg_0_63_12_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(12),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(12)
    );
RAM_reg_0_63_12_14_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(13),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(13)
    );
RAM_reg_0_63_12_14_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(14),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(14)
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(15),
      DIB => DI(16),
      DIC => DI(17),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_15_17,
      DOB => n_1_RAM_reg_0_63_15_17,
      DOC => n_2_RAM_reg_0_63_15_17,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I11
    );
RAM_reg_0_63_15_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(15),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(15)
    );
RAM_reg_0_63_15_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(16),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(16)
    );
RAM_reg_0_63_15_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(17),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(17)
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(18),
      DIB => DI(19),
      DIC => DI(20),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_18_20,
      DOB => n_1_RAM_reg_0_63_18_20,
      DOC => n_2_RAM_reg_0_63_18_20,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I13
    );
RAM_reg_0_63_18_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(18),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(18)
    );
RAM_reg_0_63_18_20_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(19),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(19)
    );
RAM_reg_0_63_18_20_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(20),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(20)
    );
RAM_reg_0_63_21_23: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(21),
      DIB => DI(22),
      DIC => DI(23),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_21_23,
      DOB => n_1_RAM_reg_0_63_21_23,
      DOC => n_2_RAM_reg_0_63_21_23,
      DOD => NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I15
    );
RAM_reg_0_63_21_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(21),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(21)
    );
RAM_reg_0_63_21_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(22),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(22)
    );
RAM_reg_0_63_21_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(23),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(23)
    );
RAM_reg_0_63_24_26: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(24),
      DIB => DI(25),
      DIC => DI(26),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_24_26,
      DOB => n_1_RAM_reg_0_63_24_26,
      DOC => n_2_RAM_reg_0_63_24_26,
      DOD => NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I17
    );
RAM_reg_0_63_24_26_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(24),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(24)
    );
RAM_reg_0_63_24_26_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(25),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(25)
    );
RAM_reg_0_63_24_26_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(26),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(26)
    );
RAM_reg_0_63_27_29: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(27),
      DIB => DI(28),
      DIC => DI(29),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_27_29,
      DOB => n_1_RAM_reg_0_63_27_29,
      DOC => n_2_RAM_reg_0_63_27_29,
      DOD => NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I19
    );
RAM_reg_0_63_27_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(27),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(27)
    );
RAM_reg_0_63_27_29_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(28),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(28)
    );
RAM_reg_0_63_27_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => m_axis_mm2s_tdata(29),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(29)
    );
RAM_reg_0_63_30_32: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(30),
      DIB => DI(31),
      DIC => m_axis_mm2s_tlast,
      DID => '0',
      DOA => n_0_RAM_reg_0_63_30_32,
      DOB => n_1_RAM_reg_0_63_30_32,
      DOC => n_2_RAM_reg_0_63_30_32,
      DOD => NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I21
    );
RAM_reg_0_63_30_32_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(30),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(30)
    );
RAM_reg_0_63_30_32_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => m_axis_mm2s_tdata(31),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(31)
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(3),
      DIB => DI(4),
      DIC => DI(5),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_3_5,
      DOB => n_1_RAM_reg_0_63_3_5,
      DOC => n_2_RAM_reg_0_63_3_5,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I3
    );
RAM_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(3),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(3)
    );
RAM_reg_0_63_3_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(4),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(4)
    );
RAM_reg_0_63_3_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(5),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(5)
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(6),
      DIB => DI(7),
      DIC => DI(8),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_6_8,
      DOB => n_1_RAM_reg_0_63_6_8,
      DOC => n_2_RAM_reg_0_63_6_8,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I5
    );
RAM_reg_0_63_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(6),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(6)
    );
RAM_reg_0_63_6_8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(7),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(7)
    );
RAM_reg_0_63_6_8_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(8),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(8)
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(9),
      DIB => DI(10),
      DIC => DI(11),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_9_11,
      DOB => n_1_RAM_reg_0_63_9_11,
      DOC => n_2_RAM_reg_0_63_9_11,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I7
    );
RAM_reg_0_63_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(9),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(9)
    );
RAM_reg_0_63_9_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(10),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(10)
    );
RAM_reg_0_63_9_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => m_axis_mm2s_tdata(11),
      I1 => sof_ftch_desc_del1,
      I2 => sof_ftch_desc,
      O => DI(11)
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(0),
      DIB => DI(1),
      DIC => DI(2),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_0_2,
      DOB => n_1_RAM_reg_64_127_0_2,
      DOC => n_2_RAM_reg_64_127_0_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I2
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(12),
      DIB => DI(13),
      DIC => DI(14),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_12_14,
      DOB => n_1_RAM_reg_64_127_12_14,
      DOC => n_2_RAM_reg_64_127_12_14,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I10
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(15),
      DIB => DI(16),
      DIC => DI(17),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_15_17,
      DOB => n_1_RAM_reg_64_127_15_17,
      DOC => n_2_RAM_reg_64_127_15_17,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I12
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(18),
      DIB => DI(19),
      DIC => DI(20),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_18_20,
      DOB => n_1_RAM_reg_64_127_18_20,
      DOC => n_2_RAM_reg_64_127_18_20,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I14
    );
RAM_reg_64_127_21_23: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(21),
      DIB => DI(22),
      DIC => DI(23),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_21_23,
      DOB => n_1_RAM_reg_64_127_21_23,
      DOC => n_2_RAM_reg_64_127_21_23,
      DOD => NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I16
    );
RAM_reg_64_127_24_26: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(24),
      DIB => DI(25),
      DIC => DI(26),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_24_26,
      DOB => n_1_RAM_reg_64_127_24_26,
      DOC => n_2_RAM_reg_64_127_24_26,
      DOD => NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I18
    );
RAM_reg_64_127_27_29: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(27),
      DIB => DI(28),
      DIC => DI(29),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_27_29,
      DOB => n_1_RAM_reg_64_127_27_29,
      DOC => n_2_RAM_reg_64_127_27_29,
      DOD => NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I20
    );
RAM_reg_64_127_30_32: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(30),
      DIB => DI(31),
      DIC => m_axis_mm2s_tlast,
      DID => '0',
      DOA => n_0_RAM_reg_64_127_30_32,
      DOB => n_1_RAM_reg_64_127_30_32,
      DOC => n_2_RAM_reg_64_127_30_32,
      DOD => NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I22
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(3),
      DIB => DI(4),
      DIC => DI(5),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_3_5,
      DOB => n_1_RAM_reg_64_127_3_5,
      DOC => n_2_RAM_reg_64_127_3_5,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I4
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(6),
      DIB => DI(7),
      DIC => DI(8),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_6_8,
      DOB => n_1_RAM_reg_64_127_6_8,
      DOC => n_2_RAM_reg_64_127_6_8,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I6
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O5(5 downto 0),
      ADDRB(5 downto 0) => O5(5 downto 0),
      ADDRC(5 downto 0) => O5(5 downto 0),
      ADDRD(5 downto 0) => O2(5 downto 0),
      DIA => DI(9),
      DIB => DI(10),
      DIC => DI(11),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_9_11,
      DOB => n_1_RAM_reg_64_127_9_11,
      DOC => n_2_RAM_reg_64_127_9_11,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => m_axi_sg_aclk,
      WE => I8
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_0_2,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_0_2,
      O => p_0_out(0)
    );
\gpr1.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_9_11,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_9_11,
      O => p_0_out(10)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_9_11,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_9_11,
      O => p_0_out(11)
    );
\gpr1.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_12_14,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_12_14,
      O => p_0_out(12)
    );
\gpr1.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_12_14,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_12_14,
      O => p_0_out(13)
    );
\gpr1.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_12_14,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_12_14,
      O => p_0_out(14)
    );
\gpr1.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_15_17,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_15_17,
      O => p_0_out(15)
    );
\gpr1.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_15_17,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_15_17,
      O => p_0_out(16)
    );
\gpr1.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_15_17,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_15_17,
      O => p_0_out(17)
    );
\gpr1.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_18_20,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_18_20,
      O => p_0_out(18)
    );
\gpr1.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_18_20,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_18_20,
      O => p_0_out(19)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_0_2,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_0_2,
      O => p_0_out(1)
    );
\gpr1.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_18_20,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_18_20,
      O => p_0_out(20)
    );
\gpr1.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_21_23,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_21_23,
      O => p_0_out(21)
    );
\gpr1.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_21_23,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_21_23,
      O => p_0_out(22)
    );
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_21_23,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_21_23,
      O => p_0_out(23)
    );
\gpr1.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_24_26,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_24_26,
      O => p_0_out(24)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_24_26,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_24_26,
      O => p_0_out(25)
    );
\gpr1.dout_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_24_26,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_24_26,
      O => p_0_out(26)
    );
\gpr1.dout_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_27_29,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_27_29,
      O => p_0_out(27)
    );
\gpr1.dout_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_27_29,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_27_29,
      O => p_0_out(28)
    );
\gpr1.dout_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_27_29,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_27_29,
      O => p_0_out(29)
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_0_2,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_0_2,
      O => p_0_out(2)
    );
\gpr1.dout_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_30_32,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_30_32,
      O => p_0_out(30)
    );
\gpr1.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_30_32,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_30_32,
      O => p_0_out(31)
    );
\gpr1.dout_i[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => ch1_cntrl_strm_stop,
      I1 => m_axi_sg_aresetn,
      O => \^sr\(0)
    );
\gpr1.dout_i[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_30_32,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_30_32,
      O => p_0_out(32)
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_3_5,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_3_5,
      O => p_0_out(3)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_3_5,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_3_5,
      O => p_0_out(4)
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_3_5,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_3_5,
      O => p_0_out(5)
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_6_8,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_6_8,
      O => p_0_out(6)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_1_RAM_reg_64_127_6_8,
      I1 => O5(6),
      I2 => n_1_RAM_reg_0_63_6_8,
      O => p_0_out(7)
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_2_RAM_reg_64_127_6_8,
      I1 => O5(6),
      I2 => n_2_RAM_reg_0_63_6_8,
      O => p_0_out(8)
    );
\gpr1.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_RAM_reg_64_127_9_11,
      I1 => O5(6),
      I2 => n_0_RAM_reg_0_63_9_11,
      O => p_0_out(9)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => Q(0),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(10),
      Q => Q(10),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(11),
      Q => Q(11),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(12),
      Q => Q(12),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(13),
      Q => Q(13),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(14),
      Q => Q(14),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(15),
      Q => Q(15),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(16),
      Q => Q(16),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(17),
      Q => Q(17),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(18),
      Q => Q(18),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(19),
      Q => Q(19),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => Q(1),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(20),
      Q => Q(20),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(21),
      Q => Q(21),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(22),
      Q => Q(22),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(23),
      Q => Q(23),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(24),
      Q => Q(24),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(25),
      Q => Q(25),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(26),
      Q => Q(26),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(27),
      Q => Q(27),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(28),
      Q => Q(28),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(29),
      Q => Q(29),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => Q(2),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(30),
      Q => Q(30),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(31),
      Q => Q(31),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(32),
      Q => Q(32),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => Q(3),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => Q(4),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => Q(5),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => Q(6),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(7),
      Q => Q(7),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(8),
      Q => Q(8),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => p_0_out(9),
      Q => Q(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dmem__parameterized0\ is
  port (
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dmem__parameterized0\ : entity is "dmem";
end \axi_dma_0_dmem__parameterized0\;

architecture STRUCTURE of \axi_dma_0_dmem__parameterized0\ is
  signal \^o12\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_csm_state[1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair248";
begin
  O12(8 downto 0) <= \^o12\(8 downto 0);
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => \^o12\(0),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => \^o12\(1),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => \^o12\(2),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => \^o12\(3),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => \^o12\(4),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => \^o12\(5),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => \^o12\(6),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(7),
      Q => \^o12\(7),
      R => srst_wrst_busy
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(8),
      Q => \^o12\(8),
      R => srst_wrst_busy
    );
\sig_child_addr_cntr_lsh[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(0),
      I1 => sig_csm_pop_child_cmd,
      O => O15
    );
\sig_child_addr_cntr_lsh[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(1),
      I1 => sig_csm_pop_child_cmd,
      O => O16
    );
\sig_child_addr_cntr_lsh[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(2),
      I1 => sig_csm_pop_child_cmd,
      O => O17
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(3),
      I1 => sig_csm_pop_child_cmd,
      O => O18
    );
\sig_child_addr_cntr_lsh[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(4),
      I1 => sig_csm_pop_child_cmd,
      O => O19
    );
\sig_child_addr_cntr_lsh[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(5),
      I1 => sig_csm_pop_child_cmd,
      O => O20
    );
\sig_child_addr_cntr_lsh[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o12\(6),
      I1 => sig_csm_pop_child_cmd,
      O => O21
    );
\sig_csm_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^o12\(7),
      I1 => \^o12\(8),
      I2 => sig_child_qual_first_of_2,
      O => O13
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
    port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^o12\(8),
      I2 => \^o12\(7),
      O => O11
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBDF0420"
    )
    port map (
      I0 => I6,
      I1 => \^o12\(4),
      I2 => I7,
      I3 => \^o12\(3),
      I4 => \^o12\(5),
      O => O22(0)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFDFF00400200"
    )
    port map (
      I0 => I6,
      I1 => \^o12\(5),
      I2 => \^o12\(3),
      I3 => I7,
      I4 => \^o12\(4),
      I5 => \^o12\(6),
      O => O22(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_dynshreg_f is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sts2_queue_wren : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_dynshreg_f : entity is "dynshreg_f";
end axi_dma_0_dynshreg_f;

architecture STRUCTURE of axi_dma_0_dynshreg_f is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][0]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[11][0]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][10]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][10]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][10]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][11]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][11]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][11]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][12]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][12]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][12]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][13]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][13]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][13]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][14]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][14]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][15]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][15]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][16]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][16]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][16]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][17]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][17]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][17]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][18]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][18]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][18]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][19]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][19]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][19]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][1]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][1]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][20]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][20]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][20]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][21]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][21]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][21]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][22]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][22]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][22]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][23]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][23]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][23]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][24]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][24]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][24]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][25]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][25]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][25]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][26]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][26]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][27]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][27]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][28]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][28]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][29]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][29]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][29]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][2]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][2]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][2]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][30]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][30]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][30]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][31]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][31]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][31]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][32]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][32]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][32]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][33]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][33]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][33]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][3]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][3]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][3]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][4]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][4]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][4]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][5]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][5]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][5]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][6]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][6]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][6]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][7]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][7]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][7]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][8]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][8]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][8]_srl12 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[11][9]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] ";
  attribute srl_name of \INFERRED_GEN.data_reg[11][9]_srl12\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][9]_srl12 ";
begin
\INFERRED_GEN.data_reg[11][0]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(33),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[11][10]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(23),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[11][11]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(22),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[11][12]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(21),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[11][13]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(20),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[11][14]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(19),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[11][15]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(18),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[11][16]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(17),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[11][17]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[11][18]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(15),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[11][19]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(14),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[11][1]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(32),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[11][20]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(13),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[11][21]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(12),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[11][22]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(11),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[11][23]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(10),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[11][24]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(9),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[11][25]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(8),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[11][26]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(7),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[11][27]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(6),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[11][28]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(5),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[11][29]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(4),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[11][2]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(31),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[11][30]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(3),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[11][31]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[11][32]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[11][33]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[11][3]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(30),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[11][4]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(29),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[11][5]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(28),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[11][6]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(27),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[11][7]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(26),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[11][8]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(25),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[11][9]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sts2_queue_wren,
      CLK => m_axi_sg_aclk,
      D => \in\(24),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized0\ is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair331";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => \out\(0),
      I1 => D(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => O1
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => \out\(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => O3
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized0_26\ is
  port (
    sel : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized0_26\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized0_26\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized0_26\ is
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair63";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  O3(0) <= \^o3\(0);
  sel <= \^sel\;
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o3\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o3\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => O4
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_sg_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^o3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair61";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 ";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_2\ : label is "soft_lutpair62";
begin
  O1 <= \^o1\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => I1(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => Q(2),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o1\,
      I1 => D(0),
      I2 => D(2),
      I3 => I2(0),
      I4 => D(1),
      O => O6
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => \^o1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => O5
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => I1(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => Q(2),
      O => p_0_in(0)
    );
\INFERRED_GEN.cnt_i[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
    port map (
      I0 => I1(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => Q(0),
      I4 => Q(2),
      I5 => sig_coelsc_reg_empty,
      O => O2
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => I1(0),
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s2mm_scndry_resetn : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    O1 : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 32 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized3\ is
  signal fifo_wren2_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][23]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][23]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][24]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][24]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][25]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][25]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][26]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][26]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][26]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][27]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][27]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][27]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][28]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][28]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][28]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][29]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][29]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][29]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][30]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][30]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][30]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][31]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][31]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][31]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][32]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][32]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][32]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(32),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => tag_stripped,
      I2 => O1,
      I3 => s_axis_s2mm_sts_tvalid,
      O => fifo_wren2_out
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(22),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(21),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(20),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(19),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(18),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(17),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(15),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(14),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(13),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(31),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(12),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(11),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(10),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(9),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(8),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(7),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(6),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(5),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(4),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(3),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(30),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(2),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(1),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(0),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(29),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(28),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(27),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(26),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(25),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(24),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => fifo_wren2_out,
      CLK => m_axi_sg_aclk,
      D => I4(23),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized4\ is
  port (
    O2 : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized4\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
begin
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AFFBAFFBA008A"
    )
    port map (
      I0 => p_0_out(7),
      I1 => I1,
      I2 => I2,
      I3 => Q(2),
      I4 => I3,
      I5 => lsig_0ffset_cntr,
      O => O2
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => D(0),
      Q => p_0_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized5\ is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair330";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][10]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][10]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][10]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][11]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][11]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][11]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][12]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][12]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][12]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][13]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][13]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][13]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][14]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][14]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][14]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][7]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][7]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][7]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][8]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][8]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][8]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][9]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][9]_srl3\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair329";
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
  \out\(16 downto 0) <= \^out\(16 downto 0);
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(0),
      I1 => D(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^out\(0),
      I1 => Q(0),
      I2 => sig_coelsc_reg_empty,
      I3 => I1(2),
      O => \^o2\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(1),
      O => O1
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^out\(0),
      I1 => Q(0),
      I2 => sig_coelsc_reg_empty,
      I3 => I1(2),
      O => p_0_in(0)
    );
\INFERRED_GEN.data_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_data2wsc_valid,
      I2 => I2,
      O => \^o3\
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => '0',
      A3 => '0',
      CE => \^o3\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9B996662"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => O8
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF22BB40"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => O7
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0F0B0"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(1),
      I4 => sig_wdc_statcnt(0),
      O => O6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized6\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    lsig_cmd_set_fetch_pause : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_9_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized6\ is
  signal \n_0_sig_cmdcntl_sm_state[1]_i_2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sig_curr_cmd_cmplt_reg : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(16 downto 0) <= \^out\(16 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_curr_cmd_cmplt_reg,
      I2 => sig_need_cmd_flush,
      O => lsig_cmd_set_fetch_pause
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => sig_curr_cmd_cmplt_reg
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => p_9_out,
      I1 => I1,
      I2 => O1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2(0),
      A1 => I2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
    port map (
      I0 => \n_0_sig_cmdcntl_sm_state[1]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => sig_curr_cmd_cmplt_reg,
      I4 => Q(2),
      O => D(0)
    );
\sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFD5FFF5FDD5FDF"
    )
    port map (
      I0 => Q(0),
      I1 => \^out\(15),
      I2 => Q(1),
      I3 => I2(2),
      I4 => p_7_out,
      I5 => sig_need_cmd_flush,
      O => \n_0_sig_cmdcntl_sm_state[1]_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dynshreg_f__parameterized7\ is
  port (
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : out STD_LOGIC;
    O4 : out STD_LOGIC;
    I6 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \axi_dma_0_dynshreg_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0_dynshreg_f__parameterized7\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\ : label is "soft_lutpair308";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
begin
  \out\(8 downto 0) <= \^out\(8 downto 0);
  sel <= \^sel\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I6,
      I1 => \^out\(0),
      I2 => O11(0),
      O => I14(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I6,
      I1 => \^out\(1),
      I2 => O11(1),
      O => I14(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I6,
      I1 => \^out\(2),
      I2 => O11(2),
      O => I14(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I6,
      I1 => \^out\(3),
      I2 => O11(3),
      O => I14(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I7,
      I1 => \^out\(0),
      I2 => O11(0),
      O => I15(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I7,
      I1 => \^out\(1),
      I2 => O11(1),
      O => I15(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I7,
      I1 => \^out\(2),
      I2 => O11(2),
      O => I15(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I7,
      I1 => \^out\(3),
      I2 => O11(3),
      O => I15(3)
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => slice_insert_valid,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => I8(8),
      Q => \^out\(8)
    );
sig_eop_sent_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \^out\(7),
      I1 => Q(4),
      I2 => lsig_absorb2tlast,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_bin_cntr is
  port (
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_bin_cntr : entity is "rd_bin_cntr";
end axi_dma_0_rd_bin_cntr;

architecture STRUCTURE of axi_dma_0_rd_bin_cntr is
  signal \^o4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gc1.count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_4__1\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_5__1\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2__0\ : label is "soft_lutpair227";
begin
  O4(6 downto 0) <= \^o4\(6 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gc1.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__3\(0)
    );
\gc1.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => \plusOp__3\(1)
    );
\gc1.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => \plusOp__3\(2)
    );
\gc1.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => \plusOp__3\(3)
    );
\gc1.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \plusOp__3\(4)
    );
\gc1.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \plusOp__3\(5)
    );
\gc1.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(6),
      I1 => \n_0_gc1.count[6]_i_2__0\,
      I2 => rd_pntr_plus2(5),
      O => \plusOp__3\(6)
    );
\gc1.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \n_0_gc1.count[6]_i_2__0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => \^o4\(0),
      S => srst_wrst_busy
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => \^o4\(1),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => \^o4\(2),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => \^o4\(3),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => \^o4\(4),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => \^o4\(5),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => \^o4\(6),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(0),
      Q => \^q\(0),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(1),
      Q => \^q\(1),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(2),
      Q => \^q\(2),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(3),
      Q => \^q\(3),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(4),
      Q => \^q\(4),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(5),
      Q => \^q\(5),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o4\(6),
      Q => \^q\(6),
      R => srst_wrst_busy
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(0),
      Q => rd_pntr_plus2(0),
      R => srst_wrst_busy
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(1),
      Q => rd_pntr_plus2(1),
      S => srst_wrst_busy
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(2),
      Q => rd_pntr_plus2(2),
      R => srst_wrst_busy
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(3),
      Q => rd_pntr_plus2(3),
      R => srst_wrst_busy
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(4),
      Q => rd_pntr_plus2(4),
      R => srst_wrst_busy
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(5),
      Q => rd_pntr_plus2(5),
      R => srst_wrst_busy
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__3\(6),
      Q => rd_pntr_plus2(6),
      R => srst_wrst_busy
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \^q\(2),
      I1 => I1(2),
      I2 => \n_0_ram_empty_fb_i_i_4__1\,
      I3 => \n_0_ram_empty_fb_i_i_5__1\,
      O => O3
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(5),
      I1 => I1(5),
      I2 => I1(6),
      I3 => \^q\(6),
      I4 => I1(4),
      I5 => \^q\(4),
      O => \n_0_ram_empty_fb_i_i_4__1\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(3),
      I1 => I1(3),
      I2 => I1(0),
      I3 => \^q\(0),
      I4 => I1(1),
      I5 => \^q\(1),
      O => \n_0_ram_empty_fb_i_i_5__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_bin_cntr_16 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I1 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_bin_cntr_16 : entity is "rd_bin_cntr";
end axi_dma_0_rd_bin_cntr_16;

architecture STRUCTURE of axi_dma_0_rd_bin_cntr_16 is
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gc1.count[6]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_7 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_8 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2\ : label is "soft_lutpair126";
begin
  O1 <= \^o1\;
  O6(4 downto 0) <= \^o6\(4 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(6),
      I1 => \n_0_gc1.count[6]_i_2\,
      I2 => rd_pntr_plus2(5),
      O => plusOp(6)
    );
\gc1.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \n_0_gc1.count[6]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => \^o6\(0),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => \^o6\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => \^o6\(2),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => \^o6\(3),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => \^o6\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o6\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o6\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o6\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o6\(3),
      Q => \^q\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o6\(4),
      Q => \^q\(6),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => SR(0)
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \^q\(2),
      I1 => I4(2),
      I2 => n_0_ram_empty_fb_i_i_7,
      I3 => n_0_ram_empty_fb_i_i_8,
      O => \^o1\
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
    port map (
      I0 => p_18_out,
      I1 => I4(0),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(4),
      I4 => I4(4),
      O => O5
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(5),
      I1 => I4(5),
      I2 => I4(6),
      I3 => \^q\(6),
      I4 => I4(4),
      I5 => \^q\(4),
      O => n_0_ram_empty_fb_i_i_7
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^q\(3),
      I1 => I4(3),
      I2 => I4(0),
      I3 => \^q\(0),
      I4 => I4(1),
      I5 => \^q\(1),
      O => n_0_ram_empty_fb_i_i_8
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => p_18_out,
      I3 => I2,
      I4 => I3,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_bin_cntr_22 is
  port (
    ram_empty_fb_i : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_bin_cntr_22 : entity is "rd_bin_cntr";
end axi_dma_0_rd_bin_cntr_22;

architecture STRUCTURE of axi_dma_0_rd_bin_cntr_22 is
  signal \^o5\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_gc1.count[6]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_6 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_7 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_8 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_6 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2\ : label is "soft_lutpair72";
begin
  O5(6 downto 0) <= \^o5\(6 downto 0);
  O6(2 downto 0) <= \^o6\(2 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(2),
      I3 => rd_pntr_plus2(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(3),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(2),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(1),
      I5 => rd_pntr_plus2(4),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => rd_pntr_plus2(6),
      I1 => rd_pntr_plus2(4),
      I2 => \n_0_gc1.count[6]_i_2\,
      I3 => rd_pntr_plus2(5),
      O => plusOp(6)
    );
\gc1.count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      O => \n_0_gc1.count[6]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => \^o6\(0),
      S => SS(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => SS(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => \^o6\(1),
      R => SS(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => \^o6\(2),
      R => SS(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => SS(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => SS(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => SS(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o6\(0),
      Q => \^o5\(0),
      R => SS(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^o5\(1),
      R => SS(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o6\(1),
      Q => \^o5\(2),
      R => SS(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^o6\(2),
      Q => \^o5\(3),
      R => SS(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^o5\(4),
      R => SS(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^o5\(5),
      R => SS(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^o5\(6),
      R => SS(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => SS(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => SS(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => SS(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => SS(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => SS(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => SS(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => SS(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => n_0_ram_empty_fb_i_i_3,
      I2 => p_18_out,
      I3 => n_0_ram_empty_fb_i_i_4,
      I4 => ch1_cntrl_strm_stop,
      I5 => m_axi_sg_aresetn,
      O => ram_empty_fb_i
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \^o5\(3),
      I1 => I4(3),
      I2 => n_0_ram_empty_fb_i_i_5,
      I3 => n_0_ram_empty_fb_i_i_6,
      O => n_0_ram_empty_fb_i_i_3
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
    port map (
      I0 => n_0_ram_empty_fb_i_i_7,
      I1 => p_18_out,
      I2 => I2,
      I3 => I1,
      I4 => n_0_ram_empty_fb_i_i_8,
      I5 => I3,
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o5\(5),
      I1 => I4(5),
      I2 => I4(6),
      I3 => \^o5\(6),
      I4 => I4(4),
      I5 => \^o5\(4),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o5\(2),
      I1 => I4(2),
      I2 => I4(0),
      I3 => \^o5\(0),
      I4 => I4(1),
      I5 => \^o5\(1),
      O => n_0_ram_empty_fb_i_i_6
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(6),
      I1 => I4(6),
      I2 => rd_pntr_plus1(4),
      I3 => I4(4),
      O => n_0_ram_empty_fb_i_i_7
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => I4(1),
      I2 => rd_pntr_plus1(5),
      I3 => I4(5),
      O => n_0_ram_empty_fb_i_i_8
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FC00FE0000"
    )
    port map (
      I0 => n_0_ram_empty_fb_i_i_3,
      I1 => p_18_out,
      I2 => I2,
      I3 => SS(0),
      I4 => p_1_out,
      I5 => n_0_ram_full_fb_i_i_3,
      O => ram_full_i
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000000000"
    )
    port map (
      I0 => n_0_ram_full_fb_i_i_4,
      I1 => I1,
      I2 => Q(6),
      I3 => \^o5\(6),
      I4 => n_0_ram_full_fb_i_i_5,
      I5 => n_0_ram_full_fb_i_i_6,
      O => n_0_ram_full_fb_i_i_3
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o5\(5),
      I1 => Q(5),
      I2 => \^o5\(0),
      I3 => Q(0),
      O => n_0_ram_full_fb_i_i_4
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o5\(2),
      I1 => Q(2),
      I2 => \^o5\(1),
      I3 => Q(1),
      O => n_0_ram_full_fb_i_i_5
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o5\(3),
      I1 => Q(3),
      I2 => \^o5\(4),
      I3 => Q(4),
      O => n_0_ram_full_fb_i_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_bin_cntr__parameterized0\ is
  port (
    ram_full_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \axi_dma_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0_rd_bin_cntr__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_3 : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__0\ : label is "soft_lutpair242";
begin
  O1 <= \^o1\;
  O26(3 downto 0) <= \^o26\(3 downto 0);
\gc1.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gc1.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => \plusOp__1\(2)
    );
\gc1.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => srst_wrst_busy
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => srst_wrst_busy
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^o26\(0),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^o26\(1),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^o26\(2),
      R => srst_wrst_busy
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^o26\(3),
      R => srst_wrst_busy
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => rd_pntr_plus2(0),
      R => srst_wrst_busy
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus2(1),
      S => srst_wrst_busy
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus2(2),
      R => srst_wrst_busy
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus2(3),
      R => srst_wrst_busy
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
    port map (
      I0 => O25(2),
      I1 => rd_pntr_plus1(2),
      I2 => O25(1),
      I3 => rd_pntr_plus1(1),
      I4 => n_0_ram_empty_fb_i_i_4,
      O => O2
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
    port map (
      I0 => O25(2),
      I1 => \^o26\(2),
      I2 => O25(1),
      I3 => \^o26\(1),
      I4 => n_0_ram_empty_fb_i_i_5,
      O => \^o1\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => O25(0),
      I2 => rd_pntr_plus1(3),
      I3 => O25(3),
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \^o26\(0),
      I1 => O25(0),
      I2 => \^o26\(3),
      I3 => O25(3),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B000300000"
    )
    port map (
      I0 => \^o1\,
      I1 => E(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => n_0_ram_full_fb_i_i_2,
      I4 => sig_clr_dbc_reg,
      I5 => p_1_out,
      O => ram_full_i
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
    port map (
      I0 => I7(3),
      I1 => \^o26\(3),
      I2 => I7(2),
      I3 => \^o26\(2),
      I4 => n_0_ram_full_fb_i_i_3,
      O => n_0_ram_full_fb_i_i_2
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \^o26\(1),
      I1 => I7(1),
      I2 => \^o26\(0),
      I3 => I7(0),
      O => n_0_ram_full_fb_i_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_fwft is
  port (
    O2 : out STD_LOGIC;
    ENB : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_fwft : entity is "rd_fwft";
end axi_dma_0_rd_fwft;

architecture STRUCTURE of axi_dma_0_rd_fwft is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gpregsm1.curr_fwft_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \n_0_gpregsm1.user_valid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair226";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \sig_s_ready_dup_i_2__0\ : label is "soft_lutpair226";
begin
  E(0) <= \^e\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^e\(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => ENB
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD550000FFFFFFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.user_valid_reg\,
      I2 => hold_ff_q,
      I3 => p_4_out,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => REGCEB(0)
    );
\gc1.count_d1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440555555555555"
    )
    port map (
      I0 => p_18_out,
      I1 => p_4_out,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      I4 => curr_fwft_state(0),
      I5 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => \^e\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => p_4_out,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      I4 => curr_fwft_state(0),
      O => \n_0_gpregsm1.curr_fwft_state[0]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
    port map (
      I0 => p_4_out,
      I1 => hold_ff_q,
      I2 => \n_0_gpregsm1.user_valid_reg\,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => p_18_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1\,
      Q => curr_fwft_state(0),
      R => srst_wrst_busy
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => srst_wrst_busy
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1\,
      Q => \n_0_gpregsm1.user_valid_reg\,
      R => srst_wrst_busy
    );
\hold_ff_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => p_4_out,
      I2 => hold_ff_q,
      I3 => \n_0_gpregsm1.user_valid_reg\,
      O => O2
    );
\sig_m_valid_dup_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \n_0_gpregsm1.user_valid_reg\,
      I2 => p_0_in5_in,
      I3 => p_0_in2_in,
      O => O6
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_gpregsm1.user_valid_reg\,
      I1 => hold_ff_q,
      O => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_fwft_14 is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    ram_empty_fb_i : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_fwft_14 : entity is "rd_fwft";
end axi_dma_0_rd_fwft_14;

architecture STRUCTURE of axi_dma_0_rd_fwft_14 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_10\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal n_0_hold_ff_q_i_2 : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_3__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_2\ : label is "soft_lutpair125";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_2 : label is "soft_lutpair124";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
    port map (
      I0 => I11,
      I1 => sig_skid2dre_wready,
      I2 => hold_ff_q,
      I3 => \^o1\,
      I4 => I4,
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_10\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_10\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^o3\
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFAAAFAABFAA"
    )
    port map (
      I0 => \^q\(1),
      I1 => I4,
      I2 => \^o2\,
      I3 => \^q\(0),
      I4 => DOUTB(1),
      I5 => DOUTB(0),
      O => \n_0_gpregsm1.curr_fwft_state[0]_i_1__0\
    );
\gpregsm1.curr_fwft_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      I2 => sig_skid2dre_wready,
      I3 => I11,
      O => \^o2\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4454FFFF"
    )
    port map (
      I0 => \^o3\,
      I1 => I5,
      I2 => DOUTB(0),
      I3 => I4,
      I4 => p_18_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1__0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1__0\,
      Q => \^o1\,
      R => SR(0)
    );
hold_ff_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070307070"
    )
    port map (
      I0 => I4,
      I1 => \^o2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => DOUTB(0),
      I4 => DOUTB(1),
      I5 => n_0_hold_ff_q_i_2,
      O => O4
    );
hold_ff_q_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      O => n_0_hold_ff_q_i_2
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0F0FFF8FFF8F"
    )
    port map (
      I0 => I12,
      I1 => \n_0_ram_empty_fb_i_i_3__0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => p_18_out,
      I4 => I1,
      I5 => E(0),
      O => ram_empty_fb_i
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F777777777"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => I4,
      I3 => DOUTB(0),
      I4 => DOUTB(1),
      I5 => \^o2\,
      O => \n_0_ram_empty_fb_i_i_3__0\
    );
sig_last_skid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I11,
      O => O11
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700000057575757"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => hold_ff_q,
      I3 => m_axis_mm2s_tready,
      I4 => p_0_in5_in,
      I5 => p_0_in2_in,
      O => O10
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
    port map (
      I0 => p_0_in5_in,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => I11,
      I4 => p_0_in2_in,
      O => O9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_fwft_20 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_fwft_20 : entity is "rd_fwft";
end axi_dma_0_rd_fwft_20;

architecture STRUCTURE of axi_dma_0_rd_fwft_20 is
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_empty_fwft_fb_i_1 : STD_LOGIC;
  signal n_0_empty_fwft_fb_reg : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_empty_mm2s_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair69";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc1.count_d1[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[32]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gpr1.dout_i[32]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair68";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair69";
begin
  O1 <= \^o1\;
\GEN_SYNC_FIFO.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8F8F"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => \^o1\,
      I2 => m_axi_sg_aresetn,
      I3 => follower_full_mm2s,
      I4 => m_axis_mm2s_cntrl_tready,
      O => O4
    );
\GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => \^o1\,
      O => O3(0)
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000FF40"
    )
    port map (
      I0 => \^o1\,
      I1 => follower_empty_mm2s,
      I2 => curr_fwft_state(0),
      I3 => n_0_empty_fwft_fb_reg,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => n_0_empty_fwft_fb_i_1
    );
empty_fwft_fb_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_empty_fwft_fb_i_1,
      Q => n_0_empty_fwft_fb_reg,
      S => SS(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_empty_fwft_fb_i_1,
      Q => \^o1\,
      S => SS(0)
    );
\gc1.count_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
    port map (
      I0 => p_18_out,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => O5(0)
    );
\goreg_dm.dout_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpr1.dout_i[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
    port map (
      I0 => p_18_out,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => O6(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => follower_empty_mm2s,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => \n_0_gpregsm1.curr_fwft_state[0]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000FFFF"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => \^o1\,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1\,
      Q => curr_fwft_state(0),
      R => SS(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SS(0)
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      I3 => follower_empty_mm2s,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_handshaking_flags__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_handshaking_flags__parameterized0\ : entity is "rd_handshaking_flags";
end \axi_dma_0_rd_handshaking_flags__parameterized0\;

architecture STRUCTURE of \axi_dma_0_rd_handshaking_flags__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal ram_valid_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gv.ram_valid_d1_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \hold_ff_q_i_1__1\ : label is "soft_lutpair235";
begin
  O1 <= \^o1\;
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      I2 => p_32_out,
      I3 => p_3_out,
      O => ram_valid_i
    );
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_valid_i,
      Q => \^o1\,
      R => srst_wrst_busy
    );
\hold_ff_q_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => p_32_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => hold_ff_q,
      I3 => \^o1\,
      O => O10
    );
\sig_csm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      O => O14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_status_flags_ss is
  port (
    p_18_out : out STD_LOGIC;
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end axi_dma_0_rd_status_flags_ss;

architecture STRUCTURE of axi_dma_0_rd_status_flags_ss is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => p_18_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_status_flags_ss_15 is
  port (
    p_18_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_status_flags_ss_15 : entity is "rd_status_flags_ss";
end axi_dma_0_rd_status_flags_ss_15;

architecture STRUCTURE of axi_dma_0_rd_status_flags_ss_15 is
  signal \^p_18_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_18_out <= \^p_18_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454445FFFFFFFF"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => ENB
    );
\count[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABABBBA"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      O => DI(1)
    );
\count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABBBA45454445"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      I5 => Q(1),
      O => S(1)
    );
\count[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABBBA45454445"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      I5 => Q(0),
      O => S(0)
    );
\count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABBBA45454445"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      I5 => I2(0),
      O => E(0)
    );
\gc1.count_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45454445"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => I1,
      I2 => I5,
      I3 => DOUTB(0),
      I4 => I4,
      O => DI(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => \^p_18_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_status_flags_ss_21 is
  port (
    p_18_out : out STD_LOGIC;
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_status_flags_ss_21 : entity is "rd_status_flags_ss";
end axi_dma_0_rd_status_flags_ss_21;

architecture STRUCTURE of axi_dma_0_rd_status_flags_ss_21 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => p_18_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_status_flags_ss__parameterized0\ is
  port (
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \axi_dma_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0_rd_status_flags_ss__parameterized0\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_18_out : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count_d1[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gpr1.dout_i[8]_i_1\ : label is "soft_lutpair241";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  O1(0) <= \^o1\(0);
  p_3_out <= \^p_3_out\;
\gc1.count_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404445"
    )
    port map (
      I0 => p_18_out,
      I1 => p_32_out,
      I2 => hold_ff_q,
      I3 => I1,
      I4 => \^p_3_out\,
      O => \^o1\(0)
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404445"
    )
    port map (
      I0 => p_18_out,
      I1 => p_32_out,
      I2 => hold_ff_q,
      I3 => I1,
      I4 => \^p_3_out\,
      O => E(0)
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0F0FFF8FFF8F"
    )
    port map (
      I0 => \^o1\(0),
      I1 => I2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => p_18_out,
      I4 => I3,
      I5 => I6(0),
      O => ram_empty_fb_i
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => p_18_out,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => \^p_3_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_updn_cntr is
  port (
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wrcnt_mblen_slice : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_updn_cntr : entity is "updn_cntr";
end axi_dma_0_updn_cntr;

architecture STRUCTURE of axi_dma_0_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_count[3]_i_3\ : STD_LOGIC;
  signal \n_0_count[3]_i_6\ : STD_LOGIC;
  signal \n_0_count[6]_i_3\ : STD_LOGIC;
  signal \n_0_count[6]_i_4\ : STD_LOGIC;
  signal \n_0_count[6]_i_5\ : STD_LOGIC;
  signal \n_0_count_reg[3]_i_1\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_2 : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_3 : STD_LOGIC;
  signal \n_1_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_count_reg[6]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_count_reg[6]_i_2\ : STD_LOGIC;
  signal \sig_wrcnt_mblen_slice__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \sig_wrcnt_mblen_slice__0\(0),
      O => \n_0_count[3]_i_3\
    );
\count[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \count_reg__0\(0),
      O => \n_0_count[3]_i_6\
    );
\count[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(2),
      I1 => \sig_wrcnt_mblen_slice__0\(3),
      O => \n_0_count[6]_i_3\
    );
\count[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(1),
      I1 => \sig_wrcnt_mblen_slice__0\(2),
      O => \n_0_count[6]_i_4\
    );
\count[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(0),
      I1 => \sig_wrcnt_mblen_slice__0\(1),
      O => \n_0_count[6]_i_5\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_7_count_reg[3]_i_1\,
      Q => \count_reg__0\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_6_count_reg[3]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_5_count_reg[3]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_4_count_reg[3]_i_1\,
      Q => \sig_wrcnt_mblen_slice__0\(0),
      R => SR(0)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_reg[3]_i_1\,
      CO(2) => \n_1_count_reg[3]_i_1\,
      CO(1) => \n_2_count_reg[3]_i_1\,
      CO(0) => \n_3_count_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => \^q\(1),
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \count_reg__0\(0),
      O(3) => \n_4_count_reg[3]_i_1\,
      O(2) => \n_5_count_reg[3]_i_1\,
      O(1) => \n_6_count_reg[3]_i_1\,
      O(0) => \n_7_count_reg[3]_i_1\,
      S(3) => \n_0_count[3]_i_3\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \n_0_count[3]_i_6\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_7_count_reg[6]_i_2\,
      Q => \sig_wrcnt_mblen_slice__0\(1),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_6_count_reg[6]_i_2\,
      Q => \sig_wrcnt_mblen_slice__0\(2),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_5_count_reg[6]_i_2\,
      Q => \sig_wrcnt_mblen_slice__0\(3),
      R => SR(0)
    );
\count_reg[6]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[3]_i_1\,
      CO(3 downto 2) => \NLW_count_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_count_reg[6]_i_2\,
      CO(0) => \n_3_count_reg[6]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => \sig_wrcnt_mblen_slice__0\(1 downto 0),
      O(3) => \NLW_count_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_count_reg[6]_i_2\,
      O(1) => \n_6_count_reg[6]_i_2\,
      O(0) => \n_7_count_reg[6]_i_2\,
      S(3) => '0',
      S(2) => \n_0_count[6]_i_3\,
      S(1) => \n_0_count[6]_i_4\,
      S(0) => \n_0_count[6]_i_5\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBA0A00000000"
    )
    port map (
      I0 => n_0_sig_ok_to_post_rd_addr_i_2,
      I1 => \sig_wrcnt_mblen_slice__0\(3),
      I2 => I6,
      I3 => I7(4),
      I4 => I7(3),
      I5 => n_0_sig_ok_to_post_rd_addr_i_3,
      O => O8
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54015503D543F553"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(2),
      I1 => I7(0),
      I2 => I7(1),
      I3 => I7(2),
      I4 => \sig_wrcnt_mblen_slice__0\(0),
      I5 => \sig_wrcnt_mblen_slice__0\(1),
      O => n_0_sig_ok_to_post_rd_addr_i_2
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002A0000"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => \sig_wrcnt_mblen_slice__0\(3),
      I3 => I10,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wrcnt_mblen_slice(0),
      O => n_0_sig_ok_to_post_rd_addr_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_updn_cntr__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_updn_cntr__parameterized0\ : entity is "updn_cntr";
end \axi_dma_0_updn_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0_updn_cntr__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \n_0_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_count[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_4\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_5\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_6\ : STD_LOGIC;
  signal \n_0_sig_byte_cntr[6]_i_7\ : STD_LOGIC;
  signal raw_data_count_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count[3]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sig_byte_cntr[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sig_byte_cntr[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sig_byte_cntr[3]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sig_byte_cntr[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sig_data_reg_out[31]_i_5\ : label is "soft_lutpair238";
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0070"
    )
    port map (
      I0 => I1,
      I1 => sig_sf_strt_addr_offset,
      I2 => \^o4\,
      I3 => I2,
      I4 => lsig_0ffset_cntr,
      O => O3
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => raw_data_count_int(0),
      O => \n_0_count[0]_i_1\
    );
\count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => E(0),
      I1 => raw_data_count_int(1),
      I2 => raw_data_count_int(0),
      O => \n_0_count[1]_i_1\
    );
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
    port map (
      I0 => raw_data_count_int(2),
      I1 => E(0),
      I2 => raw_data_count_int(1),
      I3 => raw_data_count_int(0),
      O => \n_0_count[2]_i_1\
    );
\count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
    port map (
      I0 => raw_data_count_int(3),
      I1 => raw_data_count_int(2),
      I2 => raw_data_count_int(0),
      I3 => raw_data_count_int(1),
      I4 => E(0),
      O => \n_0_count[3]_i_2\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I9(0),
      D => \n_0_count[0]_i_1\,
      Q => raw_data_count_int(0),
      R => srst_wrst_busy
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I9(0),
      D => \n_0_count[1]_i_1\,
      Q => raw_data_count_int(1),
      R => srst_wrst_busy
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I9(0),
      D => \n_0_count[2]_i_1\,
      Q => raw_data_count_int(2),
      R => srst_wrst_busy
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I9(0),
      D => \n_0_count[3]_i_2\,
      Q => raw_data_count_int(3),
      R => srst_wrst_busy
    );
\sig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
    port map (
      I0 => I5,
      I1 => Q(0),
      I2 => \n_0_sig_byte_cntr[6]_i_7\,
      O => D(0)
    );
\sig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F04BB4"
    )
    port map (
      I0 => I5,
      I1 => Q(0),
      I2 => I4,
      I3 => Q(1),
      I4 => \n_0_sig_byte_cntr[6]_i_7\,
      O => D(1)
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[3]_i_2\,
      I1 => I8,
      I2 => Q(2),
      I3 => \n_0_sig_byte_cntr[6]_i_7\,
      O => D(2)
    );
\sig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A8B9A9A"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_5\,
      I1 => \n_0_sig_byte_cntr[6]_i_7\,
      I2 => Q(3),
      I3 => \n_0_sig_byte_cntr[3]_i_2\,
      I4 => Q(2),
      O => D(3)
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FBFBFF"
    )
    port map (
      I0 => I5,
      I1 => Q(0),
      I2 => \n_0_sig_byte_cntr[6]_i_7\,
      I3 => Q(1),
      I4 => I4,
      O => \n_0_sig_byte_cntr[3]_i_2\
    );
\sig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F00D0"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_6\,
      I1 => \n_0_sig_byte_cntr[6]_i_5\,
      I2 => Q(3),
      I3 => \n_0_sig_byte_cntr[6]_i_7\,
      I4 => Q(4),
      O => D(4)
    );
\sig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F7700008088"
    )
    port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \n_0_sig_byte_cntr[6]_i_5\,
      I3 => \n_0_sig_byte_cntr[6]_i_6\,
      I4 => \n_0_sig_byte_cntr[6]_i_7\,
      I5 => Q(5),
      O => D(5)
    );
\sig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFBB00004044"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_4\,
      I1 => Q(5),
      I2 => \n_0_sig_byte_cntr[6]_i_5\,
      I3 => \n_0_sig_byte_cntr[6]_i_6\,
      I4 => \n_0_sig_byte_cntr[6]_i_7\,
      I5 => Q(6),
      O => D(6)
    );
\sig_byte_cntr[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_7\,
      I1 => Q(3),
      I2 => Q(4),
      O => \n_0_sig_byte_cntr[6]_i_4\
    );
\sig_byte_cntr[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_sig_byte_cntr[6]_i_7\,
      I1 => Q(2),
      I2 => I8,
      O => \n_0_sig_byte_cntr[6]_i_5\
    );
\sig_byte_cntr[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7717FFFFFFFF"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => I5,
      I4 => \n_0_sig_byte_cntr[6]_i_7\,
      I5 => Q(2),
      O => \n_0_sig_byte_cntr[6]_i_6\
    );
\sig_byte_cntr[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000400040"
    )
    port map (
      I0 => I2,
      I1 => sig_clr_dbc_reg,
      I2 => \^o1\,
      I3 => p_1_in,
      I4 => p_2_in,
      I5 => I3,
      O => \n_0_sig_byte_cntr[6]_i_7\
    );
\sig_data_reg_out[31]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      I2 => p_2_in,
      I3 => p_1_in,
      O => \^o4\
    );
\sig_data_reg_out[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => raw_data_count_int(3),
      I1 => raw_data_count_int(2),
      I2 => raw_data_count_int(1),
      I3 => raw_data_count_int(0),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_full_i : out STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_bin_cntr : entity is "wr_bin_cntr";
end axi_dma_0_wr_bin_cntr;

architecture STRUCTURE of axi_dma_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gcc0.gc0.count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_6__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_7__0\ : STD_LOGIC;
  signal \n_0_ram_full_fb_i_i_2__1\ : STD_LOGIC;
  signal \n_0_ram_full_fb_i_i_3__1\ : STD_LOGIC;
  signal \n_0_ram_full_fb_i_i_4__0\ : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2__0\ : label is "soft_lutpair230";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_9_out(0),
      O => \plusOp__4\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_9_out(0),
      I1 => p_9_out(1),
      O => \plusOp__4\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_9_out(2),
      I1 => p_9_out(1),
      I2 => p_9_out(0),
      O => \plusOp__4\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_9_out(3),
      I1 => p_9_out(0),
      I2 => p_9_out(1),
      I3 => p_9_out(2),
      O => \plusOp__4\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => p_9_out(4),
      I1 => p_9_out(2),
      I2 => p_9_out(1),
      I3 => p_9_out(0),
      I4 => p_9_out(3),
      O => \plusOp__4\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_9_out(5),
      I1 => p_9_out(3),
      I2 => p_9_out(0),
      I3 => p_9_out(1),
      I4 => p_9_out(2),
      I5 => p_9_out(4),
      O => \plusOp__4\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_9_out(6),
      I1 => \n_0_gcc0.gc0.count[6]_i_2__0\,
      I2 => p_9_out(5),
      O => \plusOp__4\(6)
    );
\gcc0.gc0.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_9_out(4),
      I1 => p_9_out(2),
      I2 => p_9_out(1),
      I3 => p_9_out(0),
      I4 => p_9_out(3),
      O => \n_0_gcc0.gc0.count[6]_i_2__0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(0),
      Q => \^q\(0),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(1),
      Q => \^q\(1),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(2),
      Q => \^q\(2),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(3),
      Q => \^q\(3),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(4),
      Q => \^q\(4),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(5),
      Q => \^q\(5),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_9_out(6),
      Q => \^q\(6),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => p_9_out(0),
      S => srst_wrst_busy
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => p_9_out(1),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => p_9_out(2),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => p_9_out(3),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(4),
      Q => p_9_out(4),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(5),
      Q => p_9_out(5),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(6),
      Q => p_9_out(6),
      R => srst_wrst_busy
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
    port map (
      I0 => \n_0_ram_empty_fb_i_i_6__0\,
      I1 => O4(0),
      I2 => \^q\(0),
      I3 => O4(5),
      I4 => \^q\(5),
      I5 => \n_0_ram_empty_fb_i_i_7__0\,
      O => O1
    );
\ram_empty_fb_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900900000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => O4(4),
      I2 => \^q\(6),
      I3 => O4(6),
      I4 => E(0),
      I5 => I1,
      O => \n_0_ram_empty_fb_i_i_6__0\
    );
\ram_empty_fb_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(1),
      I1 => O4(1),
      I2 => \^q\(2),
      I3 => O4(2),
      I4 => O4(3),
      I5 => \^q\(3),
      O => \n_0_ram_empty_fb_i_i_7__0\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0008000F00080"
    )
    port map (
      I0 => \n_0_ram_full_fb_i_i_2__1\,
      I1 => \n_0_ram_full_fb_i_i_3__1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I1,
      I4 => p_1_out,
      I5 => I4,
      O => ram_full_i
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(3),
      I1 => ADDRB(3),
      I2 => p_9_out(0),
      I3 => ADDRB(0),
      I4 => ADDRB(1),
      I5 => p_9_out(1),
      O => \n_0_ram_full_fb_i_i_2__1\
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
    port map (
      I0 => \n_0_ram_full_fb_i_i_4__0\,
      I1 => p_9_out(5),
      I2 => ADDRB(5),
      I3 => I2,
      I4 => I3,
      I5 => p_1_out,
      O => \n_0_ram_full_fb_i_i_3__1\
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(4),
      I1 => ADDRB(4),
      I2 => p_9_out(6),
      I3 => ADDRB(6),
      I4 => ADDRB(2),
      I5 => p_9_out(2),
      O => \n_0_ram_full_fb_i_i_4__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_bin_cntr_13 is
  port (
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_bin_cntr_13 : entity is "wr_bin_cntr";
end axi_dma_0_wr_bin_cntr_13;

architecture STRUCTURE of axi_dma_0_wr_bin_cntr_13 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gcc0.gc0.count[6]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_6 : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair128";
begin
  O3(0) <= \^o3\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_9_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_9_out(0),
      I1 => p_9_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(0),
      I1 => p_9_out(1),
      I2 => p_9_out(0),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_9_out(3),
      I1 => p_9_out(0),
      I2 => p_9_out(1),
      I3 => \^o3\(0),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => p_9_out(4),
      I1 => \^o3\(0),
      I2 => p_9_out(1),
      I3 => p_9_out(0),
      I4 => p_9_out(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_9_out(5),
      I1 => p_9_out(3),
      I2 => p_9_out(0),
      I3 => p_9_out(1),
      I4 => \^o3\(0),
      I5 => p_9_out(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_9_out(6),
      I1 => \n_0_gcc0.gc0.count[6]_i_2\,
      I2 => p_9_out(5),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_9_out(4),
      I1 => \^o3\(0),
      I2 => p_9_out(1),
      I3 => p_9_out(0),
      I4 => p_9_out(3),
      O => \n_0_gcc0.gc0.count[6]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o3\(0),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_9_out(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_9_out(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^o3\(0),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_9_out(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_9_out(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_9_out(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_9_out(6),
      R => SR(0)
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => O6(2),
      I2 => \^q\(2),
      I3 => O6(1),
      I4 => I4,
      I5 => n_0_ram_empty_fb_i_i_6,
      O => O2
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(6),
      I1 => O6(4),
      I2 => \^q\(5),
      I3 => O6(3),
      I4 => O6(0),
      I5 => \^q\(1),
      O => n_0_ram_empty_fb_i_i_6
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(5),
      I1 => ADDRB(4),
      I2 => p_9_out(0),
      I3 => ADDRB(0),
      I4 => ADDRB(2),
      I5 => p_9_out(3),
      O => O4
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(1),
      I1 => ADDRB(1),
      I2 => p_9_out(4),
      I3 => ADDRB(3),
      I4 => ADDRB(5),
      I5 => p_9_out(6),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_bin_cntr_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O25 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_bin_cntr_19 : entity is "wr_bin_cntr";
end axi_dma_0_wr_bin_cntr_19;

architecture STRUCTURE of axi_dma_0_wr_bin_cntr_19 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_gcc0.gc0.count[3]_i_1\ : STD_LOGIC;
  signal \n_0_gcc0.gc0.count[6]_i_2\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair75";
begin
  O2(6 downto 0) <= \^o2\(6 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \n_0_gcc0.gc0.count[3]_i_1\
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \n_0_gcc0.gc0.count[6]_i_2\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \n_0_gcc0.gc0.count[6]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^o2\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^o2\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^o2\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^o2\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^o2\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^o2\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^o2\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \n_0_gcc0.gc0.count[3]_i_1\,
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
ram_empty_fb_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => I1(0),
      I2 => \^o2\(2),
      I3 => I1(1),
      I4 => I1(2),
      I5 => \^o2\(3),
      O => O25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axi_dma_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_dma_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair247";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__2\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => O25(0),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => O25(1),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => O25(2),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => O25(3),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => \^q\(0),
      S => srst_wrst_busy
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => \^q\(1),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(2),
      R => srst_wrst_busy
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(3),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_status_flags_ss is
  port (
    p_1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end axi_dma_0_wr_status_flags_ss;

architecture STRUCTURE of axi_dma_0_wr_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair229";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => \^p_1_out\,
      O => \^e\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => I3,
      O => O2(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => O5,
      O => O3(0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
    port map (
      I0 => \^e\(0),
      I1 => I4,
      I2 => p_18_out,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I1,
      O => ram_empty_fb_i
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^p_1_out\,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_status_flags_ss_12 is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_status_flags_ss_12 : entity is "wr_status_flags_ss";
end axi_dma_0_wr_status_flags_ss_12;

architecture STRUCTURE of axi_dma_0_wr_status_flags_ss_12 is
  signal \^o1\ : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_5 : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal \^sig_wrcnt_mblen_slice\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
  sig_wrcnt_mblen_slice(0) <= \^sig_wrcnt_mblen_slice\(0);
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => I2,
      I3 => I3,
      I4 => n_0_ram_full_fb_i_i_5,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => ram_full_i
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000001101"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_wrcnt_mblen_slice\(0),
      I2 => I4,
      I3 => I5,
      I4 => ADDRB(0),
      I5 => Q(0),
      O => n_0_ram_full_fb_i_i_5
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^o1\,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^sig_wrcnt_mblen_slice\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_status_flags_ss_18 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_status_flags_ss_18 : entity is "wr_status_flags_ss";
end axi_dma_0_wr_status_flags_ss_18;

architecture STRUCTURE of axi_dma_0_wr_status_flags_ss_18 is
  signal \^o1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair73";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
RAM_reg_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O23
    );
RAM_reg_0_63_12_14_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O16
    );
RAM_reg_0_63_15_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O17
    );
RAM_reg_0_63_18_20_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O18
    );
RAM_reg_0_63_21_23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O19
    );
RAM_reg_0_63_24_26_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O20
    );
RAM_reg_0_63_27_29_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O21
    );
RAM_reg_0_63_30_32_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O22
    );
RAM_reg_0_63_3_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O13
    );
RAM_reg_0_63_6_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O14
    );
RAM_reg_0_63_9_11_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      I5 => Q(0),
      O => O15
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O2
    );
RAM_reg_64_127_12_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O6
    );
RAM_reg_64_127_15_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O7
    );
RAM_reg_64_127_18_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O8
    );
RAM_reg_64_127_21_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O9
    );
RAM_reg_64_127_24_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O10
    );
RAM_reg_64_127_27_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O11
    );
RAM_reg_64_127_30_32_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O12
    );
RAM_reg_64_127_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O3
    );
RAM_reg_64_127_6_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O4
    );
RAM_reg_64_127_9_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => Q(0),
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => \^o1\,
      I4 => ftch1_active,
      I5 => p_0_out,
      O => O5
    );
\gcc0.gc0.count_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => sof_ftch_desc,
      I2 => \^o1\,
      I3 => ftch1_active,
      I4 => p_0_out,
      O => E(0)
    );
m_axis1_mm2s_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ftch1_active,
      I1 => p_0_out,
      O => m_axis1_mm2s_tready
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
    port map (
      I0 => p_0_out,
      I1 => ftch1_active,
      I2 => \^o1\,
      I3 => sof_ftch_desc,
      I4 => m_axis_mm2s_tvalid,
      O => O24
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^o1\,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ram_full_i,
      Q => p_0_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_wr_status_flags_ss__parameterized0\ is
  port (
    p_1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \axi_dma_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0_wr_status_flags_ss__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_sig_burst_dbeat_cntr[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_burst_dbeat_cntr[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_burst_dbeat_cntr[2]_i_3\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_first_dbeat_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair246";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of sig_cmd_empty_i_2 : label is "soft_lutpair245";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  p_1_out <= \^p_1_out\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202A"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_sf_strt_addr_offset,
      I2 => I1,
      I3 => lsig_0ffset_cntr,
      O => O7
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \^o3\,
      I1 => lsig_0ffset_cntr,
      I2 => I1,
      I3 => sig_sf_strt_addr_offset,
      O => O8
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => sig_dre2ibtt_tlast,
      I1 => \^o3\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I1,
      O => O2
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o3\,
      I2 => sig_dre2ibtt_tlast,
      I3 => I3,
      I4 => p_2_in,
      I5 => \n_0_sig_burst_dbeat_cntr[2]_i_3\,
      O => O5
    );
\INFERRED_GEN.cnt_i[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^o1\,
      I1 => p_2_in,
      I2 => I3,
      O => O9
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001500"
    )
    port map (
      I0 => \^o1\,
      I1 => p_2_in,
      I2 => I3,
      I3 => O6,
      I4 => I2,
      O => \^o3\
    );
\count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \^p_1_out\,
      I1 => sig_clr_dbc_reg,
      I2 => p_14_out,
      O => I9(0)
    );
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_clr_dbc_reg,
      I1 => \^p_1_out\,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^p_1_out\,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^o1\,
      R => '0'
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060006000600"
    )
    port map (
      I0 => sig_burst_dbeat_cntr(0),
      I1 => \n_0_sig_burst_dbeat_cntr[2]_i_3\,
      I2 => \n_0_sig_burst_dbeat_cntr[0]_i_2\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dre2ibtt_tlast,
      I5 => \^o3\,
      O => O29
    );
\sig_burst_dbeat_cntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => lsig_0ffset_to_to_use,
      I1 => \^o3\,
      I2 => sig_burst_dbeat_cntr(0),
      I3 => sig_burst_dbeat_cntr(1),
      I4 => sig_burst_dbeat_cntr(2),
      O => \n_0_sig_burst_dbeat_cntr[0]_i_2\
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006A006A006A"
    )
    port map (
      I0 => sig_burst_dbeat_cntr(1),
      I1 => \n_0_sig_burst_dbeat_cntr[2]_i_3\,
      I2 => sig_burst_dbeat_cntr(0),
      I3 => \n_0_sig_burst_dbeat_cntr[1]_i_2\,
      I4 => sig_dre2ibtt_tlast,
      I5 => \^o3\,
      O => O28
    );
\sig_burst_dbeat_cntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
    port map (
      I0 => sig_burst_dbeat_cntr(2),
      I1 => sig_burst_dbeat_cntr(1),
      I2 => sig_burst_dbeat_cntr(0),
      I3 => \^o3\,
      I4 => lsig_0ffset_to_to_use,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_burst_dbeat_cntr[1]_i_2\
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A006A006A00"
    )
    port map (
      I0 => sig_burst_dbeat_cntr(2),
      I1 => I10,
      I2 => \n_0_sig_burst_dbeat_cntr[2]_i_3\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dre2ibtt_tlast,
      I5 => \^o3\,
      O => O27
    );
\sig_burst_dbeat_cntr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \^o3\,
      I1 => lsig_0ffset_cntr,
      I2 => I1,
      I3 => sig_sf_strt_addr_offset,
      O => \n_0_sig_burst_dbeat_cntr[2]_i_3\
    );
\sig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => sig_dre2ibtt_tlast,
      I1 => \^o3\,
      I2 => sig_burst_dbeat_cntr(2),
      I3 => sig_burst_dbeat_cntr(1),
      I4 => sig_burst_dbeat_cntr(0),
      I5 => \n_0_sig_burst_dbeat_cntr[2]_i_3\,
      O => sig_clr_dbeat_cntr0_out
    );
sig_cmd_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_dre2ibtt_tlast,
      O => O23
    );
sig_mvalid_stop_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFFFFFFFF"
    )
    port map (
      I0 => sig_eop_halt_xfer,
      I1 => I4(0),
      I2 => \^o1\,
      I3 => p_2_in,
      I4 => I3,
      I5 => O6,
      O => O24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_cmd_status is
  port (
    sig_init_reg2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end axi_dma_0_axi_datamover_cmd_status;

architecture STRUCTURE of axi_dma_0_axi_datamover_cmd_status is
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0_axi_datamover_fifo__parameterized0\
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      O1 => sig_stat2rsc_status_ready,
      O2(3 downto 0) => O1(3 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_dma_0_axi_datamover_fifo_8
    port map (
      D(48 downto 0) => D(48 downto 0),
      I1 => I1,
      Q(48 downto 0) => Q(48 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_reset_reg => sig_reset_reg,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_cmd_status__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \axi_dma_0_axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_cmd_status__parameterized0\ is
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0_axi_datamover_fifo__parameterized2\
    port map (
      D(17 downto 0) => D(17 downto 0),
      O1 => sig_stat2wsc_status_ready,
      O5(17 downto 0) => O5(17 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      srst_wrst_busy => srst_wrst_busy
    );
I_CMD_FIFO: entity work.axi_dma_0_axi_datamover_fifo
    port map (
      I1 => I1,
      I3(47 downto 0) => I3(47 downto 0),
      O1 => O1,
      Q(47 downto 0) => Q(47 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_psm_halt => sig_psm_halt,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_reg_module is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    s2mm_run_stop_del : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2 : out STD_LOGIC;
    tailpntr_updated_d1 : out STD_LOGIC;
    s2mm_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2_0 : out STD_LOGIC;
    tailpntr_updated_d1_1 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    soft_reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O39 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    p_23_out_2 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O55 : out STD_LOGIC;
    ch2_dly_fast_incr3_out : out STD_LOGIC;
    I59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_incr7_out : out STD_LOGIC;
    I58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    sg_ftch_error0_3 : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    mm2s_new_curdesc_wren : in STD_LOGIC;
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    mm2s_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    s2mm_new_curdesc_wren : in STD_LOGIC;
    s2mm_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_cnt_en : in STD_LOGIC;
    I38 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    I39 : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    introut0 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    I54 : in STD_LOGIC;
    all_is_idle_d1_4 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_reg_module : entity is "axi_dma_reg_module";
end axi_dma_0_axi_dma_reg_module;

architecture STRUCTURE of axi_dma_0_axi_dma_reg_module is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o36\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o37\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o38\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o39\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^o41\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o42\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o43\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o44\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_21_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_23_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_26_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_30_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_34_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_35_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_36_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_38_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_39_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_40_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_40_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_41_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_41_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_42_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_43_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_43_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_44_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_75_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_76_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_77_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_77_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_78_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_78_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_79_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_79_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_80_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_80_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_81_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_82_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\ : STD_LOGIC;
  signal \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal \^s2mm_run_stop_del\ : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O35(1 downto 0) <= \^o35\(1 downto 0);
  O36(0) <= \^o36\(0);
  O37(0) <= \^o37\(0);
  O38(0) <= \^o38\(0);
  O39(23 downto 0) <= \^o39\(23 downto 0);
  O4 <= \^o4\;
  O40(23 downto 0) <= \^o40\(23 downto 0);
  O41(25 downto 0) <= \^o41\(25 downto 0);
  O42(25 downto 0) <= \^o42\(25 downto 0);
  O43(3 downto 0) <= \^o43\(3 downto 0);
  O44(1 downto 0) <= \^o44\(1 downto 0);
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(0) <= \^q\(0);
  s2mm_run_stop_del <= \^s2mm_run_stop_del\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.axi_dma_0_axi_dma_lite_if
    port map (
      E(0) => p_2_in,
      I1 => \n_82_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I10 => \n_26_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I11 => \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12 => \n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I13 => \n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I14 => \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I15(25 downto 24) => s2mm_taildesc(31 downto 30),
      I15(23 downto 0) => \^o39\(23 downto 0),
      I16(25 downto 24) => mm2s_taildesc(31 downto 30),
      I16(23 downto 0) => \^o40\(23 downto 0),
      I17(7 downto 4) => \^o43\(3 downto 0),
      I17(3) => \n_40_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I17(2) => \n_41_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I17(1) => \n_42_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I17(0) => \n_43_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I18(7) => \^o44\(1),
      I18(6) => \n_38_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18(5) => \n_39_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18(4) => \n_40_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18(3) => \n_41_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18(2) => \^o44\(0),
      I18(1) => \n_43_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18(0) => \n_44_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I19 => \n_79_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I2 => \n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I20 => \n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I21 => \n_75_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I22 => \n_77_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I23(3) => \n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I23(2) => \n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I23(1) => \^q\(0),
      I23(0) => \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I24(3) => \n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I24(2) => \n_23_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I24(1) => \^o36\(0),
      I24(0) => \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I25 => \^o2\,
      I26 => \^o11\,
      I27 => \n_78_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I28 => \n_76_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I29 => \n_79_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I3 => \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I30 => \n_77_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I31 => \n_80_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I32(7 downto 0) => I32(7 downto 0),
      I33(7 downto 0) => I33(7 downto 0),
      I34(7 downto 0) => I34(7 downto 0),
      I35(7 downto 0) => I35(7 downto 0),
      I36 => \n_78_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I37 => \n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I38 => \n_80_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I39 => \^o1\,
      I4 => \n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I40 => \^s2mm_run_stop_del\,
      I41 => \n_21_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I42 => \n_35_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I43 => \^o24\,
      I44 => \^o31\,
      I45 => \^o26\,
      I46 => \^o33\,
      I47 => I46,
      I48 => I47,
      I49 => I48,
      I5 => \^o23\,
      I50 => I49,
      I51 => I50,
      I52 => I51,
      I53 => I52,
      I54 => I53,
      I6 => \^o30\,
      I7 => \^o25\,
      I8 => \^o32\,
      I9 => \n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O1 => O34,
      O10 => \^o10\,
      O11 => O45,
      O12 => \^o12\,
      O13 => \^o13\,
      O14 => \^o14\,
      O15 => \^o15\,
      O16 => \^o16\,
      O17 => \^o17\,
      O18 => \^o18\,
      O19 => \^o19\,
      O2 => \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O20 => \^o20\,
      O21 => \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O22(0) => \^o35\(0),
      O23 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O24(0) => \^o35\(1),
      O27 => \^o27\,
      O3 => \^o3\,
      O37(0) => \^o37\(0),
      O38(0) => \^o38\(0),
      O4 => \^o4\,
      O41(25 downto 0) => \^o41\(25 downto 0),
      O42(25 downto 0) => \^o42\(25 downto 0),
      O5 => \^o5\,
      O6 => \^o6\,
      O7 => \^o7\,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(1) => axi2ip_rdaddr(4),
      Q(0) => axi2ip_rdaddr(2),
      SR(0) => SR(0),
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_0_in1_in => p_0_in1_in,
      p_2_out(2) => p_2_out(16),
      p_2_out(1) => p_2_out(14),
      p_2_out(0) => p_2_out(2),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => scndry_out
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.axi_dma_0_axi_dma_register
    port map (
      E(0) => \^o35\(0),
      I1 => \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I10 => \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I11 => \^o11\,
      I12(0) => \n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      I13(0) => \^o35\(1),
      I14(0) => E(0),
      I15(0) => p_2_in,
      I17 => I17,
      I18(0) => I18(0),
      I19 => I19,
      I2 => I1,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I3 => I2,
      I34(5 downto 2) => I34(6 downto 3),
      I34(1 downto 0) => I34(1 downto 0),
      I36(0) => I36(0),
      I37(0) => I37(0),
      I39 => I39,
      I4 => I3,
      I40 => I40,
      I45 => I45,
      I5 => I4,
      I58(0) => I58(0),
      I6 => I5,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      O1 => \^o1\,
      O10 => \^o10\,
      O11 => \^o21\,
      O12 => \^o22\,
      O13 => \^o23\,
      O14 => \^o24\,
      O15 => \^o25\,
      O16 => \^o26\,
      O17 => \n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O18 => \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19 => \n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O2 => \^o2\,
      O20 => \^o20\,
      O21(1) => \n_30_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O21(0) => \^o38\(0),
      O22 => \n_34_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O23 => \n_35_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O24 => \n_36_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(7) => \^o44\(1),
      O25(6) => \n_38_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(5) => \n_39_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(4) => \n_40_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(3) => \n_41_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(2) => \^o44\(0),
      O25(1) => \n_43_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O25(0) => \n_44_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O26(25 downto 24) => mm2s_taildesc(31 downto 30),
      O26(23 downto 0) => \^o40\(23 downto 0),
      O27 => \n_75_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O28 => \n_76_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O29 => \n_77_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O3 => \^o3\,
      O30 => \n_78_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O31 => \n_79_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O32 => \n_80_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O33 => \n_81_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O34 => \n_82_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O4 => \^o4\,
      O41(25 downto 0) => \^o41\(25 downto 0),
      O46 => O46,
      O49(0) => O49(0),
      O5 => \^o5\,
      O50 => O50,
      O6 => \^o6\,
      O7 => \^o7\,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(3) => \n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      Q(2) => \n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      Q(1) => \^q\(0),
      Q(0) => \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      S(0) => S(0),
      all_is_idle_d1 => all_is_idle_d1,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_incr7_out => ch1_dly_fast_incr7_out,
      data_concat(0) => data_concat(0),
      introut0 => introut0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_introut => mm2s_introut,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_new_curdesc(25 downto 0) => mm2s_new_curdesc(25 downto 0),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_23_out_2 => p_23_out_2,
      p_2_out(0) => p_2_out(2),
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_49_out => p_49_out,
      p_4_out(25 downto 0) => p_4_out(25 downto 0),
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s_axi_lite_wdata(28 downto 0) => s_axi_lite_wdata(29 downto 1),
      sg_ftch_error0 => sg_ftch_error0,
      soft_reset => soft_reset,
      tailpntr_updated_d1 => tailpntr_updated_d1,
      tailpntr_updated_d2 => tailpntr_updated_d2
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.axi_dma_0_axi_dma_register_s2mm
    port map (
      E(0) => \^o35\(1),
      I1 => \n_36_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I18(0) => I18(0),
      I2(1) => axi2ip_rdaddr(4),
      I2(0) => axi2ip_rdaddr(2),
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => \n_81_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I30 => I30,
      I31 => I31,
      I35(6 downto 0) => I35(6 downto 0),
      I36(0) => I36(0),
      I38 => I38,
      I4 => \^o21\,
      I41 => I41,
      I42(0) => I42(0),
      I43(1 downto 0) => I43(1 downto 0),
      I44 => I44,
      I5(0) => \n_30_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I54 => I54,
      I59(0) => I59(0),
      I6 => \n_34_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I7 => \^o2\,
      I8 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I9 => I9,
      O1 => \^s2mm_run_stop_del\,
      O10 => \n_26_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O11 => \n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O12 => \^o12\,
      O13 => \^o13\,
      O14 => \^o14\,
      O15 => \^o15\,
      O16 => \^o16\,
      O17 => \^o17\,
      O18 => \^o18\,
      O19 => \^o19\,
      O2 => \^o11\,
      O20 => \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O21 => \n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O22 => \^o22\,
      O23 => \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O24(1) => \n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O24(0) => \^o37\(0),
      O25(7 downto 4) => \^o43\(3 downto 0),
      O25(3) => \n_40_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O25(2) => \n_41_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O25(1) => \n_42_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O25(0) => \n_43_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O26(25 downto 24) => s2mm_taildesc(31 downto 30),
      O26(23 downto 0) => \^o39\(23 downto 0),
      O27 => \^o27\,
      O28 => \n_77_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O29 => \n_78_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O3 => O28,
      O30 => \n_79_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O31 => \n_80_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O32 => \n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O33 => \n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O34 => \n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      O4 => O29,
      O42(25 downto 0) => \^o42\(25 downto 0),
      O47(0) => O47(0),
      O48 => O48,
      O5 => \^o30\,
      O51 => O51,
      O52 => O52,
      O53 => O53,
      O54(0) => O54(0),
      O55 => O55,
      O6 => \^o31\,
      O7 => \^o32\,
      O8 => \^o33\,
      O9 => \n_21_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      Q(3) => \n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      Q(2) => \n_23_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      Q(1) => \^o36\(0),
      Q(0) => \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\,
      all_is_idle_d1_4 => all_is_idle_d1_4,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_dly_fast_incr3_out => ch2_dly_fast_incr3_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_15_out => p_15_out,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_2_out(1) => p_2_out(16),
      p_2_out(0) => p_2_out(14),
      p_4_out(25 downto 0) => p_4_out(25 downto 0),
      s2mm_halted_set => s2mm_halted_set,
      s2mm_introut => s2mm_introut,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_new_curdesc(25 downto 0) => s2mm_new_curdesc(25 downto 0),
      s2mm_new_curdesc_wren => s2mm_new_curdesc_wren,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axi_lite_wdata(28 downto 1) => s_axi_lite_wdata(29 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      sg_ftch_error0_3 => sg_ftch_error0_3,
      soft_reset_d1 => soft_reset_d1,
      tailpntr_updated_d1_1 => tailpntr_updated_d1_1,
      tailpntr_updated_d2_0 => tailpntr_updated_d2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_rst_module is
  port (
    O1 : out STD_LOGIC;
    s2mm_scndry_resetn : out STD_LOGIC;
    mm2s_scndry_resetn : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_resetn : out STD_LOGIC;
    introut0 : out STD_LOGIC;
    I18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_sinit : out STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    s2mm_soft_reset_done : out STD_LOGIC;
    mm2s_soft_reset_done : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    dm_mm2s_scndry_resetn : out STD_LOGIC;
    dm_s2mm_scndry_resetn : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    mm2s_prmry_resetn : out STD_LOGIC;
    s2mm_prmry_resetn : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    FIFO_Full : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I20 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_rst2all_stop_request_0 : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    I23 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_rst_module : entity is "axi_dma_rst_module";
end axi_dma_0_axi_dma_rst_module;

architecture STRUCTURE of axi_dma_0_axi_dma_rst_module is
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal \^mm2s_scndry_resetn\ : STD_LOGIC;
  signal \^mm2s_soft_reset_done\ : STD_LOGIC;
  signal n_0_REG_HRD_RST : STD_LOGIC;
  signal \n_30_GEN_RESET_FOR_S2MM.RESET_I\ : STD_LOGIC;
  signal \n_8_GEN_RESET_FOR_MM2S.RESET_I\ : STD_LOGIC;
  signal \^s2mm_scndry_resetn\ : STD_LOGIC;
  signal \^s2mm_soft_reset_done\ : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
begin
  mm2s_scndry_resetn <= \^mm2s_scndry_resetn\;
  mm2s_soft_reset_done <= \^mm2s_soft_reset_done\;
  s2mm_scndry_resetn <= \^s2mm_scndry_resetn\;
  s2mm_soft_reset_done <= \^s2mm_soft_reset_done\;
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.axi_dma_0_axi_dma_reset
    port map (
      I1 => n_0_REG_HRD_RST,
      I2 => \^s2mm_scndry_resetn\,
      I21 => I21,
      I3 => \^s2mm_soft_reset_done\,
      I4 => \^mm2s_soft_reset_done\,
      O1 => \^mm2s_scndry_resetn\,
      O2 => \n_8_GEN_RESET_FOR_MM2S.RESET_I\,
      O28 => O28,
      O31 => O31,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      dm_mm2s_scndry_resetn => dm_mm2s_scndry_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_stop => mm2s_stop,
      p_0_in => p_0_in,
      p_7_out => p_7_out,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s_soft_reset_i => s_soft_reset_i,
      scndry_out => m_axi_sg_hrdresetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      soft_reset => soft_reset,
      soft_reset_d1 => soft_reset_d1
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_8_GEN_RESET_FOR_MM2S.RESET_I\,
      Q => \^mm2s_soft_reset_done\,
      R => '0'
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.axi_dma_0_axi_dma_reset_1
    port map (
      FIFO_Full => FIFO_Full,
      I1 => n_0_REG_HRD_RST,
      I10 => I8,
      I11 => I9,
      I12 => I10,
      I13 => I11,
      I14 => I12,
      I15 => I13,
      I16 => I14,
      I17 => I15,
      I18 => I16,
      I19 => I17,
      I2 => I1,
      I20 => I19,
      I21 => I20,
      I22 => \^s2mm_soft_reset_done\,
      I23 => I23,
      I24 => \^mm2s_soft_reset_done\,
      I25 => I22,
      I3 => \^mm2s_scndry_resetn\,
      I4 => I2,
      I5 => I3,
      I6 => I4,
      I7 => I5,
      I8 => I6,
      I9 => I7,
      O1 => \^s2mm_scndry_resetn\,
      O10 => O9,
      O11 => O10,
      O12 => O11,
      O13 => O12,
      O14 => O13,
      O15 => O14,
      O16 => O15,
      O17 => O16,
      O18(0) => I18(0),
      O19 => O17,
      O2 => O1,
      O20 => O18,
      O21 => O19,
      O22 => \n_30_GEN_RESET_FOR_S2MM.RESET_I\,
      O29 => O29,
      O3 => O2,
      O30 => O30,
      O35(1 downto 0) => O35(1 downto 0),
      O4 => O3,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      fifo_sinit => fifo_sinit,
      in0(0) => in0(0),
      introut0 => introut0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_desc_flush => mm2s_desc_flush,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_wdata(7 downto 0) => s_axi_lite_wdata(7 downto 0),
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      s_soft_reset_i => s_soft_reset_i,
      scndry_out => m_axi_sg_hrdresetn,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      soft_reset => soft_reset
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_30_GEN_RESET_FOR_S2MM.RESET_I\,
      Q => \^s2mm_soft_reset_done\,
      R => '0'
    );
REG_HRD_RST: entity work.axi_dma_0_cdc_sync
    port map (
      O1 => n_0_REG_HRD_RST,
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      scndry_out => m_axi_sg_hrdresetn
    );
REG_HRD_RST_OUT: entity work.axi_dma_0_cdc_sync_2
    port map (
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      SR(0) => SR(0),
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      scndry_out => s_axi_lite_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_cmd_status is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_cmd_status : entity is "axi_sg_cmd_status";
end axi_dma_0_axi_sg_cmd_status;

architecture STRUCTURE of axi_dma_0_axi_sg_cmd_status is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0_axi_sg_fifo__parameterized0\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => \^o1\,
      I2 => I2,
      O1 => sig_stat2wsc_status_ready,
      O2 => \^o2\,
      O4 => O4,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.axi_dma_0_axi_sg_fifo
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(30 downto 0) => I5(30 downto 0),
      O1 => \^o1\,
      O2 => \^o2\,
      O3 => O3,
      O5 => O5,
      Q(33 downto 0) => Q(33 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_1 => p_18_out_1,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_cmd_status_28 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_cmd_status_28 : entity is "axi_sg_cmd_status";
end axi_dma_0_axi_sg_cmd_status_28;

architecture STRUCTURE of axi_dma_0_axi_sg_cmd_status_28 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_dma_0_axi_sg_fifo__parameterized0_30\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I2 => I2,
      O1 => sig_stat2rsc_status_ready,
      O2 => O2,
      SR(0) => SR(0),
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_16_out => p_16_out,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_dma_0_axi_sg_fifo_31
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      Q(33 downto 0) => Q(33 downto 0),
      SR(0) => SR(0),
      ftch_cmnd_data(26 downto 0) => ftch_cmnd_data(26 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_mngr is
  port (
    O1 : out STD_LOGIC;
    ch2_ftch_active : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_16_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    O3 : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    p_29_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC;
    p_31_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    mm2s_error : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O7 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out_0 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I31 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ch2_ftch_queue_empty : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_nxtdesc_wren : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    ch2_ftch_queue_full : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_mngr : entity is "axi_sg_ftch_mngr";
end axi_dma_0_axi_sg_ftch_mngr;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_mngr is
  signal \^d\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal \^ch2_ftch_active\ : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal ftch_interr : STD_LOGIC;
  signal ftch_slverr : STD_LOGIC;
  signal n_10_I_FTCH_CMDSTS_IF : STD_LOGIC;
  signal n_11_I_FTCH_CMDSTS_IF : STD_LOGIC;
  signal n_16_I_FTCH_SG : STD_LOGIC;
  signal n_34_I_FTCH_PNTR_MNGR : STD_LOGIC;
  signal n_35_I_FTCH_PNTR_MNGR : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
begin
  D(25 downto 0) <= \^d\(25 downto 0);
  O1 <= \^o1\;
  O3 <= \^o3\;
  ch1_sg_idle <= \^ch1_sg_idle\;
  ch2_ftch_active <= \^ch2_ftch_active\;
  p_5_out <= \^p_5_out\;
I_FTCH_CMDSTS_IF: entity work.axi_dma_0_axi_sg_ftch_cmdsts_if
    port map (
      I1 => I1,
      I11 => I11,
      I12 => I12,
      I2 => \^ch2_ftch_active\,
      I3 => n_34_I_FTCH_PNTR_MNGR,
      I4 => n_16_I_FTCH_SG,
      I5 => I5,
      I6(0) => I6(0),
      I7 => \^o1\,
      O1 => \^p_5_out\,
      O2 => n_10_I_FTCH_CMDSTS_IF,
      O3 => n_11_I_FTCH_CMDSTS_IF,
      O9 => O9,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_error => mm2s_error,
      mm2s_stop_i => mm2s_stop_i,
      p_16_out => p_16_out,
      p_27_out => p_27_out,
      p_3_out => p_3_out,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid
    );
I_FTCH_PNTR_MNGR: entity work.axi_dma_0_axi_sg_ftch_pntr
    port map (
      CO(0) => CO(0),
      D(25 downto 0) => \^d\(25 downto 0),
      I13(0) => I13(0),
      I2 => I2,
      I3 => I3,
      I31(23 downto 0) => I31(23 downto 0),
      I32(23 downto 0) => I32(23 downto 0),
      I33(25 downto 0) => I33(25 downto 0),
      I34(25 downto 0) => I34(25 downto 0),
      I4 => I4,
      I6(0) => I6(0),
      I9(31 downto 0) => I9(31 downto 0),
      O1 => n_34_I_FTCH_PNTR_MNGR,
      O2(1 downto 0) => O2(1 downto 0),
      O3 => \^o3\,
      O4(0) => O4(0),
      O5 => n_35_I_FTCH_PNTR_MNGR,
      S(0) => S(0),
      SR(0) => SR(0),
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \^ch1_sg_idle\,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_full => ch2_ftch_queue_full,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_27_out => p_27_out,
      p_3_out => p_3_out,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
I_FTCH_SG: entity work.axi_dma_0_axi_sg_ftch_sm
    port map (
      D(25 downto 0) => \^d\(25 downto 0),
      E(0) => E(0),
      I1 => \^p_5_out\,
      I10 => \^o3\,
      I2 => n_35_I_FTCH_PNTR_MNGR,
      I3 => n_11_I_FTCH_CMDSTS_IF,
      I4 => n_10_I_FTCH_CMDSTS_IF,
      I5 => I5,
      I6(0) => I6(0),
      I7 => n_34_I_FTCH_PNTR_MNGR,
      I8 => I7,
      I9(0) => I8(0),
      O1 => \^o1\,
      O10 => O5,
      O11 => O6,
      O12 => O7,
      O13(25 downto 0) => Q(25 downto 0),
      O2 => \^ch2_ftch_active\,
      O3 => p_56_out,
      O4 => p_57_out,
      O5 => p_58_out,
      O6 => p_29_out,
      O7 => p_30_out,
      O8 => p_31_out,
      O9 => n_16_I_FTCH_SG,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ch1_active_i => ch1_active_i,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_27_out => p_27_out,
      p_32_out => p_32_out,
      p_4_out => p_4_out,
      p_59_out => p_59_out,
      p_5_out_0 => p_5_out_0,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_updt_mngr is
  port (
    O1 : out STD_LOGIC;
    p_36_out_0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_18_out_1 : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    in004_out : out STD_LOGIC;
    in0011_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    in009_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_20_out__0\ : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    \p_19_out__0\ : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    O11 : out STD_LOGIC;
    p_46_out : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    p_24_out_2 : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_23_out_3 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_6_out_3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_s2mm : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_irqthresh_wren : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    ptr2_queue_empty : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I9 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    I44 : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    I45 : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I50 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    I51 : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_2 : in STD_LOGIC;
    p_5_out_4 : in STD_LOGIC;
    p_4_out_5 : in STD_LOGIC;
    p_3_out_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_updt_mngr : entity is "axi_sg_updt_mngr";
end axi_dma_0_axi_sg_updt_mngr;

architecture STRUCTURE of axi_dma_0_axi_sg_updt_mngr is
  signal n_49_I_UPDT_SG : STD_LOGIC;
  signal n_5_I_UPDT_CMDSTS_IF : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal \^p_18_out_1\ : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  p_18_out_1 <= \^p_18_out_1\;
  p_3_out <= \^p_3_out\;
I_UPDT_CMDSTS_IF: entity work.axi_dma_0_axi_sg_updt_cmdsts_if
    port map (
      I1 => n_49_I_UPDT_SG,
      I2 => I1,
      O1 => n_5_I_UPDT_CMDSTS_IF,
      O2 => \^p_3_out\,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_11_out => p_11_out,
      p_18_out => p_18_out,
      p_18_out_1 => \^p_18_out_1\,
      p_27_out => p_27_out,
      p_5_out => p_5_out,
      p_6_out_3 => p_6_out_3,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.axi_dma_0_axi_sg_updt_sm
    port map (
      D(29 downto 0) => D(29 downto 0),
      E(0) => E(0),
      I1 => \^p_3_out\,
      I10 => I9,
      I11(0) => I10(0),
      I12 => I11,
      I13 => I12,
      I14(0) => I14(0),
      I15(25 downto 0) => I13(25 downto 0),
      I16(0) => I15(0),
      I17(3 downto 0) => I16(3 downto 0),
      I18(3 downto 0) => I17(3 downto 0),
      I19(3 downto 0) => I18(3 downto 0),
      I2 => I2,
      I20(3 downto 0) => I19(3 downto 0),
      I21(3 downto 0) => I20(3 downto 0),
      I22(3 downto 0) => I21(3 downto 0),
      I23 => I22,
      I3 => I3,
      I4 => I4,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5(0) => I5(0),
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I6 => I6,
      I7(0) => I7(0),
      I8 => I8,
      I9 => n_5_I_UPDT_CMDSTS_IF,
      O1 => O1,
      O10 => O6,
      O11 => n_49_I_UPDT_SG,
      O12 => O7,
      O13 => O9,
      O14 => O10,
      O15 => \p_19_out__0\,
      O16 => p_47_out,
      O17 => p_48_out,
      O18 => O11,
      O19 => p_46_out,
      O2 => p_36_out_0,
      O20 => O12,
      O21 => O13,
      O22 => O14,
      O23 => O15,
      O24 => O16,
      O25 => O17,
      O26 => O18,
      O27 => O19,
      O28 => O20,
      O29 => O21,
      O3 => O2,
      O30 => O22,
      O31 => O23,
      O32 => O24,
      O33 => O25,
      O34 => O26,
      O35 => O27,
      O36 => O28,
      O37 => O29,
      O38 => O30,
      O39 => O31,
      O4 => O3,
      O40 => O32,
      O41 => O33,
      O42 => O34,
      O43 => O35,
      O44 => O36,
      O45 => O37,
      O46 => O38,
      O47 => O39,
      O48 => O40,
      O49 => O41,
      O5(0) => O4(0),
      O50 => O42,
      O51 => O43,
      O52 => O44,
      O53 => O45,
      O54 => O46,
      O55 => O47,
      O56 => O48,
      O57 => O49,
      O6 => \p_20_out__0\,
      O7 => p_21_out,
      O8 => O8,
      O9 => O5,
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      follower_empty_s2mm => follower_empty_s2mm,
      follower_full_mm2s => follower_full_mm2s,
      follower_full_s2mm => follower_full_s2mm,
      in00 => in00,
      in0011_out => in0011_out,
      in004_out => in004_out,
      in009_out => in009_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_18_out => p_18_out,
      p_18_out_1 => \^p_18_out_1\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_23_out_3 => p_23_out_3,
      p_24_out_2 => p_24_out_2,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_32_out => p_32_out,
      p_3_out_6 => p_3_out_6,
      p_4_out(25 downto 0) => p_4_out(25 downto 0),
      p_4_out_5 => p_4_out_5,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      p_59_out => p_59_out,
      p_5_out => p_5_out,
      p_5_out_4 => p_5_out_4,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr2_queue_empty => ptr2_queue_empty,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_blk_mem_gen_prim_width is
  port (
    O1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I4 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end axi_dma_0_blk_mem_gen_prim_width;

architecture STRUCTURE of axi_dma_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.axi_dma_0_blk_mem_gen_prim_wrapper
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(35 downto 0) => DINA(35 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(3 downto 0) => I10(3 downto 0),
      I4 => I4,
      O1(27 downto 0) => O1(27 downto 0),
      O10(3 downto 0) => O10(3 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \axi_dma_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(37 downto 0) => DINA(37 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(27 downto 0) => I10(27 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1(27 downto 0) => O1(27 downto 0),
      O10(27 downto 0) => O10(27 downto 0),
      O11(27 downto 0) => O11(27 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7(1 downto 0) => O7(1 downto 0),
      O8 => O8,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \axi_dma_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\axi_dma_0_blk_mem_gen_prim_wrapper__parameterized1\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(35 downto 0) => DINA(35 downto 0),
      DOUTB(35 downto 0) => DOUTB(35 downto 0),
      E(0) => E(0),
      ENB => ENB,
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 37 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \axi_dma_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\axi_dma_0_blk_mem_gen_prim_wrapper__parameterized2\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(37 downto 0) => DINA(37 downto 0),
      DOUTB(37 downto 0) => DOUTB(37 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_dc_ss is
  port (
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wrcnt_mblen_slice : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_dc_ss : entity is "dc_ss";
end axi_dma_0_dc_ss;

architecture STRUCTURE of axi_dma_0_dc_ss is
begin
\gsym_dc.dc\: entity work.axi_dma_0_updn_cntr
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      I10 => I10,
      I6 => I6,
      I7(4 downto 0) => I7(4 downto 0),
      I8 => I8,
      I9 => I9,
      O8 => O8,
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_dc_ss__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_dc_ss__parameterized0\ : entity is "dc_ss";
end \axi_dma_0_dc_ss__parameterized0\;

architecture STRUCTURE of \axi_dma_0_dc_ss__parameterized0\ is
begin
\gsym_dc.dc\: entity work.\axi_dma_0_updn_cntr__parameterized0\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O3 => O3,
      O4 => O4,
      Q(6 downto 0) => Q(6 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_memory is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_memory : entity is "memory";
end axi_dma_0_memory;

architecture STRUCTURE of axi_dma_0_memory is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
  SR(0) <= \^sr\(0);
\gdm.dm\: entity work.axi_dma_0_dmem
    port map (
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O2(5 downto 0) => O2(5 downto 0),
      O5(6 downto 0) => O5(6 downto 0),
      Q(32 downto 0) => p_0_out(32 downto 0),
      SR(0) => \^sr\(0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(0),
      Q => Q(0),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(10),
      Q => Q(10),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(11),
      Q => Q(11),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(12),
      Q => Q(12),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(13),
      Q => Q(13),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(14),
      Q => Q(14),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(15),
      Q => Q(15),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(16),
      Q => Q(16),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(17),
      Q => Q(17),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(18),
      Q => Q(18),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(19),
      Q => Q(19),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(1),
      Q => Q(1),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(20),
      Q => Q(20),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(21),
      Q => Q(21),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(22),
      Q => Q(22),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(23),
      Q => Q(23),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(24),
      Q => Q(24),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(25),
      Q => Q(25),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(26),
      Q => Q(26),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(27),
      Q => Q(27),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(28),
      Q => Q(28),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(29),
      Q => Q(29),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(2),
      Q => Q(2),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(30),
      Q => Q(30),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(31),
      Q => Q(31),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(32),
      Q => Q(32),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(3),
      Q => Q(3),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(4),
      Q => Q(4),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(5),
      Q => Q(5),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(6),
      Q => Q(6),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(7),
      Q => Q(7),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(8),
      Q => Q(8),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I23(0),
      D => p_0_out(9),
      Q => Q(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_memory__parameterized1\ is
  port (
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_memory__parameterized1\ : entity is "memory";
end \axi_dma_0_memory__parameterized1\;

architecture STRUCTURE of \axi_dma_0_memory__parameterized1\ is
begin
\gdm.dm\: entity work.\axi_dma_0_dmem__parameterized0\
    port map (
      E(0) => E(0),
      I6 => I6,
      I7 => I7,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_rd_logic is
  port (
    O1 : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_rd_logic : entity is "rd_logic";
end axi_dma_0_rd_logic;

architecture STRUCTURE of axi_dma_0_rd_logic is
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal \n_5_gr1.rfwft\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
begin
\gr1.rfwft\: entity work.axi_dma_0_rd_fwft_20
    port map (
      E(0) => E(0),
      O1 => O1,
      O2 => \n_1_gr1.rfwft\,
      O3(0) => O2(0),
      O4 => O3,
      O5(0) => \n_5_gr1.rfwft\,
      O6(0) => O4(0),
      SS(0) => SS(0),
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      p_18_out => p_18_out
    );
\grss.rsts\: entity work.axi_dma_0_rd_status_flags_ss_21
    port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out => p_18_out,
      ram_empty_fb_i => ram_empty_fb_i
    );
rpntr: entity work.axi_dma_0_rd_bin_cntr_22
    port map (
      E(0) => \n_5_gr1.rfwft\,
      I1 => I1,
      I2 => \n_1_gr1.rfwft\,
      I3 => I2,
      I4(6 downto 0) => I3(6 downto 0),
      O5(6 downto 0) => O5(6 downto 0),
      O6(2 downto 0) => O6(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SS(0) => SS(0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_18_out => p_18_out,
      p_1_out => p_1_out,
      ram_empty_fb_i => ram_empty_fb_i,
      ram_full_i => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_logic__parameterized0\ is
  port (
    p_18_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ENB : out STD_LOGIC;
    O1 : out STD_LOGIC;
    REGCEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \axi_dma_0_rd_logic__parameterized0\;

architecture STRUCTURE of \axi_dma_0_rd_logic__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^p_18_out\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  p_18_out <= \^p_18_out\;
\gr1.rfwft\: entity work.axi_dma_0_rd_fwft
    port map (
      E(0) => \^o1\,
      ENB => ENB,
      O2 => O2,
      O6 => O6,
      O7 => O7,
      REGCEB(0) => REGCEB(0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_18_out => \^p_18_out\,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
\grss.rsts\: entity work.axi_dma_0_rd_status_flags_ss
    port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_18_out => \^p_18_out\,
      ram_empty_fb_i => ram_empty_fb_i
    );
rpntr: entity work.axi_dma_0_rd_bin_cntr
    port map (
      E(0) => \^o1\,
      I1(6 downto 0) => I1(6 downto 0),
      O3 => O3,
      O4(6 downto 0) => O4(6 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_srl_fifo_rbu_f is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end axi_dma_0_srl_fifo_rbu_f;

architecture STRUCTURE of axi_dma_0_srl_fifo_rbu_f is
  signal \^o1\ : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0_cntr_incr_decr_addn_f_32
    port map (
      I1 => I1,
      I2 => \^o1\,
      I3 => I2,
      I4 => I3,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => O2,
      O3 => O3,
      Q(4) => Q(0),
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      follower_full_s2mm => follower_full_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => sts2_queue_wren
    );
DYNSHREG_F_I: entity work.axi_dma_0_dynshreg_f
    port map (
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      \in\(0 to 33) => \in\(0 to 33),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(33 downto 0) => \out\(33 downto 0),
      sts2_queue_wren => sts2_queue_wren
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized0\ is
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair332";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0\
    port map (
      I1 => n_0_FIFO_Full_reg,
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O2(0) => O2(0),
      Q(2) => Q(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo,
      srst_wrst_busy => srst_wrst_busy
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized0\
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O3 => O3,
      addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B6969692"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => O6
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB24DB20"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => O5
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB2000"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized0_24\ is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized0_24\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized0_24\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized0_24\ is
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => n_0_FIFO_Full_reg,
      I4(0) => I3(0),
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => Q(0),
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized0_26\
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O3(0) => O3(0),
      O4 => O4,
      addr(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      addr(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sel => sig_wr_fifo,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => O2,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_10_DYNSHREG_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_7_DYNSHREG_F_I : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  Q(0) <= \^q\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27\
    port map (
      I1(0) => I1(0),
      I2 => n_7_DYNSHREG_F_I,
      I3 => I3,
      I4 => n_10_DYNSHREG_F_I,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => O2,
      O3 => \^o3\,
      Q(2) => \^q\(0),
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1) => \^out\(1),
      \out\(0) => sig_dcntl_sfifo_out(1),
      p_0_in(0) => p_0_in(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1(0) => I1(0),
      I2(0) => I2(0),
      O1 => n_7_DYNSHREG_F_I,
      O2 => n_10_DYNSHREG_F_I,
      O3 => \^o3\,
      O5 => O5,
      O6 => O6,
      Q(2) => \^q\(0),
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(2) => \^out\(1),
      \out\(1) => sig_dcntl_sfifo_out(1),
      \out\(0) => \^out\(0),
      p_0_in(0) => p_0_in(2),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_push_to_wsc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \^o1\,
      I2 => sig_push_to_wsc,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized2\ is
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal xb_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_mm2s_ftch_tready_INST_0 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of updt_pending_INST_0 : label is "soft_lutpair117";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0_cntr_incr_decr_addn_f_17
    port map (
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => O1,
      Q(3) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SS(0) => SS(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      sts_received_d1 => sts_received_d1
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized2\
    port map (
      Q(3) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => m_axis_mm2s_ftch_tdata_new(22 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      \out\(22 downto 0) => \out\(22 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => xb_fifo_full,
      R => '0'
    );
m_axis_mm2s_ftch_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => desc_fetch_req,
      I1 => xb_fifo_full,
      I2 => I1,
      O => m_axis_mm2s_ftch_tready
    );
updt_pending_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I1,
      I1 => xb_fifo_full,
      O => updt_pending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 32 );
    fifo_sinit : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized3\ is
  signal \^o1\ : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0_cntr_incr_decr_addn_f
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => \^o1\,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q(4) => Q(0),
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized3\
    port map (
      I4(0 to 32) => I4(0 to 32),
      O1 => \^o1\,
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => \out\(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized4\ is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => \^o1\,
      I4 => I4,
      O1 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => \^q\(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized4\
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O2 => O2,
      Q(2) => \^q\(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_first_xfer_im0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I4,
      I1 => \^o1\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    sel : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized5\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^sel\ : STD_LOGIC;
begin
  O2(0) <= \^o2\(0);
  \out\(16 downto 0) <= \^out\(16 downto 0);
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3\
    port map (
      I1 => \^sel\,
      O1(2) => \^o2\(0),
      O1(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      p_0_in(0) => p_0_in(2),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      srst_wrst_busy => srst_wrst_busy
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized5\
    port map (
      D(0) => D(0),
      I1(2) => \^o2\(0),
      I1(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I1(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_0_FIFO_Full_reg,
      O1 => O1,
      O2 => O4,
      O3 => \^sel\,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(0) => Q(0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \^out\(16 downto 0),
      p_0_in(0) => p_0_in(2),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80A0"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_data2wsc_valid,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_set_push2wsc,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    lsig_cmd_set_fetch_pause : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized6\ is
  signal \^o1\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_curr_calc_error_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4\
    port map (
      D(1) => D(2),
      D(0) => D(0),
      I1(2 downto 0) => Q(2 downto 0),
      I2 => \^o1\,
      I3 => I1,
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => sig_rd_empty,
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_curr_calc_error_reg,
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_wr_fifo => sig_wr_fifo,
      srst_wrst_busy => srst_wrst_busy
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized6\
    port map (
      D(0) => D(1),
      I1 => I1,
      I2(2) => sig_rd_empty,
      I2(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I2(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(17 downto 0) => \in\(17 downto 0),
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16) => \out\(15),
      \out\(15) => sig_curr_calc_error_reg,
      \out\(14 downto 0) => \out\(14 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_rbu_f__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \axi_dma_0_srl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_rbu_f__parameterized7\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_17_DYNSHREG_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
  O3(0) <= \^o3\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_dma_0_cntr_incr_decr_addn_f_5
    port map (
      I1 => n_17_DYNSHREG_F_I,
      I2 => I1,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => \^o1\,
      O1 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O5 => O5,
      Q(4) => \^o3\(0),
      Q(3) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SS(0) => SS(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(0) => p_0_in(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_strm_tvalid => sig_strm_tvalid,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\axi_dma_0_dynshreg_f__parameterized7\
    port map (
      I1 => \^o1\,
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I2 => I1,
      I6 => I6,
      I7 => I7,
      I8(8 downto 0) => I8(8 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      O4 => O4,
      Q(4) => \^o3\(0),
      Q(3) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      lsig_absorb2tlast => lsig_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8 downto 0) => \out\(8 downto 0),
      sel => n_17_DYNSHREG_F_I,
      slice_insert_valid => slice_insert_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0F000F"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => Q(0),
      I3 => I2,
      I4 => slice_insert_valid,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_wr_logic is
  port (
    p_1_out : out STD_LOGIC;
    m_axis1_mm2s_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_wr_logic : entity is "wr_logic";
end axi_dma_0_wr_logic;

architecture STRUCTURE of axi_dma_0_wr_logic is
  signal \^o2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_4_out : STD_LOGIC;
begin
  O2(6 downto 0) <= \^o2\(6 downto 0);
\gwss.wsts\: entity work.axi_dma_0_wr_status_flags_ss_18
    port map (
      E(0) => p_4_out,
      O1 => p_1_out,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O1,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(0) => \^o2\(6),
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      ram_full_i => ram_full_i,
      sof_ftch_desc => sof_ftch_desc
    );
wpntr: entity work.axi_dma_0_wr_bin_cntr_19
    port map (
      E(0) => p_4_out,
      I1(2 downto 0) => I1(2 downto 0),
      O2(6 downto 0) => \^o2\(6 downto 0),
      O25 => O25,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_wr_logic__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \axi_dma_0_wr_logic__parameterized0\;

architecture STRUCTURE of \axi_dma_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal n_0_wpntr : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
\gwss.wsts\: entity work.axi_dma_0_wr_status_flags_ss
    port map (
      E(0) => \^e\(0),
      I1 => n_0_wpntr,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => \^o1\,
      O2(0) => O2(0),
      O3(0) => O3(0),
      O5 => O5,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_18_out => p_18_out,
      p_1_out => p_1_out,
      ram_empty_fb_i => ram_empty_fb_i,
      ram_full_i => ram_full_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
wpntr: entity work.axi_dma_0_wr_bin_cntr
    port map (
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      E(0) => \^e\(0),
      I1 => I1,
      I2 => \^o1\,
      I3 => I2,
      I4 => I4,
      O1 => n_0_wpntr,
      O4(6 downto 0) => O4(6 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_wr_logic__parameterized0_11\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_wr_logic__parameterized0_11\ : entity is "wr_logic";
end \axi_dma_0_wr_logic__parameterized0_11\;

architecture STRUCTURE of \axi_dma_0_wr_logic__parameterized0_11\ is
  signal n_10_wpntr : STD_LOGIC;
  signal n_8_wpntr : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\gwss.wsts\: entity work.axi_dma_0_wr_status_flags_ss_12
    port map (
      ADDRB(0) => ADDRB(2),
      I1 => I1,
      I2 => n_10_wpntr,
      I3 => n_8_wpntr,
      I4 => I2,
      I5 => I3,
      O1 => O1,
      Q(0) => p_9_out(2),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
wpntr: entity work.axi_dma_0_wr_bin_cntr_13
    port map (
      ADDRB(5 downto 2) => ADDRB(6 downto 3),
      ADDRB(1 downto 0) => ADDRB(1 downto 0),
      E(0) => E(0),
      I4 => I4,
      O1 => n_8_wpntr,
      O2 => O2,
      O3(0) => p_9_out(2),
      O4 => n_10_wpntr,
      O6(4 downto 0) => O6(4 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_wr_logic__parameterized1\ is
  port (
    p_1_out : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \axi_dma_0_wr_logic__parameterized1\;

architecture STRUCTURE of \axi_dma_0_wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\axi_dma_0_wr_status_flags_ss__parameterized0\
    port map (
      E(0) => \^e\(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      I9(0) => I9(0),
      O1 => p_1_in,
      O2 => O1,
      O23 => O23,
      O24 => O24,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O2,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      SR(0) => SR(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_14_out => p_14_out,
      p_1_out => p_1_out,
      p_2_in => p_2_in,
      ram_full_i => ram_full_i,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset
    );
wpntr: entity work.\axi_dma_0_wr_bin_cntr__parameterized0\
    port map (
      E(0) => \^e\(0),
      O25(3 downto 0) => O25(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_mm2s_basic_wrap is
  port (
    O1 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_mm2s_basic_wrap : entity is "axi_sg_mm2s_basic_wrap";
end axi_dma_0_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of axi_dma_0_axi_sg_mm2s_basic_wrap is
  signal \^o1\ : STD_LOGIC;
  signal n_2_I_ADDR_CNTL : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_5_I_MSTR_SCC : STD_LOGIC;
  signal n_6_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  O1 <= \^o1\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.axi_dma_0_axi_sg_addr_cntl
    port map (
      D(1) => sig_mstr2data_len(3),
      D(0) => sig_mstr2data_len(0),
      I1 => n_5_I_MSTR_SCC,
      I2 => \^o1\,
      I3(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      O1 => n_2_I_ADDR_CNTL,
      O2 => n_3_I_ADDR_CNTL,
      Q(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      SR(0) => \^sig_stream_rst\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.axi_dma_0_axi_sg_cmd_status_28
    port map (
      D(3) => sig_rd_sts_okay_reg,
      D(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      I1 => n_2_I_ADDR_CNTL,
      I2 => \^o1\,
      I3 => n_3_I_ADDR_CNTL,
      O1 => n_6_I_CMD_STATUS,
      O2 => O2,
      Q(33) => n_8_I_CMD_STATUS,
      Q(32 downto 1) => p_1_in(31 downto 0),
      Q(0) => sig_next_burst,
      SR(0) => \^sig_stream_rst\,
      ftch_cmnd_data(26 downto 0) => ftch_cmnd_data(26 downto 0),
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_SCC: entity work.axi_dma_0_axi_sg_scc
    port map (
      D(1) => sig_mstr2data_len(3),
      D(0) => sig_mstr2data_len(0),
      I1 => n_6_I_CMD_STATUS,
      I2 => \^o1\,
      I3(0) => \^sig_stream_rst\,
      O1 => n_5_I_MSTR_SCC,
      O2(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      O3(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      Q(33) => n_8_I_CMD_STATUS,
      Q(32 downto 1) => p_1_in(31 downto 0),
      Q(0) => sig_next_burst,
      SR(0) => n_2_I_RESET,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error => sm_set_error
    );
I_RD_DATA_CNTL: entity work.axi_dma_0_axi_sg_rddata_cntl
    port map (
      D(1) => sig_rsc2stat_status(6),
      D(0) => sig_rsc2stat_status(4),
      I1 => \^o1\,
      I3(0) => \^sig_stream_rst\,
      O1 => n_4_I_RD_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready
    );
I_RD_STATUS_CNTLR: entity work.axi_dma_0_axi_sg_rd_status_cntl
    port map (
      D(3) => sig_rd_sts_okay_reg,
      D(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      I1 => n_4_I_RD_DATA_CNTL,
      I2 => \^o1\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_dma_0_axi_sg_reset_29
    port map (
      I3(0) => \^sig_stream_rst\,
      O1 => \^o1\,
      SR(0) => n_2_I_RESET,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_halt_reg => sig_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_blk_mem_gen_generic_cstr is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end axi_dma_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of axi_dma_0_blk_mem_gen_generic_cstr is
  signal \n_9_ramloop[1].ram.r\ : STD_LOGIC;
  signal sig_dfifo_data_out : STD_LOGIC_VECTOR ( 31 downto 4 );
begin
\ramloop[0].ram.r\: entity work.axi_dma_0_blk_mem_gen_prim_width
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(35 downto 0) => DINA(35 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => \n_9_ramloop[1].ram.r\,
      I10(3 downto 0) => I10(3 downto 0),
      I4 => I4,
      O1(27 downto 0) => sig_dfifo_data_out(31 downto 4),
      O10(3 downto 0) => O10(3 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in
    );
\ramloop[1].ram.r\: entity work.\axi_dma_0_blk_mem_gen_prim_width__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(37 downto 0) => DINA(73 downto 36),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(27 downto 0) => I10(31 downto 4),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1(27 downto 0) => sig_dfifo_data_out(31 downto 4),
      O10(27 downto 0) => O10(31 downto 4),
      O11(27 downto 0) => O11(31 downto 4),
      O2 => \n_9_ramloop[1].ram.r\,
      O3 => O2,
      O4 => O3,
      O5 => O5,
      O6 => O1,
      O7(1 downto 0) => O7(1 downto 0),
      O8 => O4,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \axi_dma_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\axi_dma_0_blk_mem_gen_prim_width__parameterized1\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(35 downto 0) => DINA(35 downto 0),
      DOUTB(35 downto 0) => DOUTB(35 downto 0),
      E(0) => E(0),
      ENB => ENB,
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
\ramloop[1].ram.r\: entity work.\axi_dma_0_blk_mem_gen_prim_width__parameterized2\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(37 downto 0) => DINA(73 downto 36),
      DOUTB(37 downto 0) => DOUTB(73 downto 36),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_fifo_generator_ramfifo is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end axi_dma_0_fifo_generator_ramfifo;

architecture STRUCTURE of axi_dma_0_fifo_generator_ramfifo is
  signal \gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_17_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_18_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_19_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_20_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_21_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_22_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_23_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_24_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_25_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_26_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_27_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_28_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_29_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_30_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_31_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_32_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_33_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_34_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_35_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_36_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_37_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_38_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_39_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_5_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal srst_wrst_busy : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_dma_0_rd_logic
    port map (
      E(0) => p_15_out,
      I1 => \n_38_gntv_or_sync_fifo.gl0.wr\,
      I2 => \n_39_gntv_or_sync_fifo.gl0.wr\,
      I3(6 downto 0) => p_10_out(6 downto 0),
      O1 => O1,
      O2(0) => E(0),
      O3 => O2,
      O4(0) => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O5(6 downto 0) => p_20_out(6 downto 0),
      O6(2 downto 1) => rd_pntr_plus1(3 downto 2),
      O6(0) => rd_pntr_plus1(0),
      Q(6 downto 0) => p_9_out(6 downto 0),
      SS(0) => srst_wrst_busy,
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      p_1_out => p_1_out,
      ram_full_i => \gwss.wsts/ram_full_i\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_dma_0_wr_logic
    port map (
      I1(2 downto 1) => rd_pntr_plus1(3 downto 2),
      I1(0) => rd_pntr_plus1(0),
      O1 => \n_9_gntv_or_sync_fifo.gl0.wr\,
      O10 => \n_24_gntv_or_sync_fifo.gl0.wr\,
      O11 => \n_25_gntv_or_sync_fifo.gl0.wr\,
      O12 => \n_26_gntv_or_sync_fifo.gl0.wr\,
      O13 => \n_27_gntv_or_sync_fifo.gl0.wr\,
      O14 => \n_28_gntv_or_sync_fifo.gl0.wr\,
      O15 => \n_29_gntv_or_sync_fifo.gl0.wr\,
      O16 => \n_30_gntv_or_sync_fifo.gl0.wr\,
      O17 => \n_31_gntv_or_sync_fifo.gl0.wr\,
      O18 => \n_32_gntv_or_sync_fifo.gl0.wr\,
      O19 => \n_33_gntv_or_sync_fifo.gl0.wr\,
      O2(6 downto 0) => p_10_out(6 downto 0),
      O20 => \n_34_gntv_or_sync_fifo.gl0.wr\,
      O21 => \n_35_gntv_or_sync_fifo.gl0.wr\,
      O22 => \n_36_gntv_or_sync_fifo.gl0.wr\,
      O23 => \n_37_gntv_or_sync_fifo.gl0.wr\,
      O24 => \n_38_gntv_or_sync_fifo.gl0.wr\,
      O25 => \n_39_gntv_or_sync_fifo.gl0.wr\,
      O3 => \n_17_gntv_or_sync_fifo.gl0.wr\,
      O4 => \n_18_gntv_or_sync_fifo.gl0.wr\,
      O5 => \n_19_gntv_or_sync_fifo.gl0.wr\,
      O6 => \n_20_gntv_or_sync_fifo.gl0.wr\,
      O7 => \n_21_gntv_or_sync_fifo.gl0.wr\,
      O8 => \n_22_gntv_or_sync_fifo.gl0.wr\,
      O9 => \n_23_gntv_or_sync_fifo.gl0.wr\,
      Q(6 downto 0) => p_9_out(6 downto 0),
      SR(0) => srst_wrst_busy,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      p_1_out => p_1_out,
      ram_full_i => \gwss.wsts/ram_full_i\,
      sof_ftch_desc => sof_ftch_desc
    );
\gntv_or_sync_fifo.mem\: entity work.axi_dma_0_memory
    port map (
      E(0) => \n_5_gntv_or_sync_fifo.gl0.rd\,
      I1 => \n_37_gntv_or_sync_fifo.gl0.wr\,
      I10 => \n_20_gntv_or_sync_fifo.gl0.wr\,
      I11 => \n_31_gntv_or_sync_fifo.gl0.wr\,
      I12 => \n_21_gntv_or_sync_fifo.gl0.wr\,
      I13 => \n_32_gntv_or_sync_fifo.gl0.wr\,
      I14 => \n_22_gntv_or_sync_fifo.gl0.wr\,
      I15 => \n_33_gntv_or_sync_fifo.gl0.wr\,
      I16 => \n_23_gntv_or_sync_fifo.gl0.wr\,
      I17 => \n_34_gntv_or_sync_fifo.gl0.wr\,
      I18 => \n_24_gntv_or_sync_fifo.gl0.wr\,
      I19 => \n_35_gntv_or_sync_fifo.gl0.wr\,
      I2 => \n_9_gntv_or_sync_fifo.gl0.wr\,
      I20 => \n_25_gntv_or_sync_fifo.gl0.wr\,
      I21 => \n_36_gntv_or_sync_fifo.gl0.wr\,
      I22 => \n_26_gntv_or_sync_fifo.gl0.wr\,
      I23(0) => p_15_out,
      I3 => \n_27_gntv_or_sync_fifo.gl0.wr\,
      I4 => \n_17_gntv_or_sync_fifo.gl0.wr\,
      I5 => \n_28_gntv_or_sync_fifo.gl0.wr\,
      I6 => \n_18_gntv_or_sync_fifo.gl0.wr\,
      I7 => \n_29_gntv_or_sync_fifo.gl0.wr\,
      I8 => \n_19_gntv_or_sync_fifo.gl0.wr\,
      I9 => \n_30_gntv_or_sync_fifo.gl0.wr\,
      O2(5 downto 0) => p_10_out(5 downto 0),
      O5(6 downto 0) => p_20_out(6 downto 0),
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => srst_wrst_busy,
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_logic__parameterized0_10\ is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    ENB : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_wrcnt_mblen_slice : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_logic__parameterized0_10\ : entity is "rd_logic";
end \axi_dma_0_rd_logic__parameterized0_10\;

architecture STRUCTURE of \axi_dma_0_rd_logic__parameterized0_10\ is
  signal cntr_en : STD_LOGIC;
  signal \gsym_dc.dc/count_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \n_1_grss.rsts\ : STD_LOGIC;
  signal n_1_rpntr : STD_LOGIC;
  signal \n_2_grss.rsts\ : STD_LOGIC;
  signal \n_4_grss.rsts\ : STD_LOGIC;
  signal \n_5_gr1.rfwft\ : STD_LOGIC;
  signal \n_5_grss.rsts\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
begin
\gr1.rfwft\: entity work.axi_dma_0_rd_fwft_14
    port map (
      DOUTB(1 downto 0) => DOUTB(1 downto 0),
      E(0) => E(0),
      I1 => n_1_rpntr,
      I11 => I11,
      I12 => I12,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => \n_5_gr1.rfwft\,
      O4 => O4,
      O9 => O9,
      Q(1 downto 0) => O7(1 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_18_out => p_18_out,
      ram_empty_fb_i => ram_empty_fb_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
\grss.gdc.dc\: entity work.axi_dma_0_dc_ss
    port map (
      DI(1) => \n_1_grss.rsts\,
      DI(0) => \n_2_grss.rsts\,
      E(0) => cntr_en,
      I10 => I10,
      I6 => I6,
      I7(4 downto 0) => I7(4 downto 0),
      I8 => I8,
      I9 => I9,
      O8 => O8,
      Q(1 downto 0) => \gsym_dc.dc/count_reg__0\(2 downto 1),
      S(1) => \n_4_grss.rsts\,
      S(0) => \n_5_grss.rsts\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
\grss.rsts\: entity work.axi_dma_0_rd_status_flags_ss_15
    port map (
      DI(1) => \n_1_grss.rsts\,
      DI(0) => \n_2_grss.rsts\,
      DOUTB(0) => DOUTB(0),
      E(0) => cntr_en,
      ENB => ENB,
      I1 => \n_5_gr1.rfwft\,
      I2(0) => E(0),
      I4 => I4,
      I5 => I5,
      Q(1 downto 0) => \gsym_dc.dc/count_reg__0\(2 downto 1),
      S(1) => \n_4_grss.rsts\,
      S(0) => \n_5_grss.rsts\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_18_out => p_18_out,
      ram_empty_fb_i => ram_empty_fb_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
rpntr: entity work.axi_dma_0_rd_bin_cntr_16
    port map (
      E(0) => \n_2_grss.rsts\,
      I1 => I1,
      I2 => I2,
      I3 => \n_5_gr1.rfwft\,
      I4(6 downto 0) => I3(6 downto 0),
      O1 => n_1_rpntr,
      O3 => O3,
      O5 => O5,
      O6(4 downto 0) => O6(4 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_18_out => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_rd_logic__parameterized1\ is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : out STD_LOGIC;
    O14 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \axi_dma_0_rd_logic__parameterized1\;

architecture STRUCTURE of \axi_dma_0_rd_logic__parameterized1\ is
  signal \n_0_grhf.rhf\ : STD_LOGIC;
  signal n_1_rpntr : STD_LOGIC;
  signal n_6_rpntr : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
begin
  p_14_out <= \^p_14_out\;
\grhf.rhf\: entity work.\axi_dma_0_rd_handshaking_flags__parameterized0\
    port map (
      O1 => \n_0_grhf.rhf\,
      O10 => O10,
      O14 => O14,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
\grss.gdc.dc\: entity work.\axi_dma_0_dc_ss__parameterized0\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => \^p_14_out\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O3 => O3,
      O4 => O4,
      Q(6 downto 0) => Q(6 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
\grss.rsts\: entity work.\axi_dma_0_rd_status_flags_ss__parameterized0\
    port map (
      E(0) => E(0),
      I1 => \n_0_grhf.rhf\,
      I2 => n_6_rpntr,
      I3 => n_1_rpntr,
      I6(0) => I6(0),
      O1(0) => \^p_14_out\,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
rpntr: entity work.\axi_dma_0_rd_bin_cntr__parameterized0\
    port map (
      E(0) => \^p_14_out\,
      I7(3 downto 0) => I7(3 downto 0),
      O1 => n_1_rpntr,
      O2 => n_6_rpntr,
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_srl_fifo_f is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_srl_fifo_f : entity is "srl_fifo_f";
end axi_dma_0_srl_fifo_f;

architecture STRUCTURE of axi_dma_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.axi_dma_0_srl_fifo_rbu_f
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => p_0_in(0),
      O3 => O2,
      Q(0) => Q(0),
      SR(0) => SR(0),
      follower_full_s2mm => follower_full_s2mm,
      \in\(0 to 33) => \in\(0 to 33),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      \out\(33 downto 0) => \out\(33 downto 0),
      p_6_out => p_6_out,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => sts2_queue_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized0\
    port map (
      D(1 downto 0) => D(1 downto 0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized0_23\ is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized0_23\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized0_23\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized0_23\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized0_24\
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1(0) => I1(0),
      I2(0) => I2(0),
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized2\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    xb_fifo_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized2\
    port map (
      I1 => I1,
      O1 => p_0_in(0),
      SS(0) => xb_fifo_reset,
      desc_fetch_req => desc_fetch_req,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => m_axis_mm2s_ftch_tdata_new(22 downto 0),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      \out\(22 downto 0) => \out\(22 downto 0),
      sts_received_d1 => sts_received_d1,
      updt_pending => updt_pending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    tag_stripped : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 32 );
    fifo_sinit : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized3\
    port map (
      E(0) => E(0),
      I1 => I1,
      I4(0 to 32) => I4(0 to 32),
      O1 => O1,
      Q(0) => Q(0),
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => \out\(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized4\
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized5\
    port map (
      D(0) => D(0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(0) => Q(0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \out\(16 downto 0),
      p_4_out => p_4_out,
      sel => O4,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    lsig_cmd_set_fetch_pause : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    srst_wrst_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized6\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => I1,
      O1 => O1,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(17 downto 0) => \in\(17 downto 0),
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_srl_fifo_f__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_srl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \axi_dma_0_srl_fifo_f__parameterized7\;

architecture STRUCTURE of \axi_dma_0_srl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_dma_0_srl_fifo_rbu_f__parameterized7\
    port map (
      I1 => I1,
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(8 downto 0) => I8(8 downto 0),
      O1 => O1,
      O11(3 downto 0) => O11(3 downto 0),
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      Q(0) => Q(0),
      SS(0) => SS(0),
      lsig_absorb2tlast => lsig_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8 downto 0) => \out\(8 downto 0),
      p_0_in(0) => p_0_in(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_strm_tvalid => sig_strm_tvalid,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized1\ is
  signal \^o3\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O3 <= \^o3\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized4\
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^o3\,
      O1 => O1,
      O2 => O2,
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o3\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o3\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized3\ is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized3\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized0\
    port map (
      D(1 downto 0) => D(1 downto 0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      srst_wrst_busy => srst_wrst_busy
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => srst_wrst_busy
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => srst_wrst_busy
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => \^sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized4\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized5\
    port map (
      D(0) => D(0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O4 => sel,
      O5 => sig_push_coelsc_reg,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      Q(0) => Q(0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \out\(16 downto 0),
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      srst_wrst_busy => srst_wrst_busy
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => srst_wrst_busy
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    sig_reset_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    lsig_cmd_set_fetch_pause : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_mvalid_stop : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized5\ is
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__1\ : label is "soft_lutpair316";
begin
  O2 <= \^o2\;
  sig_reset_reg <= \^sig_reset_reg\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized6\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => \^o2\,
      O1 => O1,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(17 downto 0) => \in\(17 downto 0),
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      srst_wrst_busy => srst_wrst_busy
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o2\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o2\,
      R => srst_wrst_busy
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_reset_reg\,
      Q => sig_init_reg2,
      S => srst_wrst_busy
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_wrst_busy,
      Q => \^sig_reset_reg\,
      R => '0'
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_mvalid_stop,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_fifo__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \axi_dma_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_fifo__parameterized6\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized7\
    port map (
      I1 => \^sig_inhibit_rdy_n\,
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8(8 downto 0) => I7(8 downto 0),
      O1 => O1,
      O11(3 downto 0) => O11(3 downto 0),
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      lsig_absorb2tlast => lsig_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8 downto 0) => \out\(8 downto 0),
      p_0_in(0) => p_0_in(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_strm_tvalid => sig_strm_tvalid,
      slice_insert_valid => slice_insert_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_eop_sent_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_mm2s_sg_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_ftch_tvalid : in STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    m_axis_mm2s_ftch_tlast : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_mm2s_ftch_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axis_ftch1_desc_available : in STD_LOGIC;
    s_axis_mm2s_updtptr_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    s_axis_mm2s_updtptr_tready : in STD_LOGIC;
    s_axis_mm2s_updtptr_tlast : out STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    s_axis_mm2s_updtsts_tready : in STD_LOGIC;
    s_axis_mm2s_updtsts_tlast : out STD_LOGIC;
    desc_available : out STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    desc_fetch_done : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    packet_in_progress : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    mm2s_sts_received_clr : out STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    mm2s_ftch_stale_desc : in STD_LOGIC;
    mm2s_done : in STD_LOGIC;
    mm2s_interr : in STD_LOGIC;
    mm2s_slverr : in STD_LOGIC;
    mm2s_decerr : in STD_LOGIC;
    mm2s_tag : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_halt : in STD_LOGIC;
    cntrlstrm_fifo_wren : out STD_LOGIC;
    cntrlstrm_fifo_din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    cntrlstrm_fifo_full : in STD_LOGIC;
    mm2s_new_curdesc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_new_curdesc_wren : out STD_LOGIC;
    mm2s_desc_baddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_blength : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_v : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_s : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_eof : out STD_LOGIC;
    mm2s_desc_sof : out STD_LOGIC;
    mm2s_desc_cmplt : out STD_LOGIC;
    mm2s_desc_info : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app4 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of axi_dma_0_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of axi_dma_0_axi_dma_mm2s_sg_if : entity is 1;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of axi_dma_0_axi_dma_mm2s_sg_if : entity is 1;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 33;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of axi_dma_0_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of axi_dma_0_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_dma_0_axi_dma_mm2s_sg_if : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_dma_mm2s_sg_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_mm2s_sg_if : entity is "axi_dma_mm2s_sg_if";
end axi_dma_0_axi_dma_mm2s_sg_if;

architecture STRUCTURE of axi_dma_0_axi_dma_mm2s_sg_if is
  signal \<const0>\ : STD_LOGIC;
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^m_axis_ftch1_desc_available\ : STD_LOGIC;
  signal \^m_axis_mm2s_ftch_tdata_new\ : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal \^m_axis_mm2s_ftch_tvalid_new\ : STD_LOGIC;
  signal \^mm2s_sts_received_clr\ : STD_LOGIC;
  signal n_0_27 : STD_LOGIC;
  signal n_0_28 : STD_LOGIC;
  signal n_0_packet_in_progress_i_1 : STD_LOGIC;
  signal n_0_updt_data_i_1 : STD_LOGIC;
  signal \n_0_updt_desc_reg0[31]_i_2\ : STD_LOGIC;
  signal \n_0_updt_desc_reg0[32]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[32]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[33]_i_1\ : STD_LOGIC;
  signal n_0_updt_sts_i_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 22 );
  signal \^packet_in_progress\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtptr_tdata\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^s_axis_mm2s_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tdata\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
  signal updt_desc_reg2 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal updtptr_tlast : STD_LOGIC;
  signal xb_fifo_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_27 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of i_28 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of mm2s_sts_received_clr_INST_0 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of packet_in_progress_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of updt_data_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \updt_desc_reg0[32]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \updt_desc_reg2[33]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of updt_sts_i_1 : label is "soft_lutpair121";
begin
  \^m_axis_ftch1_desc_available\ <= m_axis_ftch1_desc_available;
  \^m_axis_mm2s_ftch_tdata_new\(96 downto 64) <= m_axis_mm2s_ftch_tdata_new(96 downto 64);
  \^m_axis_mm2s_ftch_tdata_new\(59 downto 0) <= m_axis_mm2s_ftch_tdata_new(59 downto 0);
  \^m_axis_mm2s_ftch_tvalid_new\ <= m_axis_mm2s_ftch_tvalid_new;
  cntrlstrm_fifo_din(32) <= \<const0>\;
  cntrlstrm_fifo_din(31) <= \<const0>\;
  cntrlstrm_fifo_din(30) <= \<const0>\;
  cntrlstrm_fifo_din(29) <= \<const0>\;
  cntrlstrm_fifo_din(28) <= \<const0>\;
  cntrlstrm_fifo_din(27) <= \<const0>\;
  cntrlstrm_fifo_din(26) <= \<const0>\;
  cntrlstrm_fifo_din(25) <= \<const0>\;
  cntrlstrm_fifo_din(24) <= \<const0>\;
  cntrlstrm_fifo_din(23) <= \<const0>\;
  cntrlstrm_fifo_din(22) <= \<const0>\;
  cntrlstrm_fifo_din(21) <= \<const0>\;
  cntrlstrm_fifo_din(20) <= \<const0>\;
  cntrlstrm_fifo_din(19) <= \<const0>\;
  cntrlstrm_fifo_din(18) <= \<const0>\;
  cntrlstrm_fifo_din(17) <= \<const0>\;
  cntrlstrm_fifo_din(16) <= \<const0>\;
  cntrlstrm_fifo_din(15) <= \<const0>\;
  cntrlstrm_fifo_din(14) <= \<const0>\;
  cntrlstrm_fifo_din(13) <= \<const0>\;
  cntrlstrm_fifo_din(12) <= \<const0>\;
  cntrlstrm_fifo_din(11) <= \<const0>\;
  cntrlstrm_fifo_din(10) <= \<const0>\;
  cntrlstrm_fifo_din(9) <= \<const0>\;
  cntrlstrm_fifo_din(8) <= \<const0>\;
  cntrlstrm_fifo_din(7) <= \<const0>\;
  cntrlstrm_fifo_din(6) <= \<const0>\;
  cntrlstrm_fifo_din(5) <= \<const0>\;
  cntrlstrm_fifo_din(4) <= \<const0>\;
  cntrlstrm_fifo_din(3) <= \<const0>\;
  cntrlstrm_fifo_din(2) <= \<const0>\;
  cntrlstrm_fifo_din(1) <= \<const0>\;
  cntrlstrm_fifo_din(0) <= \<const0>\;
  cntrlstrm_fifo_wren <= \<const0>\;
  desc_available <= \^m_axis_ftch1_desc_available\;
  desc_fetch_done <= \<const0>\;
  mm2s_desc_app0(31) <= \<const0>\;
  mm2s_desc_app0(30) <= \<const0>\;
  mm2s_desc_app0(29) <= \<const0>\;
  mm2s_desc_app0(28) <= \<const0>\;
  mm2s_desc_app0(27) <= \<const0>\;
  mm2s_desc_app0(26) <= \<const0>\;
  mm2s_desc_app0(25) <= \<const0>\;
  mm2s_desc_app0(24) <= \<const0>\;
  mm2s_desc_app0(23) <= \<const0>\;
  mm2s_desc_app0(22) <= \<const0>\;
  mm2s_desc_app0(21) <= \<const0>\;
  mm2s_desc_app0(20) <= \<const0>\;
  mm2s_desc_app0(19) <= \<const0>\;
  mm2s_desc_app0(18) <= \<const0>\;
  mm2s_desc_app0(17) <= \<const0>\;
  mm2s_desc_app0(16) <= \<const0>\;
  mm2s_desc_app0(15) <= \<const0>\;
  mm2s_desc_app0(14) <= \<const0>\;
  mm2s_desc_app0(13) <= \<const0>\;
  mm2s_desc_app0(12) <= \<const0>\;
  mm2s_desc_app0(11) <= \<const0>\;
  mm2s_desc_app0(10) <= \<const0>\;
  mm2s_desc_app0(9) <= \<const0>\;
  mm2s_desc_app0(8) <= \<const0>\;
  mm2s_desc_app0(7) <= \<const0>\;
  mm2s_desc_app0(6) <= \<const0>\;
  mm2s_desc_app0(5) <= \<const0>\;
  mm2s_desc_app0(4) <= \<const0>\;
  mm2s_desc_app0(3) <= \<const0>\;
  mm2s_desc_app0(2) <= \<const0>\;
  mm2s_desc_app0(1) <= \<const0>\;
  mm2s_desc_app0(0) <= \<const0>\;
  mm2s_desc_app1(31) <= \<const0>\;
  mm2s_desc_app1(30) <= \<const0>\;
  mm2s_desc_app1(29) <= \<const0>\;
  mm2s_desc_app1(28) <= \<const0>\;
  mm2s_desc_app1(27) <= \<const0>\;
  mm2s_desc_app1(26) <= \<const0>\;
  mm2s_desc_app1(25) <= \<const0>\;
  mm2s_desc_app1(24) <= \<const0>\;
  mm2s_desc_app1(23) <= \<const0>\;
  mm2s_desc_app1(22) <= \<const0>\;
  mm2s_desc_app1(21) <= \<const0>\;
  mm2s_desc_app1(20) <= \<const0>\;
  mm2s_desc_app1(19) <= \<const0>\;
  mm2s_desc_app1(18) <= \<const0>\;
  mm2s_desc_app1(17) <= \<const0>\;
  mm2s_desc_app1(16) <= \<const0>\;
  mm2s_desc_app1(15) <= \<const0>\;
  mm2s_desc_app1(14) <= \<const0>\;
  mm2s_desc_app1(13) <= \<const0>\;
  mm2s_desc_app1(12) <= \<const0>\;
  mm2s_desc_app1(11) <= \<const0>\;
  mm2s_desc_app1(10) <= \<const0>\;
  mm2s_desc_app1(9) <= \<const0>\;
  mm2s_desc_app1(8) <= \<const0>\;
  mm2s_desc_app1(7) <= \<const0>\;
  mm2s_desc_app1(6) <= \<const0>\;
  mm2s_desc_app1(5) <= \<const0>\;
  mm2s_desc_app1(4) <= \<const0>\;
  mm2s_desc_app1(3) <= \<const0>\;
  mm2s_desc_app1(2) <= \<const0>\;
  mm2s_desc_app1(1) <= \<const0>\;
  mm2s_desc_app1(0) <= \<const0>\;
  mm2s_desc_app2(31) <= \<const0>\;
  mm2s_desc_app2(30) <= \<const0>\;
  mm2s_desc_app2(29) <= \<const0>\;
  mm2s_desc_app2(28) <= \<const0>\;
  mm2s_desc_app2(27) <= \<const0>\;
  mm2s_desc_app2(26) <= \<const0>\;
  mm2s_desc_app2(25) <= \<const0>\;
  mm2s_desc_app2(24) <= \<const0>\;
  mm2s_desc_app2(23) <= \<const0>\;
  mm2s_desc_app2(22) <= \<const0>\;
  mm2s_desc_app2(21) <= \<const0>\;
  mm2s_desc_app2(20) <= \<const0>\;
  mm2s_desc_app2(19) <= \<const0>\;
  mm2s_desc_app2(18) <= \<const0>\;
  mm2s_desc_app2(17) <= \<const0>\;
  mm2s_desc_app2(16) <= \<const0>\;
  mm2s_desc_app2(15) <= \<const0>\;
  mm2s_desc_app2(14) <= \<const0>\;
  mm2s_desc_app2(13) <= \<const0>\;
  mm2s_desc_app2(12) <= \<const0>\;
  mm2s_desc_app2(11) <= \<const0>\;
  mm2s_desc_app2(10) <= \<const0>\;
  mm2s_desc_app2(9) <= \<const0>\;
  mm2s_desc_app2(8) <= \<const0>\;
  mm2s_desc_app2(7) <= \<const0>\;
  mm2s_desc_app2(6) <= \<const0>\;
  mm2s_desc_app2(5) <= \<const0>\;
  mm2s_desc_app2(4) <= \<const0>\;
  mm2s_desc_app2(3) <= \<const0>\;
  mm2s_desc_app2(2) <= \<const0>\;
  mm2s_desc_app2(1) <= \<const0>\;
  mm2s_desc_app2(0) <= \<const0>\;
  mm2s_desc_app3(31) <= \<const0>\;
  mm2s_desc_app3(30) <= \<const0>\;
  mm2s_desc_app3(29) <= \<const0>\;
  mm2s_desc_app3(28) <= \<const0>\;
  mm2s_desc_app3(27) <= \<const0>\;
  mm2s_desc_app3(26) <= \<const0>\;
  mm2s_desc_app3(25) <= \<const0>\;
  mm2s_desc_app3(24) <= \<const0>\;
  mm2s_desc_app3(23) <= \<const0>\;
  mm2s_desc_app3(22) <= \<const0>\;
  mm2s_desc_app3(21) <= \<const0>\;
  mm2s_desc_app3(20) <= \<const0>\;
  mm2s_desc_app3(19) <= \<const0>\;
  mm2s_desc_app3(18) <= \<const0>\;
  mm2s_desc_app3(17) <= \<const0>\;
  mm2s_desc_app3(16) <= \<const0>\;
  mm2s_desc_app3(15) <= \<const0>\;
  mm2s_desc_app3(14) <= \<const0>\;
  mm2s_desc_app3(13) <= \<const0>\;
  mm2s_desc_app3(12) <= \<const0>\;
  mm2s_desc_app3(11) <= \<const0>\;
  mm2s_desc_app3(10) <= \<const0>\;
  mm2s_desc_app3(9) <= \<const0>\;
  mm2s_desc_app3(8) <= \<const0>\;
  mm2s_desc_app3(7) <= \<const0>\;
  mm2s_desc_app3(6) <= \<const0>\;
  mm2s_desc_app3(5) <= \<const0>\;
  mm2s_desc_app3(4) <= \<const0>\;
  mm2s_desc_app3(3) <= \<const0>\;
  mm2s_desc_app3(2) <= \<const0>\;
  mm2s_desc_app3(1) <= \<const0>\;
  mm2s_desc_app3(0) <= \<const0>\;
  mm2s_desc_app4(31) <= \<const0>\;
  mm2s_desc_app4(30) <= \<const0>\;
  mm2s_desc_app4(29) <= \<const0>\;
  mm2s_desc_app4(28) <= \<const0>\;
  mm2s_desc_app4(27) <= \<const0>\;
  mm2s_desc_app4(26) <= \<const0>\;
  mm2s_desc_app4(25) <= \<const0>\;
  mm2s_desc_app4(24) <= \<const0>\;
  mm2s_desc_app4(23) <= \<const0>\;
  mm2s_desc_app4(22) <= \<const0>\;
  mm2s_desc_app4(21) <= \<const0>\;
  mm2s_desc_app4(20) <= \<const0>\;
  mm2s_desc_app4(19) <= \<const0>\;
  mm2s_desc_app4(18) <= \<const0>\;
  mm2s_desc_app4(17) <= \<const0>\;
  mm2s_desc_app4(16) <= \<const0>\;
  mm2s_desc_app4(15) <= \<const0>\;
  mm2s_desc_app4(14) <= \<const0>\;
  mm2s_desc_app4(13) <= \<const0>\;
  mm2s_desc_app4(12) <= \<const0>\;
  mm2s_desc_app4(11) <= \<const0>\;
  mm2s_desc_app4(10) <= \<const0>\;
  mm2s_desc_app4(9) <= \<const0>\;
  mm2s_desc_app4(8) <= \<const0>\;
  mm2s_desc_app4(7) <= \<const0>\;
  mm2s_desc_app4(6) <= \<const0>\;
  mm2s_desc_app4(5) <= \<const0>\;
  mm2s_desc_app4(4) <= \<const0>\;
  mm2s_desc_app4(3) <= \<const0>\;
  mm2s_desc_app4(2) <= \<const0>\;
  mm2s_desc_app4(1) <= \<const0>\;
  mm2s_desc_app4(0) <= \<const0>\;
  mm2s_desc_baddress(31 downto 0) <= \^m_axis_mm2s_ftch_tdata_new\(31 downto 0);
  mm2s_desc_blength(22) <= \<const0>\;
  mm2s_desc_blength(21) <= \<const0>\;
  mm2s_desc_blength(20) <= \<const0>\;
  mm2s_desc_blength(19) <= \<const0>\;
  mm2s_desc_blength(18) <= \<const0>\;
  mm2s_desc_blength(17) <= \<const0>\;
  mm2s_desc_blength(16) <= \<const0>\;
  mm2s_desc_blength(15) <= \<const0>\;
  mm2s_desc_blength(14) <= \<const0>\;
  mm2s_desc_blength(13 downto 0) <= \^m_axis_mm2s_ftch_tdata_new\(45 downto 32);
  mm2s_desc_blength_s(22) <= \<const0>\;
  mm2s_desc_blength_s(21) <= \<const0>\;
  mm2s_desc_blength_s(20) <= \<const0>\;
  mm2s_desc_blength_s(19) <= \<const0>\;
  mm2s_desc_blength_s(18) <= \<const0>\;
  mm2s_desc_blength_s(17) <= \<const0>\;
  mm2s_desc_blength_s(16) <= \<const0>\;
  mm2s_desc_blength_s(15) <= \<const0>\;
  mm2s_desc_blength_s(14) <= \<const0>\;
  mm2s_desc_blength_s(13) <= \<const0>\;
  mm2s_desc_blength_s(12) <= \<const0>\;
  mm2s_desc_blength_s(11) <= \<const0>\;
  mm2s_desc_blength_s(10) <= \<const0>\;
  mm2s_desc_blength_s(9) <= \<const0>\;
  mm2s_desc_blength_s(8) <= \<const0>\;
  mm2s_desc_blength_s(7) <= \<const0>\;
  mm2s_desc_blength_s(6) <= \<const0>\;
  mm2s_desc_blength_s(5) <= \<const0>\;
  mm2s_desc_blength_s(4) <= \<const0>\;
  mm2s_desc_blength_s(3) <= \<const0>\;
  mm2s_desc_blength_s(2) <= \<const0>\;
  mm2s_desc_blength_s(1) <= \<const0>\;
  mm2s_desc_blength_s(0) <= \<const0>\;
  mm2s_desc_blength_v(22) <= \<const0>\;
  mm2s_desc_blength_v(21) <= \<const0>\;
  mm2s_desc_blength_v(20) <= \<const0>\;
  mm2s_desc_blength_v(19) <= \<const0>\;
  mm2s_desc_blength_v(18) <= \<const0>\;
  mm2s_desc_blength_v(17) <= \<const0>\;
  mm2s_desc_blength_v(16) <= \<const0>\;
  mm2s_desc_blength_v(15) <= \<const0>\;
  mm2s_desc_blength_v(14) <= \<const0>\;
  mm2s_desc_blength_v(13) <= \<const0>\;
  mm2s_desc_blength_v(12) <= \<const0>\;
  mm2s_desc_blength_v(11) <= \<const0>\;
  mm2s_desc_blength_v(10) <= \<const0>\;
  mm2s_desc_blength_v(9) <= \<const0>\;
  mm2s_desc_blength_v(8) <= \<const0>\;
  mm2s_desc_blength_v(7) <= \<const0>\;
  mm2s_desc_blength_v(6) <= \<const0>\;
  mm2s_desc_blength_v(5) <= \<const0>\;
  mm2s_desc_blength_v(4) <= \<const0>\;
  mm2s_desc_blength_v(3) <= \<const0>\;
  mm2s_desc_blength_v(2) <= \<const0>\;
  mm2s_desc_blength_v(1) <= \<const0>\;
  mm2s_desc_blength_v(0) <= \<const0>\;
  mm2s_desc_cmplt <= \^m_axis_mm2s_ftch_tdata_new\(64);
  mm2s_desc_eof <= \^m_axis_mm2s_ftch_tdata_new\(58);
  mm2s_desc_info(31) <= \<const0>\;
  mm2s_desc_info(30) <= \<const0>\;
  mm2s_desc_info(29) <= \<const0>\;
  mm2s_desc_info(28) <= \<const0>\;
  mm2s_desc_info(27) <= \<const0>\;
  mm2s_desc_info(26) <= \<const0>\;
  mm2s_desc_info(25) <= \<const0>\;
  mm2s_desc_info(24) <= \<const0>\;
  mm2s_desc_info(23) <= \<const0>\;
  mm2s_desc_info(22) <= \<const0>\;
  mm2s_desc_info(21) <= \<const0>\;
  mm2s_desc_info(20) <= \<const0>\;
  mm2s_desc_info(19) <= \<const0>\;
  mm2s_desc_info(18) <= \<const0>\;
  mm2s_desc_info(17) <= \<const0>\;
  mm2s_desc_info(16) <= \<const0>\;
  mm2s_desc_info(15) <= \<const0>\;
  mm2s_desc_info(14) <= \<const0>\;
  mm2s_desc_info(13) <= \<const0>\;
  mm2s_desc_info(12) <= \<const0>\;
  mm2s_desc_info(11) <= \<const0>\;
  mm2s_desc_info(10) <= \<const0>\;
  mm2s_desc_info(9) <= \<const0>\;
  mm2s_desc_info(8) <= \<const0>\;
  mm2s_desc_info(7) <= \<const0>\;
  mm2s_desc_info(6) <= \<const0>\;
  mm2s_desc_info(5) <= \<const0>\;
  mm2s_desc_info(4) <= \<const0>\;
  mm2s_desc_info(3) <= \<const0>\;
  mm2s_desc_info(2) <= \<const0>\;
  mm2s_desc_info(1) <= \<const0>\;
  mm2s_desc_info(0) <= \<const0>\;
  mm2s_desc_sof <= \^m_axis_mm2s_ftch_tdata_new\(59);
  mm2s_new_curdesc(31 downto 6) <= \^m_axis_mm2s_ftch_tdata_new\(96 downto 71);
  mm2s_new_curdesc(5) <= \<const0>\;
  mm2s_new_curdesc(4) <= \<const0>\;
  mm2s_new_curdesc(3) <= \<const0>\;
  mm2s_new_curdesc(2) <= \<const0>\;
  mm2s_new_curdesc(1) <= \<const0>\;
  mm2s_new_curdesc(0) <= \<const0>\;
  mm2s_new_curdesc_wren <= \^m_axis_mm2s_ftch_tvalid_new\;
  mm2s_sts_received_clr <= \^mm2s_sts_received_clr\;
  packet_in_progress <= \^packet_in_progress\;
  s_axis_mm2s_updtptr_tdata(31 downto 4) <= \^s_axis_mm2s_updtptr_tdata\(31 downto 4);
  s_axis_mm2s_updtptr_tdata(3) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(2) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(1) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(0) <= \<const0>\;
  s_axis_mm2s_updtptr_tlast <= \<const0>\;
  s_axis_mm2s_updtptr_tvalid <= \^s_axis_mm2s_updtptr_tvalid\;
  s_axis_mm2s_updtsts_tdata(32 downto 28) <= \^s_axis_mm2s_updtsts_tdata\(32 downto 28);
  s_axis_mm2s_updtsts_tdata(27) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(26) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(25) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(24) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(23) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(22 downto 0) <= \^s_axis_mm2s_updtsts_tdata\(22 downto 0);
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized2\
    port map (
      I1 => \^s_axis_mm2s_updtptr_tvalid\,
      desc_fetch_req => desc_fetch_req,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => \^m_axis_mm2s_ftch_tdata_new\(54 downto 32),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid_new => \^m_axis_mm2s_ftch_tvalid_new\,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      \out\(22) => p_0_out(0),
      \out\(21) => p_0_out(1),
      \out\(20) => p_0_out(2),
      \out\(19) => p_0_out(3),
      \out\(18) => p_0_out(4),
      \out\(17) => p_0_out(5),
      \out\(16) => p_0_out(6),
      \out\(15) => p_0_out(7),
      \out\(14) => p_0_out(8),
      \out\(13) => p_0_out(9),
      \out\(12) => p_0_out(10),
      \out\(11) => p_0_out(11),
      \out\(10) => p_0_out(12),
      \out\(9) => p_0_out(13),
      \out\(8) => p_0_out(14),
      \out\(7) => p_0_out(15),
      \out\(6) => p_0_out(16),
      \out\(5) => p_0_out(17),
      \out\(4) => p_0_out(18),
      \out\(3) => p_0_out(19),
      \out\(2) => p_0_out(20),
      \out\(1) => p_0_out(21),
      \out\(0) => p_0_out(22),
      p_0_in(0) => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      sts_received_d1 => sts_received_d1,
      updt_pending => updt_pending,
      xb_fifo_reset => xb_fifo_reset
    );
\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_sts_received,
      Q => sts_received_d1,
      R => xb_fifo_reset
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
desc_update_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^mm2s_sts_received_clr\,
      Q => desc_update_done,
      R => xb_fifo_reset
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_28
    );
mm2s_sts_received_clr_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_axis_mm2s_updtsts_tready,
      I1 => updt_desc_reg2(33),
      I2 => \^s_axis_mm2s_updtsts_tvalid\,
      O => \^mm2s_sts_received_clr\
    );
packet_in_progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0A0"
    )
    port map (
      I0 => \^packet_in_progress\,
      I1 => \^m_axis_mm2s_ftch_tdata_new\(59),
      I2 => m_axi_sg_aresetn,
      I3 => \^m_axis_mm2s_ftch_tvalid_new\,
      I4 => \^m_axis_mm2s_ftch_tdata_new\(58),
      O => n_0_packet_in_progress_i_1
    );
packet_in_progress_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_packet_in_progress_i_1,
      Q => \^packet_in_progress\,
      R => \<const0>\
    );
s_axis_mm2s_updtsts_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_mm2s_updtsts_tvalid\,
      I1 => updt_desc_reg2(33),
      O => s_axis_mm2s_updtsts_tlast
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C88CC88"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_mm2s_updtptr_tready,
      I3 => \^s_axis_mm2s_updtptr_tvalid\,
      I4 => updtptr_tlast,
      O => n_0_updt_data_i_1
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_data_i_1,
      Q => \^s_axis_mm2s_updtptr_tvalid\,
      R => \<const0>\
    );
\updt_desc_reg0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg0[31]_i_2\
    );
\updt_desc_reg0[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => updtptr_tlast,
      O => \n_0_updt_desc_reg0[32]_i_1\
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(75),
      Q => \^s_axis_mm2s_updtptr_tdata\(10),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(76),
      Q => \^s_axis_mm2s_updtptr_tdata\(11),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(77),
      Q => \^s_axis_mm2s_updtptr_tdata\(12),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(78),
      Q => \^s_axis_mm2s_updtptr_tdata\(13),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(79),
      Q => \^s_axis_mm2s_updtptr_tdata\(14),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(80),
      Q => \^s_axis_mm2s_updtptr_tdata\(15),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(81),
      Q => \^s_axis_mm2s_updtptr_tdata\(16),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(82),
      Q => \^s_axis_mm2s_updtptr_tdata\(17),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(83),
      Q => \^s_axis_mm2s_updtptr_tdata\(18),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(84),
      Q => \^s_axis_mm2s_updtptr_tdata\(19),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(85),
      Q => \^s_axis_mm2s_updtptr_tdata\(20),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(86),
      Q => \^s_axis_mm2s_updtptr_tdata\(21),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(87),
      Q => \^s_axis_mm2s_updtptr_tdata\(22),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(88),
      Q => \^s_axis_mm2s_updtptr_tdata\(23),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(89),
      Q => \^s_axis_mm2s_updtptr_tdata\(24),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(90),
      Q => \^s_axis_mm2s_updtptr_tdata\(25),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(91),
      Q => \^s_axis_mm2s_updtptr_tdata\(26),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(92),
      Q => \^s_axis_mm2s_updtptr_tdata\(27),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(93),
      Q => \^s_axis_mm2s_updtptr_tdata\(28),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(94),
      Q => \^s_axis_mm2s_updtptr_tdata\(29),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(95),
      Q => \^s_axis_mm2s_updtptr_tdata\(30),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(96),
      Q => \^s_axis_mm2s_updtptr_tdata\(31),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg0[32]_i_1\,
      Q => updtptr_tlast,
      R => \<const0>\
    );
\updt_desc_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(69),
      Q => \^s_axis_mm2s_updtptr_tdata\(4),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(70),
      Q => \^s_axis_mm2s_updtptr_tdata\(5),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(71),
      Q => \^s_axis_mm2s_updtptr_tdata\(6),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(72),
      Q => \^s_axis_mm2s_updtptr_tdata\(7),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(73),
      Q => \^s_axis_mm2s_updtptr_tdata\(8),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(74),
      Q => \^s_axis_mm2s_updtptr_tdata\(9),
      R => xb_fifo_reset
    );
\updt_desc_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      I4 => \^s_axis_mm2s_updtsts_tdata\(31),
      O => \n_0_updt_desc_reg2[31]_i_1\
    );
\updt_desc_reg2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg2[32]_i_1\
    );
\updt_desc_reg2[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      I4 => updt_desc_reg2(33),
      O => \n_0_updt_desc_reg2[33]_i_1\
    );
\updt_desc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(22),
      Q => \^s_axis_mm2s_updtsts_tdata\(0),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(12),
      Q => \^s_axis_mm2s_updtsts_tdata\(10),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(11),
      Q => \^s_axis_mm2s_updtsts_tdata\(11),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(10),
      Q => \^s_axis_mm2s_updtsts_tdata\(12),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(9),
      Q => \^s_axis_mm2s_updtsts_tdata\(13),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(8),
      Q => \^s_axis_mm2s_updtsts_tdata\(14),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(7),
      Q => \^s_axis_mm2s_updtsts_tdata\(15),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(6),
      Q => \^s_axis_mm2s_updtsts_tdata\(16),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(5),
      Q => \^s_axis_mm2s_updtsts_tdata\(17),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(4),
      Q => \^s_axis_mm2s_updtsts_tdata\(18),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(3),
      Q => \^s_axis_mm2s_updtsts_tdata\(19),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(21),
      Q => \^s_axis_mm2s_updtsts_tdata\(1),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(2),
      Q => \^s_axis_mm2s_updtsts_tdata\(20),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(1),
      Q => \^s_axis_mm2s_updtsts_tdata\(21),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(0),
      Q => \^s_axis_mm2s_updtsts_tdata\(22),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_interr,
      Q => \^s_axis_mm2s_updtsts_tdata\(28),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_slverr,
      Q => \^s_axis_mm2s_updtsts_tdata\(29),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(20),
      Q => \^s_axis_mm2s_updtsts_tdata\(2),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_decerr,
      Q => \^s_axis_mm2s_updtsts_tdata\(30),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg2[31]_i_1\,
      Q => \^s_axis_mm2s_updtsts_tdata\(31),
      R => \<const0>\
    );
\updt_desc_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_tag(0),
      Q => \^s_axis_mm2s_updtsts_tdata\(32),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg2[33]_i_1\,
      Q => updt_desc_reg2(33),
      R => \<const0>\
    );
\updt_desc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(19),
      Q => \^s_axis_mm2s_updtsts_tdata\(3),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(18),
      Q => \^s_axis_mm2s_updtsts_tdata\(4),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(17),
      Q => \^s_axis_mm2s_updtsts_tdata\(5),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(16),
      Q => \^s_axis_mm2s_updtsts_tdata\(6),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(15),
      Q => \^s_axis_mm2s_updtsts_tdata\(7),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(14),
      Q => \^s_axis_mm2s_updtsts_tdata\(8),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(13),
      Q => \^s_axis_mm2s_updtsts_tdata\(9),
      R => xb_fifo_reset
    );
updt_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCC8888"
    )
    port map (
      I0 => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_mm2s_updtsts_tready,
      I3 => updt_desc_reg2(33),
      I4 => \^s_axis_mm2s_updtsts_tvalid\,
      O => n_0_updt_sts_i_1
    );
updt_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_sts_i_1,
      Q => \^s_axis_mm2s_updtsts_tvalid\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_sts_strm is
  port (
    O1 : out STD_LOGIC;
    stsstrm_fifo_empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 32 );
    fifo_sinit : in STD_LOGIC;
    stsstrm_fifo_rden : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_sts_strm : entity is "axi_dma_s2mm_sts_strm";
end axi_dma_0_axi_dma_s2mm_sts_strm;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_sts_strm is
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^o1\ : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \n_0_GEN_SYNC_FIFO.follower_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\ : STD_LOGIC;
  signal \^stsstrm_fifo_empty\ : STD_LOGIC;
  signal tag_stripped : STD_LOGIC;
begin
  O1 <= \^o1\;
  stsstrm_fifo_empty <= \^stsstrm_fifo_empty\;
\GEN_SYNC_FIFO.I_UPDT_STS_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized3\
    port map (
      E(0) => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      I1 => \^stsstrm_fifo_empty\,
      I4(0 to 32) => I4(0 to 32),
      O1 => \^o1\,
      Q(0) => fifo_empty,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(32 downto 0) => fifo_out(32 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      tag_stripped => tag_stripped
    );
\GEN_SYNC_FIFO.follower_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => \^stsstrm_fifo_empty\,
      I1 => fifo_empty,
      I2 => s2mm_scndry_resetn,
      I3 => stsstrm_fifo_rden,
      O => \n_0_GEN_SYNC_FIFO.follower_empty_i_1\
    );
\GEN_SYNC_FIFO.follower_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_FIFO.follower_empty_i_1\,
      Q => \^stsstrm_fifo_empty\,
      R => '0'
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(0),
      Q => Q(0),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(10),
      Q => Q(10),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(11),
      Q => Q(11),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(12),
      Q => Q(12),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(13),
      Q => Q(13),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(14),
      Q => Q(14),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(15),
      Q => Q(15),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(16),
      Q => Q(16),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(17),
      Q => Q(17),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(18),
      Q => Q(18),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(19),
      Q => Q(19),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(1),
      Q => Q(1),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(20),
      Q => Q(20),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(21),
      Q => Q(21),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(22),
      Q => Q(22),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(23),
      Q => Q(23),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(24),
      Q => Q(24),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(25),
      Q => Q(25),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(26),
      Q => Q(26),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(27),
      Q => Q(27),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(28),
      Q => Q(28),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(29),
      Q => Q(29),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(2),
      Q => Q(2),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(30),
      Q => Q(30),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(31),
      Q => Q(31),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(32),
      Q => Q(32),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(3),
      Q => Q(3),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(4),
      Q => Q(4),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(5),
      Q => Q(5),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(6),
      Q => Q(6),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(7),
      Q => Q(7),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(8),
      Q => Q(8),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => fifo_out(9),
      Q => Q(9),
      R => fifo_sinit
    );
\GEN_SYNC_FIFO.tag_stripped_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A02AA0A0"
    )
    port map (
      I0 => s2mm_scndry_resetn,
      I1 => I4(0),
      I2 => tag_stripped,
      I3 => \^o1\,
      I4 => s_axis_s2mm_sts_tvalid,
      O => \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\
    );
\GEN_SYNC_FIFO.tag_stripped_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_FIFO.tag_stripped_i_1\,
      Q => tag_stripped,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_sg_fifo__parameterized1\ is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \axi_dma_0_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0_axi_sg_fifo__parameterized1\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized0_23\
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I1,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_sg_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \axi_dma_0_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0_axi_sg_fifo__parameterized2\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_dma_0_srl_fifo_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1(0) => I1(0),
      I2(0) => I2(0),
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I3,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_updt_queue is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_2 : out STD_LOGIC;
    p_6_out_3 : out STD_LOGIC;
    p_5_out_4 : out STD_LOGIC;
    p_4_out_5 : out STD_LOGIC;
    p_3_out_6 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    O11 : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O12 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in004_out : in STD_LOGIC;
    in0011_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    in009_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    \p_20_out__0\ : in STD_LOGIC;
    \p_19_out__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I55 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I57 : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_updt_queue : entity is "axi_sg_updt_queue";
end axi_dma_0_axi_sg_updt_queue;

architecture STRUCTURE of axi_dma_0_axi_sg_updt_queue is
  signal \^i10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal L : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal follower_empty_mm2s : STD_LOGIC;
  signal \^follower_full_mm2s\ : STD_LOGIC;
  signal \^follower_full_s2mm\ : STD_LOGIC;
  signal follower_reg_mm2s : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal follower_reg_s2mm : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\ : STD_LOGIC;
  signal n_0_dma2_decerr_i_1 : STD_LOGIC;
  signal n_0_dma2_interr_i_1 : STD_LOGIC;
  signal n_0_dma2_slverr_i_1 : STD_LOGIC;
  signal n_0_dma_decerr_i_1 : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_slverr_i_1 : STD_LOGIC;
  signal \n_0_pntr_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_pntr_cs[1]_i_2\ : STD_LOGIC;
  signal n_0_updt2_ioc_i_1 : STD_LOGIC;
  signal n_0_updt_ioc_i_1 : STD_LOGIC;
  signal \n_4_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO\ : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 33 );
  signal \^p_3_out_6\ : STD_LOGIC;
  signal \^p_4_out_5\ : STD_LOGIC;
  signal \^p_5_out_4\ : STD_LOGIC;
  signal \^p_6_out_3\ : STD_LOGIC;
  signal \^p_8_out_2\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ptr_queue_dout_int : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ptr_queue_empty : STD_LOGIC;
  signal \^ptr_queue_full\ : STD_LOGIC;
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal sts_queue_empty : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt2_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of updt2_tlast : signal is std.standard.true;
  signal updt2_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt2_tvalid : signal is std.standard.true;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_active_d2 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal updt_tlast : STD_LOGIC;
  attribute MARK_DEBUG of updt_tlast : signal is std.standard.true;
  signal updt_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt_tvalid : signal is std.standard.true;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  signal writing_status_re_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_5\ : label is "soft_lutpair9";
  attribute KEEP : string;
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pntr_cs[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \updt_cs[0]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \updt_curdesc[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \updt_curdesc[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \updt_curdesc[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \updt_curdesc[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \updt_curdesc[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \updt_curdesc[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \updt_curdesc[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \updt_curdesc[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \updt_curdesc[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \updt_curdesc[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \updt_curdesc[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \updt_curdesc[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \updt_curdesc[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \updt_curdesc[23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \updt_curdesc[24]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \updt_curdesc[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \updt_curdesc[26]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \updt_curdesc[27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \updt_curdesc[28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \updt_curdesc[29]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \updt_curdesc[30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \updt_curdesc[31]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \updt_curdesc[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \updt_curdesc[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \updt_curdesc[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \updt_curdesc[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \updt_curdesc[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \updt_curdesc[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of updt_ioc_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair7";
begin
  I10(0) <= \^i10\(0);
  O1(0) <= follower_reg_mm2s(33);
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13(0) <= \^o13\(0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  O9 <= \^o9\;
  follower_full_mm2s <= \^follower_full_mm2s\;
  follower_full_s2mm <= \^follower_full_s2mm\;
  \out\(0) <= follower_reg_s2mm(33);
  p_10_out <= \^p_10_out\;
  p_11_out <= \^p_11_out\;
  p_2_in <= updt2_tvalid;
  p_3_in <= updt_tvalid;
  p_3_out_6 <= \^p_3_out_6\;
  p_4_out_5 <= \^p_4_out_5\;
  p_5_out_4 <= \^p_5_out_4\;
  p_6_out_3 <= \^p_6_out_3\;
  p_8_out_2 <= \^p_8_out_2\;
  p_9_out <= \^p_9_out\;
  ptr_queue_full <= \^ptr_queue_full\;
  updt2_tlast <= in004_out;
  updt2_tvalid <= in00;
  updt_tlast <= in0011_out;
  updt_tvalid <= in009_out;
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => ptr_queue_empty,
      I2 => p_5_out,
      O => \^o7\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o7\,
      I1 => Q(1),
      I2 => p_3_out,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => p_5_out,
      O => O6
    );
\GEN_CH2_UPDATE.ch2_active_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => p_5_out,
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => p_36_out_0,
      O => O12
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ptr_queue_full\,
      O => p_35_out
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o11\,
      O => p_34_out
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000C00"
    )
    port map (
      I0 => ptr_queue_empty,
      I1 => pntr_cs(0),
      I2 => pntr_cs(1),
      I3 => I1,
      I4 => \^o4\,
      I5 => p_36_out_0,
      O => updt_curdesc0
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_curdesc0,
      Q => \^i10\(0),
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => updt_tlast,
      I1 => p_36_out_0,
      I2 => updt2_tlast,
      O => O5
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFF8F8F8F"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => sts_queue_empty,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_mm2s\,
      I4 => p_36_out_0,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\,
      Q => follower_empty_mm2s,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F040F0400040F040"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => follower_empty_mm2s,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_mm2s\,
      I4 => p_36_out_0,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\,
      Q => \^follower_full_mm2s\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => follower_empty_mm2s,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(0),
      Q => follower_reg_mm2s(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(10),
      Q => follower_reg_mm2s(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(11),
      Q => follower_reg_mm2s(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(12),
      Q => follower_reg_mm2s(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(13),
      Q => follower_reg_mm2s(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(14),
      Q => follower_reg_mm2s(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(15),
      Q => follower_reg_mm2s(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(16),
      Q => follower_reg_mm2s(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(17),
      Q => follower_reg_mm2s(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(18),
      Q => follower_reg_mm2s(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(19),
      Q => follower_reg_mm2s(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(1),
      Q => follower_reg_mm2s(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(20),
      Q => follower_reg_mm2s(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(21),
      Q => follower_reg_mm2s(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(22),
      Q => follower_reg_mm2s(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(23),
      Q => follower_reg_mm2s(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(24),
      Q => follower_reg_mm2s(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(25),
      Q => follower_reg_mm2s(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(26),
      Q => follower_reg_mm2s(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(27),
      Q => follower_reg_mm2s(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => follower_reg_mm2s(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => follower_reg_mm2s(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(2),
      Q => follower_reg_mm2s(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => follower_reg_mm2s(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => follower_reg_mm2s(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(32),
      Q => follower_reg_mm2s(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => follower_reg_mm2s(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(3),
      Q => follower_reg_mm2s(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(4),
      Q => follower_reg_mm2s(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(5),
      Q => follower_reg_mm2s(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(6),
      Q => follower_reg_mm2s(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(7),
      Q => follower_reg_mm2s(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(8),
      Q => follower_reg_mm2s(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(9),
      Q => follower_reg_mm2s(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(6),
      Q => ptr_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(7),
      Q => ptr_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(8),
      Q => ptr_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(9),
      Q => ptr_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(10),
      Q => ptr_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(11),
      Q => ptr_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(12),
      Q => ptr_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(13),
      Q => ptr_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(14),
      Q => ptr_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(15),
      Q => ptr_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(16),
      Q => ptr_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(17),
      Q => ptr_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(18),
      Q => ptr_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(19),
      Q => ptr_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(20),
      Q => ptr_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(21),
      Q => ptr_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(22),
      Q => ptr_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(23),
      Q => ptr_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(24),
      Q => ptr_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(25),
      Q => ptr_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(26),
      Q => ptr_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(27),
      Q => ptr_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(0),
      Q => ptr_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(1),
      Q => ptr_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(2),
      Q => ptr_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(3),
      Q => ptr_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(4),
      Q => ptr_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I35(0),
      D => D(5),
      Q => ptr_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73737F7373737373"
    )
    port map (
      I0 => I35(0),
      I1 => m_axi_sg_aresetn,
      I2 => ptr_queue_empty,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      I5 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\,
      Q => ptr_queue_empty,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEE0EEE0EEE0"
    )
    port map (
      I0 => \^ptr_queue_full\,
      I1 => s_axis_mm2s_updtptr_tvalid,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I5 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\,
      Q => \^ptr_queue_full\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(0),
      Q => sts_queue_dout(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(10),
      Q => sts_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(11),
      Q => sts_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(12),
      Q => sts_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(13),
      Q => sts_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(14),
      Q => sts_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(15),
      Q => sts_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(16),
      Q => sts_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(17),
      Q => sts_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(18),
      Q => sts_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(19),
      Q => sts_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(1),
      Q => sts_queue_dout(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(20),
      Q => sts_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(21),
      Q => sts_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(22),
      Q => sts_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(23),
      Q => sts_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(24),
      Q => sts_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(25),
      Q => sts_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(26),
      Q => sts_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(27),
      Q => sts_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(28),
      Q => sts_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(29),
      Q => sts_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(2),
      Q => sts_queue_dout(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(30),
      Q => sts_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(31),
      Q => sts_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(32),
      Q => sts_queue_dout(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(33),
      Q => sts_queue_dout(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(3),
      Q => sts_queue_dout(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(4),
      Q => sts_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(5),
      Q => sts_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(6),
      Q => sts_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(7),
      Q => sts_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(8),
      Q => sts_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I56(0),
      D => I57(9),
      Q => sts_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDFFFFF000F"
    )
    port map (
      I0 => s_axis_mm2s_updtsts_tvalid,
      I1 => \^o11\,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => follower_empty_mm2s,
      I5 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\,
      Q => sts_queue_empty,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE00000EEE0"
    )
    port map (
      I0 => \^o11\,
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => mm2s_scndry_resetn,
      I3 => s2mm_scndry_resetn,
      I4 => follower_empty_mm2s,
      I5 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\,
      Q => \^o11\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_36_out_0,
      Q => updt_active_d1,
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO\: entity work.axi_dma_0_srl_fifo_f
    port map (
      I1 => \^o3\,
      I2 => I1,
      I3 => I2,
      O1 => O2,
      O2 => \n_4_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO\,
      Q(0) => p_1_out,
      SR(0) => SR(0),
      follower_full_s2mm => \^follower_full_s2mm\,
      \in\(0 to 33) => \in\(0 to 33),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      \out\(33) => p_2_out(0),
      \out\(32) => p_2_out(1),
      \out\(31) => p_2_out(2),
      \out\(30) => p_2_out(3),
      \out\(29) => p_2_out(4),
      \out\(28) => p_2_out(5),
      \out\(27) => p_2_out(6),
      \out\(26) => p_2_out(7),
      \out\(25) => p_2_out(8),
      \out\(24) => p_2_out(9),
      \out\(23) => p_2_out(10),
      \out\(22) => p_2_out(11),
      \out\(21) => p_2_out(12),
      \out\(20) => p_2_out(13),
      \out\(19) => p_2_out(14),
      \out\(18) => p_2_out(15),
      \out\(17) => p_2_out(16),
      \out\(16) => p_2_out(17),
      \out\(15) => p_2_out(18),
      \out\(14) => p_2_out(19),
      \out\(13) => p_2_out(20),
      \out\(12) => p_2_out(21),
      \out\(11) => p_2_out(22),
      \out\(10) => p_2_out(23),
      \out\(9) => p_2_out(24),
      \out\(8) => p_2_out(25),
      \out\(7) => p_2_out(26),
      \out\(6) => p_2_out(27),
      \out\(5) => p_2_out(28),
      \out\(4) => p_2_out(29),
      \out\(3) => p_2_out(30),
      \out\(2) => p_2_out(31),
      \out\(1) => p_2_out(32),
      \out\(0) => p_2_out(33),
      p_0_in(0) => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      p_6_out => p_6_out,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => sts2_queue_wren
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_4_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO\,
      Q => \^o3\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F040F0400040F040"
    )
    port map (
      I0 => p_1_out,
      I1 => \^o3\,
      I2 => m_axi_sg_aresetn,
      I3 => \^follower_full_s2mm\,
      I4 => I1,
      I5 => I2,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\,
      Q => \^follower_full_s2mm\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(33),
      Q => follower_reg_s2mm(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(23),
      Q => follower_reg_s2mm(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(22),
      Q => follower_reg_s2mm(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(21),
      Q => follower_reg_s2mm(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(20),
      Q => follower_reg_s2mm(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(19),
      Q => follower_reg_s2mm(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(18),
      Q => follower_reg_s2mm(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(17),
      Q => follower_reg_s2mm(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(16),
      Q => follower_reg_s2mm(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(15),
      Q => follower_reg_s2mm(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(14),
      Q => follower_reg_s2mm(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(32),
      Q => follower_reg_s2mm(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(13),
      Q => follower_reg_s2mm(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(12),
      Q => follower_reg_s2mm(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(11),
      Q => follower_reg_s2mm(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(10),
      Q => follower_reg_s2mm(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(9),
      Q => follower_reg_s2mm(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(8),
      Q => follower_reg_s2mm(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(7),
      Q => follower_reg_s2mm(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(6),
      Q => follower_reg_s2mm(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(5),
      Q => follower_reg_s2mm(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(4),
      Q => follower_reg_s2mm(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(31),
      Q => follower_reg_s2mm(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(3),
      Q => follower_reg_s2mm(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(2),
      Q => follower_reg_s2mm(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(1),
      Q => follower_reg_s2mm(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(0),
      Q => follower_reg_s2mm(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(30),
      Q => follower_reg_s2mm(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(29),
      Q => follower_reg_s2mm(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(28),
      Q => follower_reg_s2mm(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(27),
      Q => follower_reg_s2mm(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(26),
      Q => follower_reg_s2mm(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(25),
      Q => follower_reg_s2mm(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      D => p_2_out(24),
      Q => follower_reg_s2mm(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(6),
      Q => ptr2_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(7),
      Q => ptr2_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(8),
      Q => ptr2_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(9),
      Q => ptr2_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(10),
      Q => ptr2_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(11),
      Q => ptr2_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(12),
      Q => ptr2_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(13),
      Q => ptr2_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(14),
      Q => ptr2_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(15),
      Q => ptr2_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(16),
      Q => ptr2_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(17),
      Q => ptr2_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(18),
      Q => ptr2_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(19),
      Q => ptr2_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(20),
      Q => ptr2_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(21),
      Q => ptr2_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(22),
      Q => ptr2_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(23),
      Q => ptr2_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(24),
      Q => ptr2_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(25),
      Q => ptr2_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(26),
      Q => ptr2_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(27),
      Q => ptr2_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(0),
      Q => ptr2_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(1),
      Q => ptr2_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(2),
      Q => ptr2_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(3),
      Q => ptr2_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(4),
      Q => ptr2_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I54(0),
      D => I55(5),
      Q => ptr2_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF0FDFDF0F0F"
    )
    port map (
      I0 => s_axis_s2mm_updtptr_tvalid,
      I1 => \^o10\,
      I2 => m_axi_sg_aresetn,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I4 => \^o4\,
      I5 => I1,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\,
      Q => \^o4\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
    port map (
      I0 => \^o10\,
      I1 => s_axis_s2mm_updtptr_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\,
      I4 => \^o4\,
      I5 => I1,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      I2 => ptr_queue_empty,
      I3 => p_36_out_0,
      O => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\,
      Q => \^o10\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => updt_active_d2,
      R => SR(0)
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o10\,
      O => p_7_out
    );
dma2_decerr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_3_out_6\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(30),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => \p_19_out__0\,
      O => n_0_dma2_decerr_i_1
    );
dma2_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma2_decerr_i_1,
      Q => \^p_3_out_6\,
      R => '0'
    );
dma2_interr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_5_out_4\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(28),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => p_21_out,
      O => n_0_dma2_interr_i_1
    );
dma2_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma2_interr_i_1,
      Q => \^p_5_out_4\,
      R => '0'
    );
dma2_slverr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_4_out_5\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(29),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => \p_20_out__0\,
      O => n_0_dma2_slverr_i_1
    );
dma2_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma2_slverr_i_1,
      Q => \^p_4_out_5\,
      R => '0'
    );
dma_decerr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_8_out_2\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(30),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => p_46_out,
      O => n_0_dma_decerr_i_1
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_decerr_i_1,
      Q => \^p_8_out_2\,
      R => '0'
    );
dma_interr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_10_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(28),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => p_48_out,
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_interr_i_1,
      Q => \^p_10_out\,
      R => '0'
    );
dma_slverr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_9_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(29),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => p_47_out,
      O => n_0_dma_slverr_i_1
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_slverr_i_1,
      Q => \^p_9_out\,
      R => '0'
    );
\m_axi_sg_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(0),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(10),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(10),
      O => m_axi_sg_wdata(10)
    );
\m_axi_sg_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(11),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(11),
      O => m_axi_sg_wdata(11)
    );
\m_axi_sg_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(12),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(12),
      O => m_axi_sg_wdata(12)
    );
\m_axi_sg_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(13),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(13),
      O => m_axi_sg_wdata(13)
    );
\m_axi_sg_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(14),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(14),
      O => m_axi_sg_wdata(14)
    );
\m_axi_sg_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(15),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(15),
      O => m_axi_sg_wdata(15)
    );
\m_axi_sg_wdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(16),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(16),
      O => m_axi_sg_wdata(16)
    );
\m_axi_sg_wdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(17),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(17),
      O => m_axi_sg_wdata(17)
    );
\m_axi_sg_wdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(18),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(18),
      O => m_axi_sg_wdata(18)
    );
\m_axi_sg_wdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(19),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(19),
      O => m_axi_sg_wdata(19)
    );
\m_axi_sg_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(1),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(20),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(20),
      O => m_axi_sg_wdata(20)
    );
\m_axi_sg_wdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(21),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(21),
      O => m_axi_sg_wdata(21)
    );
\m_axi_sg_wdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(22),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(22),
      O => m_axi_sg_wdata(22)
    );
\m_axi_sg_wdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(23),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(23),
      O => m_axi_sg_wdata(23)
    );
\m_axi_sg_wdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(24),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(24),
      O => m_axi_sg_wdata(24)
    );
\m_axi_sg_wdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(25),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(25),
      O => m_axi_sg_wdata(25)
    );
\m_axi_sg_wdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(26),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(26),
      O => m_axi_sg_wdata(26)
    );
\m_axi_sg_wdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(27),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(27),
      O => m_axi_sg_wdata(27)
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(28),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(28),
      O => m_axi_sg_wdata(28)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(29),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(29),
      O => m_axi_sg_wdata(29)
    );
\m_axi_sg_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(2),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(30),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(30),
      O => m_axi_sg_wdata(30)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(31),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(31),
      O => m_axi_sg_wdata(31)
    );
\m_axi_sg_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(3),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(3),
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(4),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(4),
      O => m_axi_sg_wdata(4)
    );
\m_axi_sg_wdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(5),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(5),
      O => m_axi_sg_wdata(5)
    );
\m_axi_sg_wdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(6),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(6),
      O => m_axi_sg_wdata(6)
    );
\m_axi_sg_wdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(7),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(7),
      O => m_axi_sg_wdata(7)
    );
\m_axi_sg_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(8),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(8),
      O => m_axi_sg_wdata(8)
    );
\m_axi_sg_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(9),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(9),
      O => m_axi_sg_wdata(9)
    );
\pntr_cs[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => I2,
      I1 => \n_0_pntr_cs[1]_i_2\,
      I2 => pntr_cs(0),
      I3 => \n_0_pntr_cs[0]_i_2\,
      O => pntr_ns(0)
    );
\pntr_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322232233332322"
    )
    port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => updt_active_d1,
      I3 => p_36_out_0,
      I4 => I1,
      I5 => updt_active_d2,
      O => \n_0_pntr_cs[0]_i_2\
    );
\pntr_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => updt_curdesc0,
      I1 => I2,
      I2 => \n_0_pntr_cs[1]_i_2\,
      I3 => pntr_cs(1),
      I4 => pntr_cs(0),
      O => pntr_ns(1)
    );
\pntr_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
    port map (
      I0 => updt_tvalid,
      I1 => updt2_tvalid,
      I2 => updt_tlast,
      I3 => updt2_tlast,
      O => \n_0_pntr_cs[1]_i_2\
    );
\pntr_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => SR(0)
    );
\pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => SR(0)
    );
\update_address[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(11),
      O => I16(3)
    );
\update_address[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(10),
      O => I16(2)
    );
\update_address[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(9),
      O => I16(1)
    );
\update_address[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(8),
      O => I16(0)
    );
\update_address[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(15),
      O => I17(3)
    );
\update_address[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(14),
      O => I17(2)
    );
\update_address[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(13),
      O => I17(1)
    );
\update_address[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(12),
      O => I17(0)
    );
\update_address[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(19),
      O => I18(3)
    );
\update_address[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(18),
      O => I18(2)
    );
\update_address[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(17),
      O => I18(1)
    );
\update_address[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(16),
      O => I18(0)
    );
\update_address[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(23),
      O => I19(3)
    );
\update_address[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(22),
      O => I19(2)
    );
\update_address[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(21),
      O => I19(1)
    );
\update_address[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(20),
      O => I19(0)
    );
\update_address[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(27),
      O => I20(3)
    );
\update_address[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(26),
      O => I20(2)
    );
\update_address[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(25),
      O => I20(1)
    );
\update_address[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(24),
      O => I20(0)
    );
\update_address[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(31),
      O => I21(3)
    );
\update_address[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(30),
      O => I21(2)
    );
\update_address[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(29),
      O => I21(1)
    );
\update_address[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(28),
      O => I21(0)
    );
\update_address[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(7),
      O => S(3)
    );
\update_address[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(6),
      O => S(2)
    );
\update_address[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(5),
      O => S(1)
    );
\update_address[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o13\(0),
      O => S(0)
    );
updt2_ioc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_6_out_3\,
      I1 => writing_status_re_ch2,
      I2 => follower_reg_s2mm(32),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => I4,
      O => n_0_updt2_ioc_i_1
    );
updt2_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I1,
      I1 => pntr_cs(1),
      I2 => pntr_cs(0),
      I3 => writing_status_d1,
      O => writing_status_re_ch2
    );
updt2_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt2_ioc_i_1,
      Q => \^p_6_out_3\,
      R => '0'
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000032FF32"
    )
    port map (
      I0 => \^o9\,
      I1 => p_3_out,
      I2 => \^o7\,
      I3 => Q(0),
      I4 => \^i10\(0),
      I5 => Q(1),
      O => O8
    );
\updt_cs[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => p_5_out,
      O => \^o9\
    );
\updt_curdesc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(10),
      I1 => I1,
      I2 => ptr_queue_dout(10),
      O => ptr_queue_dout_int(10)
    );
\updt_curdesc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(11),
      I1 => I1,
      I2 => ptr_queue_dout(11),
      O => ptr_queue_dout_int(11)
    );
\updt_curdesc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(12),
      I1 => I1,
      I2 => ptr_queue_dout(12),
      O => ptr_queue_dout_int(12)
    );
\updt_curdesc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(13),
      I1 => I1,
      I2 => ptr_queue_dout(13),
      O => ptr_queue_dout_int(13)
    );
\updt_curdesc[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(14),
      I1 => I1,
      I2 => ptr_queue_dout(14),
      O => ptr_queue_dout_int(14)
    );
\updt_curdesc[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(15),
      I1 => I1,
      I2 => ptr_queue_dout(15),
      O => ptr_queue_dout_int(15)
    );
\updt_curdesc[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(16),
      I1 => I1,
      I2 => ptr_queue_dout(16),
      O => ptr_queue_dout_int(16)
    );
\updt_curdesc[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(17),
      I1 => I1,
      I2 => ptr_queue_dout(17),
      O => ptr_queue_dout_int(17)
    );
\updt_curdesc[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(18),
      I1 => I1,
      I2 => ptr_queue_dout(18),
      O => ptr_queue_dout_int(18)
    );
\updt_curdesc[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(19),
      I1 => I1,
      I2 => ptr_queue_dout(19),
      O => ptr_queue_dout_int(19)
    );
\updt_curdesc[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(20),
      I1 => I1,
      I2 => ptr_queue_dout(20),
      O => ptr_queue_dout_int(20)
    );
\updt_curdesc[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(21),
      I1 => I1,
      I2 => ptr_queue_dout(21),
      O => ptr_queue_dout_int(21)
    );
\updt_curdesc[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(22),
      I1 => I1,
      I2 => ptr_queue_dout(22),
      O => ptr_queue_dout_int(22)
    );
\updt_curdesc[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(23),
      I1 => I1,
      I2 => ptr_queue_dout(23),
      O => ptr_queue_dout_int(23)
    );
\updt_curdesc[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(24),
      I1 => I1,
      I2 => ptr_queue_dout(24),
      O => ptr_queue_dout_int(24)
    );
\updt_curdesc[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(25),
      I1 => I1,
      I2 => ptr_queue_dout(25),
      O => ptr_queue_dout_int(25)
    );
\updt_curdesc[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(26),
      I1 => I1,
      I2 => ptr_queue_dout(26),
      O => ptr_queue_dout_int(26)
    );
\updt_curdesc[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(27),
      I1 => I1,
      I2 => ptr_queue_dout(27),
      O => ptr_queue_dout_int(27)
    );
\updt_curdesc[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(28),
      I1 => I1,
      I2 => ptr_queue_dout(28),
      O => ptr_queue_dout_int(28)
    );
\updt_curdesc[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(29),
      I1 => I1,
      I2 => ptr_queue_dout(29),
      O => ptr_queue_dout_int(29)
    );
\updt_curdesc[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(30),
      I1 => I1,
      I2 => ptr_queue_dout(30),
      O => ptr_queue_dout_int(30)
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(31),
      I1 => I1,
      I2 => ptr_queue_dout(31),
      O => ptr_queue_dout_int(31)
    );
\updt_curdesc[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(4),
      I1 => I1,
      I2 => ptr_queue_dout(4),
      O => ptr_queue_dout_int(4)
    );
\updt_curdesc[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(5),
      I1 => I1,
      I2 => ptr_queue_dout(5),
      O => ptr_queue_dout_int(5)
    );
\updt_curdesc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(6),
      I1 => I1,
      I2 => ptr_queue_dout(6),
      O => ptr_queue_dout_int(6)
    );
\updt_curdesc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(7),
      I1 => I1,
      I2 => ptr_queue_dout(7),
      O => ptr_queue_dout_int(7)
    );
\updt_curdesc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(8),
      I1 => I1,
      I2 => ptr_queue_dout(8),
      O => ptr_queue_dout_int(8)
    );
\updt_curdesc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => ptr2_queue_dout(9),
      I1 => I1,
      I2 => ptr_queue_dout(9),
      O => ptr_queue_dout_int(9)
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(10),
      Q => L(10),
      R => SR(0)
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(11),
      Q => L(11),
      R => SR(0)
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(12),
      Q => L(12),
      R => SR(0)
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(13),
      Q => L(13),
      R => SR(0)
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(14),
      Q => L(14),
      R => SR(0)
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(15),
      Q => L(15),
      R => SR(0)
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(16),
      Q => L(16),
      R => SR(0)
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(17),
      Q => L(17),
      R => SR(0)
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(18),
      Q => L(18),
      R => SR(0)
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(19),
      Q => L(19),
      R => SR(0)
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(20),
      Q => L(20),
      R => SR(0)
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(21),
      Q => L(21),
      R => SR(0)
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(22),
      Q => L(22),
      R => SR(0)
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(23),
      Q => L(23),
      R => SR(0)
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(24),
      Q => L(24),
      R => SR(0)
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(25),
      Q => L(25),
      R => SR(0)
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(26),
      Q => L(26),
      R => SR(0)
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(27),
      Q => L(27),
      R => SR(0)
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(28),
      Q => L(28),
      R => SR(0)
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(29),
      Q => L(29),
      R => SR(0)
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(30),
      Q => L(30),
      R => SR(0)
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(31),
      Q => L(31),
      R => SR(0)
    );
\updt_curdesc_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(4),
      Q => \^o13\(0),
      R => SR(0)
    );
\updt_curdesc_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(5),
      Q => L(5),
      R => SR(0)
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(6),
      Q => L(6),
      R => SR(0)
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(7),
      Q => L(7),
      R => SR(0)
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(8),
      Q => L(8),
      R => SR(0)
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr_queue_dout_int(9),
      Q => L(9),
      R => SR(0)
    );
updt_ioc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(32),
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      I5 => I3,
      O => n_0_updt_ioc_i_1
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => p_36_out_0,
      I1 => pntr_cs(1),
      I2 => pntr_cs(0),
      I3 => writing_status_d1,
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_ioc_i_1,
      Q => \^p_11_out\,
      R => '0'
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_blk_mem_gen_top is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end axi_dma_0_blk_mem_gen_top;

architecture STRUCTURE of axi_dma_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.axi_dma_0_blk_mem_gen_generic_cstr
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O7(1 downto 0) => O7(1 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_top__parameterized0\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \axi_dma_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\axi_dma_0_blk_mem_gen_generic_cstr__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_ramfifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_rd_en_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O25(3 downto 0) <= \^o25\(3 downto 0);
  O6 <= \^o6\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0_rd_logic__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => ram_rd_en_i,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(0) => \^e\(0),
      I7(3 downto 0) => p_9_out(3 downto 0),
      I8 => I8,
      I9(0) => \grss.gdc.dc/cntr_en\,
      O1 => \^o6\,
      O10 => O10,
      O14 => O14,
      O25(3 downto 0) => \^o25\(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O3 => O3,
      O4 => O4,
      Q(6 downto 0) => Q(6 downto 0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_14_out => p_14_out,
      p_1_in => p_1_in,
      p_1_out => p_1_out,
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      ram_full_i => \gwss.wsts/ram_full_i\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0_wr_logic__parameterized1\
    port map (
      E(0) => \^e\(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4(0) => I9(0),
      I9(0) => \grss.gdc.dc/cntr_en\,
      O1 => O1,
      O2 => O2,
      O23 => O23,
      O24 => O24,
      O25(3 downto 0) => \^o25\(3 downto 0),
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O5 => O5,
      O6 => \^o6\,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(3 downto 0) => p_9_out(3 downto 0),
      SR(0) => SR(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_14_out => p_14_out,
      p_1_in => p_1_in,
      p_1_out => p_1_out,
      p_2_in => p_2_in,
      ram_full_i => \gwss.wsts/ram_full_i\,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0_memory__parameterized1\
    port map (
      E(0) => ram_rd_en_i,
      I6 => I6,
      I7 => I7,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_fifo_generator_top is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_fifo_generator_top : entity is "fifo_generator_top";
end axi_dma_0_fifo_generator_top;

architecture STRUCTURE of axi_dma_0_fifo_generator_top is
begin
\grf.rf\: entity work.axi_dma_0_fifo_generator_ramfifo
    port map (
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      Q(32 downto 0) => Q(32 downto 0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_s2mm_scatter is
  port (
    dre2skid_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_set_fetch_pause : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in2_in : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end axi_dma_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of axi_dma_0_axi_datamover_s2mm_scatter is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\ : STD_LOGIC;
  signal n_0_I_TSTRB_FIFO : STD_LOGIC;
  signal n_0_ld_btt_cntr_reg1_i_1 : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[13]_i_7\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_10 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_6 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_7 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_8 : STD_LOGIC;
  signal n_0_sig_cmd_full_i_1 : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[1]_i_1\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_10\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_11\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_12\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_13\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_14\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_15\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_16\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_17\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_18\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_5\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_6\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_7\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_8\ : STD_LOGIC;
  signal \n_0_storage_data[8]_i_9\ : STD_LOGIC;
  signal \n_0_storage_data_reg[8]_i_4\ : STD_LOGIC;
  signal n_14_I_TSTRB_FIFO : STD_LOGIC;
  signal n_15_I_TSTRB_FIFO : STD_LOGIC;
  signal n_16_I_TSTRB_FIFO : STD_LOGIC;
  signal n_17_I_TSTRB_FIFO : STD_LOGIC;
  signal n_1_SLICE_INSERTION : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_storage_data_reg[8]_i_4\ : STD_LOGIC;
  signal n_22_I_TSTRB_FIFO : STD_LOGIC;
  signal n_2_I_TSTRB_FIFO : STD_LOGIC;
  signal n_2_SLICE_INSERTION : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_storage_data_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_storage_data_reg[8]_i_4\ : STD_LOGIC;
  signal n_3_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal n_3_SLICE_INSERTION : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[13]_i_5\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_storage_data_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_storage_data_reg[8]_i_4\ : STD_LOGIC;
  signal n_5_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal n_5_SLICE_INSERTION : STD_LOGIC;
  signal n_7_SLICE_INSERTION : STD_LOGIC;
  signal n_8_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal n_9_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_cntr04_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_eof_out : STD_LOGIC;
  signal sig_fifo_freeze_out : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_fifo_tlast_out : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \sig_next_strt_offset_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_tstrb_fifo_mssai_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal slice_insert_data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal storage_data0 : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_storage_data_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_storage_data_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_storage_data_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[0]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[0]_i_1\ : label is "soft_lutpair313";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  Q(0) <= \^q\(0);
  p_7_out <= \^p_7_out\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
    port map (
      I0 => lsig_set_absorb2tlast,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => lsig_absorb2tlast,
      I3 => sig_strm_tlast,
      I4 => sig_strm_tvalid,
      O => \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1\,
      Q => lsig_absorb2tlast,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.axi_dma_0_axi_datamover_mssai_skid_buf
    port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I9,
      I11(1 downto 0) => I11(1 downto 0),
      I12 => I4,
      I13 => I5,
      I16(0) => I16(0),
      I17(3 downto 0) => I17(3 downto 0),
      I2 => n_0_sig_btt_eq_0_i_2,
      I3 => n_0_sig_btt_eq_0_i_3,
      I4 => n_5_SLICE_INSERTION,
      I5 => n_22_I_TSTRB_FIFO,
      I6 => I6,
      I7 => \^o1\,
      I8(3 downto 0) => I7(3 downto 0),
      I9 => I8,
      O1 => n_3_I_MSSAI_SKID_BUF,
      O10 => O5,
      O11(3 downto 0) => p_0_in_0(3 downto 0),
      O12 => O6,
      O13 => O7,
      O14 => O8,
      O2 => n_5_I_MSSAI_SKID_BUF,
      O3 => O2,
      O4 => \^o3\,
      O5 => n_8_I_MSSAI_SKID_BUF,
      O6 => n_9_I_MSSAI_SKID_BUF,
      O7(31 downto 0) => I12(31 downto 0),
      O8(1 downto 0) => I10(1 downto 0),
      O9(31 downto 0) => I13(31 downto 0),
      Q(0) => \^q\(0),
      dre2skid_wready => dre2skid_wready,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8) => sig_fifo_tlast_out,
      \out\(7) => sig_fifo_eof_out,
      \out\(6) => sig_fifo_freeze_out,
      \out\(5 downto 4) => sig_tstrb_fifo_mssai_out(1 downto 0),
      \out\(3) => n_14_I_TSTRB_FIFO,
      \out\(2) => n_15_I_TSTRB_FIFO,
      \out\(1) => n_16_I_TSTRB_FIFO,
      \out\(0) => n_17_I_TSTRB_FIFO,
      p_0_in(0) => p_0_in(0),
      p_0_in2_in => p_0_in2_in,
      p_7_out => \^p_7_out\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_sent => sig_eop_sent,
      sig_ld_cmd => sig_ld_cmd,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => sig_reset_reg,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wvalid => skid2dre_wvalid,
      srst_wrst_busy => srst_wrst_busy
    );
I_TSTRB_FIFO: entity work.\axi_dma_0_axi_datamover_fifo__parameterized6\
    port map (
      I1 => n_7_SLICE_INSERTION,
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I2 => \^o1\,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7(8 downto 0) => slice_insert_data(8 downto 0),
      O1 => n_0_I_TSTRB_FIFO,
      O11(3 downto 0) => p_0_in_0(3 downto 0),
      O2 => n_2_I_TSTRB_FIFO,
      O3(0) => \^q\(0),
      O4 => n_22_I_TSTRB_FIFO,
      O5 => O4,
      Q(0) => p_1_in,
      lsig_absorb2tlast => lsig_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8) => sig_fifo_tlast_out,
      \out\(7) => sig_fifo_eof_out,
      \out\(6) => sig_fifo_freeze_out,
      \out\(5 downto 4) => sig_tstrb_fifo_mssai_out(1 downto 0),
      \out\(3) => n_14_I_TSTRB_FIFO,
      \out\(2) => n_15_I_TSTRB_FIFO,
      \out\(1) => n_16_I_TSTRB_FIFO,
      \out\(0) => n_17_I_TSTRB_FIFO,
      p_0_in(0) => p_0_in(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_strm_tvalid => sig_strm_tvalid,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.axi_dma_0_axi_datamover_slice
    port map (
      CO(0) => sig_tstrb_fifo_data_in(8),
      D(1 downto 0) => sel0(1 downto 0),
      E(0) => sig_btt_cntr04_out,
      I1 => n_2_I_TSTRB_FIFO,
      I2 => \^o1\,
      I3 => n_9_I_MSSAI_SKID_BUF,
      I4 => n_0_sig_btt_eq_0_i_7,
      I5 => n_0_sig_btt_eq_0_i_8,
      I6 => n_0_sig_btt_eq_0_i_10,
      I7 => n_0_I_TSTRB_FIFO,
      O1 => n_1_SLICE_INSERTION,
      O2 => n_2_SLICE_INSERTION,
      O3 => n_3_SLICE_INSERTION,
      O4 => n_5_SLICE_INSERTION,
      O5 => n_7_SLICE_INSERTION,
      O6(0) => p_1_in,
      O7(8 downto 0) => slice_insert_data(8 downto 0),
      Q(13 downto 0) => sig_btt_cntr_dup(13 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full => sig_cmd_full,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      slice_insert_valid => slice_insert_valid,
      srst_wrst_busy => srst_wrst_busy,
      storage_data0 => storage_data0
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000BABABA"
    )
    port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_tstrb_fifo_data_in(8),
      I4 => storage_data0,
      I5 => n_9_I_MSSAI_SKID_BUF,
      O => n_0_ld_btt_cntr_reg1_i_1
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_ld_btt_cntr_reg1_i_1,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_3_SLICE_INSERTION,
      Q => ld_btt_cntr_reg2,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_2_SLICE_INSERTION,
      Q => ld_btt_cntr_reg3,
      R => '0'
    );
\sig_btt_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \n_0_sig_max_first_increment_reg[11]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(11),
      O => \n_0_sig_btt_cntr[11]_i_3\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \n_0_sig_max_first_increment_reg[10]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(10),
      O => \n_0_sig_btt_cntr[11]_i_4\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \n_0_sig_max_first_increment_reg[9]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(9),
      O => \n_0_sig_btt_cntr[11]_i_5\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \n_0_sig_max_first_increment_reg[8]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(8),
      O => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \n_0_sig_max_first_increment_reg[13]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(13),
      O => \n_0_sig_btt_cntr[13]_i_6\
    );
\sig_btt_cntr[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \n_0_sig_max_first_increment_reg[12]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(12),
      O => \n_0_sig_btt_cntr[13]_i_7\
    );
\sig_btt_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \n_0_sig_max_first_increment_reg[3]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(3),
      O => \n_0_sig_btt_cntr[3]_i_3\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \n_0_sig_max_first_increment_reg[2]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(2),
      O => \n_0_sig_btt_cntr[3]_i_4\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \n_0_sig_max_first_increment_reg[1]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(1),
      O => \n_0_sig_btt_cntr[3]_i_5\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \n_0_sig_max_first_increment_reg[0]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(0),
      O => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \n_0_sig_max_first_increment_reg[7]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(7),
      O => \n_0_sig_btt_cntr[7]_i_3\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \n_0_sig_max_first_increment_reg[6]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(6),
      O => \n_0_sig_btt_cntr[7]_i_4\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \n_0_sig_max_first_increment_reg[5]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(5),
      O => \n_0_sig_btt_cntr[7]_i_5\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \n_0_sig_max_first_increment_reg[4]\,
      I2 => sig_tstrb_fifo_data_in(8),
      I3 => sig_btt_cntr_dup(4),
      O => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[11]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \n_0_sig_btt_cntr[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[13]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_reg[13]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_reg[13]_i_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => sig_btt_cntr_dup(12),
      O(3 downto 2) => \NLW_sig_btt_cntr_reg[13]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr_prv0(13 downto 12),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_sig_btt_cntr[13]_i_6\,
      S(0) => \n_0_sig_btt_cntr[13]_i_7\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[3]_i_2\,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => \n_0_sig_btt_cntr[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[7]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \n_0_sig_btt_cntr[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => n_9_I_MSSAI_SKID_BUF
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr04_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => n_9_I_MSSAI_SKID_BUF
    );
sig_btt_eq_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(3),
      I1 => \out\(3),
      I2 => sig_btt_cntr_prv0(2),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \out\(2),
      O => n_0_sig_btt_eq_0_i_10
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(13),
      I1 => \out\(13),
      I2 => sig_btt_cntr_prv0(12),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \out\(12),
      O => n_0_sig_btt_eq_0_i_2
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
    port map (
      I0 => \out\(10),
      I1 => sig_ld_cmd,
      I2 => sig_btt_cntr_prv0(10),
      I3 => \out\(11),
      I4 => sig_btt_cntr_prv0(11),
      I5 => n_0_sig_btt_eq_0_i_6,
      O => n_0_sig_btt_eq_0_i_3
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(8),
      I1 => \out\(8),
      I2 => sig_btt_cntr_prv0(9),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \out\(9),
      O => n_0_sig_btt_eq_0_i_6
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(4),
      I1 => \out\(4),
      I2 => sig_btt_cntr_prv0(6),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \out\(6),
      O => n_0_sig_btt_eq_0_i_7
    );
sig_btt_eq_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(5),
      I1 => \out\(5),
      I2 => sig_btt_cntr_prv0(7),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \out\(7),
      O => n_0_sig_btt_eq_0_i_8
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_8_I_MSSAI_SKID_BUF,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_3_I_MSSAI_SKID_BUF,
      Q => \^p_7_out\,
      R => '0'
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE0EEE"
    )
    port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => \^o3\,
      I3 => p_0_in(0),
      I4 => lsig_set_absorb2tlast,
      I5 => n_5_I_MSSAI_SKID_BUF,
      O => n_0_sig_cmd_full_i_1
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_sig_cmd_full_i_1,
      Q => sig_cmd_full,
      R => '0'
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \out\(14),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => storage_data0,
      O => \n_0_sig_curr_strt_offset[0]_i_1\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(1),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(1),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => storage_data0,
      O => \n_0_sig_curr_strt_offset[1]_i_1\
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_curr_strt_offset[0]_i_1\,
      Q => sig_curr_strt_offset(0),
      R => '0'
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_curr_strt_offset[1]_i_1\,
      Q => sig_curr_strt_offset(1),
      R => '0'
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_1_SLICE_INSERTION,
      Q => \^o1\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => ld_btt_cntr_reg1,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_fifo_mssai(0),
      O => \n_0_sig_fifo_mssai[0]_i_1\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => ld_btt_cntr_reg1,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_fifo_mssai(1),
      O => \n_0_sig_fifo_mssai[1]_i_1\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_fifo_mssai[0]_i_1\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_fifo_mssai[1]_i_1\,
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[0]\,
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => storage_data0,
      I4 => sig_cmd_full,
      I5 => sig_sm_ld_dre_cmd,
      O => \n_0_sig_max_first_increment[0]_i_1\
    );
\sig_max_first_increment[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[10]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[10]_i_1\
    );
\sig_max_first_increment[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[11]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[11]_i_1\
    );
\sig_max_first_increment[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[12]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[12]_i_1\
    );
\sig_max_first_increment[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[13]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[13]_i_1\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[1]\,
      I1 => \sig_next_strt_offset_reg__0\(1),
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      I5 => sig_ld_cmd,
      O => \n_0_sig_max_first_increment[1]_i_1\
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      I4 => storage_data0,
      I5 => \n_0_sig_max_first_increment_reg[2]\,
      O => \n_0_sig_max_first_increment[2]_i_1\
    );
\sig_max_first_increment[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[3]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[3]_i_1\
    );
\sig_max_first_increment[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[4]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[4]_i_1\
    );
\sig_max_first_increment[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[5]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[5]_i_1\
    );
\sig_max_first_increment[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[6]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[6]_i_1\
    );
\sig_max_first_increment[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[7]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[7]_i_1\
    );
\sig_max_first_increment[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[8]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[8]_i_1\
    );
\sig_max_first_increment[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[9]\,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => storage_data0,
      O => \n_0_sig_max_first_increment[9]_i_1\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[0]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[0]\,
      R => '0'
    );
\sig_max_first_increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[10]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[10]\,
      R => '0'
    );
\sig_max_first_increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[11]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[11]\,
      R => '0'
    );
\sig_max_first_increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[12]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[12]\,
      R => '0'
    );
\sig_max_first_increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[13]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[13]\,
      R => '0'
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[1]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[1]\,
      R => '0'
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[2]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[2]\,
      R => srst_wrst_busy
    );
\sig_max_first_increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[3]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[3]\,
      R => '0'
    );
\sig_max_first_increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[4]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[4]\,
      R => '0'
    );
\sig_max_first_increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[5]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[5]\,
      R => '0'
    );
\sig_max_first_increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[6]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[6]\,
      R => '0'
    );
\sig_max_first_increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[7]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[7]\,
      R => '0'
    );
\sig_max_first_increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[8]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[8]\,
      R => '0'
    );
\sig_max_first_increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_max_first_increment[9]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[9]\,
      R => '0'
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => \out\(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \sig_next_strt_offset_reg__0\(0),
      O => \n_0_sig_next_strt_offset[0]_i_1\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF87FF00007800"
    )
    port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => sig_sm_ld_dre_cmd,
      I4 => sig_cmd_full,
      I5 => \sig_next_strt_offset_reg__0\(1),
      O => \n_0_sig_next_strt_offset[1]_i_1\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_next_strt_offset[0]_i_1\,
      Q => \sig_next_strt_offset_reg__0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_0_sig_next_strt_offset[1]_i_1\,
      Q => \sig_next_strt_offset_reg__0\(1),
      R => sig_eop_sent_reg0
    );
\storage_data[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \n_0_sig_max_first_increment_reg[9]\,
      I2 => sig_btt_cntr_dup(8),
      I3 => \n_0_sig_max_first_increment_reg[8]\,
      O => \n_0_storage_data[8]_i_10\
    );
\storage_data[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[7]\,
      I1 => sig_btt_cntr_dup(7),
      I2 => \n_0_sig_max_first_increment_reg[6]\,
      I3 => sig_btt_cntr_dup(6),
      O => \n_0_storage_data[8]_i_11\
    );
\storage_data[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[5]\,
      I1 => sig_btt_cntr_dup(5),
      I2 => \n_0_sig_max_first_increment_reg[4]\,
      I3 => sig_btt_cntr_dup(4),
      O => \n_0_storage_data[8]_i_12\
    );
\storage_data[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[3]\,
      I1 => sig_btt_cntr_dup(3),
      I2 => \n_0_sig_max_first_increment_reg[2]\,
      I3 => sig_btt_cntr_dup(2),
      O => \n_0_storage_data[8]_i_13\
    );
\storage_data[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[1]\,
      I1 => sig_btt_cntr_dup(1),
      I2 => \n_0_sig_max_first_increment_reg[0]\,
      I3 => sig_btt_cntr_dup(0),
      O => \n_0_storage_data[8]_i_14\
    );
\storage_data[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \n_0_sig_max_first_increment_reg[7]\,
      I2 => sig_btt_cntr_dup(6),
      I3 => \n_0_sig_max_first_increment_reg[6]\,
      O => \n_0_storage_data[8]_i_15\
    );
\storage_data[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \n_0_sig_max_first_increment_reg[5]\,
      I2 => sig_btt_cntr_dup(4),
      I3 => \n_0_sig_max_first_increment_reg[4]\,
      O => \n_0_storage_data[8]_i_16\
    );
\storage_data[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \n_0_sig_max_first_increment_reg[3]\,
      I2 => sig_btt_cntr_dup(2),
      I3 => \n_0_sig_max_first_increment_reg[2]\,
      O => \n_0_storage_data[8]_i_17\
    );
\storage_data[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \n_0_sig_max_first_increment_reg[1]\,
      I2 => sig_btt_cntr_dup(0),
      I3 => \n_0_sig_max_first_increment_reg[0]\,
      O => \n_0_storage_data[8]_i_18\
    );
\storage_data[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[13]\,
      I1 => sig_btt_cntr_dup(13),
      I2 => \n_0_sig_max_first_increment_reg[12]\,
      I3 => sig_btt_cntr_dup(12),
      O => \n_0_storage_data[8]_i_5\
    );
\storage_data[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[11]\,
      I1 => sig_btt_cntr_dup(11),
      I2 => \n_0_sig_max_first_increment_reg[10]\,
      I3 => sig_btt_cntr_dup(10),
      O => \n_0_storage_data[8]_i_6\
    );
\storage_data[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[9]\,
      I1 => sig_btt_cntr_dup(9),
      I2 => \n_0_sig_max_first_increment_reg[8]\,
      I3 => sig_btt_cntr_dup(8),
      O => \n_0_storage_data[8]_i_7\
    );
\storage_data[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \n_0_sig_max_first_increment_reg[13]\,
      I2 => sig_btt_cntr_dup(12),
      I3 => \n_0_sig_max_first_increment_reg[12]\,
      O => \n_0_storage_data[8]_i_8\
    );
\storage_data[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \n_0_sig_max_first_increment_reg[11]\,
      I2 => sig_btt_cntr_dup(10),
      I3 => \n_0_sig_max_first_increment_reg[10]\,
      O => \n_0_storage_data[8]_i_9\
    );
\storage_data_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_storage_data_reg[8]_i_4\,
      CO(3) => \NLW_storage_data_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => sig_tstrb_fifo_data_in(8),
      CO(1) => \n_2_storage_data_reg[8]_i_2\,
      CO(0) => \n_3_storage_data_reg[8]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_storage_data[8]_i_5\,
      DI(1) => \n_0_storage_data[8]_i_6\,
      DI(0) => \n_0_storage_data[8]_i_7\,
      O(3 downto 0) => \NLW_storage_data_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \n_0_storage_data[8]_i_8\,
      S(1) => \n_0_storage_data[8]_i_9\,
      S(0) => \n_0_storage_data[8]_i_10\
    );
\storage_data_reg[8]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_storage_data_reg[8]_i_4\,
      CO(2) => \n_1_storage_data_reg[8]_i_4\,
      CO(1) => \n_2_storage_data_reg[8]_i_4\,
      CO(0) => \n_3_storage_data_reg[8]_i_4\,
      CYINIT => '1',
      DI(3) => \n_0_storage_data[8]_i_11\,
      DI(2) => \n_0_storage_data[8]_i_12\,
      DI(1) => \n_0_storage_data[8]_i_13\,
      DI(0) => \n_0_storage_data[8]_i_14\,
      O(3 downto 0) => \NLW_storage_data_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_storage_data[8]_i_15\,
      S(2) => \n_0_storage_data[8]_i_16\,
      S(1) => \n_0_storage_data[8]_i_17\,
      S(0) => \n_0_storage_data[8]_i_18\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_wr_status_cntl is
  port (
    sig_halt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end axi_dma_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of axi_dma_0_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \n_0_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : STD_LOGIC;
  signal \n_23_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_25_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_6_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_7_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_8_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\axi_dma_0_axi_datamover_fifo__parameterized4\
    port map (
      D(0) => \^d\(0),
      O1 => \n_0_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      O2(0) => sig_rd_empty,
      O3 => O1,
      O4 => \n_23_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      O5 => \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      O6 => \n_25_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q(0) => sig_rd_empty_0,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => sig_dcntl_sfifo_out(20 downto 4),
      p_4_out => p_4_out,
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      srst_wrst_busy => srst_wrst_busy
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(3),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^d\(13),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^d\(14),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^d\(15),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^d\(16),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^d\(4),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^d\(5),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^d\(6),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^d\(7),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^d\(8),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^d\(9),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^d\(10),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^d\(11),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^d\(12),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_3_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^d\(17),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_0_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_dma_0_axi_datamover_fifo__parameterized3\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      O1 => n_3_I_WRESP_STATUS_FIFO,
      O2(0) => sig_rd_empty,
      O3 => n_4_I_WRESP_STATUS_FIFO,
      O4 => n_6_I_WRESP_STATUS_FIFO,
      O5 => n_7_I_WRESP_STATUS_FIFO,
      O6 => n_8_I_WRESP_STATUS_FIFO,
      Q(0) => sig_rd_empty_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(4),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => \^sig_halt_reg\,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      srst_wrst_busy => srst_wrst_busy
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_8_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr(0),
      R => srst_wrst_busy
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_7_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr(1),
      R => srst_wrst_busy
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_6_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr(2),
      R => srst_wrst_busy
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000002"
    )
    port map (
      I0 => sig_addr2wsc_cmd_fifo_empty,
      I1 => I2,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => O2
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg\,
      Q => sig_halt_reg_dly1,
      R => srst_wrst_busy
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => srst_wrst_busy
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => srst_wrst_busy
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_halt_reg\,
      R => srst_wrst_busy
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_25_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q => sig_wdc_statcnt(0),
      R => srst_wrst_busy
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q => sig_wdc_statcnt(1),
      R => srst_wrst_busy
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_23_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\,
      Q => sig_wdc_statcnt(2),
      R => srst_wrst_busy
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(0),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_mm2s_mngr is
  port (
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    mm2s_cmd_wdata : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    dma_mm2s_error : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    I57 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_new_curdesc_wren : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    mm2s_stop : out STD_LOGIC;
    mm2s_cntrl_strm_stop : out STD_LOGIC;
    I56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    mm2s_sts_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_err : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_59_out : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    m_axis_ftch1_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    m_axis_ftch1_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch1_desc_available : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_34_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    mm2s_error : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_mm2s_mngr : entity is "axi_dma_mm2s_mngr";
end axi_dma_0_axi_dma_mm2s_mngr;

architecture STRUCTURE of axi_dma_0_axi_dma_mm2s_mngr is
  signal mm2s_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal mm2s_decerr : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_decerr : signal is std.standard.true;
  signal mm2s_desc_baddress : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_desc_blength : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_blength_s : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_blength_v : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_cmplt : STD_LOGIC;
  signal mm2s_desc_eof : STD_LOGIC;
  signal mm2s_desc_sof : STD_LOGIC;
  signal mm2s_interr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_interr : signal is std.standard.true;
  signal mm2s_new_curdesc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mm2s_slverr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_slverr : signal is std.standard.true;
  signal \n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 71 downto 14 );
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axis_mm2s_updtptr_tlast : STD_LOGIC;
  signal \^s_axis_mm2s_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  signal soft_reset_d2 : STD_LOGIC;
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED\ : STD_LOGIC;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is "zynq";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 1;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 33;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is "yes";
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 0;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 32;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 4;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 1;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 14;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is "yes";
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 0;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 32;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is "yes";
begin
  s_axis_mm2s_updtptr_tvalid <= \^s_axis_mm2s_updtptr_tvalid\;
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
\GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => p_0_in
    );
\GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset_d1,
      Q => soft_reset_d2,
      R => p_0_in
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\: entity work.axi_dma_0_axi_dma_mm2s_sg_if
    port map (
      cntrlstrm_fifo_din(32 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED\(32 downto 0),
      cntrlstrm_fifo_full => '0',
      cntrlstrm_fifo_wren => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED\,
      desc_available => p_16_out,
      desc_fetch_done => p_15_out,
      desc_fetch_req => p_18_out,
      desc_update_done => p_12_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => mm2s_scndry_resetn,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_mm2s_ftch_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_mm2s_ftch_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_mm2s_ftch_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_mm2s_ftch_tlast => p_39_out,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid => p_40_out,
      m_axis_mm2s_ftch_tvalid_new => p_36_out,
      mm2s_decerr => mm2s_decerr,
      mm2s_desc_app0(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED\(31 downto 0),
      mm2s_desc_app1(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED\(31 downto 0),
      mm2s_desc_app2(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED\(31 downto 0),
      mm2s_desc_app3(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED\(31 downto 0),
      mm2s_desc_app4(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED\(31 downto 0),
      mm2s_desc_baddress(31 downto 0) => mm2s_desc_baddress(31 downto 0),
      mm2s_desc_blength(22 downto 0) => mm2s_desc_blength(22 downto 0),
      mm2s_desc_blength_s(22 downto 0) => mm2s_desc_blength_s(22 downto 0),
      mm2s_desc_blength_v(22 downto 0) => mm2s_desc_blength_v(22 downto 0),
      mm2s_desc_cmplt => mm2s_desc_cmplt,
      mm2s_desc_eof => mm2s_desc_eof,
      mm2s_desc_info(31 downto 0) => p_0_out(31 downto 0),
      mm2s_desc_sof => mm2s_desc_sof,
      mm2s_done => p_6_out,
      mm2s_ftch_stale_desc => p_54_out,
      mm2s_halt => mm2s_halt,
      mm2s_interr => mm2s_interr,
      mm2s_new_curdesc(31 downto 6) => O2(25 downto 0),
      mm2s_new_curdesc(5 downto 0) => mm2s_new_curdesc(5 downto 0),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_slverr => mm2s_slverr,
      mm2s_sts_received => p_7_out,
      mm2s_sts_received_clr => p_11_out,
      mm2s_tag(3 downto 0) => p_2_out(3 downto 0),
      packet_in_progress => p_13_out,
      s_axis_mm2s_updtptr_tdata(31 downto 4) => O1(27 downto 0),
      s_axis_mm2s_updtptr_tdata(3 downto 0) => s_axis_mm2s_updtptr_tdata(3 downto 0),
      s_axis_mm2s_updtptr_tlast => s_axis_mm2s_updtptr_tlast,
      s_axis_mm2s_updtptr_tready => p_35_out,
      s_axis_mm2s_updtptr_tvalid => \^s_axis_mm2s_updtptr_tvalid\,
      s_axis_mm2s_updtsts_tdata(32 downto 0) => I57(32 downto 0),
      s_axis_mm2s_updtsts_tlast => I57(33),
      s_axis_mm2s_updtsts_tready => p_34_out,
      s_axis_mm2s_updtsts_tvalid => \^s_axis_mm2s_updtsts_tvalid\,
      updt_pending => p_14_out
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\: entity work.axi_dma_0_axi_dma_mm2s_sm
    port map (
      desc_available => p_16_out,
      desc_fetch_done => p_15_out,
      desc_fetch_req => p_18_out,
      desc_update_done => p_12_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => mm2s_scndry_resetn,
      mm2s_cache_info(31 downto 0) => p_0_out(31 downto 0),
      mm2s_cmnd_data(149 downto 0) => mm2s_cmnd_data(149 downto 0),
      mm2s_cmnd_idle => p_20_out,
      mm2s_cmnd_pending => p_8_out,
      mm2s_cmnd_wr => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED\,
      mm2s_desc_baddress(31 downto 0) => mm2s_desc_baddress(31 downto 0),
      mm2s_desc_blength(22 downto 0) => mm2s_desc_blength(22 downto 0),
      mm2s_desc_blength_s(22 downto 0) => mm2s_desc_blength_s(22 downto 0),
      mm2s_desc_blength_v(22 downto 0) => mm2s_desc_blength_v(22 downto 0),
      mm2s_desc_eof => mm2s_desc_eof,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_desc_sof => mm2s_desc_sof,
      mm2s_ftch_idle => p_59_out,
      mm2s_keyhole => O38(0),
      mm2s_run_stop => I1,
      mm2s_stop => mm2s_stop_i,
      mm2s_sts_idle => p_19_out,
      packet_in_progress => p_13_out,
      updt_pending => p_14_out
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.axi_dma_0_axi_dma_mm2s_cmdsts_if
    port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => mm2s_scndry_resetn,
      m_axis_mm2s_sts_tdata(7) => '0',
      m_axis_mm2s_sts_tdata(6 downto 4) => mm2s_sts_wdata(3 downto 1),
      m_axis_mm2s_sts_tdata(3) => '0',
      m_axis_mm2s_sts_tdata(2) => '0',
      m_axis_mm2s_sts_tdata(1) => '0',
      m_axis_mm2s_sts_tdata(0) => mm2s_sts_wdata(0),
      m_axis_mm2s_sts_tkeep(0) => '1',
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid_int,
      mm2s_cmnd_data(149 downto 0) => mm2s_cmnd_data(149 downto 0),
      mm2s_cmnd_pending => p_8_out,
      mm2s_cmnd_wr => p_36_out,
      mm2s_decerr => mm2s_decerr,
      mm2s_desc_cmplt => mm2s_desc_cmplt,
      mm2s_done => p_6_out,
      mm2s_err => mm2s_err,
      mm2s_error => dma_mm2s_error,
      mm2s_interr => mm2s_interr,
      mm2s_slverr => mm2s_slverr,
      mm2s_sts_received => p_7_out,
      mm2s_sts_received_clr => p_11_out,
      mm2s_tag(3 downto 0) => p_2_out(3 downto 0),
      mm2s_tailpntr_enble => '1',
      s_axis_mm2s_cmd_tdata(149) => \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(148) => \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(147) => \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(146) => \n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(145) => \n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(144) => \n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(143) => \n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(142) => \n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(141) => \n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(140) => \n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(139) => \n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(138) => \n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(137) => \n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(136) => \n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(135) => \n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(134) => \n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(133) => \n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(132) => \n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(131) => \n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(130) => \n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(129) => \n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(128) => \n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(127) => \n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(126) => \n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(125) => \n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(124) => \n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(123) => \n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(122) => \n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(121) => \n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(120) => \n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(119) => \n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(118) => \n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(117) => \n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(116) => \n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(115) => \n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(114) => \n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(113) => \n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(112) => \n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(111) => \n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(110) => \n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(109) => \n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(108) => \n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(107) => \n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(106) => \n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(105) => \n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(104) => \n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(103) => \n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(102) => \n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(101) => \n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(100) => \n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(99) => \n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(98) => \n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(97) => \n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(96) => \n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(95) => \n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(94) => \n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(93) => \n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(92) => \n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(91) => \n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(90) => \n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(89) => \n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(88) => \n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(87) => \n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(86) => \n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(85) => \n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(84) => \n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(83) => \n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(82) => \n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(81) => \n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(80) => \n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(79) => \n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(78) => \n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(77) => \n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(76) => \n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(75) => \n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(74) => \n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(73) => \n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(72) => \n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(71 downto 65) => s_axis_mm2s_cmd_tdata(71 downto 65),
      s_axis_mm2s_cmd_tdata(64 downto 32) => mm2s_cmd_wdata(48 downto 16),
      s_axis_mm2s_cmd_tdata(31) => s_axis_mm2s_cmd_tdata(31),
      s_axis_mm2s_cmd_tdata(30) => mm2s_cmd_wdata(15),
      s_axis_mm2s_cmd_tdata(29 downto 24) => s_axis_mm2s_cmd_tdata(29 downto 24),
      s_axis_mm2s_cmd_tdata(23) => mm2s_cmd_wdata(14),
      s_axis_mm2s_cmd_tdata(22 downto 14) => s_axis_mm2s_cmd_tdata(22 downto 14),
      s_axis_mm2s_cmd_tdata(13 downto 0) => mm2s_cmd_wdata(13 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid_split
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.axi_dma_0_axi_dma_mm2s_sts_mngr
    port map (
      I1 => I1,
      I2 => I2,
      O3 => O3,
      all_is_idle_d1 => all_is_idle_d1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_0_in => p_0_in,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_stop_i,
      Q => mm2s_stop,
      R => p_0_in
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => soft_reset_d2,
      I1 => soft_reset_d1,
      I2 => mm2s_error,
      O => mm2s_cntrl_strm_stop
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_mm2s_updtptr_tvalid\,
      I1 => ptr_queue_full,
      O => I35(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_mm2s_updtsts_tvalid\,
      I1 => sts_queue_full,
      O => I56(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_dma_s2mm_mngr is
  port (
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    s2mm_desc_flush_del : out STD_LOGIC;
    m_axis_s2mm_ftch_tready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_s2mm_updtptr_tvalid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 33 );
    s_axis_s2mm_updtsts_tvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    s2mm_new_curdesc_wren : out STD_LOGIC;
    s2mm_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    FIFO_Full : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    sts2_queue_wren : out STD_LOGIC;
    I54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s2mm_err : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    O37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_32_out : in STD_LOGIC;
    m_axis_ftch2_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_13_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    m_axis_ftch2_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_out : in STD_LOGIC;
    m_axis_ftch2_desc_available : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    fifo_sinit : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    I3 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 32 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_dma_s2mm_mngr : entity is "axi_dma_s2mm_mngr";
end axi_dma_0_axi_dma_s2mm_mngr;

architecture STRUCTURE of axi_dma_0_axi_dma_s2mm_mngr is
  signal desc_update_done : STD_LOGIC;
  signal \n_10_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_11_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_12_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_13_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_14_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_15_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_16_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_17_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_18_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_19_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_1_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_20_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_21_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_22_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_23_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_24_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_25_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_26_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_27_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_28_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_29_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_30_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_31_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_32_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_33_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_34_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_35_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_36_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_37_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_38_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_39_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_40_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_41_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_42_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_43_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_44_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_45_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_46_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_47_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_48_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_49_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_4_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_50_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_51_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_52_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_53_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_54_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_55_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_56_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_57_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_58_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_59_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_60_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_61_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_62_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_63_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_64_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_65_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_66_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_67_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_68_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_69_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_6_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_70_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_71_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_72_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_73_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_74_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_75_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_76_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_77_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_78_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_79_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_7_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_80_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_81_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_8_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal \n_9_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_11_out : STD_LOGIC;
  signal p_12_out_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_13_out_3 : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal \^p_23_out\ : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal p_7_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s2mm_all_idle\ : STD_LOGIC;
  signal s2mm_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal s2mm_cmnd_wr : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of s2mm_cmnd_wr : signal is std.standard.true;
  signal s2mm_decerr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_decerr : signal is std.standard.true;
  signal s2mm_desc_baddress : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_desc_blength : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_desc_flush_del\ : STD_LOGIC;
  signal s2mm_desc_info : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_interr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_interr : signal is std.standard.true;
  signal s2mm_new_curdesc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_slverr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_slverr : signal is std.standard.true;
  signal s2mm_sts_received_clr : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 71 downto 14 );
  signal s_axis_s2mm_updtptr_tdata : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axis_s2mm_updtptr_tlast : STD_LOGIC;
  signal \^s_axis_s2mm_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtsts_tvalid\ : STD_LOGIC;
  signal stsstrm_fifo_empty : STD_LOGIC;
  signal stsstrm_fifo_rden : STD_LOGIC;
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app4_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_s2mm_cmnd_wr_UNCONNECTED\ : STD_LOGIC;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is "zynq";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 0;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 32;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 0;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 1;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 32;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is 33;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\ : label is "yes";
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 0;
  attribute C_MICRO_DMA of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 0;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 32;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 4;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 1;
  attribute C_SG_LENGTH_WIDTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is 0;
  attribute downgradeipidentifiedwarnings of \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\ : label is "yes";
  attribute C_DM_STATUS_WIDTH : integer;
  attribute C_DM_STATUS_WIDTH of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 32;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 0;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 1;
  attribute C_MICRO_DMA of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 0;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 32;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 1;
  attribute C_SG_LENGTH_WIDTH of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is 0;
  attribute downgradeipidentifiedwarnings of \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\ : label is "yes";
begin
  p_23_out <= \^p_23_out\;
  p_24_out <= \^p_24_out\;
  s2mm_all_idle <= \^s2mm_all_idle\;
  s2mm_cmnd_wr <= p_8_out;
  s2mm_desc_flush_del <= \^s2mm_desc_flush_del\;
  s_axis_s2mm_updtptr_tvalid <= \^s_axis_s2mm_updtptr_tvalid\;
  s_axis_s2mm_updtsts_tvalid <= \^s_axis_s2mm_updtsts_tvalid\;
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_s2mm_updtptr_tvalid\,
      I1 => ptr2_queue_full,
      O => I54(0)
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\: entity work.axi_dma_0_axi_dma_s2mm_sg_if
    port map (
      desc_available => p_18_out,
      desc_fetch_done => p_16_out,
      desc_fetch_req => p_21_out,
      desc_update_done => desc_update_done,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => s2mm_scndry_resetn,
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_s2mm_ftch_tdata(31 downto 0) => m_axis_ftch2_tdata(31 downto 0),
      m_axis_s2mm_ftch_tdata_mcdma_new(63 downto 0) => m_axis_ftch2_tdata_mcdma_new(63 downto 0),
      m_axis_s2mm_ftch_tdata_mcdma_nxt(31) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(30) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(29) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(28) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(27) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(26) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(25) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(24) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(23) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(22) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(21) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(20) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(19) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(18) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(17) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(16) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(15) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(14) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(13) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(12) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(11) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(10) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(9) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(8) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(7) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(6) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(5) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(4) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(3) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(2) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(1) => '0',
      m_axis_s2mm_ftch_tdata_mcdma_nxt(0) => '0',
      m_axis_s2mm_ftch_tdata_new(96 downto 0) => m_axis_ftch2_tdata_new(96 downto 0),
      m_axis_s2mm_ftch_tlast => p_12_out,
      m_axis_s2mm_ftch_tready => m_axis_s2mm_ftch_tready,
      m_axis_s2mm_ftch_tvalid => p_13_out,
      m_axis_s2mm_ftch_tvalid_new => s2mm_cmnd_wr,
      s2mm_brcvd(13 downto 0) => p_12_out_2(13 downto 0),
      s2mm_cmnd_data(71 downto 0) => s2mm_cmnd_data(71 downto 0),
      s2mm_cmnd_wr => s2mm_cmnd_wr,
      s2mm_decerr => s2mm_decerr,
      s2mm_desc_app0(31 downto 0) => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app0_UNCONNECTED\(31 downto 0),
      s2mm_desc_app1(31 downto 0) => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app1_UNCONNECTED\(31 downto 0),
      s2mm_desc_app2(31 downto 0) => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app2_UNCONNECTED\(31 downto 0),
      s2mm_desc_app3(31 downto 0) => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app3_UNCONNECTED\(31 downto 0),
      s2mm_desc_app4(31 downto 0) => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_s2mm_desc_app4_UNCONNECTED\(31 downto 0),
      s2mm_desc_baddress(31 downto 0) => s2mm_desc_baddress(31 downto 0),
      s2mm_desc_blength(22 downto 0) => s2mm_desc_blength(22 downto 0),
      s2mm_desc_blength_s(22 downto 0) => p_4_out(22 downto 0),
      s2mm_desc_blength_v(22 downto 0) => p_5_out(22 downto 0),
      s2mm_desc_cmplt => p_3_out,
      s2mm_desc_info(31 downto 0) => s2mm_desc_info(31 downto 0),
      s2mm_desc_info_in(13) => '0',
      s2mm_desc_info_in(12) => '0',
      s2mm_desc_info_in(11) => '0',
      s2mm_desc_info_in(10) => '0',
      s2mm_desc_info_in(9) => '0',
      s2mm_desc_info_in(8) => '0',
      s2mm_desc_info_in(7) => '0',
      s2mm_desc_info_in(6) => '0',
      s2mm_desc_info_in(5) => '0',
      s2mm_desc_info_in(4) => '0',
      s2mm_desc_info_in(3) => '0',
      s2mm_desc_info_in(2) => '0',
      s2mm_desc_info_in(1) => '0',
      s2mm_desc_info_in(0) => '0',
      s2mm_done => p_11_out,
      s2mm_eof_micro => p_2_out,
      s2mm_eof_set => p_22_out,
      s2mm_halt => s2mm_halt,
      s2mm_interr => s2mm_interr,
      s2mm_new_curdesc(31 downto 6) => O4(25 downto 0),
      s2mm_new_curdesc(5 downto 0) => s2mm_new_curdesc(5 downto 0),
      s2mm_new_curdesc_wren => s2mm_new_curdesc_wren,
      s2mm_packet_eof => \n_1_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s2mm_slverr => s2mm_slverr,
      s2mm_sof_micro => p_1_out,
      s2mm_sts_received => p_13_out_3,
      s2mm_sts_received_clr => s2mm_sts_received_clr,
      s2mm_tag(3 downto 0) => p_7_out_0(3 downto 0),
      s_axis_s2mm_updtptr_tdata(31 downto 4) => O2(27 downto 0),
      s_axis_s2mm_updtptr_tdata(3 downto 0) => s_axis_s2mm_updtptr_tdata(3 downto 0),
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      s_axis_s2mm_updtptr_tready => p_7_out,
      s_axis_s2mm_updtptr_tvalid => \^s_axis_s2mm_updtptr_tvalid\,
      s_axis_s2mm_updtsts_tdata(32) => \in\(1),
      s_axis_s2mm_updtsts_tdata(31) => \in\(2),
      s_axis_s2mm_updtsts_tdata(30) => \in\(3),
      s_axis_s2mm_updtsts_tdata(29) => \in\(4),
      s_axis_s2mm_updtsts_tdata(28) => \in\(5),
      s_axis_s2mm_updtsts_tdata(27) => \in\(6),
      s_axis_s2mm_updtsts_tdata(26) => \in\(7),
      s_axis_s2mm_updtsts_tdata(25) => \in\(8),
      s_axis_s2mm_updtsts_tdata(24) => \in\(9),
      s_axis_s2mm_updtsts_tdata(23) => \in\(10),
      s_axis_s2mm_updtsts_tdata(22) => \in\(11),
      s_axis_s2mm_updtsts_tdata(21) => \in\(12),
      s_axis_s2mm_updtsts_tdata(20) => \in\(13),
      s_axis_s2mm_updtsts_tdata(19) => \in\(14),
      s_axis_s2mm_updtsts_tdata(18) => \in\(15),
      s_axis_s2mm_updtsts_tdata(17) => \in\(16),
      s_axis_s2mm_updtsts_tdata(16) => \in\(17),
      s_axis_s2mm_updtsts_tdata(15) => \in\(18),
      s_axis_s2mm_updtsts_tdata(14) => \in\(19),
      s_axis_s2mm_updtsts_tdata(13) => \in\(20),
      s_axis_s2mm_updtsts_tdata(12) => \in\(21),
      s_axis_s2mm_updtsts_tdata(11) => \in\(22),
      s_axis_s2mm_updtsts_tdata(10) => \in\(23),
      s_axis_s2mm_updtsts_tdata(9) => \in\(24),
      s_axis_s2mm_updtsts_tdata(8) => \in\(25),
      s_axis_s2mm_updtsts_tdata(7) => \in\(26),
      s_axis_s2mm_updtsts_tdata(6) => \in\(27),
      s_axis_s2mm_updtsts_tdata(5) => \in\(28),
      s_axis_s2mm_updtsts_tdata(4) => \in\(29),
      s_axis_s2mm_updtsts_tdata(3) => \in\(30),
      s_axis_s2mm_updtsts_tdata(2) => \in\(31),
      s_axis_s2mm_updtsts_tdata(1) => \in\(32),
      s_axis_s2mm_updtsts_tdata(0) => \in\(33),
      s_axis_s2mm_updtsts_tlast => \in\(0),
      s_axis_s2mm_updtsts_tready => p_6_out,
      s_axis_s2mm_updtsts_tvalid => \^s_axis_s2mm_updtsts_tvalid\,
      stsstrm_fifo_dout(32 downto 0) => p_0_out(32 downto 0),
      stsstrm_fifo_empty => stsstrm_fifo_empty,
      stsstrm_fifo_rden => stsstrm_fifo_rden,
      updt_pending => p_17_out
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\: entity work.axi_dma_0_axi_dma_s2mm_sm
    port map (
      desc_available => p_18_out,
      desc_fetch_done => p_16_out,
      desc_fetch_req => p_21_out,
      desc_update_done => desc_update_done,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => s2mm_scndry_resetn,
      s2mm_cmnd_data(149 downto 0) => s2mm_cmnd_data(149 downto 0),
      s2mm_cmnd_idle => \^p_24_out\,
      s2mm_cmnd_pending => p_15_out,
      s2mm_cmnd_wr => \NLW_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_s2mm_cmnd_wr_UNCONNECTED\,
      s2mm_desc_baddress(31 downto 0) => s2mm_desc_baddress(31 downto 0),
      s2mm_desc_blength(22 downto 0) => s2mm_desc_blength(22 downto 0),
      s2mm_desc_blength_s(22 downto 0) => p_4_out(22 downto 0),
      s2mm_desc_blength_v(22 downto 0) => p_5_out(22 downto 0),
      s2mm_desc_flush => \^s2mm_desc_flush_del\,
      s2mm_desc_info(31 downto 0) => s2mm_desc_info(31 downto 0),
      s2mm_eof_micro => p_2_out,
      s2mm_eof_set => p_22_out,
      s2mm_ftch_idle => p_32_out,
      s2mm_keyhole => O37(0),
      s2mm_run_stop => s2mm_run_stop_del,
      s2mm_rxlength(13) => '0',
      s2mm_rxlength(12) => '0',
      s2mm_rxlength(11) => '0',
      s2mm_rxlength(10) => '0',
      s2mm_rxlength(9) => '0',
      s2mm_rxlength(8) => '0',
      s2mm_rxlength(7) => '0',
      s2mm_rxlength(6) => '0',
      s2mm_rxlength(5) => '0',
      s2mm_rxlength(4) => '0',
      s2mm_rxlength(3) => '0',
      s2mm_rxlength(2) => '0',
      s2mm_rxlength(1) => '0',
      s2mm_rxlength(0) => '0',
      s2mm_rxlength_clr => p_20_out,
      s2mm_rxlength_valid => '0',
      s2mm_sof_micro => p_1_out,
      s2mm_stop => s2mm_stop_i2_out,
      s2mm_sts_idle => \^p_23_out\,
      updt_pending => p_17_out
    );
\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM\: entity work.axi_dma_0_axi_dma_s2mm_sts_strm
    port map (
      I4(0 to 32) => I4(0 to 32),
      O1 => FIFO_Full,
      Q(32 downto 0) => p_0_out(32 downto 0),
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      stsstrm_fifo_empty => stsstrm_fifo_empty,
      stsstrm_fifo_rden => stsstrm_fifo_rden
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.axi_dma_0_axi_dma_s2mm_cmdsts_if
    port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => s2mm_scndry_resetn,
      m_axis_s2mm_sts_tdata(31) => O3(17),
      m_axis_s2mm_sts_tdata(30) => '0',
      m_axis_s2mm_sts_tdata(29) => '0',
      m_axis_s2mm_sts_tdata(28) => '0',
      m_axis_s2mm_sts_tdata(27) => '0',
      m_axis_s2mm_sts_tdata(26) => '0',
      m_axis_s2mm_sts_tdata(25) => '0',
      m_axis_s2mm_sts_tdata(24) => '0',
      m_axis_s2mm_sts_tdata(23) => '0',
      m_axis_s2mm_sts_tdata(22) => '0',
      m_axis_s2mm_sts_tdata(21 downto 8) => O3(16 downto 3),
      m_axis_s2mm_sts_tdata(7) => '0',
      m_axis_s2mm_sts_tdata(6 downto 4) => O3(2 downto 0),
      m_axis_s2mm_sts_tdata(3) => '0',
      m_axis_s2mm_sts_tdata(2) => '0',
      m_axis_s2mm_sts_tdata(1) => '0',
      m_axis_s2mm_sts_tdata(0) => '0',
      m_axis_s2mm_sts_tkeep(3) => '1',
      m_axis_s2mm_sts_tkeep(2) => '1',
      m_axis_s2mm_sts_tkeep(1) => '1',
      m_axis_s2mm_sts_tkeep(0) => '1',
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid_int,
      s2mm_brcvd(13 downto 0) => p_12_out_2(13 downto 0),
      s2mm_cmnd_data(149 downto 0) => s2mm_cmnd_data(149 downto 0),
      s2mm_cmnd_pending => p_15_out,
      s2mm_cmnd_wr => s2mm_cmnd_wr,
      s2mm_decerr => s2mm_decerr,
      s2mm_desc_cmplt => p_3_out,
      s2mm_done => p_11_out,
      s2mm_err => s2mm_err,
      s2mm_error => dma_s2mm_error,
      s2mm_interr => s2mm_interr,
      s2mm_packet_eof => \n_1_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s2mm_slverr => s2mm_slverr,
      s2mm_sts_received => p_13_out_3,
      s2mm_sts_received_clr => s2mm_sts_received_clr,
      s2mm_tag(3 downto 0) => p_7_out_0(3 downto 0),
      s2mm_tailpntr_enble => '1',
      s_axis_s2mm_cmd_tdata(149) => \n_4_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(148) => \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(147) => \n_6_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(146) => \n_7_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(145) => \n_8_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(144) => \n_9_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(143) => \n_10_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(142) => \n_11_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(141) => \n_12_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(140) => \n_13_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(139) => \n_14_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(138) => \n_15_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(137) => \n_16_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(136) => \n_17_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(135) => \n_18_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(134) => \n_19_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(133) => \n_20_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(132) => \n_21_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(131) => \n_22_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(130) => \n_23_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(129) => \n_24_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(128) => \n_25_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(127) => \n_26_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(126) => \n_27_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(125) => \n_28_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(124) => \n_29_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(123) => \n_30_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(122) => \n_31_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(121) => \n_32_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(120) => \n_33_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(119) => \n_34_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(118) => \n_35_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(117) => \n_36_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(116) => \n_37_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(115) => \n_38_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(114) => \n_39_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(113) => \n_40_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(112) => \n_41_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(111) => \n_42_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(110) => \n_43_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(109) => \n_44_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(108) => \n_45_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(107) => \n_46_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(106) => \n_47_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(105) => \n_48_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(104) => \n_49_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(103) => \n_50_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(102) => \n_51_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(101) => \n_52_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(100) => \n_53_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(99) => \n_54_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(98) => \n_55_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(97) => \n_56_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(96) => \n_57_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(95) => \n_58_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(94) => \n_59_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(93) => \n_60_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(92) => \n_61_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(91) => \n_62_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(90) => \n_63_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(89) => \n_64_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(88) => \n_65_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(87) => \n_66_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(86) => \n_67_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(85) => \n_68_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(84) => \n_69_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(83) => \n_70_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(82) => \n_71_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(81) => \n_72_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(80) => \n_73_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(79) => \n_74_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(78) => \n_75_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(77) => \n_76_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(76) => \n_77_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(75) => \n_78_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(74) => \n_79_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(73) => \n_80_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(72) => \n_81_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\,
      s_axis_s2mm_cmd_tdata(71 downto 64) => s_axis_s2mm_cmd_tdata(71 downto 64),
      s_axis_s2mm_cmd_tdata(63 downto 32) => O1(47 downto 16),
      s_axis_s2mm_cmd_tdata(31) => s_axis_s2mm_cmd_tdata(31),
      s_axis_s2mm_cmd_tdata(30) => O1(15),
      s_axis_s2mm_cmd_tdata(29 downto 24) => s_axis_s2mm_cmd_tdata(29 downto 24),
      s_axis_s2mm_cmd_tdata(23) => O1(14),
      s_axis_s2mm_cmd_tdata(22 downto 14) => s_axis_s2mm_cmd_tdata(22 downto 14),
      s_axis_s2mm_cmd_tdata(13 downto 0) => O1(13 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid_split
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.axi_dma_0_axi_dma_s2mm_sts_mngr
    port map (
      I3 => I3,
      O5 => O5,
      all_is_idle_d1 => all_is_idle_d1,
      fifo_sinit => fifo_sinit,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      s2mm_all_idle => \^s2mm_all_idle\,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^s2mm_desc_flush_del\,
      R => fifo_sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_stop_i2_out,
      Q => s2mm_stop,
      R => fifo_sinit
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^p_23_out\,
      I1 => p_32_out,
      I2 => \^p_24_out\,
      I3 => p_26_out,
      O => \^s2mm_all_idle\
    );
\INFERRED_GEN.data_reg[11][0]_srl12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_s2mm_updtsts_tvalid\,
      I1 => I2,
      O => sts2_queue_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_updt_q_mngr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    follower_empty_s2mm : out STD_LOGIC;
    ptr2_queue_empty : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_2 : out STD_LOGIC;
    p_6_out_3 : out STD_LOGIC;
    p_5_out_4 : out STD_LOGIC;
    p_4_out_5 : out STD_LOGIC;
    p_3_out_6 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O10 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in004_out : in STD_LOGIC;
    in0011_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    in009_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    \p_20_out__0\ : in STD_LOGIC;
    \p_19_out__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I55 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I57 : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_updt_q_mngr : entity is "axi_sg_updt_q_mngr";
end axi_dma_0_axi_sg_updt_q_mngr;

architecture STRUCTURE of axi_dma_0_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.axi_dma_0_axi_sg_updt_queue
    port map (
      D(27 downto 0) => D(27 downto 0),
      I1 => I1,
      I10(0) => I10(0),
      I16(3 downto 0) => I16(3 downto 0),
      I17(3 downto 0) => I17(3 downto 0),
      I18(3 downto 0) => I18(3 downto 0),
      I19(3 downto 0) => I19(3 downto 0),
      I2 => I2,
      I20(3 downto 0) => I20(3 downto 0),
      I21(3 downto 0) => I21(3 downto 0),
      I3 => I3,
      I35(0) => I35(0),
      I4 => I4,
      I54(0) => I54(0),
      I55(27 downto 0) => I55(27 downto 0),
      I56(0) => I56(0),
      I57(33 downto 0) => I57(33 downto 0),
      O1(0) => O1(0),
      O10 => O8,
      O11 => O9,
      O12 => O10,
      O13(0) => O11(0),
      O2 => O2,
      O3 => follower_empty_s2mm,
      O4 => ptr2_queue_empty,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      O9 => O7,
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      follower_full_mm2s => follower_full_mm2s,
      follower_full_s2mm => follower_full_s2mm,
      \in\(0 to 33) => \in\(0 to 33),
      in00 => in00,
      in0011_out => in0011_out,
      in004_out => in004_out,
      in009_out => in009_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      \p_19_out__0\ => \p_19_out__0\,
      \p_20_out__0\ => \p_20_out__0\,
      p_21_out => p_21_out,
      p_2_in => p_2_in,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out_0 => p_36_out_0,
      p_3_in => p_3_in,
      p_3_out => p_3_out,
      p_3_out_6 => p_3_out_6,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_4_out_5 => p_4_out_5,
      p_5_out => p_5_out,
      p_5_out_4 => p_5_out_4,
      p_6_out => p_6_out,
      p_6_out_3 => p_6_out_3,
      p_7_out => p_7_out,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr_queue_full => ptr_queue_full,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => sts2_queue_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_wr_status_cntl : entity is "axi_sg_wr_status_cntl";
end axi_dma_0_axi_sg_wr_status_cntl;

architecture STRUCTURE of axi_dma_0_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_1\ : STD_LOGIC;
  signal \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  O2 <= \^o2\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_dma_0_axi_sg_fifo__parameterized2\
    port map (
      D(2 downto 0) => \^d\(2 downto 0),
      I1(0) => sig_rd_empty_0,
      I2(0) => sig_wresp_sfifo_out(1),
      I3 => I1,
      O1 => O1,
      O2 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O3 => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O4 => O3,
      O5 => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O6 => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => I1,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \^d\(3),
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_dma_0_axi_sg_fifo__parameterized1\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      I1 => I1,
      I2 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I3(0) => sig_rd_empty,
      O1 => n_2_I_WRESP_STATUS_FIFO,
      O2 => \^o2\,
      O3(0) => sig_wresp_sfifo_out(1),
      O4 => n_4_I_WRESP_STATUS_FIFO,
      Q(0) => sig_rd_empty_0,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^o2\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^o2\,
      R => SR(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66E666E6999866E6"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F878F8E1E078F8"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[1]_i_1\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F00FE007F00"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[2]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[1]_i_1\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[2]_i_1\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_blk_mem_gen_v8_2_synth is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end axi_dma_0_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of axi_dma_0_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_dma_0_blk_mem_gen_top
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O7(1 downto 0) => O7(1 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_2_synth";
end \axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_dma_0_blk_mem_gen_top__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_top__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \axi_dma_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\axi_dma_0_fifo_generator_ramfifo__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      O23 => O23,
      O24 => O24,
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_fifo_generator_v12_0_synth is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end axi_dma_0_fifo_generator_v12_0_synth;

architecture STRUCTURE of axi_dma_0_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.axi_dma_0_fifo_generator_top
    port map (
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      Q(32 downto 0) => Q(32 downto 0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_s2mm_realign is
  port (
    dre2skid_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    sig_eop_halt_xfer : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    I16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in2_in : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end axi_dma_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of axi_dma_0_axi_datamover_s2mm_realign is
  signal \I_MSSAI_SKID_BUF/sig_mvalid_stop\ : STD_LOGIC;
  signal \I_MSSAI_SKID_BUF/sig_reset_reg\ : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal lsig_cmd_set_fetch_pause : STD_LOGIC;
  signal \n_3_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal n_3_I_DRE_CNTL_FIFO : STD_LOGIC;
  signal \n_94_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_curr_btt_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset_reg : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
begin
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_3_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_94_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.axi_dma_0_axi_datamover_s2mm_scatter
    port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(1 downto 0) => I10(1 downto 0),
      I11(1 downto 0) => I11(1 downto 0),
      I12(31 downto 0) => I12(31 downto 0),
      I13(31 downto 0) => I13(31 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I16(0) => I16(0),
      I17(3 downto 0) => I9(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7(3 downto 0) => I7(3 downto 0),
      I8 => n_3_I_DRE_CNTL_FIFO,
      I9 => I8,
      O1 => sig_eop_halt_xfer,
      O2 => \n_3_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O3 => sig_dre2ibtt_tlast,
      O4 => O2,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8 => \n_94_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      Q(0) => Q(0),
      dre2skid_wready => dre2skid_wready,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(14) => sig_curr_eof_reg,
      \out\(13 downto 0) => sig_curr_btt_reg(13 downto 0),
      p_0_in(0) => p_0_in(0),
      p_0_in2_in => p_0_in2_in,
      p_7_out => p_7_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_mvalid_stop => \I_MSSAI_SKID_BUF/sig_mvalid_stop\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => \I_MSSAI_SKID_BUF/sig_reset_reg\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wvalid => skid2dre_wvalid,
      srst_wrst_busy => srst_wrst_busy
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_curr_strt_offset_reg,
      Q => sig_sf_strt_addr_offset,
      R => srst_wrst_busy
    );
I_DRE_CNTL_FIFO: entity work.\axi_dma_0_axi_datamover_fifo__parameterized5\
    port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => n_3_I_DRE_CNTL_FIFO,
      Q(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \in\(17 downto 0) => \in\(17 downto 0),
      lsig_cmd_set_fetch_pause => lsig_cmd_set_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15) => sig_curr_strt_offset_reg,
      \out\(14) => sig_curr_eof_reg,
      \out\(13 downto 0) => sig_curr_btt_reg(13 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mvalid_stop => \I_MSSAI_SKID_BUF/sig_mvalid_stop\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => \I_MSSAI_SKID_BUF/sig_reset_reg\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      srst_wrst_busy => srst_wrst_busy
    );
\sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => srst_wrst_busy
    );
\sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => srst_wrst_busy
    );
\sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => srst_wrst_busy
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => srst_wrst_busy
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_s2mm_basic_wrap is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O3 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_s2mm_basic_wrap : entity is "axi_sg_s2mm_basic_wrap";
end axi_dma_0_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of axi_dma_0_axi_sg_s2mm_basic_wrap is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal n_0_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_10_I_CMD_STATUS : STD_LOGIC;
  signal n_10_I_MSTR_SCC : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_MSTR_SCC : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_MSTR_SCC : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_MSTR_SCC : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_MSTR_SCC : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_MSTR_SCC : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_MSTR_SCC : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_17_I_MSTR_SCC : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_MSTR_SCC : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_MSTR_SCC : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_MSTR_SCC : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_21_I_MSTR_SCC : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_MSTR_SCC : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_MSTR_SCC : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_MSTR_SCC : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_MSTR_SCC : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_MSTR_SCC : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_MSTR_SCC : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_MSTR_SCC : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_MSTR_SCC : STD_LOGIC;
  signal n_2_I_MSTR_SCC : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_MSTR_SCC : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_MSTR_SCC : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_MSTR_SCC : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_MSTR_SCC : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_MSTR_SCC : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_MSTR_SCC : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_MSTR_SCC : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_MSTR_SCC : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_MSTR_SCC : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_MSTR_SCC : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_3_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_40_I_MSTR_SCC : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_MSTR_SCC : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_6_I_MSTR_SCC : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  sig_halt_reg <= \^sig_halt_reg\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
I_ADDR_CNTL: entity work.\axi_dma_0_axi_sg_addr_cntl__parameterized0\
    port map (
      D(0) => sig_mstr2data_len(0),
      I1 => n_6_I_MSTR_SCC,
      I2 => \^sig_halt_reg\,
      I3 => I1,
      I4(1) => n_40_I_MSTR_SCC,
      I4(0) => n_41_I_MSTR_SCC,
      O1 => n_3_I_ADDR_CNTL,
      O2 => n_4_I_ADDR_CNTL,
      Q(31) => n_8_I_MSTR_SCC,
      Q(30) => n_9_I_MSTR_SCC,
      Q(29) => n_10_I_MSTR_SCC,
      Q(28) => n_11_I_MSTR_SCC,
      Q(27) => n_12_I_MSTR_SCC,
      Q(26) => n_13_I_MSTR_SCC,
      Q(25) => n_14_I_MSTR_SCC,
      Q(24) => n_15_I_MSTR_SCC,
      Q(23) => n_16_I_MSTR_SCC,
      Q(22) => n_17_I_MSTR_SCC,
      Q(21) => n_18_I_MSTR_SCC,
      Q(20) => n_19_I_MSTR_SCC,
      Q(19) => n_20_I_MSTR_SCC,
      Q(18) => n_21_I_MSTR_SCC,
      Q(17) => n_22_I_MSTR_SCC,
      Q(16) => n_23_I_MSTR_SCC,
      Q(15) => n_24_I_MSTR_SCC,
      Q(14) => n_25_I_MSTR_SCC,
      Q(13) => n_26_I_MSTR_SCC,
      Q(12) => n_27_I_MSTR_SCC,
      Q(11) => n_28_I_MSTR_SCC,
      Q(10) => n_29_I_MSTR_SCC,
      Q(9) => n_30_I_MSTR_SCC,
      Q(8) => n_31_I_MSTR_SCC,
      Q(7) => n_32_I_MSTR_SCC,
      Q(6) => n_33_I_MSTR_SCC,
      Q(5) => n_34_I_MSTR_SCC,
      Q(4) => n_35_I_MSTR_SCC,
      Q(3) => n_36_I_MSTR_SCC,
      Q(2) => n_37_I_MSTR_SCC,
      Q(1) => n_38_I_MSTR_SCC,
      Q(0) => n_39_I_MSTR_SCC,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.axi_dma_0_axi_sg_cmd_status
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => n_3_I_ADDR_CNTL,
      I2 => I1,
      I3 => n_4_I_ADDR_CNTL,
      I4 => n_2_I_MSTR_SCC,
      I5(30 downto 0) => D(30 downto 0),
      O1 => \^sig_init_reg\,
      O2 => \^sig_init_reg2\,
      O3 => O1,
      O4 => O4,
      O5 => n_8_I_CMD_STATUS,
      Q(33) => n_10_I_CMD_STATUS,
      Q(32) => n_11_I_CMD_STATUS,
      Q(31) => n_12_I_CMD_STATUS,
      Q(30) => n_13_I_CMD_STATUS,
      Q(29) => n_14_I_CMD_STATUS,
      Q(28) => n_15_I_CMD_STATUS,
      Q(27) => n_16_I_CMD_STATUS,
      Q(26) => n_17_I_CMD_STATUS,
      Q(25) => n_18_I_CMD_STATUS,
      Q(24) => n_19_I_CMD_STATUS,
      Q(23) => n_20_I_CMD_STATUS,
      Q(22) => n_21_I_CMD_STATUS,
      Q(21) => n_22_I_CMD_STATUS,
      Q(20) => n_23_I_CMD_STATUS,
      Q(19) => n_24_I_CMD_STATUS,
      Q(18) => n_25_I_CMD_STATUS,
      Q(17) => n_26_I_CMD_STATUS,
      Q(16) => n_27_I_CMD_STATUS,
      Q(15) => n_28_I_CMD_STATUS,
      Q(14) => n_29_I_CMD_STATUS,
      Q(13) => n_30_I_CMD_STATUS,
      Q(12) => n_31_I_CMD_STATUS,
      Q(11) => n_32_I_CMD_STATUS,
      Q(10) => n_33_I_CMD_STATUS,
      Q(9) => n_34_I_CMD_STATUS,
      Q(8) => n_35_I_CMD_STATUS,
      Q(7) => n_36_I_CMD_STATUS,
      Q(6) => n_37_I_CMD_STATUS,
      Q(5) => n_38_I_CMD_STATUS,
      Q(4) => n_39_I_CMD_STATUS,
      Q(3) => n_40_I_CMD_STATUS,
      Q(2) => n_41_I_CMD_STATUS,
      Q(1) => n_42_I_CMD_STATUS,
      Q(0) => n_43_I_CMD_STATUS,
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.axi_dma_0_axi_sg_scc_wr
    port map (
      D(0) => sig_mstr2data_len(0),
      I1 => n_8_I_CMD_STATUS,
      I2 => \^sig_halt_reg\,
      I3 => I1,
      I4(0) => SR(0),
      O1 => n_2_I_MSTR_SCC,
      O2 => n_6_I_MSTR_SCC,
      O3(31) => n_8_I_MSTR_SCC,
      O3(30) => n_9_I_MSTR_SCC,
      O3(29) => n_10_I_MSTR_SCC,
      O3(28) => n_11_I_MSTR_SCC,
      O3(27) => n_12_I_MSTR_SCC,
      O3(26) => n_13_I_MSTR_SCC,
      O3(25) => n_14_I_MSTR_SCC,
      O3(24) => n_15_I_MSTR_SCC,
      O3(23) => n_16_I_MSTR_SCC,
      O3(22) => n_17_I_MSTR_SCC,
      O3(21) => n_18_I_MSTR_SCC,
      O3(20) => n_19_I_MSTR_SCC,
      O3(19) => n_20_I_MSTR_SCC,
      O3(18) => n_21_I_MSTR_SCC,
      O3(17) => n_22_I_MSTR_SCC,
      O3(16) => n_23_I_MSTR_SCC,
      O3(15) => n_24_I_MSTR_SCC,
      O3(14) => n_25_I_MSTR_SCC,
      O3(13) => n_26_I_MSTR_SCC,
      O3(12) => n_27_I_MSTR_SCC,
      O3(11) => n_28_I_MSTR_SCC,
      O3(10) => n_29_I_MSTR_SCC,
      O3(9) => n_30_I_MSTR_SCC,
      O3(8) => n_31_I_MSTR_SCC,
      O3(7) => n_32_I_MSTR_SCC,
      O3(6) => n_33_I_MSTR_SCC,
      O3(5) => n_34_I_MSTR_SCC,
      O3(4) => n_35_I_MSTR_SCC,
      O3(3) => n_36_I_MSTR_SCC,
      O3(2) => n_37_I_MSTR_SCC,
      O3(1) => n_38_I_MSTR_SCC,
      O3(0) => n_39_I_MSTR_SCC,
      O4(1) => n_40_I_MSTR_SCC,
      O4(0) => n_41_I_MSTR_SCC,
      Q(33) => n_10_I_CMD_STATUS,
      Q(32) => n_11_I_CMD_STATUS,
      Q(31) => n_12_I_CMD_STATUS,
      Q(30) => n_13_I_CMD_STATUS,
      Q(29) => n_14_I_CMD_STATUS,
      Q(28) => n_15_I_CMD_STATUS,
      Q(27) => n_16_I_CMD_STATUS,
      Q(26) => n_17_I_CMD_STATUS,
      Q(25) => n_18_I_CMD_STATUS,
      Q(24) => n_19_I_CMD_STATUS,
      Q(23) => n_20_I_CMD_STATUS,
      Q(22) => n_21_I_CMD_STATUS,
      Q(21) => n_22_I_CMD_STATUS,
      Q(20) => n_23_I_CMD_STATUS,
      Q(19) => n_24_I_CMD_STATUS,
      Q(18) => n_25_I_CMD_STATUS,
      Q(17) => n_26_I_CMD_STATUS,
      Q(16) => n_27_I_CMD_STATUS,
      Q(15) => n_28_I_CMD_STATUS,
      Q(14) => n_29_I_CMD_STATUS,
      Q(13) => n_30_I_CMD_STATUS,
      Q(12) => n_31_I_CMD_STATUS,
      Q(11) => n_32_I_CMD_STATUS,
      Q(10) => n_33_I_CMD_STATUS,
      Q(9) => n_34_I_CMD_STATUS,
      Q(8) => n_35_I_CMD_STATUS,
      Q(7) => n_36_I_CMD_STATUS,
      Q(6) => n_37_I_CMD_STATUS,
      Q(5) => n_38_I_CMD_STATUS,
      Q(4) => n_39_I_CMD_STATUS,
      Q(3) => n_40_I_CMD_STATUS,
      Q(2) => n_41_I_CMD_STATUS,
      Q(1) => n_42_I_CMD_STATUS,
      Q(0) => n_43_I_CMD_STATUS,
      SR(0) => n_3_I_WR_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_tag(0) => sig_mstr2data_tag(0),
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_RESET: entity work.axi_dma_0_axi_sg_reset
    port map (
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_s_h_halt_reg => sig_s_h_halt_reg
    );
I_WR_DATA_CNTL: entity work.axi_dma_0_axi_sg_wrdata_cntl
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => \^sig_halt_reg\,
      I3 => I2,
      I4 => n_4_I_WR_STATUS_CNTLR,
      I5 => n_9_I_WR_STATUS_CNTLR,
      O1(0) => n_3_I_WR_DATA_CNTL,
      O3 => O3,
      SR(0) => SR(0),
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_tag(0) => sig_mstr2data_tag(0),
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.axi_dma_0_axi_sg_wr_status_cntl
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => I1,
      O1 => n_4_I_WR_STATUS_CNTLR,
      O2 => \^sig_halt_reg\,
      O3 => n_9_I_WR_STATUS_CNTLR,
      SR(0) => SR(0),
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \^sig_init_reg\,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_v8_2__parameterized0\ is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
end \axi_dma_0_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_v8_2__parameterized0\ is
begin
inst_blk_mem_gen: entity work.axi_dma_0_blk_mem_gen_v8_2_synth
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O7(1 downto 0) => O7(1 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_blk_mem_gen_v8_2__parameterized2\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_blk_mem_gen_v8_2__parameterized2\ : entity is "blk_mem_gen_v8_2";
end \axi_dma_0_blk_mem_gen_v8_2__parameterized2\;

architecture STRUCTURE of \axi_dma_0_blk_mem_gen_v8_2__parameterized2\ is
begin
inst_blk_mem_gen: entity work.\axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_fifo_generator_v12_0 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end axi_dma_0_fifo_generator_v12_0;

architecture STRUCTURE of axi_dma_0_fifo_generator_v12_0 is
begin
inst_fifo_gen: entity work.axi_dma_0_fifo_generator_v12_0_synth
    port map (
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      Q(32 downto 0) => Q(32 downto 0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0_synth__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0_synth__parameterized1\ : entity is "fifo_generator_v12_0_synth";
end \axi_dma_0_fifo_generator_v12_0_synth__parameterized1\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0_fifo_generator_top__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      O23 => O23,
      O24 => O24,
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_datamover is
  port (
    O1 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O3 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out_1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_datamover : entity is "axi_sg_datamover";
end axi_dma_0_axi_sg_datamover;

architecture STRUCTURE of axi_dma_0_axi_sg_datamover is
  signal \I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  O1 <= \^o1\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.axi_dma_0_axi_sg_mm2s_basic_wrap
    port map (
      O1 => \^o1\,
      O2 => O2,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_cmnd_data(26 downto 0) => ftch_cmnd_data(26 downto 0),
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.axi_dma_0_axi_sg_s2mm_basic_wrap
    port map (
      D(30 downto 0) => D(30 downto 0),
      I1 => \^o1\,
      I2 => I1,
      O1 => s_axis_updt_cmd_tready,
      O3 => O3,
      O4 => O4,
      SR(0) => sig_stream_rst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0__parameterized1\ : entity is "fifo_generator_v12_0";
end \axi_dma_0_fifo_generator_v12_0__parameterized1\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0__parameterized1\ is
begin
inst_fifo_gen: entity work.\axi_dma_0_fifo_generator_v12_0_synth__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      O23 => O23,
      O24 => O24,
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_memory__parameterized0\ is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_memory__parameterized0\ : entity is "memory";
end \axi_dma_0_memory__parameterized0\;

architecture STRUCTURE of \axi_dma_0_memory__parameterized0\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\axi_dma_0_blk_mem_gen_v8_2__parameterized0\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(8 downto 0) => DOUTB(8 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O7(1 downto 0) => O7(1 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_memory__parameterized2\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_memory__parameterized2\ : entity is "memory";
end \axi_dma_0_memory__parameterized2\;

architecture STRUCTURE of \axi_dma_0_memory__parameterized2\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\axi_dma_0_blk_mem_gen_v8_2__parameterized2\
    port map (
      ADDRA(6 downto 0) => ADDRA(6 downto 0),
      ADDRB(6 downto 0) => ADDRB(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      ENB => ENB,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => REGCEB(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_sync_fifo_fg is
  port (
    cntrl_fifo_empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis1_mm2s_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_sync_fifo_fg : entity is "sync_fifo_fg";
end axi_dma_0_sync_fifo_fg;

architecture STRUCTURE of axi_dma_0_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.axi_dma_0_fifo_generator_v12_0
    port map (
      E(0) => E(0),
      O1 => cntrl_fifo_empty,
      O2 => O1,
      Q(32 downto 0) => Q(32 downto 0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_cntrl_strm is
  port (
    m_axis1_mm2s_tready : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sof_ftch_desc_del1 : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_cntrl_strm : entity is "axi_sg_cntrl_strm";
end axi_dma_0_axi_sg_cntrl_strm;

architecture STRUCTURE of axi_dma_0_axi_sg_cntrl_strm is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cntrl_fifo_empty : STD_LOGIC;
  signal cntrl_fifo_rden : STD_LOGIC;
  signal dout_i : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal follower_empty_mm2s : STD_LOGIC;
  signal follower_full_mm2s : STD_LOGIC;
  signal mm2s_stop_d1 : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.mm2s_stop_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\ : STD_LOGIC;
  signal \n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO\ : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal xfer_in_progress : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_mm2s_cntrl_tlast_INST_0 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of m_axis_mm2s_cntrl_tvalid_INST_0 : label is "soft_lutpair92";
begin
  SR(0) <= \^sr\(0);
\GEN_SYNC_FIFO.I_CNTRL_FIFO\: entity work.axi_dma_0_sync_fifo_fg
    port map (
      E(0) => cntrl_fifo_rden,
      O1 => \n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO\,
      Q(32 downto 0) => dout_i(32 downto 0),
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      cntrl_fifo_empty => cntrl_fifo_empty,
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
\GEN_SYNC_FIFO.follower_empty_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO\,
      Q => follower_empty_mm2s,
      R => '0'
    );
\GEN_SYNC_FIFO.follower_full_mm2s_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040F040"
    )
    port map (
      I0 => cntrl_fifo_empty,
      I1 => follower_empty_mm2s,
      I2 => m_axi_sg_aresetn,
      I3 => follower_full_mm2s,
      I4 => m_axis_mm2s_cntrl_tready,
      O => \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\
    );
\GEN_SYNC_FIFO.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1\,
      Q => follower_full_mm2s,
      R => '0'
    );
\GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(0),
      Q => m_axis_mm2s_cntrl_tdata(0),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(10),
      Q => m_axis_mm2s_cntrl_tdata(10),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(11),
      Q => m_axis_mm2s_cntrl_tdata(11),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(12),
      Q => m_axis_mm2s_cntrl_tdata(12),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(13),
      Q => m_axis_mm2s_cntrl_tdata(13),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(14),
      Q => m_axis_mm2s_cntrl_tdata(14),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(15),
      Q => m_axis_mm2s_cntrl_tdata(15),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(16),
      Q => m_axis_mm2s_cntrl_tdata(16),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(17),
      Q => m_axis_mm2s_cntrl_tdata(17),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(18),
      Q => m_axis_mm2s_cntrl_tdata(18),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(19),
      Q => m_axis_mm2s_cntrl_tdata(19),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(1),
      Q => m_axis_mm2s_cntrl_tdata(1),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(20),
      Q => m_axis_mm2s_cntrl_tdata(20),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(21),
      Q => m_axis_mm2s_cntrl_tdata(21),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(22),
      Q => m_axis_mm2s_cntrl_tdata(22),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(23),
      Q => m_axis_mm2s_cntrl_tdata(23),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(24),
      Q => m_axis_mm2s_cntrl_tdata(24),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(25),
      Q => m_axis_mm2s_cntrl_tdata(25),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(26),
      Q => m_axis_mm2s_cntrl_tdata(26),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(27),
      Q => m_axis_mm2s_cntrl_tdata(27),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(28),
      Q => m_axis_mm2s_cntrl_tdata(28),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(29),
      Q => m_axis_mm2s_cntrl_tdata(29),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(2),
      Q => m_axis_mm2s_cntrl_tdata(2),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(30),
      Q => m_axis_mm2s_cntrl_tdata(30),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(31),
      Q => m_axis_mm2s_cntrl_tdata(31),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(32),
      Q => p_0_in4_in,
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(3),
      Q => m_axis_mm2s_cntrl_tdata(3),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(4),
      Q => m_axis_mm2s_cntrl_tdata(4),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(5),
      Q => m_axis_mm2s_cntrl_tdata(5),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(6),
      Q => m_axis_mm2s_cntrl_tdata(6),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(7),
      Q => m_axis_mm2s_cntrl_tdata(7),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(8),
      Q => m_axis_mm2s_cntrl_tdata(8),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => cntrl_fifo_rden,
      D => dout_i(9),
      Q => m_axis_mm2s_cntrl_tdata(9),
      R => \^sr\(0)
    );
\GEN_SYNC_FIFO.mm2s_stop_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_cntrl_strm_stop,
      I1 => m_axi_sg_aresetn,
      O => \n_0_GEN_SYNC_FIFO.mm2s_stop_d1_i_1\
    );
\GEN_SYNC_FIFO.mm2s_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_FIFO.mm2s_stop_d1_i_1\,
      Q => mm2s_stop_d1,
      R => '0'
    );
\GEN_SYNC_FIFO.xfer_in_progress_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404EE2EEEEEEEEE"
    )
    port map (
      I0 => follower_full_mm2s,
      I1 => xfer_in_progress,
      I2 => ch1_cntrl_strm_stop,
      I3 => mm2s_stop_d1,
      I4 => p_0_in4_in,
      I5 => m_axis_mm2s_cntrl_tready,
      O => \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\
    );
\GEN_SYNC_FIFO.xfer_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1\,
      Q => xfer_in_progress,
      R => '0'
    );
m_axis_mm2s_cntrl_tlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA00C0"
    )
    port map (
      I0 => follower_full_mm2s,
      I1 => xfer_in_progress,
      I2 => ch1_cntrl_strm_stop,
      I3 => mm2s_stop_d1,
      I4 => p_0_in4_in,
      O => m_axis_mm2s_cntrl_tlast
    );
m_axis_mm2s_cntrl_tvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => follower_full_mm2s,
      I1 => mm2s_stop_d1,
      I2 => ch1_cntrl_strm_stop,
      I3 => xfer_in_progress,
      O => m_axis_mm2s_cntrl_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \gr1.rfwft/curr_fwft_state\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_11_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_11_gntv_or_sync_fifo.mem\ : STD_LOGIC;
  signal \n_12_gntv_or_sync_fifo.mem\ : STD_LOGIC;
  signal \n_17_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_20_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_23_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_3_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_dfifo_cmd_cmplt_out : STD_LOGIC;
  signal \^sig_wrcnt_mblen_slice\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  DOUTB(7 downto 0) <= \^doutb\(7 downto 0);
  O1 <= \^o1\;
  O5 <= \^o5\;
  sig_wrcnt_mblen_slice(0) <= \^sig_wrcnt_mblen_slice\(0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0_rd_logic__parameterized0_10\
    port map (
      DOUTB(1) => sig_dfifo_cmd_cmplt_out,
      DOUTB(0) => \^doutb\(4),
      E(0) => E(0),
      ENB => \n_20_gntv_or_sync_fifo.gl0.rd\,
      I1 => \^o1\,
      I10 => I9,
      I11 => I1,
      I12 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I2 => \n_12_gntv_or_sync_fifo.mem\,
      I3(6 downto 0) => p_10_out(6 downto 0),
      I4 => I4,
      I5 => \n_11_gntv_or_sync_fifo.mem\,
      I6 => I5,
      I7(4 downto 0) => I6(4 downto 0),
      I8 => I7,
      I9 => I8,
      O1 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      O10 => O8,
      O11 => \n_23_gntv_or_sync_fifo.gl0.rd\,
      O2 => \^o5\,
      O3 => \n_3_gntv_or_sync_fifo.gl0.rd\,
      O4 => O4,
      O5 => \n_11_gntv_or_sync_fifo.gl0.rd\,
      O6(4 downto 3) => rd_pntr_plus1(6 downto 5),
      O6(2 downto 0) => rd_pntr_plus1(3 downto 1),
      O7(1) => \n_17_gntv_or_sync_fifo.gl0.rd\,
      O7(0) => \gr1.rfwft/curr_fwft_state\(0),
      O8 => O6,
      O9 => O7,
      Q(6 downto 0) => p_20_out(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_wrcnt_mblen_slice(0) => \^sig_wrcnt_mblen_slice\(0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0_wr_logic__parameterized0_11\
    port map (
      ADDRB(6 downto 0) => p_20_out(6 downto 0),
      E(0) => E(0),
      I1 => \n_3_gntv_or_sync_fifo.gl0.rd\,
      I2 => I2,
      I3 => I3,
      I4 => \n_11_gntv_or_sync_fifo.gl0.rd\,
      O1 => \^o1\,
      O2 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O6(4 downto 3) => rd_pntr_plus1(6 downto 5),
      O6(2 downto 0) => rd_pntr_plus1(3 downto 1),
      Q(6 downto 0) => p_10_out(6 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wrcnt_mblen_slice(0) => \^sig_wrcnt_mblen_slice\(0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0_memory__parameterized0\
    port map (
      ADDRA(6 downto 0) => p_10_out(6 downto 0),
      ADDRB(6 downto 0) => p_20_out(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(8) => sig_dfifo_cmd_cmplt_out,
      DOUTB(7 downto 0) => \^doutb\(7 downto 0),
      E(0) => E(0),
      ENB => \n_20_gntv_or_sync_fifo.gl0.rd\,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      I3 => \n_23_gntv_or_sync_fifo.gl0.rd\,
      I4 => I4,
      O1 => \n_11_gntv_or_sync_fifo.mem\,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => \n_12_gntv_or_sync_fifo.mem\,
      O5 => \^o5\,
      O7(1) => \n_17_gntv_or_sync_fifo.gl0.rd\,
      O7(0) => \gr1.rfwft/curr_fwft_state\(0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \axi_dma_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_ramfifo__parameterized2\ is
  signal \grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_3_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_4_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_5_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_4_out_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_dma_0_rd_logic__parameterized0\
    port map (
      ENB => \n_2_gntv_or_sync_fifo.gl0.rd\,
      I1(6 downto 0) => p_10_out(6 downto 0),
      O1 => \n_3_gntv_or_sync_fifo.gl0.rd\,
      O2 => O2,
      O3 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O4(6 downto 0) => rd_pntr_plus1(6 downto 0),
      O6 => O6,
      O7 => O7,
      Q(6 downto 0) => p_20_out(6 downto 0),
      REGCEB(0) => \n_4_gntv_or_sync_fifo.gl0.rd\,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_18_out => p_18_out,
      p_4_out => p_4_out,
      ram_empty_fb_i => \grss.rsts/ram_empty_fb_i\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_dma_0_wr_logic__parameterized0\
    port map (
      ADDRB(6 downto 0) => p_20_out(6 downto 0),
      E(0) => p_4_out_0,
      I1 => \n_3_gntv_or_sync_fifo.gl0.rd\,
      I2 => I1,
      I3 => O4,
      I4 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O1 => O1,
      O2(0) => E(0),
      O3(0) => O3(0),
      O4(6 downto 0) => rd_pntr_plus1(6 downto 0),
      O5 => O5,
      Q(6 downto 0) => p_10_out(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_18_out => p_18_out,
      ram_empty_fb_i => \grss.rsts/ram_empty_fb_i\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_dma_0_memory__parameterized2\
    port map (
      ADDRA(6 downto 0) => p_10_out(6 downto 0),
      ADDRB(6 downto 0) => p_20_out(6 downto 0),
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => p_4_out_0,
      ENB => \n_2_gntv_or_sync_fifo.gl0.rd\,
      I4(3 downto 0) => I4(3 downto 0),
      REGCEB(0) => \n_4_gntv_or_sync_fifo.gl0.rd\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_sync_fifo_fg__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_sync_fifo_fg__parameterized1\ : entity is "sync_fifo_fg";
end \axi_dma_0_sync_fifo_fg__parameterized1\;

architecture STRUCTURE of \axi_dma_0_sync_fifo_fg__parameterized1\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0_fifo_generator_v12_0__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12(8 downto 0) => O12(8 downto 0),
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22(1 downto 0) => O22(1 downto 0),
      O23 => O23,
      O24 => O24,
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O12 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_0ffset_to_to_use : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \axi_dma_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_sfifo_autord__parameterized0\ is
  signal hold_ff_q : STD_LOGIC;
  signal \n_10_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0_sync_fifo_fg__parameterized1\
    port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => O1,
      O10 => \n_10_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O11 => O10,
      O12(8 downto 0) => O11(8 downto 0),
      O13 => O12,
      O14 => O13,
      O15 => O14,
      O16 => O15,
      O17 => O16,
      O18 => O17,
      O19 => O18,
      O2 => O2,
      O20 => O19,
      O21 => O20,
      O22(1 downto 0) => O21(1 downto 0),
      O23 => O22,
      O24 => O23,
      O25(3 downto 0) => O24(3 downto 0),
      O26(3 downto 0) => O25(3 downto 0),
      O27 => O26,
      O28 => O27,
      O29 => O28,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_10_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_queue is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_primary_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_reset_n : in STD_LOGIC;
    ch2_sg_idle : in STD_LOGIC;
    desc1_flush : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    desc2_flush : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    ftch2_active : in STD_LOGIC;
    ftch1_queue_empty : out STD_LOGIC;
    ftch2_queue_empty : out STD_LOGIC;
    ftch1_queue_full : out STD_LOGIC;
    ftch2_queue_full : out STD_LOGIC;
    ftch1_pause : out STD_LOGIC;
    ftch2_pause : out STD_LOGIC;
    writing_nxtdesc_in : in STD_LOGIC;
    writing1_curdesc_out : out STD_LOGIC;
    writing2_curdesc_out : out STD_LOGIC;
    ftch_cmnd_wr : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    m_axis1_mm2s_tready : out STD_LOGIC;
    m_axis2_mm2s_tready : out STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 95 downto 0 );
    data_concat_mcdma : in STD_LOGIC_VECTOR ( 63 downto 0 );
    data_concat_tlast : in STD_LOGIC;
    next_bd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data_concat_valid : in STD_LOGIC;
    m_axis_ftch_aclk : in STD_LOGIC;
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch1_tvalid : out STD_LOGIC;
    m_axis_ftch1_tready : in STD_LOGIC;
    m_axis_ftch1_tlast : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch1_tvalid_new : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_ftch2_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch2_tvalid : out STD_LOGIC;
    m_axis_ftch2_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch2_tvalid_new : out STD_LOGIC;
    m_axis_ftch2_desc_available : out STD_LOGIC;
    m_axis_ftch2_tready : in STD_LOGIC;
    m_axis_ftch2_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC
  );
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_dma_0_axi_sg_ftch_queue : entity is 32;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of axi_dma_0_axi_sg_ftch_queue : entity is 32;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of axi_dma_0_axi_sg_ftch_queue : entity is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of axi_dma_0_axi_sg_ftch_queue : entity is 13;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of axi_dma_0_axi_sg_ftch_queue : entity is 8;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_dma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of axi_dma_0_axi_sg_ftch_queue : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of axi_dma_0_axi_sg_ftch_queue : entity is 1;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of axi_dma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of axi_dma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_ASYNC : integer;
  attribute C_ASYNC of axi_dma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_dma_0_axi_sg_ftch_queue : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0_axi_sg_ftch_queue : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_queue : entity is "axi_sg_ftch_queue";
end axi_dma_0_axi_sg_ftch_queue;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_queue is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal current_bd0 : STD_LOGIC;
  signal \^ftch1_queue_empty\ : STD_LOGIC;
  signal \^ftch1_queue_full\ : STD_LOGIC;
  signal \^ftch2_queue_empty\ : STD_LOGIC;
  signal \^ftch2_queue_full\ : STD_LOGIC;
  signal ftch_active : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ftch_active : signal is std.standard.true;
  signal ftch_tdata_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal \n_0_GEN_MM2S.queue_dout_valid_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_empty_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_full_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_S2MM.queue_dout2_valid_i_1\ : STD_LOGIC;
  signal \n_0_GEN_S2MM.queue_empty2_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_S2MM.queue_full2_new_i_1\ : STD_LOGIC;
  signal n_0_sof_ftch_desc_del1_i_1 : STD_LOGIC;
  signal queue_dout2_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout2_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout2_valid : signal is std.standard.true;
  signal queue_dout_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout_valid : signal is std.standard.true;
  signal queue_rden2_new : STD_LOGIC;
  signal queue_rden_new : STD_LOGIC;
  signal queue_sinit : STD_LOGIC;
  signal queue_sinit2 : STD_LOGIC;
  signal queue_wren2_new : STD_LOGIC;
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal reg2 : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal sinit0 : STD_LOGIC;
  signal sof_ftch_desc_del1 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_valid_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_valid_reg\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[0]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[0]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[10]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[11]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[12]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[13]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[14]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[15]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[16]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[17]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[18]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[19]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[1]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[20]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[21]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[22]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[23]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[24]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[25]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[26]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[27]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[28]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[29]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[2]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[30]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[31]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[32]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[33]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[34]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[34]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[35]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[35]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[36]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[36]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[37]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[37]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[38]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[38]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[39]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[39]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[3]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[40]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[40]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[41]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[41]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[42]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[42]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[43]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[43]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[44]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[44]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[45]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[45]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[46]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[46]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[47]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[47]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[48]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[48]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[49]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[49]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[4]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[50]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[50]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[51]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[51]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[52]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[52]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[53]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[53]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[54]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[54]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[55]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[55]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[56]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[56]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[57]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[57]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[58]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[58]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[59]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[59]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[5]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[60]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[60]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[61]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[61]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[62]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[62]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[63]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[63]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[64]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[64]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[65]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[65]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[66]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[66]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[67]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[67]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[68]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[68]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[69]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[69]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[6]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[70]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[70]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[71]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[71]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[72]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[72]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[73]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[73]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[74]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[74]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[75]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[75]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[76]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[76]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[77]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[77]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[78]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[78]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[79]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[79]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[7]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[80]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[80]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[81]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[81]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[82]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[82]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[83]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[83]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[84]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[84]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[85]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[85]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[86]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[86]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[87]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[87]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[88]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[88]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[89]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[89]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[8]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[90]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[90]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_new_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_new_reg[9]\ : label is "true";
  attribute KEEP of \GEN_S2MM.queue_dout2_valid_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_S2MM.queue_dout2_valid_reg\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_ftch1_desc_available_INST_0 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of m_axis_ftch2_desc_available_INST_0 : label is "soft_lutpair93";
begin
  ftch1_pause <= \^ftch1_queue_full\;
  ftch1_queue_empty <= \^ftch1_queue_empty\;
  ftch1_queue_full <= \^ftch1_queue_full\;
  ftch2_pause <= \^ftch2_queue_full\;
  ftch2_queue_empty <= \^ftch2_queue_empty\;
  ftch2_queue_full <= \^ftch2_queue_full\;
  ftch_tdata_new(64) <= data_concat(95);
  ftch_tdata_new(63 downto 0) <= data_concat(63 downto 0);
  m_axis_ftch1_tdata(31) <= \<const0>\;
  m_axis_ftch1_tdata(30) <= \<const0>\;
  m_axis_ftch1_tdata(29) <= \<const0>\;
  m_axis_ftch1_tdata(28) <= \<const0>\;
  m_axis_ftch1_tdata(27) <= \<const0>\;
  m_axis_ftch1_tdata(26) <= \<const0>\;
  m_axis_ftch1_tdata(25) <= \<const0>\;
  m_axis_ftch1_tdata(24) <= \<const0>\;
  m_axis_ftch1_tdata(23) <= \<const0>\;
  m_axis_ftch1_tdata(22) <= \<const0>\;
  m_axis_ftch1_tdata(21) <= \<const0>\;
  m_axis_ftch1_tdata(20) <= \<const0>\;
  m_axis_ftch1_tdata(19) <= \<const0>\;
  m_axis_ftch1_tdata(18) <= \<const0>\;
  m_axis_ftch1_tdata(17) <= \<const0>\;
  m_axis_ftch1_tdata(16) <= \<const0>\;
  m_axis_ftch1_tdata(15) <= \<const0>\;
  m_axis_ftch1_tdata(14) <= \<const0>\;
  m_axis_ftch1_tdata(13) <= \<const0>\;
  m_axis_ftch1_tdata(12) <= \<const0>\;
  m_axis_ftch1_tdata(11) <= \<const0>\;
  m_axis_ftch1_tdata(10) <= \<const0>\;
  m_axis_ftch1_tdata(9) <= \<const0>\;
  m_axis_ftch1_tdata(8) <= \<const0>\;
  m_axis_ftch1_tdata(7) <= \<const0>\;
  m_axis_ftch1_tdata(6) <= \<const0>\;
  m_axis_ftch1_tdata(5) <= \<const0>\;
  m_axis_ftch1_tdata(4) <= \<const0>\;
  m_axis_ftch1_tdata(3) <= \<const0>\;
  m_axis_ftch1_tdata(2) <= \<const0>\;
  m_axis_ftch1_tdata(1) <= \<const0>\;
  m_axis_ftch1_tdata(0) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch1_tdata_new(96 downto 71) <= queue_dout_new(90 downto 65);
  m_axis_ftch1_tdata_new(70) <= \<const0>\;
  m_axis_ftch1_tdata_new(69) <= \<const0>\;
  m_axis_ftch1_tdata_new(68) <= \<const0>\;
  m_axis_ftch1_tdata_new(67) <= \<const0>\;
  m_axis_ftch1_tdata_new(66) <= \<const0>\;
  m_axis_ftch1_tdata_new(65) <= \<const0>\;
  m_axis_ftch1_tdata_new(64) <= queue_dout_new(64);
  m_axis_ftch1_tdata_new(63) <= \<const0>\;
  m_axis_ftch1_tdata_new(62) <= \<const0>\;
  m_axis_ftch1_tdata_new(61) <= \<const0>\;
  m_axis_ftch1_tdata_new(60) <= \<const0>\;
  m_axis_ftch1_tdata_new(59 downto 58) <= queue_dout_new(59 downto 58);
  m_axis_ftch1_tdata_new(57) <= \<const0>\;
  m_axis_ftch1_tdata_new(56) <= \<const0>\;
  m_axis_ftch1_tdata_new(55) <= \<const0>\;
  m_axis_ftch1_tdata_new(54 downto 0) <= queue_dout_new(54 downto 0);
  m_axis_ftch1_tlast <= \<const0>\;
  m_axis_ftch1_tvalid <= \<const0>\;
  m_axis_ftch1_tvalid_new <= queue_dout_valid;
  m_axis_ftch2_tdata(31) <= \<const0>\;
  m_axis_ftch2_tdata(30) <= \<const0>\;
  m_axis_ftch2_tdata(29) <= \<const0>\;
  m_axis_ftch2_tdata(28) <= \<const0>\;
  m_axis_ftch2_tdata(27) <= \<const0>\;
  m_axis_ftch2_tdata(26) <= \<const0>\;
  m_axis_ftch2_tdata(25) <= \<const0>\;
  m_axis_ftch2_tdata(24) <= \<const0>\;
  m_axis_ftch2_tdata(23) <= \<const0>\;
  m_axis_ftch2_tdata(22) <= \<const0>\;
  m_axis_ftch2_tdata(21) <= \<const0>\;
  m_axis_ftch2_tdata(20) <= \<const0>\;
  m_axis_ftch2_tdata(19) <= \<const0>\;
  m_axis_ftch2_tdata(18) <= \<const0>\;
  m_axis_ftch2_tdata(17) <= \<const0>\;
  m_axis_ftch2_tdata(16) <= \<const0>\;
  m_axis_ftch2_tdata(15) <= \<const0>\;
  m_axis_ftch2_tdata(14) <= \<const0>\;
  m_axis_ftch2_tdata(13) <= \<const0>\;
  m_axis_ftch2_tdata(12) <= \<const0>\;
  m_axis_ftch2_tdata(11) <= \<const0>\;
  m_axis_ftch2_tdata(10) <= \<const0>\;
  m_axis_ftch2_tdata(9) <= \<const0>\;
  m_axis_ftch2_tdata(8) <= \<const0>\;
  m_axis_ftch2_tdata(7) <= \<const0>\;
  m_axis_ftch2_tdata(6) <= \<const0>\;
  m_axis_ftch2_tdata(5) <= \<const0>\;
  m_axis_ftch2_tdata(4) <= \<const0>\;
  m_axis_ftch2_tdata(3) <= \<const0>\;
  m_axis_ftch2_tdata(2) <= \<const0>\;
  m_axis_ftch2_tdata(1) <= \<const0>\;
  m_axis_ftch2_tdata(0) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch2_tdata_new(96 downto 71) <= queue_dout2_new(90 downto 65);
  m_axis_ftch2_tdata_new(70) <= \<const0>\;
  m_axis_ftch2_tdata_new(69) <= \<const0>\;
  m_axis_ftch2_tdata_new(68) <= \<const0>\;
  m_axis_ftch2_tdata_new(67) <= \<const0>\;
  m_axis_ftch2_tdata_new(66) <= \<const0>\;
  m_axis_ftch2_tdata_new(65) <= \<const0>\;
  m_axis_ftch2_tdata_new(64) <= queue_dout2_new(64);
  m_axis_ftch2_tdata_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_new(45 downto 0) <= queue_dout2_new(45 downto 0);
  m_axis_ftch2_tlast <= \<const0>\;
  m_axis_ftch2_tvalid <= \<const0>\;
  m_axis_ftch2_tvalid_new <= queue_dout2_valid;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const1>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const1>\;
  writing1_curdesc_out <= \<const0>\;
  writing2_curdesc_out <= \<const0>\;
\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM\: entity work.axi_dma_0_axi_sg_cntrl_strm
    port map (
      SR(0) => sinit0,
      ch1_cntrl_strm_stop => ch1_cntrl_strm_stop,
      ftch1_active => ftch1_active,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => m_axis1_mm2s_tready,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sof_ftch_desc => sof_ftch_desc,
      sof_ftch_desc_del1 => sof_ftch_desc_del1
    );
\GEN_MM2S.queue_dout_new[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axis_ftch1_tready,
      I1 => \^ftch1_queue_empty\,
      O => queue_rden_new
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(0),
      Q => queue_dout_new(0),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(10),
      Q => queue_dout_new(10),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(11),
      Q => queue_dout_new(11),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(12),
      Q => queue_dout_new(12),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(13),
      Q => queue_dout_new(13),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(14),
      Q => queue_dout_new(14),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(15),
      Q => queue_dout_new(15),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(16),
      Q => queue_dout_new(16),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(17),
      Q => queue_dout_new(17),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(18),
      Q => queue_dout_new(18),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(19),
      Q => queue_dout_new(19),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(1),
      Q => queue_dout_new(1),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(20),
      Q => queue_dout_new(20),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(21),
      Q => queue_dout_new(21),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(22),
      Q => queue_dout_new(22),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(23),
      Q => queue_dout_new(23),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(24),
      Q => queue_dout_new(24),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(25),
      Q => queue_dout_new(25),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(26),
      Q => queue_dout_new(26),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(27),
      Q => queue_dout_new(27),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(28),
      Q => queue_dout_new(28),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(29),
      Q => queue_dout_new(29),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(2),
      Q => queue_dout_new(2),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(30),
      Q => queue_dout_new(30),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(31),
      Q => queue_dout_new(31),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(32),
      Q => queue_dout_new(32),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(33),
      Q => queue_dout_new(33),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(34),
      Q => queue_dout_new(34),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(35),
      Q => queue_dout_new(35),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(36),
      Q => queue_dout_new(36),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(37),
      Q => queue_dout_new(37),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(38),
      Q => queue_dout_new(38),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(39),
      Q => queue_dout_new(39),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(3),
      Q => queue_dout_new(3),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(40),
      Q => queue_dout_new(40),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(41),
      Q => queue_dout_new(41),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(42),
      Q => queue_dout_new(42),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(43),
      Q => queue_dout_new(43),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(44),
      Q => queue_dout_new(44),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(45),
      Q => queue_dout_new(45),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(46),
      Q => queue_dout_new(46),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(47),
      Q => queue_dout_new(47),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(48),
      Q => queue_dout_new(48),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(49),
      Q => queue_dout_new(49),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(4),
      Q => queue_dout_new(4),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(50),
      Q => queue_dout_new(50),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(51),
      Q => queue_dout_new(51),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(52),
      Q => queue_dout_new(52),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(53),
      Q => queue_dout_new(53),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(54),
      Q => queue_dout_new(54),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(55),
      Q => queue_dout_new(55),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(56),
      Q => queue_dout_new(56),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(57),
      Q => queue_dout_new(57),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(58),
      Q => queue_dout_new(58),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(59),
      Q => queue_dout_new(59),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(5),
      Q => queue_dout_new(5),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(60),
      Q => queue_dout_new(60),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(61),
      Q => queue_dout_new(61),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(62),
      Q => queue_dout_new(62),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(63),
      Q => queue_dout_new(63),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(64),
      Q => queue_dout_new(64),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(65),
      Q => queue_dout_new(65),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(66),
      Q => queue_dout_new(66),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(67),
      Q => queue_dout_new(67),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(68),
      Q => queue_dout_new(68),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(69),
      Q => queue_dout_new(69),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(6),
      Q => queue_dout_new(6),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(70),
      Q => queue_dout_new(70),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(71),
      Q => queue_dout_new(71),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(72),
      Q => queue_dout_new(72),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(73),
      Q => queue_dout_new(73),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(74),
      Q => queue_dout_new(74),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(75),
      Q => queue_dout_new(75),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(76),
      Q => queue_dout_new(76),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(77),
      Q => queue_dout_new(77),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(78),
      Q => queue_dout_new(78),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(79),
      Q => queue_dout_new(79),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(7),
      Q => queue_dout_new(7),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(80),
      Q => queue_dout_new(80),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(81),
      Q => queue_dout_new(81),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(82),
      Q => queue_dout_new(82),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(83),
      Q => queue_dout_new(83),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(84),
      Q => queue_dout_new(84),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(85),
      Q => queue_dout_new(85),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(86),
      Q => queue_dout_new(86),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(87),
      Q => queue_dout_new(87),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(88),
      Q => queue_dout_new(88),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(89),
      Q => queue_dout_new(89),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(8),
      Q => queue_dout_new(8),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(90),
      Q => queue_dout_new(90),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden_new,
      D => reg1(9),
      Q => queue_dout_new(9),
      R => queue_sinit
    );
\GEN_MM2S.queue_dout_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444040"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_dout_valid,
      I3 => \^ftch1_queue_empty\,
      I4 => m_axis_ftch1_tready,
      I5 => queue_dout_valid,
      O => \n_0_GEN_MM2S.queue_dout_valid_i_1\
    );
\GEN_MM2S.queue_dout_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MM2S.queue_dout_valid_i_1\,
      Q => queue_dout_valid,
      R => \<const0>\
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBB"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_wren_new,
      I3 => m_axis_ftch1_tready,
      I4 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_empty_new_i_1\
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MM2S.queue_empty_new_i_1\,
      Q => \^ftch1_queue_empty\,
      R => \<const0>\
    );
\GEN_MM2S.queue_full_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444000004440"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => \^ftch1_queue_full\,
      I3 => queue_wren_new,
      I4 => m_axis_ftch1_tready,
      I5 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_full_new_i_1\
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MM2S.queue_full_new_i_1\,
      Q => \^ftch1_queue_full\,
      R => \<const0>\
    );
\GEN_MM2S.reg1[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      O => queue_sinit
    );
\GEN_MM2S.reg1[90]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => ftch_active,
      I1 => data_concat_valid,
      I2 => ftch1_active,
      I3 => \^ftch1_queue_full\,
      O => queue_wren_new
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(0),
      Q => reg1(0),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(10),
      Q => reg1(10),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(11),
      Q => reg1(11),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(12),
      Q => reg1(12),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(13),
      Q => reg1(13),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(14),
      Q => reg1(14),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(15),
      Q => reg1(15),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(16),
      Q => reg1(16),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(17),
      Q => reg1(17),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(18),
      Q => reg1(18),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(19),
      Q => reg1(19),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(1),
      Q => reg1(1),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(20),
      Q => reg1(20),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(21),
      Q => reg1(21),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(22),
      Q => reg1(22),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(23),
      Q => reg1(23),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(24),
      Q => reg1(24),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(25),
      Q => reg1(25),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(26),
      Q => reg1(26),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(27),
      Q => reg1(27),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(28),
      Q => reg1(28),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(29),
      Q => reg1(29),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(2),
      Q => reg1(2),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(30),
      Q => reg1(30),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(31),
      Q => reg1(31),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(32),
      Q => reg1(32),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(33),
      Q => reg1(33),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(34),
      Q => reg1(34),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(35),
      Q => reg1(35),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(36),
      Q => reg1(36),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(37),
      Q => reg1(37),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(38),
      Q => reg1(38),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(39),
      Q => reg1(39),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(3),
      Q => reg1(3),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(40),
      Q => reg1(40),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(41),
      Q => reg1(41),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(42),
      Q => reg1(42),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(43),
      Q => reg1(43),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(44),
      Q => reg1(44),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(45),
      Q => reg1(45),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(46),
      Q => reg1(46),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(47),
      Q => reg1(47),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(48),
      Q => reg1(48),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(49),
      Q => reg1(49),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(4),
      Q => reg1(4),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(50),
      Q => reg1(50),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(51),
      Q => reg1(51),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(52),
      Q => reg1(52),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(53),
      Q => reg1(53),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(54),
      Q => reg1(54),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(55),
      Q => reg1(55),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(56),
      Q => reg1(56),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(57),
      Q => reg1(57),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(58),
      Q => reg1(58),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(59),
      Q => reg1(59),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(5),
      Q => reg1(5),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(60),
      Q => reg1(60),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(61),
      Q => reg1(61),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(62),
      Q => reg1(62),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(63),
      Q => reg1(63),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(64),
      Q => reg1(64),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(65),
      Q => reg1(65),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(66),
      Q => reg1(66),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(67),
      Q => reg1(67),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(68),
      Q => reg1(68),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(69),
      Q => reg1(69),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(6),
      Q => reg1(6),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(70),
      Q => reg1(70),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(71),
      Q => reg1(71),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(72),
      Q => reg1(72),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(73),
      Q => reg1(73),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(74),
      Q => reg1(74),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(75),
      Q => reg1(75),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(76),
      Q => reg1(76),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(77),
      Q => reg1(77),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(78),
      Q => reg1(78),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(79),
      Q => reg1(79),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(7),
      Q => reg1(7),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(80),
      Q => reg1(80),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(81),
      Q => reg1(81),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(82),
      Q => reg1(82),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(83),
      Q => reg1(83),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(84),
      Q => reg1(84),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(85),
      Q => reg1(85),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(86),
      Q => reg1(86),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(87),
      Q => reg1(87),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(88),
      Q => reg1(88),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(89),
      Q => reg1(89),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(8),
      Q => reg1(8),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(90),
      Q => reg1(90),
      R => queue_sinit
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new(9),
      Q => reg1(9),
      R => queue_sinit
    );
\GEN_S2MM.queue_dout2_new[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axis_ftch2_tready,
      I1 => \^ftch2_queue_empty\,
      O => queue_rden2_new
    );
\GEN_S2MM.queue_dout2_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(0),
      Q => queue_dout2_new(0),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(10),
      Q => queue_dout2_new(10),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(11),
      Q => queue_dout2_new(11),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(12),
      Q => queue_dout2_new(12),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(13),
      Q => queue_dout2_new(13),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(14),
      Q => queue_dout2_new(14),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(15),
      Q => queue_dout2_new(15),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(16),
      Q => queue_dout2_new(16),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(17),
      Q => queue_dout2_new(17),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(18),
      Q => queue_dout2_new(18),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(19),
      Q => queue_dout2_new(19),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(1),
      Q => queue_dout2_new(1),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(20),
      Q => queue_dout2_new(20),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(21),
      Q => queue_dout2_new(21),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(22),
      Q => queue_dout2_new(22),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(23),
      Q => queue_dout2_new(23),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(24),
      Q => queue_dout2_new(24),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(25),
      Q => queue_dout2_new(25),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(26),
      Q => queue_dout2_new(26),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(27),
      Q => queue_dout2_new(27),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(28),
      Q => queue_dout2_new(28),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(29),
      Q => queue_dout2_new(29),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(2),
      Q => queue_dout2_new(2),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(30),
      Q => queue_dout2_new(30),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(31),
      Q => queue_dout2_new(31),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(32),
      Q => queue_dout2_new(32),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(33),
      Q => queue_dout2_new(33),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(34),
      Q => queue_dout2_new(34),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(35),
      Q => queue_dout2_new(35),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(36),
      Q => queue_dout2_new(36),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(37),
      Q => queue_dout2_new(37),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(38),
      Q => queue_dout2_new(38),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(39),
      Q => queue_dout2_new(39),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(3),
      Q => queue_dout2_new(3),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(40),
      Q => queue_dout2_new(40),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(41),
      Q => queue_dout2_new(41),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(42),
      Q => queue_dout2_new(42),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(43),
      Q => queue_dout2_new(43),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(44),
      Q => queue_dout2_new(44),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(45),
      Q => queue_dout2_new(45),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(46),
      Q => queue_dout2_new(46),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(47),
      Q => queue_dout2_new(47),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(48),
      Q => queue_dout2_new(48),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(49),
      Q => queue_dout2_new(49),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(4),
      Q => queue_dout2_new(4),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(50),
      Q => queue_dout2_new(50),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(51),
      Q => queue_dout2_new(51),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(52),
      Q => queue_dout2_new(52),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(53),
      Q => queue_dout2_new(53),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(54),
      Q => queue_dout2_new(54),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(55),
      Q => queue_dout2_new(55),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(56),
      Q => queue_dout2_new(56),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(57),
      Q => queue_dout2_new(57),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(58),
      Q => queue_dout2_new(58),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(59),
      Q => queue_dout2_new(59),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(5),
      Q => queue_dout2_new(5),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(60),
      Q => queue_dout2_new(60),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(61),
      Q => queue_dout2_new(61),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(62),
      Q => queue_dout2_new(62),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(63),
      Q => queue_dout2_new(63),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(64),
      Q => queue_dout2_new(64),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(65),
      Q => queue_dout2_new(65),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(66),
      Q => queue_dout2_new(66),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(67),
      Q => queue_dout2_new(67),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(68),
      Q => queue_dout2_new(68),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(69),
      Q => queue_dout2_new(69),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(6),
      Q => queue_dout2_new(6),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(70),
      Q => queue_dout2_new(70),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(71),
      Q => queue_dout2_new(71),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(72),
      Q => queue_dout2_new(72),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(73),
      Q => queue_dout2_new(73),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(74),
      Q => queue_dout2_new(74),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(75),
      Q => queue_dout2_new(75),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(76),
      Q => queue_dout2_new(76),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(77),
      Q => queue_dout2_new(77),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(78),
      Q => queue_dout2_new(78),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(79),
      Q => queue_dout2_new(79),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(7),
      Q => queue_dout2_new(7),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(80),
      Q => queue_dout2_new(80),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(81),
      Q => queue_dout2_new(81),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(82),
      Q => queue_dout2_new(82),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(83),
      Q => queue_dout2_new(83),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(84),
      Q => queue_dout2_new(84),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(85),
      Q => queue_dout2_new(85),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(86),
      Q => queue_dout2_new(86),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(87),
      Q => queue_dout2_new(87),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(88),
      Q => queue_dout2_new(88),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(89),
      Q => queue_dout2_new(89),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(8),
      Q => queue_dout2_new(8),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(90),
      Q => queue_dout2_new(90),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_rden2_new,
      D => reg2(9),
      Q => queue_dout2_new(9),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444040"
    )
    port map (
      I0 => desc2_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_dout2_valid,
      I3 => \^ftch2_queue_empty\,
      I4 => m_axis_ftch2_tready,
      I5 => queue_dout2_valid,
      O => \n_0_GEN_S2MM.queue_dout2_valid_i_1\
    );
\GEN_S2MM.queue_dout2_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_S2MM.queue_dout2_valid_i_1\,
      Q => queue_dout2_valid,
      R => \<const0>\
    );
\GEN_S2MM.queue_empty2_new_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBB"
    )
    port map (
      I0 => desc2_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_wren2_new,
      I3 => m_axis_ftch2_tready,
      I4 => \^ftch2_queue_empty\,
      O => \n_0_GEN_S2MM.queue_empty2_new_i_1\
    );
\GEN_S2MM.queue_empty2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_S2MM.queue_empty2_new_i_1\,
      Q => \^ftch2_queue_empty\,
      R => \<const0>\
    );
\GEN_S2MM.queue_full2_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444000004440"
    )
    port map (
      I0 => desc2_flush,
      I1 => m_axi_sg_aresetn,
      I2 => \^ftch2_queue_full\,
      I3 => queue_wren2_new,
      I4 => m_axis_ftch2_tready,
      I5 => \^ftch2_queue_empty\,
      O => \n_0_GEN_S2MM.queue_full2_new_i_1\
    );
\GEN_S2MM.queue_full2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_S2MM.queue_full2_new_i_1\,
      Q => \^ftch2_queue_full\,
      R => \<const0>\
    );
\GEN_S2MM.reg2[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => desc2_flush,
      I1 => m_axi_sg_aresetn,
      O => queue_sinit2
    );
\GEN_S2MM.reg2[90]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => ftch_active,
      I1 => data_concat_valid,
      I2 => \^ftch2_queue_full\,
      I3 => ftch2_active,
      O => queue_wren2_new
    );
\GEN_S2MM.reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(0),
      Q => reg2(0),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(10),
      Q => reg2(10),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(11),
      Q => reg2(11),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(12),
      Q => reg2(12),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(13),
      Q => reg2(13),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(14),
      Q => reg2(14),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(15),
      Q => reg2(15),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(16),
      Q => reg2(16),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(17),
      Q => reg2(17),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(18),
      Q => reg2(18),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(19),
      Q => reg2(19),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(1),
      Q => reg2(1),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(20),
      Q => reg2(20),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(21),
      Q => reg2(21),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(22),
      Q => reg2(22),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(23),
      Q => reg2(23),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(24),
      Q => reg2(24),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(25),
      Q => reg2(25),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(26),
      Q => reg2(26),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(27),
      Q => reg2(27),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(28),
      Q => reg2(28),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(29),
      Q => reg2(29),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(2),
      Q => reg2(2),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(30),
      Q => reg2(30),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(31),
      Q => reg2(31),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(32),
      Q => reg2(32),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(33),
      Q => reg2(33),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(34),
      Q => reg2(34),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(35),
      Q => reg2(35),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(36),
      Q => reg2(36),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(37),
      Q => reg2(37),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(38),
      Q => reg2(38),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(39),
      Q => reg2(39),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(3),
      Q => reg2(3),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(40),
      Q => reg2(40),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(41),
      Q => reg2(41),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(42),
      Q => reg2(42),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(43),
      Q => reg2(43),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(44),
      Q => reg2(44),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(45),
      Q => reg2(45),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(46),
      Q => reg2(46),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(47),
      Q => reg2(47),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(48),
      Q => reg2(48),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(49),
      Q => reg2(49),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(4),
      Q => reg2(4),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(50),
      Q => reg2(50),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(51),
      Q => reg2(51),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(52),
      Q => reg2(52),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(53),
      Q => reg2(53),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(54),
      Q => reg2(54),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(55),
      Q => reg2(55),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(56),
      Q => reg2(56),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(57),
      Q => reg2(57),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(58),
      Q => reg2(58),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(59),
      Q => reg2(59),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(5),
      Q => reg2(5),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(60),
      Q => reg2(60),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(61),
      Q => reg2(61),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(62),
      Q => reg2(62),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(63),
      Q => reg2(63),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(64),
      Q => reg2(64),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(65),
      Q => reg2(65),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(66),
      Q => reg2(66),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(67),
      Q => reg2(67),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(68),
      Q => reg2(68),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(69),
      Q => reg2(69),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(6),
      Q => reg2(6),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(70),
      Q => reg2(70),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(71),
      Q => reg2(71),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(72),
      Q => reg2(72),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(73),
      Q => reg2(73),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(74),
      Q => reg2(74),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(75),
      Q => reg2(75),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(76),
      Q => reg2(76),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(77),
      Q => reg2(77),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(78),
      Q => reg2(78),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(79),
      Q => reg2(79),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(7),
      Q => reg2(7),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(80),
      Q => reg2(80),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(81),
      Q => reg2(81),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(82),
      Q => reg2(82),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(83),
      Q => reg2(83),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(84),
      Q => reg2(84),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(85),
      Q => reg2(85),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(86),
      Q => reg2(86),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(87),
      Q => reg2(87),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(88),
      Q => reg2(88),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(89),
      Q => reg2(89),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(8),
      Q => reg2(8),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(90),
      Q => reg2(90),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => ftch_tdata_new(9),
      Q => reg2(9),
      R => queue_sinit2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\current_bd[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ftch_active,
      I1 => ftch_cmnd_wr,
      O => current_bd0
    );
\current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(42),
      Q => ftch_tdata_new(69),
      R => sinit0
    );
\current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(43),
      Q => ftch_tdata_new(70),
      R => sinit0
    );
\current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(44),
      Q => ftch_tdata_new(71),
      R => sinit0
    );
\current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(45),
      Q => ftch_tdata_new(72),
      R => sinit0
    );
\current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(46),
      Q => ftch_tdata_new(73),
      R => sinit0
    );
\current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(47),
      Q => ftch_tdata_new(74),
      R => sinit0
    );
\current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(48),
      Q => ftch_tdata_new(75),
      R => sinit0
    );
\current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(49),
      Q => ftch_tdata_new(76),
      R => sinit0
    );
\current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(50),
      Q => ftch_tdata_new(77),
      R => sinit0
    );
\current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(51),
      Q => ftch_tdata_new(78),
      R => sinit0
    );
\current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(52),
      Q => ftch_tdata_new(79),
      R => sinit0
    );
\current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(53),
      Q => ftch_tdata_new(80),
      R => sinit0
    );
\current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(54),
      Q => ftch_tdata_new(81),
      R => sinit0
    );
\current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(55),
      Q => ftch_tdata_new(82),
      R => sinit0
    );
\current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(56),
      Q => ftch_tdata_new(83),
      R => sinit0
    );
\current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(57),
      Q => ftch_tdata_new(84),
      R => sinit0
    );
\current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(58),
      Q => ftch_tdata_new(85),
      R => sinit0
    );
\current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(59),
      Q => ftch_tdata_new(86),
      R => sinit0
    );
\current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(60),
      Q => ftch_tdata_new(87),
      R => sinit0
    );
\current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(61),
      Q => ftch_tdata_new(88),
      R => sinit0
    );
\current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(62),
      Q => ftch_tdata_new(89),
      R => sinit0
    );
\current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(63),
      Q => ftch_tdata_new(90),
      R => sinit0
    );
\current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(38),
      Q => ftch_tdata_new(65),
      R => sinit0
    );
\current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(39),
      Q => ftch_tdata_new(66),
      R => sinit0
    );
\current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(40),
      Q => ftch_tdata_new(67),
      R => sinit0
    );
\current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(41),
      Q => ftch_tdata_new(68),
      R => sinit0
    );
ftch_active_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ftch2_active,
      I1 => ftch1_active,
      O => ftch_active
    );
m_axis2_mm2s_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ftch2_active,
      I1 => \^ftch2_queue_full\,
      O => m_axis2_mm2s_tready
    );
m_axis_ftch1_desc_available_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ftch1_queue_empty\,
      I1 => ch2_sg_idle,
      O => m_axis_ftch1_desc_available
    );
m_axis_ftch2_desc_available_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ftch2_queue_empty\,
      I1 => ch2_sg_idle,
      O => m_axis_ftch2_desc_available
    );
sof_ftch_desc_del1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => sof_ftch_desc_del1,
      I1 => m_axis_mm2s_tvalid,
      I2 => sof_ftch_desc,
      I3 => m_axi_sg_aresetn,
      I4 => m_axis_mm2s_tlast,
      O => n_0_sof_ftch_desc_del1_i_1
    );
sof_ftch_desc_del1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \<const1>\,
      D => n_0_sof_ftch_desc_del1_i_1,
      Q => sof_ftch_desc_del1,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_top__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_dma_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_dma_0_fifo_generator_ramfifo__parameterized0\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(4 downto 0) => I6(4 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_top__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \axi_dma_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\axi_dma_0_fifo_generator_ramfifo__parameterized2\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      I1 => I1,
      I4(3 downto 0) => I4(3 downto 0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg_ftch_q_mngr is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_queue_full : out STD_LOGIC;
    ch2_ftch_pause : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : out STD_LOGIC;
    p_39_out : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_36_out : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_ftch2_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_13_out : out STD_LOGIC;
    m_axis_ftch2_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_out : out STD_LOGIC;
    m_axis_ftch2_desc_available : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_nxtdesc_wren : out STD_LOGIC;
    ch2_nxtdesc_wren : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ch2_ftch_active : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axis_mm2s_ftch_tready : in STD_LOGIC;
    m_axis_s2mm_ftch_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC;
    tailpntr_updated_d1 : in STD_LOGIC;
    tailpntr_updated_d2 : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tailpntr_updated_d1_4 : in STD_LOGIC;
    tailpntr_updated_d2_5 : in STD_LOGIC;
    p_7_out_6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    I53 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg_ftch_q_mngr : entity is "axi_sg_ftch_q_mngr";
end axi_dma_0_axi_sg_ftch_q_mngr;

architecture STRUCTURE of axi_dma_0_axi_sg_ftch_q_mngr is
  signal ch1_ftch_pause : STD_LOGIC;
  signal ch1_ftch_queue_full : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal \^ch2_nxtdesc_wren\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_concat\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_concat_2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_concat_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of data_concat_tlast : signal is std.standard.true;
  signal data_concat_valid : STD_LOGIC;
  attribute MARK_DEBUG of data_concat_valid : signal is std.standard.true;
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\ : STD_LOGIC;
  signal \n_0_TLAST_GEN.sof_ftch_desc_i_1\ : STD_LOGIC;
  signal \n_0_TLAST_GEN.sof_ftch_desc_i_6\ : STD_LOGIC;
  signal \n_0_ftch_cs[0]_i_5\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[5]_i_1\ : STD_LOGIC;
  signal nxtdesc_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_3_out_0 : STD_LOGIC;
  signal sof_ftch_desc : STD_LOGIC;
  signal tlast_new : STD_LOGIC;
  attribute MARK_DEBUG of tlast_new : signal is std.standard.true;
  signal tvalid_new : STD_LOGIC;
  attribute MARK_DEBUG of tvalid_new : signal is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \FLOP_FOR_NOQUEUE.data_concat_tlast_reg\ : label is "yes";
  attribute KEEP of \FLOP_FOR_NOQUEUE.data_concat_valid_reg\ : label is "yes";
  attribute C_ASYNC : integer;
  attribute C_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 1;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 8;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 13;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "yes";
  attribute KEEP of \counter_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \counter_reg[0]\ : label is "true";
  attribute KEEP of \counter_reg[10]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[10]\ : label is "true";
  attribute KEEP of \counter_reg[11]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[11]\ : label is "true";
  attribute KEEP of \counter_reg[12]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[12]\ : label is "true";
  attribute KEEP of \counter_reg[1]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[1]\ : label is "true";
  attribute KEEP of \counter_reg[2]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[2]\ : label is "true";
  attribute KEEP of \counter_reg[3]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[3]\ : label is "true";
  attribute KEEP of \counter_reg[4]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[4]\ : label is "true";
  attribute KEEP of \counter_reg[5]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[5]\ : label is "true";
  attribute KEEP of \counter_reg[6]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[6]\ : label is "true";
  attribute KEEP of \counter_reg[7]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[7]\ : label is "true";
  attribute KEEP of \counter_reg[8]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[8]\ : label is "true";
  attribute KEEP of \counter_reg[9]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[9]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[0]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[0]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[10]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[10]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[11]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[11]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[12]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[12]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[13]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[13]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[14]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[14]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[15]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[15]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[16]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[16]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[17]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[17]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[18]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[18]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[19]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[19]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[1]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[1]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[20]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[20]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[21]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[21]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[22]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[22]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[23]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[23]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[24]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[24]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[25]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[25]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[26]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[26]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[27]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[27]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[28]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[28]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[29]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[29]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[2]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[2]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[30]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[30]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[31]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[31]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[3]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[3]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[4]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[4]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[5]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[5]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[6]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[6]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[7]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[7]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[8]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[8]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[9]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[9]\ : label is "true";
begin
  O1(1) <= counter(7);
  O1(0) <= counter(1);
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  ch2_nxtdesc_wren <= \^ch2_nxtdesc_wren\;
  data_concat(0) <= \^data_concat\(0);
  in0(0) <= counter(0);
  \out\(31 downto 0) <= nxtdesc_int(31 downto 0);
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(0),
      Q => data_concat_2(32),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(1),
      Q => data_concat_2(33),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(2),
      Q => data_concat_2(34),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(3),
      Q => data_concat_2(35),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(4),
      Q => data_concat_2(36),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(5),
      Q => data_concat_2(37),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(6),
      Q => data_concat_2(38),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(7),
      Q => data_concat_2(39),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(8),
      Q => data_concat_2(40),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(9),
      Q => data_concat_2(41),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(10),
      Q => data_concat_2(42),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(11),
      Q => data_concat_2(43),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(12),
      Q => data_concat_2(44),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(13),
      Q => data_concat_2(45),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(14),
      Q => data_concat_2(46),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(15),
      Q => data_concat_2(47),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(16),
      Q => data_concat_2(48),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(17),
      Q => data_concat_2(49),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(18),
      Q => data_concat_2(50),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(19),
      Q => data_concat_2(51),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(20),
      Q => data_concat_2(52),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(21),
      Q => data_concat_2(53),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(22),
      Q => data_concat_2(54),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(23),
      Q => data_concat_2(55),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(24),
      Q => data_concat_2(56),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(25),
      Q => data_concat_2(57),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(26),
      Q => data_concat_2(58),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(27),
      Q => data_concat_2(59),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(28),
      Q => data_concat_2(60),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(29),
      Q => data_concat_2(61),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(30),
      Q => data_concat_2(62),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(31),
      Q => data_concat_2(63),
      R => SR(0)
    );
\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => \^data_concat\(0),
      R => SR(0)
    );
\FLOP_FOR_NOQUEUE.data_concat_tlast_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tlast_new,
      Q => data_concat_tlast,
      R => SR(0)
    );
\FLOP_FOR_NOQUEUE.data_concat_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tvalid_new,
      Q => data_concat_valid,
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ftch_cmnd_data(26),
      I1 => counter(1),
      I2 => m_axi_sg_rvalid,
      O => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\,
      Q => \^ch1_nxtdesc_wren\,
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^ch2_nxtdesc_wren\,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFF8F8F0F8"
    )
    port map (
      I0 => \^ch1_nxtdesc_wren\,
      I1 => CO(0),
      I2 => I36,
      I3 => tailpntr_updated_d1,
      I4 => tailpntr_updated_d2,
      I5 => ch1_sg_idle,
      O => O3
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFF8808"
    )
    port map (
      I0 => \^ch2_nxtdesc_wren\,
      I1 => I3(0),
      I2 => tailpntr_updated_d1_4,
      I3 => tailpntr_updated_d2_5,
      I4 => p_7_out_6,
      I5 => I7,
      O => O4
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.axi_dma_0_axi_sg_ftch_queue
    port map (
      ch1_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      ch2_sg_idle => '0',
      data_concat(95) => \^data_concat\(0),
      data_concat(94) => '0',
      data_concat(93) => '0',
      data_concat(92) => '0',
      data_concat(91) => '0',
      data_concat(90) => '0',
      data_concat(89) => '0',
      data_concat(88) => '0',
      data_concat(87) => '0',
      data_concat(86) => '0',
      data_concat(85) => '0',
      data_concat(84) => '0',
      data_concat(83) => '0',
      data_concat(82) => '0',
      data_concat(81) => '0',
      data_concat(80) => '0',
      data_concat(79) => '0',
      data_concat(78) => '0',
      data_concat(77) => '0',
      data_concat(76) => '0',
      data_concat(75) => '0',
      data_concat(74) => '0',
      data_concat(73) => '0',
      data_concat(72) => '0',
      data_concat(71) => '0',
      data_concat(70) => '0',
      data_concat(69) => '0',
      data_concat(68) => '0',
      data_concat(67) => '0',
      data_concat(66) => '0',
      data_concat(65) => '0',
      data_concat(64) => '0',
      data_concat(63 downto 0) => data_concat_2(63 downto 0),
      data_concat_mcdma(63) => '0',
      data_concat_mcdma(62) => '0',
      data_concat_mcdma(61) => '0',
      data_concat_mcdma(60) => '0',
      data_concat_mcdma(59) => '0',
      data_concat_mcdma(58) => '0',
      data_concat_mcdma(57) => '0',
      data_concat_mcdma(56) => '0',
      data_concat_mcdma(55) => '0',
      data_concat_mcdma(54) => '0',
      data_concat_mcdma(53) => '0',
      data_concat_mcdma(52) => '0',
      data_concat_mcdma(51) => '0',
      data_concat_mcdma(50) => '0',
      data_concat_mcdma(49) => '0',
      data_concat_mcdma(48) => '0',
      data_concat_mcdma(47) => '0',
      data_concat_mcdma(46) => '0',
      data_concat_mcdma(45) => '0',
      data_concat_mcdma(44) => '0',
      data_concat_mcdma(43) => '0',
      data_concat_mcdma(42) => '0',
      data_concat_mcdma(41) => '0',
      data_concat_mcdma(40) => '0',
      data_concat_mcdma(39) => '0',
      data_concat_mcdma(38) => '0',
      data_concat_mcdma(37) => '0',
      data_concat_mcdma(36) => '0',
      data_concat_mcdma(35) => '0',
      data_concat_mcdma(34) => '0',
      data_concat_mcdma(33) => '0',
      data_concat_mcdma(32) => '0',
      data_concat_mcdma(31) => '0',
      data_concat_mcdma(30) => '0',
      data_concat_mcdma(29) => '0',
      data_concat_mcdma(28) => '0',
      data_concat_mcdma(27) => '0',
      data_concat_mcdma(26) => '0',
      data_concat_mcdma(25) => '0',
      data_concat_mcdma(24) => '0',
      data_concat_mcdma(23) => '0',
      data_concat_mcdma(22) => '0',
      data_concat_mcdma(21) => '0',
      data_concat_mcdma(20) => '0',
      data_concat_mcdma(19) => '0',
      data_concat_mcdma(18) => '0',
      data_concat_mcdma(17) => '0',
      data_concat_mcdma(16) => '0',
      data_concat_mcdma(15) => '0',
      data_concat_mcdma(14) => '0',
      data_concat_mcdma(13) => '0',
      data_concat_mcdma(12) => '0',
      data_concat_mcdma(11) => '0',
      data_concat_mcdma(10) => '0',
      data_concat_mcdma(9) => '0',
      data_concat_mcdma(8) => '0',
      data_concat_mcdma(7) => '0',
      data_concat_mcdma(6) => '0',
      data_concat_mcdma(5) => '0',
      data_concat_mcdma(4) => '0',
      data_concat_mcdma(3) => '0',
      data_concat_mcdma(2) => '0',
      data_concat_mcdma(1) => '0',
      data_concat_mcdma(0) => '0',
      data_concat_tlast => data_concat_tlast,
      data_concat_valid => data_concat_valid,
      desc1_flush => mm2s_desc_flush,
      desc2_flush => s2mm_desc_flush_del,
      ftch1_active => ftch_cmnd_data(26),
      ftch1_pause => ch1_ftch_pause,
      ftch1_queue_empty => ch1_ftch_queue_empty,
      ftch1_queue_full => ch1_ftch_queue_full,
      ftch2_active => ch2_ftch_active,
      ftch2_pause => ch2_ftch_pause,
      ftch2_queue_empty => ch2_ftch_queue_empty,
      ftch2_queue_full => ch2_ftch_queue_full,
      ftch_cmnd_data(71) => '0',
      ftch_cmnd_data(70) => '0',
      ftch_cmnd_data(69) => '0',
      ftch_cmnd_data(68) => '0',
      ftch_cmnd_data(67) => '0',
      ftch_cmnd_data(66) => '0',
      ftch_cmnd_data(65) => '0',
      ftch_cmnd_data(64 downto 38) => ftch_cmnd_data(26 downto 0),
      ftch_cmnd_data(37) => '0',
      ftch_cmnd_data(36) => '0',
      ftch_cmnd_data(35) => '0',
      ftch_cmnd_data(34) => '0',
      ftch_cmnd_data(33) => '0',
      ftch_cmnd_data(32) => '0',
      ftch_cmnd_data(31) => '0',
      ftch_cmnd_data(30) => '0',
      ftch_cmnd_data(29) => '0',
      ftch_cmnd_data(28) => '0',
      ftch_cmnd_data(27) => '0',
      ftch_cmnd_data(26) => '0',
      ftch_cmnd_data(25) => '0',
      ftch_cmnd_data(24) => '0',
      ftch_cmnd_data(23) => '1',
      ftch_cmnd_data(22) => '0',
      ftch_cmnd_data(21) => '0',
      ftch_cmnd_data(20) => '0',
      ftch_cmnd_data(19) => '0',
      ftch_cmnd_data(18) => '0',
      ftch_cmnd_data(17) => '0',
      ftch_cmnd_data(16) => '0',
      ftch_cmnd_data(15) => '0',
      ftch_cmnd_data(14) => '0',
      ftch_cmnd_data(13) => '0',
      ftch_cmnd_data(12) => '0',
      ftch_cmnd_data(11) => '0',
      ftch_cmnd_data(10) => '0',
      ftch_cmnd_data(9) => '0',
      ftch_cmnd_data(8) => '0',
      ftch_cmnd_data(7) => '0',
      ftch_cmnd_data(6) => '0',
      ftch_cmnd_data(5) => '1',
      ftch_cmnd_data(4) => ftch_cmnd_data(26),
      ftch_cmnd_data(3) => '0',
      ftch_cmnd_data(2) => ftch_cmnd_data(26),
      ftch_cmnd_data(1) => '0',
      ftch_cmnd_data(0) => '0',
      ftch_cmnd_wr => E(0),
      m_axi_primary_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => p_3_out_0,
      m_axis2_mm2s_tready => p_2_out,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_ftch1_tlast => p_39_out,
      m_axis_ftch1_tready => m_axis_mm2s_ftch_tready,
      m_axis_ftch1_tvalid => p_40_out,
      m_axis_ftch1_tvalid_new => p_36_out,
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_ftch2_tdata(31 downto 0) => m_axis_ftch2_tdata(31 downto 0),
      m_axis_ftch2_tdata_mcdma_new(63 downto 0) => m_axis_ftch2_tdata_mcdma_new(63 downto 0),
      m_axis_ftch2_tdata_new(96 downto 0) => m_axis_ftch2_tdata_new(96 downto 0),
      m_axis_ftch2_tlast => p_12_out,
      m_axis_ftch2_tready => m_axis_s2mm_ftch_tready,
      m_axis_ftch2_tvalid => p_13_out,
      m_axis_ftch2_tvalid_new => p_8_out,
      m_axis_ftch_aclk => m_axi_sg_aclk,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axis_mm2s_tlast => m_axi_sg_rlast,
      m_axis_mm2s_tvalid => m_axi_sg_rvalid,
      next_bd(31 downto 0) => nxtdesc_int(31 downto 0),
      p_reset_n => mm2s_prmry_resetn,
      sof_ftch_desc => sof_ftch_desc,
      writing1_curdesc_out => p_5_out,
      writing2_curdesc_out => p_4_out,
      writing_nxtdesc_in => '0'
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => counter(7),
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rdata(31),
      I3 => m_axi_sg_aresetn,
      I4 => I8,
      I5 => I37,
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\,
      Q => ftch_stale_desc,
      R => '0'
    );
\TLAST_GEN.sof_ftch_desc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
    port map (
      I0 => sof_ftch_desc,
      I1 => I8,
      I2 => counter(6),
      I3 => m_axi_sg_rdata(27),
      I4 => I53,
      O => \n_0_TLAST_GEN.sof_ftch_desc_i_1\
    );
\TLAST_GEN.sof_ftch_desc_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F3F3F55555555"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => p_2_out,
      I2 => ch2_ftch_active,
      I3 => p_3_out_0,
      I4 => ftch_cmnd_data(26),
      I5 => \n_0_TLAST_GEN.sof_ftch_desc_i_6\,
      O => O2
    );
\TLAST_GEN.sof_ftch_desc_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => counter(1),
      I1 => counter(0),
      O => \n_0_TLAST_GEN.sof_ftch_desc_i_6\
    );
\TLAST_GEN.sof_ftch_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_TLAST_GEN.sof_ftch_desc_i_1\,
      Q => sof_ftch_desc,
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I6,
      Q => counter(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(9),
      Q => counter(10),
      R => I4
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(10),
      Q => counter(11),
      R => I4
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(11),
      Q => counter(12),
      R => I4
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(0),
      Q => counter(1),
      R => I4
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(1),
      Q => counter(2),
      R => I4
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(2),
      Q => counter(3),
      R => I4
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(3),
      Q => counter(4),
      R => I4
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(4),
      Q => counter(5),
      R => I4
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(5),
      Q => counter(6),
      R => I4
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(6),
      Q => counter(7),
      R => I4
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(7),
      Q => counter(8),
      R => I4
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I5,
      D => counter(8),
      Q => counter(9),
      R => I4
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(0),
      Q => data_concat_2(0),
      R => SR(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(10),
      Q => data_concat_2(10),
      R => SR(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(11),
      Q => data_concat_2(11),
      R => SR(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(12),
      Q => data_concat_2(12),
      R => SR(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(13),
      Q => data_concat_2(13),
      R => SR(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(14),
      Q => data_concat_2(14),
      R => SR(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(15),
      Q => data_concat_2(15),
      R => SR(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(16),
      Q => data_concat_2(16),
      R => SR(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(17),
      Q => data_concat_2(17),
      R => SR(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(18),
      Q => data_concat_2(18),
      R => SR(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(19),
      Q => data_concat_2(19),
      R => SR(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(1),
      Q => data_concat_2(1),
      R => SR(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(20),
      Q => data_concat_2(20),
      R => SR(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(21),
      Q => data_concat_2(21),
      R => SR(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(22),
      Q => data_concat_2(22),
      R => SR(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(23),
      Q => data_concat_2(23),
      R => SR(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(24),
      Q => data_concat_2(24),
      R => SR(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(25),
      Q => data_concat_2(25),
      R => SR(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(26),
      Q => data_concat_2(26),
      R => SR(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(27),
      Q => data_concat_2(27),
      R => SR(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(28),
      Q => data_concat_2(28),
      R => SR(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(29),
      Q => data_concat_2(29),
      R => SR(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(2),
      Q => data_concat_2(2),
      R => SR(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(30),
      Q => data_concat_2(30),
      R => SR(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(31),
      Q => data_concat_2(31),
      R => SR(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(3),
      Q => data_concat_2(3),
      R => SR(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(4),
      Q => data_concat_2(4),
      R => SR(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(5),
      Q => data_concat_2(5),
      R => SR(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(6),
      Q => data_concat_2(6),
      R => SR(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(7),
      Q => data_concat_2(7),
      R => SR(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(8),
      Q => data_concat_2(8),
      R => SR(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(9),
      Q => data_concat_2(9),
      R => SR(0)
    );
\ftch_cs[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_ftch_cs[0]_i_5\,
      I1 => ch1_sg_idle,
      O => O5
    );
\ftch_cs[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => p_3_out,
      I1 => I9,
      I2 => p_54_out,
      I3 => mm2s_desc_flush,
      I4 => ch1_ftch_pause,
      I5 => ch1_ftch_queue_full,
      O => \n_0_ftch_cs[0]_i_5\
    );
\nxtdesc_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(0),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[0]_i_1\
    );
\nxtdesc_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(1),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[1]_i_1\
    );
\nxtdesc_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(2),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[2]_i_1\
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(0),
      O => lsbnxtdesc_tready
    );
\nxtdesc_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(3),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[3]_i_1\
    );
\nxtdesc_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(4),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[4]_i_1\
    );
\nxtdesc_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
    port map (
      I0 => nxtdesc_int(5),
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => m_axi_sg_rvalid,
      I4 => counter(0),
      O => \n_0_nxtdesc_int[5]_i_1\
    );
\nxtdesc_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[0]_i_1\,
      Q => nxtdesc_int(0),
      R => '0'
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => nxtdesc_int(10),
      R => SR(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => nxtdesc_int(11),
      R => SR(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => nxtdesc_int(12),
      R => SR(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => nxtdesc_int(13),
      R => SR(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => nxtdesc_int(14),
      R => SR(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => nxtdesc_int(15),
      R => SR(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => nxtdesc_int(16),
      R => SR(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => nxtdesc_int(17),
      R => SR(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => nxtdesc_int(18),
      R => SR(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => nxtdesc_int(19),
      R => SR(0)
    );
\nxtdesc_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[1]_i_1\,
      Q => nxtdesc_int(1),
      R => '0'
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => nxtdesc_int(20),
      R => SR(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => nxtdesc_int(21),
      R => SR(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => nxtdesc_int(22),
      R => SR(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => nxtdesc_int(23),
      R => SR(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => nxtdesc_int(24),
      R => SR(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => nxtdesc_int(25),
      R => SR(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => nxtdesc_int(26),
      R => SR(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => nxtdesc_int(27),
      R => SR(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => nxtdesc_int(28),
      R => SR(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => nxtdesc_int(29),
      R => SR(0)
    );
\nxtdesc_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[2]_i_1\,
      Q => nxtdesc_int(2),
      R => '0'
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => nxtdesc_int(30),
      R => SR(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => nxtdesc_int(31),
      R => SR(0)
    );
\nxtdesc_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[3]_i_1\,
      Q => nxtdesc_int(3),
      R => '0'
    );
\nxtdesc_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[4]_i_1\,
      Q => nxtdesc_int(4),
      R => '0'
    );
\nxtdesc_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[5]_i_1\,
      Q => nxtdesc_int(5),
      R => '0'
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => nxtdesc_int(6),
      R => SR(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => nxtdesc_int(7),
      R => SR(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => nxtdesc_int(8),
      R => SR(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => nxtdesc_int(9),
      R => SR(0)
    );
tlast_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tlast_new
    );
tvalid_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tvalid_new
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0_synth__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0_synth__parameterized0\ : entity is "fifo_generator_v12_0_synth";
end \axi_dma_0_fifo_generator_v12_0_synth__parameterized0\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0_fifo_generator_top__parameterized0\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(4 downto 0) => I6(4 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0_synth__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0_synth__parameterized2\ : entity is "fifo_generator_v12_0_synth";
end \axi_dma_0_fifo_generator_v12_0_synth__parameterized2\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\axi_dma_0_fifo_generator_top__parameterized2\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      I1 => I1,
      I4(3 downto 0) => I4(3 downto 0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_sg is
  port (
    p_54_out : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : out STD_LOGIC;
    p_39_out : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_36_out : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_ftch2_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_13_out : out STD_LOGIC;
    m_axis_ftch2_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_out : out STD_LOGIC;
    m_axis_ftch2_desc_available : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_out : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    mm2s_error : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_50_out : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    mm2s_cntrl_strm_stop : in STD_LOGIC;
    s2mm_desc_flush_del : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axis_mm2s_ftch_tready : in STD_LOGIC;
    m_axis_s2mm_ftch_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    I7 : in STD_LOGIC;
    ch1_dly_fast_incr7_out : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out_1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    ch2_dly_fast_incr3_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_out : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_24_out_2 : in STD_LOGIC;
    p_23_out_3 : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    sts2_queue_wren : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    I36 : in STD_LOGIC;
    tailpntr_updated_d1 : in STD_LOGIC;
    tailpntr_updated_d2 : in STD_LOGIC;
    tailpntr_updated_d1_4 : in STD_LOGIC;
    tailpntr_updated_d2_5 : in STD_LOGIC;
    p_7_out_6 : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 33 );
    I53 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I55 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I57 : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    I58 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I59 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_sg : entity is "axi_sg";
end axi_dma_0_axi_sg;

architecture STRUCTURE of axi_dma_0_axi_sg is
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_interr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/p_0_out\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/p_2_out\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_SG/p_9_in\ : STD_LOGIC;
  signal \I_UPDT_SG/updt_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal ch1_sg_idle : STD_LOGIC;
  signal ch2_ftch_active : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_ftch_queue_full : STD_LOGIC;
  signal ch2_nxtdesc_wren : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 38 );
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ftch_stale_desc : STD_LOGIC;
  signal \^mm2s_stop_i\ : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_11_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_11_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_15_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_27_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_29_I_SG_FETCH_MNGR : STD_LOGIC;
  signal \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_477_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal n_478_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal n_479_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal n_480_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal n_56_I_SG_FETCH_MNGR : STD_LOGIC;
  signal \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_6_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_87_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_88_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_89_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_90_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_91_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal nxtdesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC;
  signal p_18_out_1 : STD_LOGIC;
  signal \p_19_out__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal p_36_out_0 : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_3_out_6 : STD_LOGIC;
  signal \^p_44_out\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_4_out_0 : STD_LOGIC;
  signal p_4_out_5 : STD_LOGIC;
  signal \^p_54_out\ : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_5_out_1 : STD_LOGIC;
  signal p_5_out_4 : STD_LOGIC;
  signal p_6_out_3 : STD_LOGIC;
  signal p_8_out_2 : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^s2mm_stop_i2_out\ : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal update_address_reg : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal updt_error_addr0_in : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  O4 <= \^o4\;
  O5 <= \^o5\;
  mm2s_stop_i <= \^mm2s_stop_i\;
  p_17_out <= \^p_17_out\;
  p_32_out <= \^p_32_out\;
  p_44_out <= \^p_44_out\;
  p_4_out(25 downto 0) <= \^p_4_out\(25 downto 0);
  p_54_out <= \^p_54_out\;
  p_59_out <= \^p_59_out\;
  s2mm_stop_i2_out <= \^s2mm_stop_i2_out\;
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.axi_dma_0_axi_sg_updt_mngr
    port map (
      D(29) => \I_UPDT_SG/p_9_in\,
      D(28 downto 3) => updt_error_addr0_in(31 downto 6),
      D(2 downto 1) => update_address_reg(5 downto 4),
      D(0) => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      E(0) => \n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I1 => n_15_I_SG_AXI_DATAMOVER,
      I10(0) => p_14_out,
      I11 => n_56_I_SG_FETCH_MNGR,
      I12 => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(25 downto 0) => ftch_error_addr_reg(31 downto 6),
      I14(0) => I14(0),
      I15(0) => L(4),
      I16(3) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(2) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(1) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(0) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(3) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(2) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(1) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(0) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(3) => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(2) => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(1) => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(0) => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(3) => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(2) => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(1) => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(0) => \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2 => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(3) => \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(2) => \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(1) => \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(0) => \n_87_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(3) => \n_88_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(2) => \n_89_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(1) => \n_90_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(0) => \n_91_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I22 => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I3 => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I4 => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I6 => \^p_44_out\,
      I7(0) => Q(0),
      I8 => \^p_17_out\,
      I9 => I3,
      O1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O10 => p_49_out,
      O11 => p_51_out,
      O12 => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O13 => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O14 => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O15 => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O16 => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O17 => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O18 => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O19 => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O2 => \^o4\,
      O20 => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O21 => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O22 => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O23 => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O24 => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O25 => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O26 => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O27 => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O28 => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O29 => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O3 => \^o5\,
      O30 => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O31 => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O32 => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O33 => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O34 => \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O35 => \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O36 => \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O37 => \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O38 => O18,
      O39 => O19,
      O4(0) => \n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O40 => O20,
      O41 => O21,
      O42 => O22,
      O43 => O23,
      O44 => O24,
      O45 => O25,
      O46 => O26,
      O47 => O27,
      O48 => O28,
      O49 => O29,
      O5 => p_50_out,
      O6 => p_24_out,
      O7 => p_22_out,
      O8 => O8,
      O9 => p_23_out,
      Q(1 downto 0) => \I_UPDT_SG/updt_cs\(1 downto 0),
      S(3) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      follower_empty_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in0011_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\,
      in004_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\,
      in009_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => \^mm2s_stop_i\,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_18_out_1 => p_18_out_1,
      p_19_out => p_19_out,
      \p_19_out__0\ => \p_19_out__0\,
      p_20_out => p_20_out,
      \p_20_out__0\ => \p_20_out__0\,
      p_21_out => p_21_out,
      p_23_out_3 => p_23_out_3,
      p_24_out_2 => p_24_out_2,
      p_26_out => p_26_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_32_out => \^p_32_out\,
      p_36_out_0 => p_36_out_0,
      p_3_out => p_3_out,
      p_3_out_6 => p_3_out_6,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_4_out(25 downto 0) => \^p_4_out\(25 downto 0),
      p_4_out_5 => p_4_out_5,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      p_59_out => \^p_59_out\,
      p_5_out => p_5_out,
      p_5_out_4 => p_5_out_4,
      p_6_out_3 => p_6_out_3,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr2_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => \^s2mm_stop_i2_out\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.axi_dma_0_axi_sg_updt_q_mngr
    port map (
      D(27 downto 0) => D(27 downto 0),
      I1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I10(0) => p_14_out,
      I16(3) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(2) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(1) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(0) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(3) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(2) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(1) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17(0) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(3) => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(2) => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(1) => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(0) => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(3) => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(2) => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(1) => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I19(0) => \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2 => n_11_I_SG_AXI_DATAMOVER,
      I20(3) => \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(2) => \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(1) => \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I20(0) => \n_87_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(3) => \n_88_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(2) => \n_89_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(1) => \n_90_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I21(0) => \n_91_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I3 => \^o4\,
      I35(0) => I35(0),
      I4 => \^o5\,
      I54(0) => I54(0),
      I55(27 downto 0) => I55(27 downto 0),
      I56(0) => I56(0),
      I57(33 downto 0) => I57(33 downto 0),
      O1(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in\,
      O10 => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O11(0) => L(4),
      O2 => O6,
      O3 => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O4 => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O5 => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O6 => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O7 => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O8 => ptr2_queue_full,
      O9 => sts_queue_full,
      Q(1 downto 0) => \I_UPDT_SG/updt_cs\(1 downto 0),
      S(3) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      follower_empty_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      \in\(0 to 33) => \in\(0 to 33),
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in0011_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out\,
      in004_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out\,
      in009_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      \p_19_out__0\ => \p_19_out__0\,
      \p_20_out__0\ => \p_20_out__0\,
      p_21_out => p_21_out,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out_0 => p_36_out_0,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      p_3_out => p_3_out,
      p_3_out_6 => p_3_out_6,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_4_out_5 => p_4_out_5,
      p_5_out => p_5_out,
      p_5_out_4 => p_5_out_4,
      p_6_out => p_6_out,
      p_6_out_3 => p_6_out_3,
      p_7_out => p_7_out,
      p_8_out_2 => p_8_out_2,
      p_9_out => p_9_out,
      ptr2_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\,
      ptr_queue_full => ptr_queue_full,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => sts2_queue_wren
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.axi_dma_0_axi_sg_intrpt
    port map (
      E(0) => E(0),
      I1(0) => \n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I10(0) => I10(0),
      I14(0) => I14(0),
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2(0) => \n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I30 => I30,
      I38(1 downto 0) => I38(1 downto 0),
      I39(3 downto 0) => I39(3 downto 0),
      I40 => I40,
      I58(0) => I58(0),
      I59(0) => I59(0),
      I7 => I7,
      I8(0) => I8(0),
      I9 => I9,
      O1 => \^p_44_out\,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O2(0) => O7(0),
      O3 => \^p_17_out\,
      O4 => \^o4\,
      O5 => \^o5\,
      O6(7 downto 0) => O10(7 downto 0),
      O7(7 downto 0) => O11(7 downto 0),
      O8(7 downto 0) => O12(7 downto 0),
      O9(7 downto 0) => O13(7 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_incr7_out => ch1_dly_fast_incr7_out,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_dly_fast_incr3_out => ch2_dly_fast_incr3_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      p_15_out => p_15_out,
      p_18_out => p_18_out,
      p_23_out_1 => p_23_out_1,
      p_45_out => p_45_out,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren
    );
I_SG_AXI_DATAMOVER: entity work.axi_dma_0_axi_sg_datamover
    port map (
      D(30) => \I_UPDT_SG/p_9_in\,
      D(29 downto 4) => updt_error_addr0_in(31 downto 6),
      D(3 downto 2) => update_address_reg(5 downto 4),
      D(1) => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      D(0) => p_36_out_0,
      I1 => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O1 => O3,
      O2 => n_6_I_SG_AXI_DATAMOVER,
      O3 => n_11_I_SG_AXI_DATAMOVER,
      O4 => n_15_I_SG_AXI_DATAMOVER,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_cmnd_data(26) => I1(0),
      ftch_cmnd_data(25 downto 0) => ftch_cmnd_data(63 downto 38),
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out_1 => p_18_out_1,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.axi_dma_0_axi_sg_ftch_mngr
    port map (
      CO(0) => \I_FTCH_PNTR_MNGR/p_2_out\,
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      E(0) => ftch_cmnd_wr,
      I1 => n_6_I_SG_AXI_DATAMOVER,
      I11 => I11,
      I12 => I12,
      I13(0) => I13(0),
      I2 => n_478_I_SG_FETCH_QUEUE,
      I3 => I3,
      I31(23 downto 0) => I31(23 downto 0),
      I32(23 downto 0) => I32(23 downto 0),
      I33(25 downto 0) => I33(25 downto 0),
      I34(25 downto 0) => I34(25 downto 0),
      I4 => n_479_I_SG_FETCH_QUEUE,
      I5 => n_480_I_SG_FETCH_QUEUE,
      I6(0) => I1(0),
      I7 => n_477_I_SG_FETCH_QUEUE,
      I8(0) => p_0_in9_in,
      I9(31 downto 0) => nxtdesc(31 downto 0),
      O1 => \^p_54_out\,
      O2(1 downto 0) => O1(1 downto 0),
      O3 => n_11_I_SG_FETCH_MNGR,
      O4(0) => \I_FTCH_PNTR_MNGR/p_0_out\,
      O5 => n_27_I_SG_FETCH_MNGR,
      O6 => n_29_I_SG_FETCH_MNGR,
      O7 => n_56_I_SG_FETCH_MNGR,
      O9 => O9,
      Q(25 downto 0) => ftch_error_addr_reg(31 downto 6),
      S(0) => S(0),
      SR(0) => SR(0),
      ch1_active_i => ch1_active_i,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_ftch_queue_full => ch2_ftch_queue_full,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_error => mm2s_error,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => \^mm2s_stop_i\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_16_out => p_16_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_32_out => \^p_32_out\,
      p_3_out => p_3_out,
      p_4_out => p_4_out_0,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      p_59_out => \^p_59_out\,
      p_5_out => p_5_out,
      p_5_out_0 => p_5_out_1,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => \^s2mm_stop_i2_out\,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0
    );
I_SG_FETCH_QUEUE: entity work.axi_dma_0_axi_sg_ftch_q_mngr
    port map (
      CO(0) => \I_FTCH_PNTR_MNGR/p_2_out\,
      E(0) => ftch_cmnd_wr,
      I1 => n_29_I_SG_FETCH_MNGR,
      I2 => I2,
      I3(0) => \I_FTCH_PNTR_MNGR/p_0_out\,
      I36 => I36,
      I37 => I37,
      I4 => I4,
      I5 => I5,
      I53 => I53,
      I6 => I6,
      I7 => n_11_I_SG_FETCH_MNGR,
      I8 => n_27_I_SG_FETCH_MNGR,
      I9 => I3,
      O1(1) => O2(0),
      O1(0) => p_0_in9_in,
      O2 => n_477_I_SG_FETCH_QUEUE,
      O3 => n_478_I_SG_FETCH_QUEUE,
      O4 => n_479_I_SG_FETCH_QUEUE,
      O5 => n_480_I_SG_FETCH_QUEUE,
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_ftch_queue_full => ch2_ftch_queue_full,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      data_concat(0) => data_concat(0),
      ftch_cmnd_data(26) => I1(0),
      ftch_cmnd_data(25 downto 0) => ftch_cmnd_data(63 downto 38),
      ftch_stale_desc => ftch_stale_desc,
      in0(0) => in0(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_ftch2_tdata(31 downto 0) => m_axis_ftch2_tdata(31 downto 0),
      m_axis_ftch2_tdata_mcdma_new(63 downto 0) => m_axis_ftch2_tdata_mcdma_new(63 downto 0),
      m_axis_ftch2_tdata_new(96 downto 0) => m_axis_ftch2_tdata_new(96 downto 0),
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_s2mm_ftch_tready => m_axis_s2mm_ftch_tready,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      \out\(31 downto 0) => nxtdesc(31 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_3_out => p_3_out,
      p_40_out => p_40_out,
      p_4_out => p_4_out_0,
      p_54_out => \^p_54_out\,
      p_5_out => p_5_out_1,
      p_7_out_6 => p_7_out_6,
      p_8_out => p_8_out,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      tailpntr_updated_d1 => tailpntr_updated_d1,
      tailpntr_updated_d1_4 => tailpntr_updated_d1_4,
      tailpntr_updated_d2 => tailpntr_updated_d2,
      tailpntr_updated_d2_5 => tailpntr_updated_d2_5
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(4),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(5),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(6),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(7),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(8),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(9),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(10),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(11),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(12),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(13),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(14),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(15),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(16),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(17),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(18),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(19),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(20),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(21),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(22),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(23),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(24),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(25),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_86_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(0),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_85_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(1),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(2),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => \^p_4_out\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0__parameterized0\ : entity is "fifo_generator_v12_0";
end \axi_dma_0_fifo_generator_v12_0__parameterized0\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0__parameterized0\ is
begin
inst_fifo_gen: entity work.\axi_dma_0_fifo_generator_v12_0_synth__parameterized0\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(4 downto 0) => I6(4 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_fifo_generator_v12_0__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_fifo_generator_v12_0__parameterized2\ : entity is "fifo_generator_v12_0";
end \axi_dma_0_fifo_generator_v12_0__parameterized2\;

architecture STRUCTURE of \axi_dma_0_fifo_generator_v12_0__parameterized2\ is
begin
inst_fifo_gen: entity work.\axi_dma_0_fifo_generator_v12_0_synth__parameterized2\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      I1 => I1,
      I4(3 downto 0) => I4(3 downto 0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_sync_fifo_fg__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \axi_dma_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \axi_dma_0_sync_fifo_fg__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0_fifo_generator_v12_0__parameterized0\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(4 downto 0) => I6(4 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(31 downto 0) => O10(31 downto 0),
      O11(31 downto 0) => O11(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_sync_fifo_fg__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_sync_fifo_fg__parameterized2\ : entity is "sync_fifo_fg";
end \axi_dma_0_sync_fifo_fg__parameterized2\;

architecture STRUCTURE of \axi_dma_0_sync_fifo_fg__parameterized2\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_dma_0_fifo_generator_v12_0__parameterized2\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      I1 => I1,
      I4(3 downto 0) => I4(3 downto 0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_sfifo_autord is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end axi_dma_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of axi_dma_0_axi_datamover_sfifo_autord is
  signal hold_ff_q : STD_LOGIC;
  signal \n_4_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0_sync_fifo_fg__parameterized0\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(4 downto 0) => I6(4 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(31 downto 0) => O9(31 downto 0),
      O11(31 downto 0) => O10(31 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => \n_4_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => O7,
      O9(3 downto 0) => O8(3 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_4_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_datamover_sfifo_autord__parameterized1\ is
  port (
    p_2_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_wrst_busy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_datamover_sfifo_autord__parameterized1\ : entity is "axi_datamover_sfifo_autord";
end \axi_dma_0_axi_datamover_sfifo_autord__parameterized1\;

architecture STRUCTURE of \axi_dma_0_axi_datamover_sfifo_autord__parameterized1\ is
  signal hold_ff_q : STD_LOGIC;
  signal \n_1_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_dma_0_sync_fifo_fg__parameterized2\
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(73 downto 0) => DOUTB(73 downto 0),
      E(0) => E(0),
      I1 => I1,
      I4(3 downto 0) => I4(3 downto 0),
      O1 => p_2_in,
      O2 => \n_1_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O3(0) => O1(0),
      O4 => O4,
      O5 => O5,
      O6 => O2,
      O7 => O3,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \n_1_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_indet_btt is
  port (
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 71 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end axi_dma_0_axi_datamover_indet_btt;

architecture STRUCTURE of axi_dma_0_axi_datamover_indet_btt is
  signal \^di\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_0ffset_to_to_use : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.lsig_first_dbeat_reg\ : STD_LOGIC;
  signal \n_0_INCLUDE_PACKING.lsig_packer_full_reg\ : STD_LOGIC;
  signal n_0_I_XD_FIFO : STD_LOGIC;
  signal \n_0_sig_burst_dbeat_cntr[2]_i_2\ : STD_LOGIC;
  signal n_1_I_DATA_FIFO : STD_LOGIC;
  signal n_2_I_DATA_FIFO : STD_LOGIC;
  signal n_2_I_XD_FIFO : STD_LOGIC;
  signal n_3_I_DATA_FIFO : STD_LOGIC;
  signal n_4_I_DATA_FIFO : STD_LOGIC;
  signal n_4_I_XD_FIFO : STD_LOGIC;
  signal n_50_I_XD_FIFO : STD_LOGIC;
  signal n_51_I_XD_FIFO : STD_LOGIC;
  signal n_52_I_XD_FIFO : STD_LOGIC;
  signal n_8_I_XD_FIFO : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_burst_dbeat_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
begin
  DI(8 downto 0) <= \^di\(8 downto 0);
  O4 <= \^o4\;
  O5 <= \^o5\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      I1 => \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => sig_data_fifo_data_in(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I1 => \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      O => sig_data_fifo_data_in(72)
    );
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\axi_dma_0_axi_datamover_skid_buf__parameterized0\
    port map (
      D(7 downto 0) => D(7 downto 0),
      DOUTB(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      I1 => n_4_I_DATA_FIFO,
      I2 => I2,
      I3 => n_3_I_DATA_FIFO,
      I4(3 downto 0) => \DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set\(3 downto 0),
      I5 => I5,
      O2 => O2,
      O24(7 downto 0) => O24(7 downto 0),
      O7 => O7,
      Q(71 downto 0) => Q(71 downto 0),
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      srst_wrst_busy => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(0),
      Q => sig_data_fifo_data_in(0),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(10),
      Q => sig_data_fifo_data_in(10),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(11),
      Q => sig_data_fifo_data_in(11),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(12),
      Q => sig_data_fifo_data_in(12),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(13),
      Q => sig_data_fifo_data_in(13),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(14),
      Q => sig_data_fifo_data_in(14),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(15),
      Q => sig_data_fifo_data_in(15),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(16),
      Q => sig_data_fifo_data_in(16),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(17),
      Q => sig_data_fifo_data_in(17),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(18),
      Q => sig_data_fifo_data_in(18),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(19),
      Q => sig_data_fifo_data_in(19),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(1),
      Q => sig_data_fifo_data_in(1),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(20),
      Q => sig_data_fifo_data_in(20),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(21),
      Q => sig_data_fifo_data_in(21),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(22),
      Q => sig_data_fifo_data_in(22),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(23),
      Q => sig_data_fifo_data_in(23),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(24),
      Q => sig_data_fifo_data_in(24),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(25),
      Q => sig_data_fifo_data_in(25),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(26),
      Q => sig_data_fifo_data_in(26),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(27),
      Q => sig_data_fifo_data_in(27),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(28),
      Q => sig_data_fifo_data_in(28),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(29),
      Q => sig_data_fifo_data_in(29),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(2),
      Q => sig_data_fifo_data_in(2),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(30),
      Q => sig_data_fifo_data_in(30),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(31),
      Q => sig_data_fifo_data_in(31),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(3),
      Q => sig_data_fifo_data_in(3),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(4),
      Q => sig_data_fifo_data_in(4),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(5),
      Q => sig_data_fifo_data_in(5),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(6),
      Q => sig_data_fifo_data_in(6),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(7),
      Q => sig_data_fifo_data_in(7),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(8),
      Q => sig_data_fifo_data_in(8),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I12(9),
      Q => sig_data_fifo_data_in(9),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I11(0),
      Q => \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I11(1),
      Q => \n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I14(0),
      Q => sig_data_fifo_data_in(64),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I14(1),
      Q => sig_data_fifo_data_in(65),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I14(2),
      Q => sig_data_fifo_data_in(66),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_1_I_DATA_FIFO,
      D => I14(3),
      Q => sig_data_fifo_data_in(67),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(0),
      Q => sig_data_fifo_data_in(32),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(10),
      Q => sig_data_fifo_data_in(42),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(11),
      Q => sig_data_fifo_data_in(43),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(12),
      Q => sig_data_fifo_data_in(44),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(13),
      Q => sig_data_fifo_data_in(45),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(14),
      Q => sig_data_fifo_data_in(46),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(15),
      Q => sig_data_fifo_data_in(47),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(16),
      Q => sig_data_fifo_data_in(48),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(17),
      Q => sig_data_fifo_data_in(49),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(18),
      Q => sig_data_fifo_data_in(50),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(19),
      Q => sig_data_fifo_data_in(51),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(1),
      Q => sig_data_fifo_data_in(33),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(20),
      Q => sig_data_fifo_data_in(52),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(21),
      Q => sig_data_fifo_data_in(53),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(22),
      Q => sig_data_fifo_data_in(54),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(23),
      Q => sig_data_fifo_data_in(55),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(24),
      Q => sig_data_fifo_data_in(56),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(25),
      Q => sig_data_fifo_data_in(57),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(26),
      Q => sig_data_fifo_data_in(58),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(27),
      Q => sig_data_fifo_data_in(59),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(28),
      Q => sig_data_fifo_data_in(60),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(29),
      Q => sig_data_fifo_data_in(61),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(2),
      Q => sig_data_fifo_data_in(34),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(30),
      Q => sig_data_fifo_data_in(62),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(31),
      Q => sig_data_fifo_data_in(63),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(3),
      Q => sig_data_fifo_data_in(35),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(4),
      Q => sig_data_fifo_data_in(36),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(5),
      Q => sig_data_fifo_data_in(37),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(6),
      Q => sig_data_fifo_data_in(38),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(7),
      Q => sig_data_fifo_data_in(39),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(8),
      Q => sig_data_fifo_data_in(40),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I13(9),
      Q => sig_data_fifo_data_in(41),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I10(0),
      Q => \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I10(1),
      Q => \n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I15(0),
      Q => sig_data_fifo_data_in(68),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I15(1),
      Q => sig_data_fifo_data_in(69),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I15(2),
      Q => sig_data_fifo_data_in(70),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_2_I_DATA_FIFO,
      D => I15(3),
      Q => sig_data_fifo_data_in(71),
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_2_I_XD_FIFO,
      Q => lsig_0ffset_cntr,
      R => srst_wrst_busy
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_0_I_XD_FIFO,
      Q => \n_0_INCLUDE_PACKING.lsig_first_dbeat_reg\,
      R => '0'
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_4_I_XD_FIFO,
      Q => \n_0_INCLUDE_PACKING.lsig_packer_full_reg\,
      R => '0'
    );
I_DATA_FIFO: entity work.\axi_dma_0_axi_datamover_sfifo_autord__parameterized1\
    port map (
      DINA(73 downto 0) => sig_data_fifo_data_in(73 downto 0),
      DOUTB(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      E(0) => n_1_I_DATA_FIFO,
      I1 => \n_0_INCLUDE_PACKING.lsig_packer_full_reg\,
      I4(3 downto 0) => \DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set\(3 downto 0),
      O1(0) => n_2_I_DATA_FIFO,
      O2 => n_3_I_DATA_FIFO,
      O3 => n_4_I_DATA_FIFO,
      O4 => \^o4\,
      O5 => \^o5\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_2_in => p_2_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      srst_wrst_busy => srst_wrst_busy
    );
I_XD_FIFO: entity work.\axi_dma_0_axi_datamover_sfifo_autord__parameterized0\
    port map (
      D(6 downto 0) => sig_byte_cntr(6 downto 0),
      E(0) => E(0),
      I1 => \n_0_INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I10 => \n_0_sig_burst_dbeat_cntr[2]_i_2\,
      I2 => I1,
      I3 => \n_0_INCLUDE_PACKING.lsig_packer_full_reg\,
      I4 => I3,
      I5 => I4,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => n_0_I_XD_FIFO,
      O10 => O8,
      O11(8 downto 0) => O9(8 downto 0),
      O12 => O10,
      O13 => O11,
      O14 => O12,
      O15 => O13,
      O16 => O14,
      O17 => O15,
      O18 => O16,
      O19 => O17,
      O2 => p_0_in_0(0),
      O20 => O18,
      O21(1 downto 0) => O19(1 downto 0),
      O22 => O20,
      O23 => O21,
      O24(3 downto 0) => O22(3 downto 0),
      O25(3 downto 0) => O23(3 downto 0),
      O26 => n_50_I_XD_FIFO,
      O27 => n_51_I_XD_FIFO,
      O28 => n_52_I_XD_FIFO,
      O3 => n_2_I_XD_FIFO,
      O4 => O1,
      O5 => n_4_I_XD_FIFO,
      O6 => O3,
      O7 => \^o4\,
      O8 => \^o5\,
      O9 => O6,
      Q(6 downto 0) => \^di\(6 downto 0),
      SR(0) => n_8_I_XD_FIFO,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_0ffset_to_to_use => lsig_0ffset_to_to_use,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => srst_wrst_busy
    );
\sig_burst_dbeat_cntr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_sf_strt_addr_offset,
      I1 => \n_0_INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => lsig_0ffset_cntr,
      O => lsig_0ffset_to_to_use
    );
\sig_burst_dbeat_cntr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_burst_dbeat_cntr(0),
      I1 => sig_burst_dbeat_cntr(1),
      O => \n_0_sig_burst_dbeat_cntr[2]_i_2\
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_52_I_XD_FIFO,
      Q => sig_burst_dbeat_cntr(0),
      R => '0'
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_51_I_XD_FIFO,
      Q => sig_burst_dbeat_cntr(1),
      R => '0'
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => n_50_I_XD_FIFO,
      Q => sig_burst_dbeat_cntr(2),
      R => '0'
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(0),
      Q => \^di\(0),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(1),
      Q => \^di\(1),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(2),
      Q => \^di\(2),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(3),
      Q => \^di\(3),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(4),
      Q => \^di\(4),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(5),
      Q => \^di\(5),
      R => n_8_I_XD_FIFO
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => I16(0),
      D => sig_byte_cntr(6),
      Q => \^di\(6),
      R => n_8_I_XD_FIFO
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => sig_clr_dbc_reg,
      R => srst_wrst_busy
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => \^di\(8),
      R => srst_wrst_busy
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => \^di\(7),
      R => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_rd_sf is
  port (
    p_1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sf_allow_addr_req : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_rd_sf : entity is "axi_datamover_rd_sf";
end axi_dma_0_axi_datamover_rd_sf;

architecture STRUCTURE of axi_dma_0_axi_datamover_rd_sf is
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal \n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_4 : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_5 : STD_LOGIC;
  signal \n_0_sig_token_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[4]_i_4\ : STD_LOGIC;
  signal n_13_I_DATA_FIFO : STD_LOGIC;
  signal n_2_I_DATA_FIFO : STD_LOGIC;
  signal \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal n_3_I_DATA_FIFO : STD_LOGIC;
  signal n_4_I_DATA_FIFO : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_5 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_token_cntr[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_token_cntr[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_token_cntr[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_token_cntr[4]_i_3\ : label is "soft_lutpair164";
begin
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => \^lsig_0ffset_cntr\,
      R => SR(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_2_I_DATA_FIFO,
      Q => \n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      R => '0'
    );
I_DATA_FIFO: entity work.axi_dma_0_axi_datamover_sfifo_autord
    port map (
      DINA(73 downto 0) => DINA(73 downto 0),
      DOUTB(7 downto 0) => DOUTB(7 downto 0),
      E(0) => E(0),
      I1 => \n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I10(31 downto 0) => Q(31 downto 0),
      I2 => I1,
      I3 => I2,
      I4 => \^lsig_0ffset_cntr\,
      I5 => \n_0_sig_token_cntr[4]_i_3\,
      I6(4 downto 0) => \sig_token_cntr_reg__0\(4 downto 0),
      I7 => n_0_sig_ok_to_post_rd_addr_i_4,
      I8 => n_0_sig_ok_to_post_rd_addr_i_5,
      I9 => I3,
      O1 => p_1_out,
      O10(31 downto 0) => O7(31 downto 0),
      O2 => n_2_I_DATA_FIFO,
      O3 => n_3_I_DATA_FIFO,
      O4 => n_4_I_DATA_FIFO,
      O5 => n_13_I_DATA_FIFO,
      O6 => O3,
      O7 => O4,
      O8(3 downto 0) => O5(3 downto 0),
      O9(31 downto 0) => O6(31 downto 0),
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(0)
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\axi_dma_0_axi_datamover_fifo__parameterized1\
    port map (
      D(0) => D(0),
      I1 => n_3_I_DATA_FIFO,
      I2 => \n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I3 => n_4_I_DATA_FIFO,
      O1 => O1,
      O2 => \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      O3 => sig_inhibit_rdy_n,
      O4 => O2,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      lsig_0ffset_cntr => \^lsig_0ffset_cntr\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_reset_reg => sig_reset_reg
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003FFFFFFDC"
    )
    port map (
      I0 => I3,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \sig_token_cntr_reg__0\(1),
      I4 => \sig_token_cntr_reg__0\(3),
      I5 => \sig_token_cntr_reg__0\(4),
      O => n_0_sig_ok_to_post_rd_addr_i_4
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(3),
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \sig_token_cntr_reg__0\(1),
      O => n_0_sig_ok_to_post_rd_addr_i_5
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_13_I_DATA_FIFO,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[0]_i_1\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_sig_token_cntr[4]_i_4\,
      I1 => \sig_token_cntr_reg__0\(1),
      I2 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[1]_i_1\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(2),
      I1 => \sig_token_cntr_reg__0\(1),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \n_0_sig_token_cntr[4]_i_4\,
      O => \n_0_sig_token_cntr[2]_i_1\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(3),
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \n_0_sig_token_cntr[4]_i_4\,
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => \sig_token_cntr_reg__0\(1),
      O => \n_0_sig_token_cntr[3]_i_1\
    );
\sig_token_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5B55A8AA"
    )
    port map (
      I0 => I3,
      I1 => \sig_token_cntr_reg__0\(4),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \n_0_sig_token_cntr[4]_i_3\,
      I4 => I4,
      O => \n_0_sig_token_cntr[4]_i_1\
    );
\sig_token_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(4),
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(1),
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => \n_0_sig_token_cntr[4]_i_4\,
      I5 => \sig_token_cntr_reg__0\(2),
      O => \n_0_sig_token_cntr[4]_i_2\
    );
\sig_token_cntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(1),
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(2),
      O => \n_0_sig_token_cntr[4]_i_3\
    );
\sig_token_cntr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA2A"
    )
    port map (
      I0 => I4,
      I1 => \n_0_sig_token_cntr[4]_i_3\,
      I2 => \sig_token_cntr_reg__0\(4),
      I3 => \sig_token_cntr_reg__0\(3),
      I4 => I3,
      O => \n_0_sig_token_cntr[4]_i_4\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[4]_i_1\,
      D => \n_0_sig_token_cntr[0]_i_1\,
      Q => \sig_token_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[4]_i_1\,
      D => \n_0_sig_token_cntr[1]_i_1\,
      Q => \sig_token_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[4]_i_1\,
      D => \n_0_sig_token_cntr[2]_i_1\,
      Q => \sig_token_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[4]_i_1\,
      D => \n_0_sig_token_cntr[3]_i_1\,
      Q => \sig_token_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_token_cntr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[4]_i_1\,
      D => \n_0_sig_token_cntr[4]_i_2\,
      Q => \sig_token_cntr_reg__0\(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_mm2s_full_wrap is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    dm_mm2s_scndry_resetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end axi_dma_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of axi_dma_0_axi_datamover_mm2s_full_wrap is
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mstr2data_strt_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal n_0_I_ADDR_CNTL : STD_LOGIC;
  signal n_10_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_11_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_12_I_MSTR_PCC : STD_LOGIC;
  signal n_13_I_RD_DATA_CNTL : STD_LOGIC;
  signal \n_14_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_16_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_17_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_18_I_RD_DATA_CNTL : STD_LOGIC;
  signal \n_1_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_MSTR_PCC : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_MSTR_PCC : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_MSTR_PCC : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_MSTR_PCC : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_MSTR_PCC : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_MSTR_PCC : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_MSTR_PCC : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_MSTR_PCC : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_MSTR_PCC : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_MSTR_PCC : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_MSTR_PCC : STD_LOGIC;
  signal n_38_I_MSTR_PCC : STD_LOGIC;
  signal n_39_I_MSTR_PCC : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_40_I_MSTR_PCC : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_MSTR_PCC : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_MSTR_PCC : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_MSTR_PCC : STD_LOGIC;
  signal n_44_I_CMD_STATUS : STD_LOGIC;
  signal n_44_I_MSTR_PCC : STD_LOGIC;
  signal n_45_I_CMD_STATUS : STD_LOGIC;
  signal n_45_I_MSTR_PCC : STD_LOGIC;
  signal n_46_I_CMD_STATUS : STD_LOGIC;
  signal n_46_I_MSTR_PCC : STD_LOGIC;
  signal n_47_I_CMD_STATUS : STD_LOGIC;
  signal n_47_I_MSTR_PCC : STD_LOGIC;
  signal n_48_I_CMD_STATUS : STD_LOGIC;
  signal n_48_I_MSTR_PCC : STD_LOGIC;
  signal n_49_I_CMD_STATUS : STD_LOGIC;
  signal n_49_I_MSTR_PCC : STD_LOGIC;
  signal n_4_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_50_I_CMD_STATUS : STD_LOGIC;
  signal n_50_I_MSTR_PCC : STD_LOGIC;
  signal n_51_I_CMD_STATUS : STD_LOGIC;
  signal n_51_I_MSTR_PCC : STD_LOGIC;
  signal n_52_I_CMD_STATUS : STD_LOGIC;
  signal n_52_I_MSTR_PCC : STD_LOGIC;
  signal n_53_I_CMD_STATUS : STD_LOGIC;
  signal n_53_I_MSTR_PCC : STD_LOGIC;
  signal n_54_I_MSTR_PCC : STD_LOGIC;
  signal n_55_I_MSTR_PCC : STD_LOGIC;
  signal n_57_I_MSTR_PCC : STD_LOGIC;
  signal n_58_I_MSTR_PCC : STD_LOGIC;
  signal n_59_I_MSTR_PCC : STD_LOGIC;
  signal n_60_I_MSTR_PCC : STD_LOGIC;
  signal n_7_I_MSTR_PCC : STD_LOGIC;
  signal n_8_I_MSTR_PCC : STD_LOGIC;
  signal n_9_I_RD_DATA_CNTL : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_dfifo_tkeep_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_fifo_next_sequential : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC;
  signal sig_mstr2sf_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stop_request : STD_LOGIC;
  signal sig_wrcnt_mblen_slice : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.axi_dma_0_axi_datamover_skid_buf_6
    port map (
      D(31 downto 0) => s_data(31 downto 0),
      DOUTB(7 downto 0) => sig_dfifo_tkeep_out(7 downto 0),
      I1 => n_59_I_MSTR_PCC,
      I2 => \n_17_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I3(31 downto 0) => sig_data_skid_mux_out(31 downto 0),
      I4(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      Q(31 downto 0) => sig_data_skid_reg(31 downto 0),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_reset_reg => sig_reset_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.axi_dma_0_axi_datamover_rd_sf
    port map (
      D(0) => sig_mstr2sf_strt_offset,
      DINA(73) => sig_data2sf_cmd_cmplt,
      DINA(72) => sig_rdc2sf_wlast,
      DINA(71 downto 64) => sig_rdc2sf_wstrb(7 downto 0),
      DINA(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      DOUTB(7 downto 0) => sig_dfifo_tkeep_out(7 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\,
      I1 => n_10_I_RD_DATA_CNTL,
      I2 => n_18_I_RD_DATA_CNTL,
      I3 => n_0_I_ADDR_CNTL,
      I4 => n_4_I_RD_DATA_CNTL,
      O1 => \n_1_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O2 => \n_14_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O3 => \n_16_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O4 => \n_17_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O5(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      O6(31 downto 0) => sig_data_skid_mux_out(31 downto 0),
      O7(31 downto 0) => s_data(31 downto 0),
      Q(31 downto 0) => sig_data_skid_reg(31 downto 0),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_1_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(4)
    );
I_ADDR_CNTL: entity work.axi_dma_0_axi_datamover_addr_cntl
    port map (
      D(31) => n_27_I_MSTR_PCC,
      D(30) => n_28_I_MSTR_PCC,
      D(29) => n_29_I_MSTR_PCC,
      D(28) => n_30_I_MSTR_PCC,
      D(27) => n_31_I_MSTR_PCC,
      D(26) => n_32_I_MSTR_PCC,
      D(25) => n_33_I_MSTR_PCC,
      D(24) => n_34_I_MSTR_PCC,
      D(23) => n_35_I_MSTR_PCC,
      D(22) => n_36_I_MSTR_PCC,
      D(21) => n_37_I_MSTR_PCC,
      D(20) => n_38_I_MSTR_PCC,
      D(19) => n_39_I_MSTR_PCC,
      D(18) => n_40_I_MSTR_PCC,
      D(17) => n_41_I_MSTR_PCC,
      D(16) => n_42_I_MSTR_PCC,
      D(15) => n_43_I_MSTR_PCC,
      D(14) => n_44_I_MSTR_PCC,
      D(13) => n_45_I_MSTR_PCC,
      D(12) => n_46_I_MSTR_PCC,
      D(11) => n_47_I_MSTR_PCC,
      D(10) => n_48_I_MSTR_PCC,
      D(9) => n_49_I_MSTR_PCC,
      D(8) => n_50_I_MSTR_PCC,
      D(7) => n_51_I_MSTR_PCC,
      D(6) => n_52_I_MSTR_PCC,
      D(5) => n_53_I_MSTR_PCC,
      D(4) => n_54_I_MSTR_PCC,
      D(3) => n_55_I_MSTR_PCC,
      D(2) => sig_mstr2sf_strt_offset,
      D(1) => n_57_I_MSTR_PCC,
      D(0) => n_58_I_MSTR_PCC,
      I1 => \^o1\,
      I2 => n_60_I_MSTR_PCC,
      I3 => n_9_I_RD_DATA_CNTL,
      I4(2 downto 0) => sig_mstr2data_len(2 downto 0),
      O1 => n_0_I_ADDR_CNTL,
      O2 => n_3_I_ADDR_CNTL,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_input_burst_type_reg => sig_input_burst_type_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.axi_dma_0_axi_datamover_cmd_status
    port map (
      D(48 downto 0) => D(48 downto 0),
      I1 => n_8_I_MSTR_PCC,
      I2(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      I2(0) => sig_rd_sts_tag_reg(0),
      O1(3 downto 0) => Q(3 downto 0),
      Q(48) => sig_cmd_tag_slice(0),
      Q(47 downto 32) => data(15 downto 0),
      Q(31) => n_22_I_CMD_STATUS,
      Q(30) => n_23_I_CMD_STATUS,
      Q(29) => n_24_I_CMD_STATUS,
      Q(28) => n_25_I_CMD_STATUS,
      Q(27) => n_26_I_CMD_STATUS,
      Q(26) => n_27_I_CMD_STATUS,
      Q(25) => n_28_I_CMD_STATUS,
      Q(24) => n_29_I_CMD_STATUS,
      Q(23) => n_30_I_CMD_STATUS,
      Q(22) => n_31_I_CMD_STATUS,
      Q(21) => n_32_I_CMD_STATUS,
      Q(20) => n_33_I_CMD_STATUS,
      Q(19) => n_34_I_CMD_STATUS,
      Q(18) => n_35_I_CMD_STATUS,
      Q(17) => n_36_I_CMD_STATUS,
      Q(16) => n_37_I_CMD_STATUS,
      Q(15) => sig_cmd_eof_slice,
      Q(14) => sig_cmd_type_slice,
      Q(13) => n_40_I_CMD_STATUS,
      Q(12) => n_41_I_CMD_STATUS,
      Q(11) => n_42_I_CMD_STATUS,
      Q(10) => n_43_I_CMD_STATUS,
      Q(9) => n_44_I_CMD_STATUS,
      Q(8) => n_45_I_CMD_STATUS,
      Q(7) => n_46_I_CMD_STATUS,
      Q(6) => n_47_I_CMD_STATUS,
      Q(5) => n_48_I_CMD_STATUS,
      Q(4) => n_49_I_CMD_STATUS,
      Q(3) => n_50_I_CMD_STATUS,
      Q(2) => n_51_I_CMD_STATUS,
      Q(1) => n_52_I_CMD_STATUS,
      Q(0) => n_53_I_CMD_STATUS,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.axi_dma_0_axi_datamover_pcc
    port map (
      D(0) => p_0_in(0),
      I1 => \n_14_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I2 => n_3_I_ADDR_CNTL,
      I3(0) => \sig_dbeat_cntr_reg__0\(0),
      I4(2 downto 0) => sig_mstr2data_len(2 downto 0),
      I5 => \n_16_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I6 => \n_1_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O1 => \^o1\,
      O2 => n_7_I_MSTR_PCC,
      O3 => n_8_I_MSTR_PCC,
      O4 => n_12_I_MSTR_PCC,
      O5(7 downto 0) => mstr2data_last_strb(7 downto 0),
      O6(31) => n_27_I_MSTR_PCC,
      O6(30) => n_28_I_MSTR_PCC,
      O6(29) => n_29_I_MSTR_PCC,
      O6(28) => n_30_I_MSTR_PCC,
      O6(27) => n_31_I_MSTR_PCC,
      O6(26) => n_32_I_MSTR_PCC,
      O6(25) => n_33_I_MSTR_PCC,
      O6(24) => n_34_I_MSTR_PCC,
      O6(23) => n_35_I_MSTR_PCC,
      O6(22) => n_36_I_MSTR_PCC,
      O6(21) => n_37_I_MSTR_PCC,
      O6(20) => n_38_I_MSTR_PCC,
      O6(19) => n_39_I_MSTR_PCC,
      O6(18) => n_40_I_MSTR_PCC,
      O6(17) => n_41_I_MSTR_PCC,
      O6(16) => n_42_I_MSTR_PCC,
      O6(15) => n_43_I_MSTR_PCC,
      O6(14) => n_44_I_MSTR_PCC,
      O6(13) => n_45_I_MSTR_PCC,
      O6(12) => n_46_I_MSTR_PCC,
      O6(11) => n_47_I_MSTR_PCC,
      O6(10) => n_48_I_MSTR_PCC,
      O6(9) => n_49_I_MSTR_PCC,
      O6(8) => n_50_I_MSTR_PCC,
      O6(7) => n_51_I_MSTR_PCC,
      O6(6) => n_52_I_MSTR_PCC,
      O6(5) => n_53_I_MSTR_PCC,
      O6(4) => n_54_I_MSTR_PCC,
      O6(3) => n_55_I_MSTR_PCC,
      O6(2) => sig_mstr2sf_strt_offset,
      O6(1) => n_57_I_MSTR_PCC,
      O6(0) => n_58_I_MSTR_PCC,
      O7 => n_59_I_MSTR_PCC,
      O8 => n_60_I_MSTR_PCC,
      O9(7 downto 0) => mstr2data_strt_strb(7 downto 0),
      Q(48) => sig_cmd_tag_slice(0),
      Q(47 downto 32) => data(15 downto 0),
      Q(31) => n_22_I_CMD_STATUS,
      Q(30) => n_23_I_CMD_STATUS,
      Q(29) => n_24_I_CMD_STATUS,
      Q(28) => n_25_I_CMD_STATUS,
      Q(27) => n_26_I_CMD_STATUS,
      Q(26) => n_27_I_CMD_STATUS,
      Q(25) => n_28_I_CMD_STATUS,
      Q(24) => n_29_I_CMD_STATUS,
      Q(23) => n_30_I_CMD_STATUS,
      Q(22) => n_31_I_CMD_STATUS,
      Q(21) => n_32_I_CMD_STATUS,
      Q(20) => n_33_I_CMD_STATUS,
      Q(19) => n_34_I_CMD_STATUS,
      Q(18) => n_35_I_CMD_STATUS,
      Q(17) => n_36_I_CMD_STATUS,
      Q(16) => n_37_I_CMD_STATUS,
      Q(15) => sig_cmd_eof_slice,
      Q(14) => sig_cmd_type_slice,
      Q(13) => n_40_I_CMD_STATUS,
      Q(12) => n_41_I_CMD_STATUS,
      Q(11) => n_42_I_CMD_STATUS,
      Q(10) => n_43_I_CMD_STATUS,
      Q(9) => n_44_I_CMD_STATUS,
      Q(8) => n_45_I_CMD_STATUS,
      Q(7) => n_46_I_CMD_STATUS,
      Q(6) => n_47_I_CMD_STATUS,
      Q(5) => n_48_I_CMD_STATUS,
      Q(4) => n_49_I_CMD_STATUS,
      Q(3) => n_50_I_CMD_STATUS,
      Q(2) => n_51_I_CMD_STATUS,
      Q(1) => n_52_I_CMD_STATUS,
      Q(0) => n_53_I_CMD_STATUS,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_fifo_next_sequential => sig_fifo_next_sequential,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_burst_type_reg => sig_input_burst_type_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_mstr2sf_tag(0) => sig_mstr2sf_tag(0),
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stop_request => sig_stop_request
    );
I_RD_DATA_CNTL: entity work.axi_dma_0_axi_datamover_rddata_cntl
    port map (
      D(0) => p_0_in(0),
      DINA(9) => sig_data2sf_cmd_cmplt,
      DINA(8) => sig_rdc2sf_wlast,
      DINA(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\,
      I1 => n_7_I_MSTR_PCC,
      I2(1) => sig_rsc2stat_status(6),
      I2(0) => sig_rsc2stat_status(4),
      I3 => n_12_I_MSTR_PCC,
      I4(1 downto 0) => sig_mstr2data_len(2 downto 1),
      I5(7 downto 0) => mstr2data_last_strb(7 downto 0),
      I6(7 downto 0) => mstr2data_strt_strb(7 downto 0),
      O1 => \^o1\,
      O2 => n_4_I_RD_DATA_CNTL,
      O3 => n_9_I_RD_DATA_CNTL,
      O4 => n_10_I_RD_DATA_CNTL,
      O5 => n_11_I_RD_DATA_CNTL,
      O6 => n_13_I_RD_DATA_CNTL,
      O7 => n_18_I_RD_DATA_CNTL,
      Q(0) => \sig_dbeat_cntr_reg__0\(0),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      p_1_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_fifo_next_sequential => sig_fifo_next_sequential,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_mstr2sf_tag(0) => sig_mstr2sf_tag(0),
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(4)
    );
I_RD_STATUS_CNTLR: entity work.axi_dma_0_axi_datamover_rd_status_cntl
    port map (
      I1 => n_13_I_RD_DATA_CNTL,
      I2(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      I2(0) => sig_rd_sts_tag_reg(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_dma_0_axi_datamover_reset_7
    port map (
      I1 => I1,
      I2 => n_11_I_RD_DATA_CNTL,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      dm_mm2s_scndry_resetn => dm_mm2s_scndry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O1 : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    m_axi_s2mm_awvalid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end axi_dma_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of axi_dma_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal \n_102_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_109_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_111_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_112_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_113_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_114_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_115_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_116_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_117_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_118_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_121_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_122_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_12_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_13_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_13_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_1_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_22_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_23_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_23_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_25_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_26_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_27_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_29_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_30_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_30_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_31_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_32_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_33_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_33_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_34_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_34_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_35_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_35_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_36_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_36_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_37_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_38_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_39_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_3_I_RESET : STD_LOGIC;
  signal \n_40_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_41_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_42_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_43_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_44_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_45_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_46_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_47_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_48_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_49_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_4_I_RESET : STD_LOGIC;
  signal \n_50_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_51_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_52_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_53_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_53_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_54_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_54_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_55_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_55_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_56_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_56_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_57_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_57_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_58_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_58_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_59_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_59_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_60_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_60_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_61_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_62_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_63_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_64_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_65_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_66_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_67_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_68_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\ : STD_LOGIC;
  signal \n_69_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_6_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_70_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_71_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_72_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_73_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_74_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_75_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_76_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_77_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_78_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_79_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_7_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_80_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_81_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_82_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_83_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_84_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_85_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_86_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_87_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_88_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_8_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_90_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_91_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_92_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_93_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal \n_98_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_99_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\ : STD_LOGIC;
  signal \n_9_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal p_0_out_1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_32_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_9_out : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2skid_wdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_halt_reg_dly3_2 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_stop_request : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal skid2dre_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal skid2dre_wlast : STD_LOGIC;
  signal skid2dre_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal skid2dre_wvalid : STD_LOGIC;
begin
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.axi_dma_0_axi_datamover_skid_buf
    port map (
      D(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      E(0) => sig_data_reg_out_en,
      I1 => n_29_I_WR_DATA_CNTL,
      I2 => n_30_I_WR_DATA_CNTL,
      I3 => n_31_I_WR_DATA_CNTL,
      I4 => n_32_I_WR_DATA_CNTL,
      I5 => n_33_I_WR_DATA_CNTL,
      O1(31 downto 0) => skid2dre_wdata(31 downto 0),
      Q(3 downto 0) => skid2dre_wstrb(3 downto 0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_sstrb_stop_mask_0(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask\(3 downto 0),
      sig_stop_request => sig_stop_request,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wvalid => skid2dre_wvalid,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.axi_dma_0_axi_datamover_indet_btt
    port map (
      D(7 downto 0) => p_2_in(7 downto 0),
      DI(8 downto 0) => DI(8 downto 0),
      E(0) => E(0),
      I1 => \n_90_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I10(1) => \n_55_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I10(0) => \n_56_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(1) => \n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(0) => \n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(31) => \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(30) => \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(29) => \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(28) => \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(27) => \n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(26) => \n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(25) => \n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(24) => \n_30_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(23) => \n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(22) => \n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(21) => \n_33_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(20) => \n_34_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(19) => \n_35_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(18) => \n_36_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(17) => \n_37_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(16) => \n_38_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(15) => \n_39_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(14) => \n_40_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(13) => \n_41_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(12) => \n_42_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(11) => \n_43_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(10) => \n_44_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(9) => \n_45_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(8) => \n_46_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(7) => \n_47_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(6) => \n_48_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(5) => \n_49_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(4) => \n_50_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(3) => \n_51_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(2) => \n_52_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(1) => \n_53_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(0) => \n_54_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(31) => \n_57_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(30) => \n_58_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(29) => \n_59_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(28) => \n_60_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(27) => \n_61_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(26) => \n_62_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(25) => \n_63_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(24) => \n_64_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(23) => \n_65_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(22) => \n_66_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(21) => \n_67_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(20) => \n_68_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(19) => \n_69_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(18) => \n_70_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(17) => \n_71_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(16) => \n_72_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(15) => \n_73_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(14) => \n_74_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(13) => \n_75_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(12) => \n_76_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(11) => \n_77_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(10) => \n_78_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(9) => \n_79_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(8) => \n_80_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(7) => \n_81_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(6) => \n_82_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(5) => \n_83_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(4) => \n_84_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(3) => \n_85_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(2) => \n_86_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(1) => \n_87_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(0) => \n_88_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(3) => \n_6_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(2) => \n_7_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(1) => \n_8_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(0) => \n_9_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(3) => \n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(2) => \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(1) => \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(0) => \n_13_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I16(0) => \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I2 => n_23_I_WR_DATA_CNTL,
      I3 => \n_91_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I4 => \n_92_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I5 => n_36_I_WR_DATA_CNTL,
      I6 => \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I7 => \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I8 => \n_93_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I9(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      O1 => \n_12_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O10 => \n_109_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O11 => \n_111_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O12 => \n_112_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O13 => \n_113_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O14 => \n_114_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O15 => \n_115_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O16 => \n_116_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O17 => \n_117_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O18 => \n_118_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O19(1 downto 0) => sig_xfer_len(3 downto 2),
      O2 => \n_13_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O20 => \n_121_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O21 => \n_122_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O22(3 downto 0) => O4(3 downto 0),
      O23(3 downto 0) => O3(3 downto 0),
      O24(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      O3 => \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O4 => \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O5 => \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O6 => \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O7 => \n_98_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O8 => \n_99_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O9(8) => sig_sf2pcc_packet_eop,
      O9(7) => sig_sf2pcc_cmd_cmplt,
      O9(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      Q(71 downto 64) => sig_ibtt2wdc_stbs_asserted(7 downto 0),
      Q(63 downto 0) => sig_data2skid_wdata(63 downto 0),
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7) => n_53_I_WR_DATA_CNTL,
      p_0_in(6) => n_54_I_WR_DATA_CNTL,
      p_0_in(5) => n_55_I_WR_DATA_CNTL,
      p_0_in(4) => n_56_I_WR_DATA_CNTL,
      p_0_in(3) => n_57_I_WR_DATA_CNTL,
      p_0_in(2) => n_58_I_WR_DATA_CNTL,
      p_0_in(1) => n_59_I_WR_DATA_CNTL,
      p_0_in(0) => n_60_I_WR_DATA_CNTL,
      p_0_in_0(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.axi_dma_0_axi_datamover_ibttcc
    port map (
      D(0) => p_27_out(0),
      I1 => \n_99_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I10 => n_34_I_WR_DATA_CNTL,
      I11 => n_35_I_WR_DATA_CNTL,
      I12 => \n_109_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I13 => \n_111_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I14(1 downto 0) => sig_xfer_len(3 downto 2),
      I2 => \n_1_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I3 => \n_112_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I4 => \n_113_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I5 => \n_114_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I6 => \n_115_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I7 => \n_116_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I8 => \n_117_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I9 => \n_118_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      O1 => O1,
      O2(6) => \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(5) => \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(4) => \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(3) => p_0_out_1(3),
      O2(2) => \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(1) => \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O2(0) => \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O3(31 downto 3) => p_30_out(31 downto 3),
      O3(2 downto 0) => p_20_out(2 downto 0),
      O4 => \n_102_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O5(7 downto 0) => p_19_out(7 downto 0),
      O6 => \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O7 => \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O8 => \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      O9(8) => sig_sf2pcc_packet_eop,
      O9(7) => sig_sf2pcc_cmd_cmplt,
      O9(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      Q(47 downto 16) => sig_cmd2mstr_command(63 downto 32),
      Q(15) => sig_cmd2mstr_command(30),
      Q(14) => sig_cmd2mstr_command(23),
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      \in\(17) => p_0_out_0,
      \in\(16) => p_1_out,
      \in\(15) => p_2_out,
      \in\(14) => p_3_out,
      \in\(13 downto 0) => p_5_out(13 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_22_out => p_22_out,
      p_32_out => p_32_out,
      p_9_out => p_9_out,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_psm_halt => sig_psm_halt,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.axi_dma_0_axi_datamover_s2mm_realign
    port map (
      D(31 downto 0) => skid2dre_wdata(31 downto 0),
      E(0) => sig_data_reg_out_en,
      I1 => \n_121_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I10(1) => \n_55_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I10(0) => \n_56_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(1) => \n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I11(0) => \n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(31) => \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(30) => \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(29) => \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(28) => \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(27) => \n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(26) => \n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(25) => \n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(24) => \n_30_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(23) => \n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(22) => \n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(21) => \n_33_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(20) => \n_34_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(19) => \n_35_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(18) => \n_36_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(17) => \n_37_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(16) => \n_38_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(15) => \n_39_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(14) => \n_40_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(13) => \n_41_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(12) => \n_42_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(11) => \n_43_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(10) => \n_44_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(9) => \n_45_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(8) => \n_46_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(7) => \n_47_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(6) => \n_48_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(5) => \n_49_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(4) => \n_50_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(3) => \n_51_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(2) => \n_52_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(1) => \n_53_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I12(0) => \n_54_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(31) => \n_57_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(30) => \n_58_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(29) => \n_59_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(28) => \n_60_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(27) => \n_61_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(26) => \n_62_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(25) => \n_63_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(24) => \n_64_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(23) => \n_65_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(22) => \n_66_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(21) => \n_67_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(20) => \n_68_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(19) => \n_69_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(18) => \n_70_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(17) => \n_71_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(16) => \n_72_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(15) => \n_73_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(14) => \n_74_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(13) => \n_75_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(12) => \n_76_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(11) => \n_77_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(10) => \n_78_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(9) => \n_79_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(8) => \n_80_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(7) => \n_81_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(6) => \n_82_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(5) => \n_83_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(4) => \n_84_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(3) => \n_85_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(2) => \n_86_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(1) => \n_87_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I13(0) => \n_88_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(3) => \n_6_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(2) => \n_7_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(1) => \n_8_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I14(0) => \n_9_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(3) => \n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(2) => \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(1) => \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I15(0) => \n_13_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I16(0) => \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      I2 => \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I3 => \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I4 => \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I5 => \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I6 => \n_12_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I7(3 downto 0) => skid2dre_wstrb(3 downto 0),
      I8 => \n_122_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I9(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      O1 => \n_1_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O2 => \n_90_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O3 => \n_91_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O4 => \n_92_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O5 => \n_93_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      Q(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      dre2skid_wready => dre2skid_wready,
      \in\(17) => p_0_out_0,
      \in\(16) => p_1_out,
      \in\(15) => p_2_out,
      \in\(14) => p_3_out,
      \in\(13 downto 0) => p_5_out(13 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      p_0_in2_in => p_0_in2_in,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sstrb_stop_mask(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask\(3 downto 0),
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wvalid => skid2dre_wvalid,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
I_ADDR_CNTL: entity work.\axi_dma_0_axi_datamover_addr_cntl__parameterized0\
    port map (
      D(31 downto 3) => p_30_out(31 downto 3),
      D(2 downto 0) => p_20_out(2 downto 0),
      I1 => n_25_I_WR_DATA_CNTL,
      I2(7 downto 0) => p_19_out(7 downto 0),
      I3(0) => p_27_out(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      p_0_in => p_0_in,
      p_13_out => p_13_out,
      p_22_out => p_22_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.\axi_dma_0_axi_datamover_cmd_status__parameterized0\
    port map (
      D(17) => sig_wsc2stat_status(31),
      D(16 downto 3) => sig_wsc2stat_status(21 downto 8),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I3(47 downto 0) => I3(47 downto 0),
      O1 => O2,
      O5(17 downto 0) => O5(17 downto 0),
      Q(47 downto 16) => sig_cmd2mstr_command(63 downto 32),
      Q(15) => sig_cmd2mstr_command(30),
      Q(14) => sig_cmd2mstr_command(23),
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_psm_halt => sig_psm_halt,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
I_RESET: entity work.axi_dma_0_axi_datamover_reset
    port map (
      I1 => n_23_I_WR_STATUS_CNTLR,
      I2 => I2,
      O1 => n_3_I_RESET,
      O2 => n_4_I_RESET,
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg => sig_halt_reg,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
I_S2MM_MMAP_SKID_BUF: entity work.axi_dma_0_axi_datamover_skid2mm_buf
    port map (
      D(63 downto 0) => sig_data2skid_wdata(63 downto 0),
      I1 => n_26_I_WR_DATA_CNTL,
      I2(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      I3(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      Q(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      p_0_in3_in => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_skid2data_wready => sig_skid2data_wready,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
I_WR_DATA_CNTL: entity work.axi_dma_0_axi_datamover_wrdata_cntl
    port map (
      D(6) => \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(5) => \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(4) => \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(3) => p_0_out_1(3),
      D(2) => \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(1) => \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      D(0) => \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I1 => \n_13_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I2 => n_4_I_RESET,
      I3 => n_22_I_WR_STATUS_CNTLR,
      I4 => \n_102_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\,
      I5(7 downto 0) => p_19_out(7 downto 0),
      I6 => \n_98_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\,
      I7(7 downto 0) => p_2_in(7 downto 0),
      I8(7 downto 0) => sig_ibtt2wdc_stbs_asserted(7 downto 0),
      O1 => n_23_I_WR_DATA_CNTL,
      O10 => n_34_I_WR_DATA_CNTL,
      O11 => n_35_I_WR_DATA_CNTL,
      O12 => n_36_I_WR_DATA_CNTL,
      O13(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      O14(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      O2 => n_25_I_WR_DATA_CNTL,
      O24(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      O3 => n_26_I_WR_DATA_CNTL,
      O4 => n_27_I_WR_DATA_CNTL,
      O5 => n_29_I_WR_DATA_CNTL,
      O6 => n_30_I_WR_DATA_CNTL,
      O7 => n_31_I_WR_DATA_CNTL,
      O8 => n_32_I_WR_DATA_CNTL,
      O9 => n_33_I_WR_DATA_CNTL,
      Q(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      \in\(16) => sig_data2wsc_eop,
      \in\(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7) => n_53_I_WR_DATA_CNTL,
      p_0_in(6) => n_54_I_WR_DATA_CNTL,
      p_0_in(5) => n_55_I_WR_DATA_CNTL,
      p_0_in(4) => n_56_I_WR_DATA_CNTL,
      p_0_in(3) => n_57_I_WR_DATA_CNTL,
      p_0_in(2) => n_58_I_WR_DATA_CNTL,
      p_0_in(1) => n_59_I_WR_DATA_CNTL,
      p_0_in(0) => n_60_I_WR_DATA_CNTL,
      p_0_in3_in => p_0_in3_in,
      p_11_out => p_11_out,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_22_out => p_22_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_0 => sig_halt_reg_dly3_2,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stop_request => sig_stop_request,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
I_WR_STATUS_CNTLR: entity work.axi_dma_0_axi_datamover_wr_status_cntl
    port map (
      D(17) => sig_wsc2stat_status(31),
      D(16 downto 3) => sig_wsc2stat_status(21 downto 8),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => n_3_I_RESET,
      I2 => n_27_I_WR_DATA_CNTL,
      O1 => n_22_I_WR_STATUS_CNTLR,
      O2 => n_23_I_WR_STATUS_CNTLR,
      \in\(16) => sig_data2wsc_eop,
      \in\(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3_2,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      srst_wrst_busy => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0_axi_datamover is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    mm2s_err : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_err : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    m_axi_s2mm_awvalid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    dm_mm2s_scndry_resetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    dm_s2mm_scndry_resetn : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_dma_0_axi_datamover : entity is "axi_datamover";
end axi_dma_0_axi_datamover;

architecture STRUCTURE of axi_dma_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.axi_dma_0_axi_datamover_mm2s_full_wrap
    port map (
      D(48 downto 0) => D(48 downto 0),
      I1 => I1,
      O1 => mm2s_err,
      Q(3 downto 0) => Q(3 downto 0),
      dm_mm2s_scndry_resetn => dm_mm2s_scndry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_rst2all_stop_request => sig_rst2all_stop_request
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.axi_dma_0_axi_datamover_s2mm_full_wrap
    port map (
      DI(8 downto 0) => DI(8 downto 0),
      E(0) => E(0),
      I2 => I2,
      I3(47 downto 0) => I3(47 downto 0),
      O1 => s2mm_err,
      O2 => s_axis_s2mm_cmd_tready,
      O3(3 downto 0) => O1(3 downto 0),
      O4(3 downto 0) => O2(3 downto 0),
      O5(17 downto 0) => O3(17 downto 0),
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_dma_0_axi_dma__parameterized0\ is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_dma_0_axi_dma__parameterized0\ : entity is "axi_dma";
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of \axi_dma_0_axi_dma__parameterized0\ : entity is 125;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 14;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of \axi_dma_0_axi_dma__parameterized0\ : entity is 8;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 64;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of \axi_dma_0_axi_dma__parameterized0\ : entity is 8;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 64;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of \axi_dma_0_axi_dma__parameterized0\ : entity is 32;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of \axi_dma_0_axi_dma__parameterized0\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \axi_dma_0_axi_dma__parameterized0\ : entity is "zynq";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \axi_dma_0_axi_dma__parameterized0\ : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of \axi_dma_0_axi_dma__parameterized0\ : entity is "axi_dma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \axi_dma_0_axi_dma__parameterized0\ : entity is "yes";
end \axi_dma_0_axi_dma__parameterized0\;

architecture STRUCTURE of \axi_dma_0_axi_dma__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal FIFO_Full : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : signal is std.standard.true;
  signal \I_SG_FETCH_MNGR/ch1_fetch_address\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \I_SG_FETCH_MNGR/ch2_fetch_address\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \I_SG_FETCH_QUEUE/data_concat\ : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \I_SG_FETCH_QUEUE/p_0_in10_in\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dm_mm2s_scndry_resetn : STD_LOGIC;
  signal dm_s2mm_scndry_resetn : STD_LOGIC;
  signal dma_mm2s_error : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_ftch1_desc_available : STD_LOGIC;
  signal m_axis_ftch2_desc_available : STD_LOGIC;
  signal m_axis_mm2s_ftch_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal m_axis_s2mm_ftch_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_cntrl_strm_stop : STD_LOGIC;
  signal mm2s_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal mm2s_desc_flush : STD_LOGIC;
  signal mm2s_err : STD_LOGIC;
  signal mm2s_error : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
  signal mm2s_irqthresh_wren : STD_LOGIC;
  signal mm2s_new_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal mm2s_new_curdesc_wren : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_scndry_resetn : STD_LOGIC;
  signal mm2s_soft_reset_done : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\ : STD_LOGIC;
  signal \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\ : STD_LOGIC;
  signal n_0_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_0_I_RST_MODULE : STD_LOGIC;
  signal n_10_I_RST_MODULE : STD_LOGIC;
  signal n_11_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_11_I_RST_MODULE : STD_LOGIC;
  signal n_12_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_12_I_RST_MODULE : STD_LOGIC;
  signal n_13_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_13_I_RST_MODULE : STD_LOGIC;
  signal n_14_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_14_I_RST_MODULE : STD_LOGIC;
  signal n_151_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_152_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_152_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_152_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_153_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_153_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_153_I_S2MM_DMA_MNGR : STD_LOGIC;
  signal n_154_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_155_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_156_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_157_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_159_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_15_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_15_I_RST_MODULE : STD_LOGIC;
  signal n_161_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_163_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_164_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_165_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_166_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_169_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_16_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_16_I_RST_MODULE : STD_LOGIC;
  signal n_170_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_171_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_173_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_175_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_17_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_17_I_RST_MODULE : STD_LOGIC;
  signal n_18_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_18_I_RST_MODULE : STD_LOGIC;
  signal n_19_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_1_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_22_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_23_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_24_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_25_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_25_I_RST_MODULE : STD_LOGIC;
  signal n_26_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_27_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_28_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_29_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_29_I_RST_MODULE : STD_LOGIC;
  signal n_2_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_30_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_30_I_RST_MODULE : STD_LOGIC;
  signal n_31_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_31_I_RST_MODULE : STD_LOGIC;
  signal n_32_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_32_I_RST_MODULE : STD_LOGIC;
  signal n_33_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_33_I_RST_MODULE : STD_LOGIC;
  signal n_34_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_34_I_RST_MODULE : STD_LOGIC;
  signal n_35_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_35_I_RST_MODULE : STD_LOGIC;
  signal n_36_I_RST_MODULE : STD_LOGIC;
  signal n_37_I_RST_MODULE : STD_LOGIC;
  signal n_38_I_RST_MODULE : STD_LOGIC;
  signal n_39_I_RST_MODULE : STD_LOGIC;
  signal n_3_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_3_I_RST_MODULE : STD_LOGIC;
  signal n_40_I_RST_MODULE : STD_LOGIC;
  signal n_41_I_RST_MODULE : STD_LOGIC;
  signal n_42_I_RST_MODULE : STD_LOGIC;
  signal \n_439_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_447_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_449_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_453_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_462_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_464_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_48_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_49_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_4_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_4_I_RST_MODULE : STD_LOGIC;
  signal \n_500_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_501_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_50_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_51_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal \n_546_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_547_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_553_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_554_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_555_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_556_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_557_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_558_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_559_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_560_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_561_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_562_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_563_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_564_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_5_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_5_I_RST_MODULE : STD_LOGIC;
  signal n_6_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_6_I_RST_MODULE : STD_LOGIC;
  signal n_7_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_7_I_RST_MODULE : STD_LOGIC;
  signal n_8_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_8_I_RST_MODULE : STD_LOGIC;
  signal n_9_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_9_I_RST_MODULE : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_23_out_0 : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_24_out_1 : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_32_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_38_out : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_42_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_43_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ptr2_queue_full : STD_LOGIC;
  signal ptr_queue_full : STD_LOGIC;
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_desc_flush_del : STD_LOGIC;
  signal s2mm_err : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
  signal s2mm_irqthresh_wren : STD_LOGIC;
  signal s2mm_new_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_new_curdesc_wren : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_run_stop_del : STD_LOGIC;
  signal s2mm_scndry_resetn : STD_LOGIC;
  signal s2mm_soft_reset_done : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i2_out : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal s_axis_mm2s_updtptr_tvalid : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_mm2s_updtsts_tlast : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tvalid : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal s_axis_s2mm_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal s_axis_s2mm_updtptr_tvalid : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_s2mm_updtsts_tlast : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tvalid : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal sts_queue_full : STD_LOGIC;
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      DIA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(1 downto 0),
      DIB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(3 downto 2),
      DIC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(5 downto 4),
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(1 downto 0),
      DOB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(3 downto 2),
      DOC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => \<const0>\,
      ADDRA(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRB(4) => \<const0>\,
      ADDRB(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRC(4) => \<const0>\,
      ADDRC(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      ADDRD(4) => \<const0>\,
      ADDRD(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      DIA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(7 downto 6),
      DIB(1) => \<const0>\,
      DIB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(8),
      DIC(1) => \<const0>\,
      DIC(0) => \<const0>\,
      DID(1) => \<const0>\,
      DID(0) => \<const0>\,
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(7 downto 6),
      DOB(1) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(8),
      DOC(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\
    );
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.axi_dma_0_axi_sg
    port map (
      D(27 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 4),
      E(0) => \n_449_GEN_SG_ENGINE.I_SG_ENGINE\,
      I1(0) => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      I10(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\,
      I11 => n_1_I_AXI_DMA_REG_MODULE,
      I12 => n_11_I_AXI_DMA_REG_MODULE,
      I13(0) => n_170_I_AXI_DMA_REG_MODULE,
      I14(0) => n_49_I_AXI_DMA_REG_MODULE,
      I15 => n_9_I_AXI_DMA_REG_MODULE,
      I16 => n_8_I_AXI_DMA_REG_MODULE,
      I17 => n_7_I_AXI_DMA_REG_MODULE,
      I18 => n_6_I_AXI_DMA_REG_MODULE,
      I19 => n_5_I_AXI_DMA_REG_MODULE,
      I2 => n_159_I_AXI_DMA_REG_MODULE,
      I20 => n_4_I_AXI_DMA_REG_MODULE,
      I21 => n_3_I_AXI_DMA_REG_MODULE,
      I22 => n_2_I_AXI_DMA_REG_MODULE,
      I23 => n_19_I_AXI_DMA_REG_MODULE,
      I24 => n_18_I_AXI_DMA_REG_MODULE,
      I25 => n_17_I_AXI_DMA_REG_MODULE,
      I26 => n_16_I_AXI_DMA_REG_MODULE,
      I27 => n_15_I_AXI_DMA_REG_MODULE,
      I28 => n_14_I_AXI_DMA_REG_MODULE,
      I29 => n_13_I_AXI_DMA_REG_MODULE,
      I3 => n_0_I_AXI_DMA_REG_MODULE,
      I30 => n_12_I_AXI_DMA_REG_MODULE,
      I31(23 downto 0) => mm2s_taildesc(29 downto 6),
      I32(23 downto 0) => s2mm_taildesc(29 downto 6),
      I33(25 downto 0) => mm2s_curdesc(31 downto 6),
      I34(25 downto 0) => s2mm_curdesc(31 downto 6),
      I35(0) => n_152_I_MM2S_DMA_MNGR,
      I36 => n_30_I_RST_MODULE,
      I37 => n_164_I_AXI_DMA_REG_MODULE,
      I38(1) => n_156_I_AXI_DMA_REG_MODULE,
      I38(0) => n_157_I_AXI_DMA_REG_MODULE,
      I39(3) => n_152_I_AXI_DMA_REG_MODULE,
      I39(2) => n_153_I_AXI_DMA_REG_MODULE,
      I39(1) => n_154_I_AXI_DMA_REG_MODULE,
      I39(0) => n_155_I_AXI_DMA_REG_MODULE,
      I4 => n_42_I_RST_MODULE,
      I40 => \^axi_dma_tstvec\(2),
      I41 => n_23_I_AXI_DMA_REG_MODULE,
      I42 => n_24_I_AXI_DMA_REG_MODULE,
      I43 => n_25_I_AXI_DMA_REG_MODULE,
      I44 => n_26_I_AXI_DMA_REG_MODULE,
      I45 => n_27_I_AXI_DMA_REG_MODULE,
      I46 => n_28_I_AXI_DMA_REG_MODULE,
      I47 => n_30_I_AXI_DMA_REG_MODULE,
      I48 => n_31_I_AXI_DMA_REG_MODULE,
      I49 => n_32_I_AXI_DMA_REG_MODULE,
      I5 => n_25_I_RST_MODULE,
      I50 => n_33_I_AXI_DMA_REG_MODULE,
      I51 => n_34_I_AXI_DMA_REG_MODULE,
      I52 => n_35_I_AXI_DMA_REG_MODULE,
      I53 => n_29_I_RST_MODULE,
      I54(0) => n_152_I_S2MM_DMA_MNGR,
      I55(27 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 4),
      I56(0) => n_151_I_MM2S_DMA_MNGR,
      I57(33) => s_axis_mm2s_updtsts_tlast,
      I57(32 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 0),
      I58(0) => n_175_I_AXI_DMA_REG_MODULE,
      I59(0) => n_173_I_AXI_DMA_REG_MODULE,
      I6 => n_41_I_RST_MODULE,
      I7 => \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\,
      I8(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      I9 => \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\,
      O1(1 downto 0) => \I_SG_FETCH_MNGR/ch2_fetch_address\(31 downto 30),
      O10(7 downto 0) => p_42_out(7 downto 0),
      O11(7 downto 0) => p_15_out(7 downto 0),
      O12(7 downto 0) => p_43_out(7 downto 0),
      O13(7 downto 0) => p_16_out(7 downto 0),
      O14 => \n_500_GEN_SG_ENGINE.I_SG_ENGINE\,
      O15 => \n_501_GEN_SG_ENGINE.I_SG_ENGINE\,
      O16 => \n_546_GEN_SG_ENGINE.I_SG_ENGINE\,
      O17 => \n_547_GEN_SG_ENGINE.I_SG_ENGINE\,
      O18 => \n_553_GEN_SG_ENGINE.I_SG_ENGINE\,
      O19 => \n_554_GEN_SG_ENGINE.I_SG_ENGINE\,
      O2(0) => \I_SG_FETCH_QUEUE/p_0_in10_in\,
      O20 => \n_555_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21 => \n_556_GEN_SG_ENGINE.I_SG_ENGINE\,
      O22 => \n_557_GEN_SG_ENGINE.I_SG_ENGINE\,
      O23 => \n_558_GEN_SG_ENGINE.I_SG_ENGINE\,
      O24 => \n_559_GEN_SG_ENGINE.I_SG_ENGINE\,
      O25 => \n_560_GEN_SG_ENGINE.I_SG_ENGINE\,
      O26 => \n_561_GEN_SG_ENGINE.I_SG_ENGINE\,
      O27 => \n_562_GEN_SG_ENGINE.I_SG_ENGINE\,
      O28 => \n_563_GEN_SG_ENGINE.I_SG_ENGINE\,
      O29 => \n_564_GEN_SG_ENGINE.I_SG_ENGINE\,
      O3 => \^m_axi_sg_wstrb\(0),
      O4 => \^axi_dma_tstvec\(4),
      O5 => \^axi_dma_tstvec\(5),
      O6 => \n_447_GEN_SG_ENGINE.I_SG_ENGINE\,
      O7(0) => \n_453_GEN_SG_ENGINE.I_SG_ENGINE\,
      O8 => \n_462_GEN_SG_ENGINE.I_SG_ENGINE\,
      O9 => \n_464_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(0) => n_48_I_AXI_DMA_REG_MODULE,
      S(0) => n_169_I_AXI_DMA_REG_MODULE,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      ch1_active_i => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_dly_fast_incr7_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      ch2_dly_fast_incr3_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out\,
      data_concat(0) => \I_SG_FETCH_QUEUE/data_concat\(95),
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      \in\(0) => s_axis_s2mm_updtsts_tlast,
      \in\(1) => s_axis_s2mm_updtsts_tdata(32),
      \in\(2) => s_axis_s2mm_updtsts_tdata(31),
      \in\(3) => s_axis_s2mm_updtsts_tdata(30),
      \in\(4) => s_axis_s2mm_updtsts_tdata(29),
      \in\(5) => s_axis_s2mm_updtsts_tdata(28),
      \in\(6) => s_axis_s2mm_updtsts_tdata(27),
      \in\(7) => s_axis_s2mm_updtsts_tdata(26),
      \in\(8) => s_axis_s2mm_updtsts_tdata(25),
      \in\(9) => s_axis_s2mm_updtsts_tdata(24),
      \in\(10) => s_axis_s2mm_updtsts_tdata(23),
      \in\(11) => s_axis_s2mm_updtsts_tdata(22),
      \in\(12) => s_axis_s2mm_updtsts_tdata(21),
      \in\(13) => s_axis_s2mm_updtsts_tdata(20),
      \in\(14) => s_axis_s2mm_updtsts_tdata(19),
      \in\(15) => s_axis_s2mm_updtsts_tdata(18),
      \in\(16) => s_axis_s2mm_updtsts_tdata(17),
      \in\(17) => s_axis_s2mm_updtsts_tdata(16),
      \in\(18) => s_axis_s2mm_updtsts_tdata(15),
      \in\(19) => s_axis_s2mm_updtsts_tdata(14),
      \in\(20) => s_axis_s2mm_updtsts_tdata(13),
      \in\(21) => s_axis_s2mm_updtsts_tdata(12),
      \in\(22) => s_axis_s2mm_updtsts_tdata(11),
      \in\(23) => s_axis_s2mm_updtsts_tdata(10),
      \in\(24) => s_axis_s2mm_updtsts_tdata(9),
      \in\(25) => s_axis_s2mm_updtsts_tdata(8),
      \in\(26) => s_axis_s2mm_updtsts_tdata(7),
      \in\(27) => s_axis_s2mm_updtsts_tdata(6),
      \in\(28) => s_axis_s2mm_updtsts_tdata(5),
      \in\(29) => s_axis_s2mm_updtsts_tdata(4),
      \in\(30) => s_axis_s2mm_updtsts_tdata(3),
      \in\(31) => s_axis_s2mm_updtsts_tdata(2),
      \in\(32) => s_axis_s2mm_updtsts_tdata(1),
      \in\(33) => s_axis_s2mm_updtsts_tdata(0),
      in0(0) => \n_439_GEN_SG_ENGINE.I_SG_ENGINE\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => p_41_out(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => p_37_out(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => p_38_out(96 downto 0),
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_ftch2_tdata(31 downto 0) => p_14_out(31 downto 0),
      m_axis_ftch2_tdata_mcdma_new(63 downto 0) => p_10_out(63 downto 0),
      m_axis_ftch2_tdata_new(96 downto 0) => p_11_out(96 downto 0),
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_s2mm_ftch_tready => m_axis_s2mm_ftch_tready,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_error => mm2s_error,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      \out\(1 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 30),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_15_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_23_out_1 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\,
      p_23_out_3 => p_23_out_0,
      p_24_out => p_24_out,
      p_24_out_2 => p_24_out_1,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_49_out => p_49_out,
      p_4_out(25 downto 0) => p_4_out(31 downto 6),
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_54_out => p_54_out,
      p_59_out => p_59_out,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      p_7_out_6 => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out\,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      ptr_queue_full => ptr_queue_full,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sts2_queue_wren => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\,
      sts_queue_full => sts_queue_full,
      tailpntr_updated_d1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d1_4 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d2 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\,
      tailpntr_updated_d2_5 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.axi_dma_0_axi_dma_sofeof_gen
    port map (
      I1 => n_163_I_AXI_DMA_REG_MODULE,
      O1 => \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\,
      O2 => \^axi_dma_tstvec\(0),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(1),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_0_in => p_0_in
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.axi_dma_0_axi_dma_sofeof_gen_0
    port map (
      I1 => n_161_I_AXI_DMA_REG_MODULE,
      O1 => \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\,
      O2 => \^axi_dma_tstvec\(2),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(3),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_AXI_DMA_REG_MODULE: entity work.axi_dma_0_axi_dma_reg_module
    port map (
      E(0) => \n_449_GEN_SG_ENGINE.I_SG_ENGINE\,
      I1 => n_0_I_RST_MODULE,
      I10 => n_16_I_RST_MODULE,
      I11 => n_15_I_RST_MODULE,
      I12 => n_14_I_RST_MODULE,
      I13 => n_13_I_RST_MODULE,
      I14 => n_12_I_RST_MODULE,
      I15 => n_11_I_RST_MODULE,
      I16 => n_10_I_RST_MODULE,
      I17 => n_153_I_MM2S_DMA_MNGR,
      I18(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      I19 => \n_553_GEN_SG_ENGINE.I_SG_ENGINE\,
      I2 => n_3_I_RST_MODULE,
      I20 => \n_554_GEN_SG_ENGINE.I_SG_ENGINE\,
      I21 => \n_555_GEN_SG_ENGINE.I_SG_ENGINE\,
      I22 => \n_556_GEN_SG_ENGINE.I_SG_ENGINE\,
      I23 => \n_557_GEN_SG_ENGINE.I_SG_ENGINE\,
      I24 => \n_558_GEN_SG_ENGINE.I_SG_ENGINE\,
      I25 => n_153_I_S2MM_DMA_MNGR,
      I26 => \n_559_GEN_SG_ENGINE.I_SG_ENGINE\,
      I27 => \n_560_GEN_SG_ENGINE.I_SG_ENGINE\,
      I28 => \n_561_GEN_SG_ENGINE.I_SG_ENGINE\,
      I29 => \n_562_GEN_SG_ENGINE.I_SG_ENGINE\,
      I3 => n_4_I_RST_MODULE,
      I30 => \n_563_GEN_SG_ENGINE.I_SG_ENGINE\,
      I31 => \n_564_GEN_SG_ENGINE.I_SG_ENGINE\,
      I32(7 downto 0) => p_42_out(7 downto 0),
      I33(7 downto 0) => p_15_out(7 downto 0),
      I34(7 downto 0) => p_43_out(7 downto 0),
      I35(7 downto 0) => p_16_out(7 downto 0),
      I36(0) => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      I37(0) => \I_SG_FETCH_QUEUE/p_0_in10_in\,
      I38 => \^axi_dma_tstvec\(2),
      I39 => \^axi_dma_tstvec\(0),
      I4 => n_5_I_RST_MODULE,
      I40 => \n_546_GEN_SG_ENGINE.I_SG_ENGINE\,
      I41 => \n_547_GEN_SG_ENGINE.I_SG_ENGINE\,
      I42(0) => \n_453_GEN_SG_ENGINE.I_SG_ENGINE\,
      I43(1 downto 0) => \I_SG_FETCH_MNGR/ch2_fetch_address\(31 downto 30),
      I44 => \n_501_GEN_SG_ENGINE.I_SG_ENGINE\,
      I45 => \n_500_GEN_SG_ENGINE.I_SG_ENGINE\,
      I46 => n_38_I_RST_MODULE,
      I47 => n_37_I_RST_MODULE,
      I48 => n_36_I_RST_MODULE,
      I49 => n_35_I_RST_MODULE,
      I5 => n_6_I_RST_MODULE,
      I50 => n_34_I_RST_MODULE,
      I51 => n_33_I_RST_MODULE,
      I52 => n_32_I_RST_MODULE,
      I53 => n_31_I_RST_MODULE,
      I54 => \n_462_GEN_SG_ENGINE.I_SG_ENGINE\,
      I58(0) => n_175_I_AXI_DMA_REG_MODULE,
      I59(0) => n_173_I_AXI_DMA_REG_MODULE,
      I6 => n_7_I_RST_MODULE,
      I7 => n_8_I_RST_MODULE,
      I8 => n_9_I_RST_MODULE,
      I9 => n_17_I_RST_MODULE,
      O1 => n_0_I_AXI_DMA_REG_MODULE,
      O10 => n_9_I_AXI_DMA_REG_MODULE,
      O11 => n_11_I_AXI_DMA_REG_MODULE,
      O12 => n_12_I_AXI_DMA_REG_MODULE,
      O13 => n_13_I_AXI_DMA_REG_MODULE,
      O14 => n_14_I_AXI_DMA_REG_MODULE,
      O15 => n_15_I_AXI_DMA_REG_MODULE,
      O16 => n_16_I_AXI_DMA_REG_MODULE,
      O17 => n_17_I_AXI_DMA_REG_MODULE,
      O18 => n_18_I_AXI_DMA_REG_MODULE,
      O19 => n_19_I_AXI_DMA_REG_MODULE,
      O2 => n_1_I_AXI_DMA_REG_MODULE,
      O20 => n_22_I_AXI_DMA_REG_MODULE,
      O21 => n_23_I_AXI_DMA_REG_MODULE,
      O22 => n_24_I_AXI_DMA_REG_MODULE,
      O23 => n_25_I_AXI_DMA_REG_MODULE,
      O24 => n_26_I_AXI_DMA_REG_MODULE,
      O25 => n_27_I_AXI_DMA_REG_MODULE,
      O26 => n_28_I_AXI_DMA_REG_MODULE,
      O27 => n_29_I_AXI_DMA_REG_MODULE,
      O28 => n_30_I_AXI_DMA_REG_MODULE,
      O29 => n_31_I_AXI_DMA_REG_MODULE,
      O3 => n_2_I_AXI_DMA_REG_MODULE,
      O30 => n_32_I_AXI_DMA_REG_MODULE,
      O31 => n_33_I_AXI_DMA_REG_MODULE,
      O32 => n_34_I_AXI_DMA_REG_MODULE,
      O33 => n_35_I_AXI_DMA_REG_MODULE,
      O34 => s_axi_lite_rvalid,
      O35(1) => p_2_out(12),
      O35(0) => p_2_out(0),
      O36(0) => n_49_I_AXI_DMA_REG_MODULE,
      O37(0) => n_50_I_AXI_DMA_REG_MODULE,
      O38(0) => n_51_I_AXI_DMA_REG_MODULE,
      O39(23 downto 0) => s2mm_taildesc(29 downto 6),
      O4 => n_3_I_AXI_DMA_REG_MODULE,
      O40(23 downto 0) => mm2s_taildesc(29 downto 6),
      O41(25 downto 0) => mm2s_curdesc(31 downto 6),
      O42(25 downto 0) => s2mm_curdesc(31 downto 6),
      O43(3) => n_152_I_AXI_DMA_REG_MODULE,
      O43(2) => n_153_I_AXI_DMA_REG_MODULE,
      O43(1) => n_154_I_AXI_DMA_REG_MODULE,
      O43(0) => n_155_I_AXI_DMA_REG_MODULE,
      O44(1) => n_156_I_AXI_DMA_REG_MODULE,
      O44(0) => n_157_I_AXI_DMA_REG_MODULE,
      O45 => s_axi_lite_bvalid,
      O46 => n_159_I_AXI_DMA_REG_MODULE,
      O47(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out\,
      O48 => n_161_I_AXI_DMA_REG_MODULE,
      O49(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      O5 => n_4_I_AXI_DMA_REG_MODULE,
      O50 => n_163_I_AXI_DMA_REG_MODULE,
      O51 => n_164_I_AXI_DMA_REG_MODULE,
      O52 => n_165_I_AXI_DMA_REG_MODULE,
      O53 => n_166_I_AXI_DMA_REG_MODULE,
      O54(0) => n_170_I_AXI_DMA_REG_MODULE,
      O55 => n_171_I_AXI_DMA_REG_MODULE,
      O6 => n_5_I_AXI_DMA_REG_MODULE,
      O7 => n_6_I_AXI_DMA_REG_MODULE,
      O8 => n_7_I_AXI_DMA_REG_MODULE,
      O9 => n_8_I_AXI_DMA_REG_MODULE,
      Q(0) => n_48_I_AXI_DMA_REG_MODULE,
      S(0) => n_169_I_AXI_DMA_REG_MODULE,
      SR(0) => n_18_I_RST_MODULE,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      all_is_idle_d1_4 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_dly_fast_incr7_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      ch2_dly_fast_incr3_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out\,
      data_concat(0) => \I_SG_FETCH_QUEUE/data_concat\(95),
      introut0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_introut => mm2s_introut,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_new_curdesc(25 downto 0) => mm2s_new_curdesc(31 downto 6),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      \out\(1 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 30),
      p_15_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_23_out_2 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out\,
      p_24_out => p_24_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_49_out => p_49_out,
      p_4_out(25 downto 0) => p_4_out(31 downto 6),
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_introut => s2mm_introut,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_new_curdesc(25 downto 0) => s2mm_new_curdesc(31 downto 6),
      s2mm_new_curdesc_wren => s2mm_new_curdesc_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 1) => s_axi_lite_wdata(4 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => axi_lite_reset_n,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_3 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      tailpntr_updated_d1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d1_1 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d2 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\,
      tailpntr_updated_d2_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2\
    );
I_MM2S_DMA_MNGR: entity work.axi_dma_0_axi_dma_mm2s_mngr
    port map (
      I1 => n_0_I_AXI_DMA_REG_MODULE,
      I2 => n_22_I_AXI_DMA_REG_MODULE,
      I35(0) => n_152_I_MM2S_DMA_MNGR,
      I56(0) => n_151_I_MM2S_DMA_MNGR,
      I57(33) => s_axis_mm2s_updtsts_tlast,
      I57(32 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 0),
      O1(27 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 4),
      O2(25 downto 0) => mm2s_new_curdesc(31 downto 6),
      O3 => n_153_I_MM2S_DMA_MNGR,
      O38(0) => n_51_I_AXI_DMA_REG_MODULE,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      dma_mm2s_error => dma_mm2s_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => p_41_out(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => p_37_out(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => p_38_out(96 downto 0),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cmd_wdata(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      mm2s_cmd_wdata(15) => s_axis_mm2s_cmd_tdata(30),
      mm2s_cmd_wdata(14) => s_axis_mm2s_cmd_tdata(23),
      mm2s_cmd_wdata(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      mm2s_cntrl_strm_stop => mm2s_cntrl_strm_stop,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_err => mm2s_err,
      mm2s_error => mm2s_error,
      mm2s_halt => mm2s_halt,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_sts_wdata(3 downto 1) => m_axis_mm2s_sts_tdata_int(6 downto 4),
      mm2s_sts_wdata(0) => m_axis_mm2s_sts_tdata_int(0),
      p_0_in => p_0_in,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      p_54_out => p_54_out,
      p_59_out => p_59_out,
      ptr_queue_full => ptr_queue_full,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      soft_reset => soft_reset,
      sts_queue_full => sts_queue_full
    );
I_PRMRY_DATAMOVER: entity work.axi_dma_0_axi_datamover
    port map (
      D(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      D(15) => s_axis_mm2s_cmd_tdata(30),
      D(14) => s_axis_mm2s_cmd_tdata(23),
      D(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      DI(8 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/DI\(8 downto 0),
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out\,
      I1 => n_39_I_RST_MODULE,
      I2 => n_40_I_RST_MODULE,
      I3(47 downto 16) => s_axis_s2mm_cmd_tdata(63 downto 32),
      I3(15) => s_axis_s2mm_cmd_tdata(30),
      I3(14) => s_axis_s2mm_cmd_tdata(23),
      I3(13 downto 0) => s_axis_s2mm_cmd_tdata(13 downto 0),
      O1(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(3 downto 0),
      O2(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      O3(17) => m_axis_s2mm_sts_tdata_int(31),
      O3(16 downto 3) => m_axis_s2mm_sts_tdata_int(21 downto 8),
      O3(2 downto 0) => m_axis_s2mm_sts_tdata_int(6 downto 4),
      Q(3 downto 1) => m_axis_mm2s_sts_tdata_int(6 downto 4),
      Q(0) => m_axis_mm2s_sts_tdata_int(0),
      dm_mm2s_scndry_resetn => dm_mm2s_scndry_resetn,
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_err => mm2s_err,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\(31 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1\(31 downto 0),
      p_0_out(8 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(8 downto 0),
      s2mm_err => s2mm_err,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\
    );
I_RST_MODULE: entity work.axi_dma_0_axi_dma_rst_module
    port map (
      FIFO_Full => FIFO_Full,
      I1 => n_2_I_AXI_DMA_REG_MODULE,
      I10 => n_18_I_AXI_DMA_REG_MODULE,
      I11 => n_17_I_AXI_DMA_REG_MODULE,
      I12 => n_16_I_AXI_DMA_REG_MODULE,
      I13 => n_15_I_AXI_DMA_REG_MODULE,
      I14 => n_14_I_AXI_DMA_REG_MODULE,
      I15 => n_13_I_AXI_DMA_REG_MODULE,
      I16 => n_12_I_AXI_DMA_REG_MODULE,
      I17 => n_1_I_AXI_DMA_REG_MODULE,
      I18(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      I19 => n_171_I_AXI_DMA_REG_MODULE,
      I2 => n_3_I_AXI_DMA_REG_MODULE,
      I20 => n_0_I_AXI_DMA_REG_MODULE,
      I21 => n_165_I_AXI_DMA_REG_MODULE,
      I22 => \n_462_GEN_SG_ENGINE.I_SG_ENGINE\,
      I23 => n_166_I_AXI_DMA_REG_MODULE,
      I3 => n_4_I_AXI_DMA_REG_MODULE,
      I4 => n_5_I_AXI_DMA_REG_MODULE,
      I5 => n_6_I_AXI_DMA_REG_MODULE,
      I6 => n_7_I_AXI_DMA_REG_MODULE,
      I7 => n_8_I_AXI_DMA_REG_MODULE,
      I8 => n_9_I_AXI_DMA_REG_MODULE,
      I9 => n_19_I_AXI_DMA_REG_MODULE,
      O1 => n_0_I_RST_MODULE,
      O10 => n_11_I_RST_MODULE,
      O11 => n_12_I_RST_MODULE,
      O12 => n_13_I_RST_MODULE,
      O13 => n_14_I_RST_MODULE,
      O14 => n_15_I_RST_MODULE,
      O15 => n_16_I_RST_MODULE,
      O16 => n_17_I_RST_MODULE,
      O17 => n_25_I_RST_MODULE,
      O18 => n_29_I_RST_MODULE,
      O19 => n_30_I_RST_MODULE,
      O2 => n_3_I_RST_MODULE,
      O20 => n_31_I_RST_MODULE,
      O21 => n_32_I_RST_MODULE,
      O22 => n_33_I_RST_MODULE,
      O23 => n_34_I_RST_MODULE,
      O24 => n_35_I_RST_MODULE,
      O25 => n_36_I_RST_MODULE,
      O26 => n_37_I_RST_MODULE,
      O27 => n_38_I_RST_MODULE,
      O28 => n_39_I_RST_MODULE,
      O29 => n_40_I_RST_MODULE,
      O3 => n_4_I_RST_MODULE,
      O30 => n_41_I_RST_MODULE,
      O31 => n_42_I_RST_MODULE,
      O35(1) => p_2_out(12),
      O35(0) => p_2_out(0),
      O4 => n_5_I_RST_MODULE,
      O5 => n_6_I_RST_MODULE,
      O6 => n_7_I_RST_MODULE,
      O7 => n_8_I_RST_MODULE,
      O8 => n_9_I_RST_MODULE,
      O9 => n_10_I_RST_MODULE,
      SR(0) => n_18_I_RST_MODULE,
      axi_resetn => axi_resetn,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      dm_mm2s_scndry_resetn => dm_mm2s_scndry_resetn,
      dm_s2mm_scndry_resetn => dm_s2mm_scndry_resetn,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      in0(0) => \n_439_GEN_SG_ENGINE.I_SG_ENGINE\,
      introut0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      p_0_in => p_0_in,
      p_23_out => p_23_out_0,
      p_24_out => p_24_out_1,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_7_out => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_resetn => axi_lite_reset_n,
      s_axi_lite_wdata(7 downto 0) => s_axi_lite_wdata(23 downto 16),
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\
    );
I_S2MM_DMA_MNGR: entity work.axi_dma_0_axi_dma_s2mm_mngr
    port map (
      FIFO_Full => FIFO_Full,
      I1 => \n_464_GEN_SG_ENGINE.I_SG_ENGINE\,
      I2 => \n_447_GEN_SG_ENGINE.I_SG_ENGINE\,
      I3 => n_29_I_AXI_DMA_REG_MODULE,
      I4(0) => s_axis_s2mm_sts_tlast,
      I4(1) => s_axis_s2mm_sts_tdata(31),
      I4(2) => s_axis_s2mm_sts_tdata(30),
      I4(3) => s_axis_s2mm_sts_tdata(29),
      I4(4) => s_axis_s2mm_sts_tdata(28),
      I4(5) => s_axis_s2mm_sts_tdata(27),
      I4(6) => s_axis_s2mm_sts_tdata(26),
      I4(7) => s_axis_s2mm_sts_tdata(25),
      I4(8) => s_axis_s2mm_sts_tdata(24),
      I4(9) => s_axis_s2mm_sts_tdata(23),
      I4(10) => s_axis_s2mm_sts_tdata(22),
      I4(11) => s_axis_s2mm_sts_tdata(21),
      I4(12) => s_axis_s2mm_sts_tdata(20),
      I4(13) => s_axis_s2mm_sts_tdata(19),
      I4(14) => s_axis_s2mm_sts_tdata(18),
      I4(15) => s_axis_s2mm_sts_tdata(17),
      I4(16) => s_axis_s2mm_sts_tdata(16),
      I4(17) => s_axis_s2mm_sts_tdata(15),
      I4(18) => s_axis_s2mm_sts_tdata(14),
      I4(19) => s_axis_s2mm_sts_tdata(13),
      I4(20) => s_axis_s2mm_sts_tdata(12),
      I4(21) => s_axis_s2mm_sts_tdata(11),
      I4(22) => s_axis_s2mm_sts_tdata(10),
      I4(23) => s_axis_s2mm_sts_tdata(9),
      I4(24) => s_axis_s2mm_sts_tdata(8),
      I4(25) => s_axis_s2mm_sts_tdata(7),
      I4(26) => s_axis_s2mm_sts_tdata(6),
      I4(27) => s_axis_s2mm_sts_tdata(5),
      I4(28) => s_axis_s2mm_sts_tdata(4),
      I4(29) => s_axis_s2mm_sts_tdata(3),
      I4(30) => s_axis_s2mm_sts_tdata(2),
      I4(31) => s_axis_s2mm_sts_tdata(1),
      I4(32) => s_axis_s2mm_sts_tdata(0),
      I54(0) => n_152_I_S2MM_DMA_MNGR,
      O1(47 downto 16) => s_axis_s2mm_cmd_tdata(63 downto 32),
      O1(15) => s_axis_s2mm_cmd_tdata(30),
      O1(14) => s_axis_s2mm_cmd_tdata(23),
      O1(13 downto 0) => s_axis_s2mm_cmd_tdata(13 downto 0),
      O2(27 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 4),
      O3(17) => m_axis_s2mm_sts_tdata_int(31),
      O3(16 downto 3) => m_axis_s2mm_sts_tdata_int(21 downto 8),
      O3(2 downto 0) => m_axis_s2mm_sts_tdata_int(6 downto 4),
      O37(0) => n_50_I_AXI_DMA_REG_MODULE,
      O4(25 downto 0) => s2mm_new_curdesc(31 downto 6),
      O5 => n_153_I_S2MM_DMA_MNGR,
      all_is_idle_d1 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\,
      dma_s2mm_error => dma_s2mm_error,
      fifo_sinit => \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit\,
      \in\(0) => s_axis_s2mm_updtsts_tlast,
      \in\(1) => s_axis_s2mm_updtsts_tdata(32),
      \in\(2) => s_axis_s2mm_updtsts_tdata(31),
      \in\(3) => s_axis_s2mm_updtsts_tdata(30),
      \in\(4) => s_axis_s2mm_updtsts_tdata(29),
      \in\(5) => s_axis_s2mm_updtsts_tdata(28),
      \in\(6) => s_axis_s2mm_updtsts_tdata(27),
      \in\(7) => s_axis_s2mm_updtsts_tdata(26),
      \in\(8) => s_axis_s2mm_updtsts_tdata(25),
      \in\(9) => s_axis_s2mm_updtsts_tdata(24),
      \in\(10) => s_axis_s2mm_updtsts_tdata(23),
      \in\(11) => s_axis_s2mm_updtsts_tdata(22),
      \in\(12) => s_axis_s2mm_updtsts_tdata(21),
      \in\(13) => s_axis_s2mm_updtsts_tdata(20),
      \in\(14) => s_axis_s2mm_updtsts_tdata(19),
      \in\(15) => s_axis_s2mm_updtsts_tdata(18),
      \in\(16) => s_axis_s2mm_updtsts_tdata(17),
      \in\(17) => s_axis_s2mm_updtsts_tdata(16),
      \in\(18) => s_axis_s2mm_updtsts_tdata(15),
      \in\(19) => s_axis_s2mm_updtsts_tdata(14),
      \in\(20) => s_axis_s2mm_updtsts_tdata(13),
      \in\(21) => s_axis_s2mm_updtsts_tdata(12),
      \in\(22) => s_axis_s2mm_updtsts_tdata(11),
      \in\(23) => s_axis_s2mm_updtsts_tdata(10),
      \in\(24) => s_axis_s2mm_updtsts_tdata(9),
      \in\(25) => s_axis_s2mm_updtsts_tdata(8),
      \in\(26) => s_axis_s2mm_updtsts_tdata(7),
      \in\(27) => s_axis_s2mm_updtsts_tdata(6),
      \in\(28) => s_axis_s2mm_updtsts_tdata(5),
      \in\(29) => s_axis_s2mm_updtsts_tdata(4),
      \in\(30) => s_axis_s2mm_updtsts_tdata(3),
      \in\(31) => s_axis_s2mm_updtsts_tdata(2),
      \in\(32) => s_axis_s2mm_updtsts_tdata(1),
      \in\(33) => s_axis_s2mm_updtsts_tdata(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_ftch2_tdata(31 downto 0) => p_14_out(31 downto 0),
      m_axis_ftch2_tdata_mcdma_new(63 downto 0) => p_10_out(63 downto 0),
      m_axis_ftch2_tdata_new(96 downto 0) => p_11_out(96 downto 0),
      m_axis_s2mm_ftch_tready => m_axis_s2mm_ftch_tready,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_23_out => p_23_out_0,
      p_24_out => p_24_out_1,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush_del => s2mm_desc_flush_del,
      s2mm_err => s2mm_err,
      s2mm_halt => s2mm_halt,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_new_curdesc_wren => s2mm_new_curdesc_wren,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts2_queue_wren => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_dma_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_dma_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_dma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_dma_0 : entity is "axi_dma,Vivado 2014.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_dma_0 : entity is "axi_dma_0,axi_dma,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of axi_dma_0 : entity is "axi_dma_0,axi_dma,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=1,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=8,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=64,C_M_AXIS_MM2S_TDATA_WIDTH=32,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_S2MM=1,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=8,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=64,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_INCLUDE_S2MM_DRE=0,C_FAMILY=zynq}";
end axi_dma_0;

architecture STRUCTURE of axi_dma_0 is
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 8;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 8;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 1;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\axi_dma_0_axi_dma__parameterized0\
    port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => s_axis_s2mm_sts_tdata(31 downto 0),
      s_axis_s2mm_sts_tkeep(3 downto 0) => s_axis_s2mm_sts_tkeep(3 downto 0),
      s_axis_s2mm_sts_tlast => s_axis_s2mm_sts_tlast,
      s_axis_s2mm_sts_tready => s_axis_s2mm_sts_tready,
      s_axis_s2mm_sts_tvalid => s_axis_s2mm_sts_tvalid,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tdest(4) => '0',
      s_axis_s2mm_tdest(3) => '0',
      s_axis_s2mm_tdest(2) => '0',
      s_axis_s2mm_tdest(1) => '0',
      s_axis_s2mm_tdest(0) => '0',
      s_axis_s2mm_tid(4) => '0',
      s_axis_s2mm_tid(3) => '0',
      s_axis_s2mm_tid(2) => '0',
      s_axis_s2mm_tid(1) => '0',
      s_axis_s2mm_tid(0) => '0',
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3) => '0',
      s_axis_s2mm_tuser(2) => '0',
      s_axis_s2mm_tuser(1) => '0',
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
