cscope 16 D:\work\touchPrint               0001249305
	@D:\work\touchPrint\24cxx.c

1 
	~"24cxx.h
"

3 
	~"d–ay.h
"

11 
	$AT24CXX_In™
()

13 
	`IIC_In™
();

14 
	}
}

18 
u8
 
	$AT24CXX_R—dOÃBy‹
(
u16
 
R—dAddr
)

20 
u8
 
‹mp
=0;

21 
	`IIC_S¹
();

22 if(
EE_TYPE
>
AT24C16
)

24 
	`IIC_S’d_By‹
(0XA0);

25 
	`IIC_Wa™_Ack
();

26 
	`IIC_S’d_By‹
(
R—dAddr
>>8);

27 
	`IIC_Wa™_Ack
();

28 }
	`IIC_S’d_By‹
(0XA0+((
R—dAddr
/256)<<1));

30 
	`IIC_Wa™_Ack
();

31 
	`IIC_S’d_By‹
(
R—dAddr
%256);

32 
	`IIC_Wa™_Ack
();

33 
	`IIC_S¹
();

34 
	`IIC_S’d_By‹
(0XA1);

35 
	`IIC_Wa™_Ack
();

36 
‹mp
=
	`IIC_R—d_By‹
(0);

37 
	`IIC_StÝ
();

38  
‹mp
;

39 
	}
}

43 
	$AT24CXX_Wr™eOÃBy‹
(
u16
 
Wr™eAddr
,
u8
 
D©aToWr™e
)

45 
	`IIC_S¹
();

46 if(
EE_TYPE
>
AT24C16
)

48 
	`IIC_S’d_By‹
(0XA0);

49 
	`IIC_Wa™_Ack
();

50 
	`IIC_S’d_By‹
(
Wr™eAddr
>>8);

53 
	`IIC_S’d_By‹
(0XA0+((
Wr™eAddr
/256)<<1));

55 
	`IIC_Wa™_Ack
();

56 
	`IIC_S’d_By‹
(
Wr™eAddr
%256);

57 
	`IIC_Wa™_Ack
();

58 
	`IIC_S’d_By‹
(
D©aToWr™e
);

59 
	`IIC_Wa™_Ack
();

60 
	`IIC_StÝ
();

61 
	`d–ay_ms
(10);

62 
	}
}

68 
	$AT24CXX_Wr™eL’By‹
(
u16
 
Wr™eAddr
,
u32
 
D©aToWr™e
,
u8
 
L’
)

70 
u8
 
t
;

71 
t
=0;t<
L’
;t++)

73 
	`AT24CXX_Wr™eOÃBy‹
(
Wr™eAddr
+
t
,(
D©aToWr™e
>>(8*t))&0xff);

75 
	}
}

82 
u32
 
	$AT24CXX_R—dL’By‹
(
u16
 
R—dAddr
,
u8
 
L’
)

84 
u8
 
t
;

85 
u32
 
‹mp
=0;

86 
t
=0;t<
L’
;t++)

88 
‹mp
<<=8;

89 
‹mp
+=
	`AT24CXX_R—dOÃBy‹
(
R—dAddr
+
L’
-
t
-1);

91  
‹mp
;

92 
	}
}

98 
u8
 
	$AT24CXX_Check
()

100 
u8
 
‹mp
;

101 
‹mp
=
	`AT24CXX_R—dOÃBy‹
(255);

102 if(
‹mp
==0X55) 0;

105 
	`AT24CXX_Wr™eOÃBy‹
(255,0X55);

106 
‹mp
=
	`AT24CXX_R—dOÃBy‹
(255);

107 if(
‹mp
==0X55) 0;

110 
	}
}

116 
	$AT24CXX_R—d
(
u16
 
R—dAddr
,
u8
 *
pBufãr
,u16 
NumToR—d
)

118 
NumToR—d
)

120 *
pBufãr
++=
	`AT24CXX_R—dOÃBy‹
(
R—dAddr
++);

121 
NumToR—d
--;

123 
	}
}

128 
	$AT24CXX_Wr™e
(
u16
 
Wr™eAddr
,
u8
 *
pBufãr
,u16 
NumToWr™e
)

130 
NumToWr™e
--)

132 
	`AT24CXX_Wr™eOÃBy‹
(
Wr™eAddr
,*
pBufãr
);

133 
Wr™eAddr
++;

134 
pBufãr
++;

136 
	}
}

	@D:\work\touchPrint\24cxx.h

1 #iâdeà
__24CXX_H


2 
	#__24CXX_H


	)

3 
	~"myiic.h
"

17 
	#AT24C01
 127

	)

18 
	#AT24C02
 255

	)

19 
	#AT24C04
 511

	)

20 
	#AT24C08
 1023

	)

21 
	#AT24C16
 2047

	)

22 
	#AT24C32
 4095

	)

23 
	#AT24C64
 8191

	)

24 
	#AT24C128
 16383

	)

25 
	#AT24C256
 32767

	)

27 
	#EE_TYPE
 
AT24C02


	)

29 
u8
 
AT24CXX_R—dOÃBy‹
(
u16
 
R—dAddr
);

30 
AT24CXX_Wr™eOÃBy‹
(
u16
 
Wr™eAddr
,
u8
 
D©aToWr™e
);

31 
AT24CXX_Wr™eL’By‹
(
u16
 
Wr™eAddr
,
u32
 
D©aToWr™e
,
u8
 
L’
);

32 
u32
 
AT24CXX_R—dL’By‹
(
u16
 
R—dAddr
,
u8
 
L’
);

33 
AT24CXX_Wr™e
(
u16
 
Wr™eAddr
,
u8
 *
pBufãr
,u16 
NumToWr™e
);

34 
AT24CXX_R—d
(
u16
 
R—dAddr
,
u8
 *
pBufãr
,u16 
NumToR—d
);

36 
u8
 
AT24CXX_Check
();

37 
AT24CXX_In™
();

	@D:\work\touchPrint\STM32F10x_FWLib\inc\misc.h

24 #iâdeà
__MISC_H


25 
	#__MISC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt8_t
 
NVIC_IRQChªÃl
;

57 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

61 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

65 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

68 } 
	tNVIC_In™Ty³Def
;

115 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

116 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

117 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ð
NVIC_VeùTab_RAM
) || \

118 ((
VECTTAB
è=ð
NVIC_VeùTab_FLASH
))

	)

127 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

128 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

129 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

130 
	#IS_NVIC_LP
(
LP
è(((LPè=ð
NVIC_LP_SEVONPEND
) || \

131 ((
LP
è=ð
NVIC_LP_SLEEPDEEP
) || \

132 ((
LP
è=ð
NVIC_LP_SLEEPONEXIT
))

	)

141 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

143 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

145 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

147 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

149 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

152 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PriÜ™yGroup_0
) || \

153 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_1
) || \

154 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_2
) || \

155 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_3
) || \

156 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_4
))

	)

158 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

160 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

162 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

172 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

173 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

174 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SysTick_CLKSourû_HCLK
) || \

175 ((
SOURCE
è=ð
SysTick_CLKSourû_HCLK_Div8
))

	)

196 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

197 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

198 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

199 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

200 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

202 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_adc.h

24 #iâdeà
__STM32F10x_ADC_H


25 
	#__STM32F10x_ADC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
ADC_Mode
;

56 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

60 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

64 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

68 
ušt32_t
 
ADC_D©aAlign
;

71 
ušt8_t
 
ADC_NbrOfChªÃl
;

74 }
	tADC_In™Ty³Def
;

83 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

84 ((
PERIPH
è=ð
ADC2
) || \

85 ((
PERIPH
è=ð
ADC3
))

	)

87 
	#IS_ADC_DMA_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

88 ((
PERIPH
è=ð
ADC3
))

	)

94 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

95 
	#ADC_Mode_RegInjecSimuÉ
 ((
ušt32_t
)0x00010000)

	)

96 
	#ADC_Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00020000)

	)

97 
	#ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
 ((
ušt32_t
)0x00030000)

	)

98 
	#ADC_Mode_InjecSimuÉ_SlowIÁ”l
 ((
ušt32_t
)0x00040000)

	)

99 
	#ADC_Mode_InjecSimuÉ
 ((
ušt32_t
)0x00050000)

	)

100 
	#ADC_Mode_RegSimuÉ
 ((
ušt32_t
)0x00060000)

	)

101 
	#ADC_Mode_Fa¡IÁ”l
 ((
ušt32_t
)0x00070000)

	)

102 
	#ADC_Mode_SlowIÁ”l
 ((
ušt32_t
)0x00080000)

	)

103 
	#ADC_Mode_AÉ”Trig
 ((
ušt32_t
)0x00090000)

	)

105 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_Mode_Ind•’d’t
) || \

106 ((
MODE
è=ð
ADC_Mode_RegInjecSimuÉ
) || \

107 ((
MODE
è=ð
ADC_Mode_RegSimuÉ_AÉ”Trig
) || \

108 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
) || \

109 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_SlowIÁ”l
) || \

110 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ
) || \

111 ((
MODE
è=ð
ADC_Mode_RegSimuÉ
) || \

112 ((
MODE
è=ð
ADC_Mode_Fa¡IÁ”l
) || \

113 ((
MODE
è=ð
ADC_Mode_SlowIÁ”l
) || \

114 ((
MODE
è=ð
ADC_Mode_AÉ”Trig
))

	)

123 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000è

	)

124 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x00020000è

	)

125 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x00060000è

	)

126 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x00080000è

	)

127 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x000A0000è

	)

128 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
 ((
ušt32_t
)0x000C0000è

	)

130 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x00040000è

	)

131 
	#ADC_Ex‹º®TrigCÚv_NÚe
 ((
ušt32_t
)0x000E0000è

	)

133 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x00000000è

	)

134 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x00020000è

	)

135 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x00060000è

	)

136 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x00080000è

	)

137 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x000A0000è

	)

138 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x000C0000è

	)

140 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_Ex‹º®TrigCÚv_T1_CC1
) || \

141 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

142 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

143 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

144 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

145 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

146 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
) || \

147 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_NÚe
) || \

148 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

149 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

150 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

151 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

152 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

153 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC3
))

	)

162 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

163 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

164 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_D©aAlign_Right
) || \

165 ((
ALIGN
è=ð
ADC_D©aAlign_Leá
))

	)

174 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

175 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

176 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

177 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

178 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

179 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

180 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

181 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

182 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

183 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

184 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

185 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

186 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

187 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

188 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

189 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

190 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

191 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

193 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

194 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

196 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_0
è|| ((CHANNELè=ð
ADC_ChªÃl_1
) || \

197 ((
CHANNEL
è=ð
ADC_ChªÃl_2
è|| ((CHANNELè=ð
ADC_ChªÃl_3
) || \

198 ((
CHANNEL
è=ð
ADC_ChªÃl_4
è|| ((CHANNELè=ð
ADC_ChªÃl_5
) || \

199 ((
CHANNEL
è=ð
ADC_ChªÃl_6
è|| ((CHANNELè=ð
ADC_ChªÃl_7
) || \

200 ((
CHANNEL
è=ð
ADC_ChªÃl_8
è|| ((CHANNELè=ð
ADC_ChªÃl_9
) || \

201 ((
CHANNEL
è=ð
ADC_ChªÃl_10
è|| ((CHANNELè=ð
ADC_ChªÃl_11
) || \

202 ((
CHANNEL
è=ð
ADC_ChªÃl_12
è|| ((CHANNELè=ð
ADC_ChªÃl_13
) || \

203 ((
CHANNEL
è=ð
ADC_ChªÃl_14
è|| ((CHANNELè=ð
ADC_ChªÃl_15
) || \

204 ((
CHANNEL
è=ð
ADC_ChªÃl_16
è|| ((CHANNELè=ð
ADC_ChªÃl_17
))

	)

213 
	#ADC_Sam¶eTime_1Cyþes5
 ((
ušt8_t
)0x00)

	)

214 
	#ADC_Sam¶eTime_7Cyþes5
 ((
ušt8_t
)0x01)

	)

215 
	#ADC_Sam¶eTime_13Cyþes5
 ((
ušt8_t
)0x02)

	)

216 
	#ADC_Sam¶eTime_28Cyþes5
 ((
ušt8_t
)0x03)

	)

217 
	#ADC_Sam¶eTime_41Cyþes5
 ((
ušt8_t
)0x04)

	)

218 
	#ADC_Sam¶eTime_55Cyþes5
 ((
ušt8_t
)0x05)

	)

219 
	#ADC_Sam¶eTime_71Cyþes5
 ((
ušt8_t
)0x06)

	)

220 
	#ADC_Sam¶eTime_239Cyþes5
 ((
ušt8_t
)0x07)

	)

221 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_Sam¶eTime_1Cyþes5
) || \

222 ((
TIME
è=ð
ADC_Sam¶eTime_7Cyþes5
) || \

223 ((
TIME
è=ð
ADC_Sam¶eTime_13Cyþes5
) || \

224 ((
TIME
è=ð
ADC_Sam¶eTime_28Cyþes5
) || \

225 ((
TIME
è=ð
ADC_Sam¶eTime_41Cyþes5
) || \

226 ((
TIME
è=ð
ADC_Sam¶eTime_55Cyþes5
) || \

227 ((
TIME
è=ð
ADC_Sam¶eTime_71Cyþes5
) || \

228 ((
TIME
è=ð
ADC_Sam¶eTime_239Cyþes5
))

	)

237 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00002000è

	)

238 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00003000è

	)

239 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00004000è

	)

240 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00005000è

	)

241 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
 ((
ušt32_t
)0x00006000è

	)

243 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00000000è

	)

244 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00001000è

	)

245 
	#ADC_Ex‹º®TrigInjecCÚv_NÚe
 ((
ušt32_t
)0x00007000è

	)

247 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00002000è

	)

248 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x00003000è

	)

249 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x00004000è

	)

250 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x00005000è

	)

251 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x00006000è

	)

253 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
) || \

254 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

255 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

256 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

257 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

258 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

259 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
) || \

260 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_NÚe
) || \

261 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

262 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

263 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

264 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

265 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
))

	)

274 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

275 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

276 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

277 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

278 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_InjeùedChªÃl_1
) || \

279 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_2
) || \

280 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_3
) || \

281 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_4
))

	)

290 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

291 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

292 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

293 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

294 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

295 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

296 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

298 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_AÇlogW©chdog_SšgËRegEÇbË
) || \

299 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

300 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

301 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

302 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

303 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

304 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_NÚe
))

	)

313 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0220)

	)

314 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0140)

	)

315 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0480)

	)

317 
	#IS_ADC_IT
(
IT
è((((ITè& (
ušt16_t
)0xF81Fè=ð0x00è&& ((ITè!ð0x00))

	)

319 
	#IS_ADC_GET_IT
(
IT
è(((ITè=ð
ADC_IT_EOC
è|| ((ITè=ð
ADC_IT_AWD
) || \

320 ((
IT
è=ð
ADC_IT_JEOC
))

	)

329 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

330 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

331 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

332 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

333 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

334 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xE0è=ð0x00è&& ((FLAGè!ð0x00))

	)

335 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_AWD
è|| ((FLAGè=ð
ADC_FLAG_EOC
) || \

336 ((
FLAG
è=ð
ADC_FLAG_JEOC
è|| ((FLAG)=ð
ADC_FLAG_JSTRT
) || \

337 ((
FLAG
è=ð
ADC_FLAG_STRT
))

	)

346 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð0xFFF)

	)

356 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ð0xFFF)

	)

366 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x4))

	)

376 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x4))

	)

387 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x10))

	)

396 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x10))

	)

406 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð0x1è&& ((NUMBERè<ð0x8))

	)

428 
ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
);

429 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

430 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

431 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

432 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

433 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

434 
ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

435 
FÏgStus
 
ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

436 
ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

437 
FÏgStus
 
ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

438 
ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

439 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

440 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

441 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

442 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

443 
ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

444 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

445 
ušt32_t
 
ADC_G‘Du®ModeCÚv”siÚV®ue
();

446 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

447 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

448 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

449 
ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

450 
ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

451 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

452 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

453 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

454 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

455 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

456 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

457 
ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
, ušt16_ˆ
LowTh»shÞd
);

458 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

459 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

460 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

461 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

462 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

463 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

465 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_bkp.h

24 #iâdeà
__STM32F10x_BKP_H


25 
	#__STM32F10x_BKP_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#BKP_Tam³rPšLev–_High
 ((
ušt16_t
)0x0000)

	)

59 
	#BKP_Tam³rPšLev–_Low
 ((
ušt16_t
)0x0001)

	)

60 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
è(((LEVELè=ð
BKP_Tam³rPšLev–_High
) || \

61 ((
LEVEL
è=ð
BKP_Tam³rPšLev–_Low
))

	)

70 
	#BKP_RTCOuutSourû_NÚe
 ((
ušt16_t
)0x0000)

	)

71 
	#BKP_RTCOuutSourû_C®ibClock
 ((
ušt16_t
)0x0080)

	)

72 
	#BKP_RTCOuutSourû_AÏrm
 ((
ušt16_t
)0x0100)

	)

73 
	#BKP_RTCOuutSourû_SecÚd
 ((
ušt16_t
)0x0300)

	)

74 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
BKP_RTCOuutSourû_NÚe
) || \

75 ((
SOURCE
è=ð
BKP_RTCOuutSourû_C®ibClock
) || \

76 ((
SOURCE
è=ð
BKP_RTCOuutSourû_AÏrm
) || \

77 ((
SOURCE
è=ð
BKP_RTCOuutSourû_SecÚd
))

	)

86 
	#BKP_DR1
 ((
ušt16_t
)0x0004)

	)

87 
	#BKP_DR2
 ((
ušt16_t
)0x0008)

	)

88 
	#BKP_DR3
 ((
ušt16_t
)0x000C)

	)

89 
	#BKP_DR4
 ((
ušt16_t
)0x0010)

	)

90 
	#BKP_DR5
 ((
ušt16_t
)0x0014)

	)

91 
	#BKP_DR6
 ((
ušt16_t
)0x0018)

	)

92 
	#BKP_DR7
 ((
ušt16_t
)0x001C)

	)

93 
	#BKP_DR8
 ((
ušt16_t
)0x0020)

	)

94 
	#BKP_DR9
 ((
ušt16_t
)0x0024)

	)

95 
	#BKP_DR10
 ((
ušt16_t
)0x0028)

	)

96 
	#BKP_DR11
 ((
ušt16_t
)0x0040)

	)

97 
	#BKP_DR12
 ((
ušt16_t
)0x0044)

	)

98 
	#BKP_DR13
 ((
ušt16_t
)0x0048)

	)

99 
	#BKP_DR14
 ((
ušt16_t
)0x004C)

	)

100 
	#BKP_DR15
 ((
ušt16_t
)0x0050)

	)

101 
	#BKP_DR16
 ((
ušt16_t
)0x0054)

	)

102 
	#BKP_DR17
 ((
ušt16_t
)0x0058)

	)

103 
	#BKP_DR18
 ((
ušt16_t
)0x005C)

	)

104 
	#BKP_DR19
 ((
ušt16_t
)0x0060)

	)

105 
	#BKP_DR20
 ((
ušt16_t
)0x0064)

	)

106 
	#BKP_DR21
 ((
ušt16_t
)0x0068)

	)

107 
	#BKP_DR22
 ((
ušt16_t
)0x006C)

	)

108 
	#BKP_DR23
 ((
ušt16_t
)0x0070)

	)

109 
	#BKP_DR24
 ((
ušt16_t
)0x0074)

	)

110 
	#BKP_DR25
 ((
ušt16_t
)0x0078)

	)

111 
	#BKP_DR26
 ((
ušt16_t
)0x007C)

	)

112 
	#BKP_DR27
 ((
ušt16_t
)0x0080)

	)

113 
	#BKP_DR28
 ((
ušt16_t
)0x0084)

	)

114 
	#BKP_DR29
 ((
ušt16_t
)0x0088)

	)

115 
	#BKP_DR30
 ((
ušt16_t
)0x008C)

	)

116 
	#BKP_DR31
 ((
ušt16_t
)0x0090)

	)

117 
	#BKP_DR32
 ((
ušt16_t
)0x0094)

	)

118 
	#BKP_DR33
 ((
ušt16_t
)0x0098)

	)

119 
	#BKP_DR34
 ((
ušt16_t
)0x009C)

	)

120 
	#BKP_DR35
 ((
ušt16_t
)0x00A0)

	)

121 
	#BKP_DR36
 ((
ušt16_t
)0x00A4)

	)

122 
	#BKP_DR37
 ((
ušt16_t
)0x00A8)

	)

123 
	#BKP_DR38
 ((
ušt16_t
)0x00AC)

	)

124 
	#BKP_DR39
 ((
ušt16_t
)0x00B0)

	)

125 
	#BKP_DR40
 ((
ušt16_t
)0x00B4)

	)

126 
	#BKP_DR41
 ((
ušt16_t
)0x00B8)

	)

127 
	#BKP_DR42
 ((
ušt16_t
)0x00BC)

	)

129 
	#IS_BKP_DR
(
DR
è(((DRè=ð
BKP_DR1
è|| ((DRè=ð
BKP_DR2
è|| ((DRè=ð
BKP_DR3
) || \

130 ((
DR
è=ð
BKP_DR4
è|| ((DRè=ð
BKP_DR5
è|| ((DRè=ð
BKP_DR6
) || \

131 ((
DR
è=ð
BKP_DR7
è|| ((DRè=ð
BKP_DR8
è|| ((DRè=ð
BKP_DR9
) || \

132 ((
DR
è=ð
BKP_DR10
è|| ((DRè=ð
BKP_DR11
è|| ((DRè=ð
BKP_DR12
) || \

133 ((
DR
è=ð
BKP_DR13
è|| ((DRè=ð
BKP_DR14
è|| ((DRè=ð
BKP_DR15
) || \

134 ((
DR
è=ð
BKP_DR16
è|| ((DRè=ð
BKP_DR17
è|| ((DRè=ð
BKP_DR18
) || \

135 ((
DR
è=ð
BKP_DR19
è|| ((DRè=ð
BKP_DR20
è|| ((DRè=ð
BKP_DR21
) || \

136 ((
DR
è=ð
BKP_DR22
è|| ((DRè=ð
BKP_DR23
è|| ((DRè=ð
BKP_DR24
) || \

137 ((
DR
è=ð
BKP_DR25
è|| ((DRè=ð
BKP_DR26
è|| ((DRè=ð
BKP_DR27
) || \

138 ((
DR
è=ð
BKP_DR28
è|| ((DRè=ð
BKP_DR29
è|| ((DRè=ð
BKP_DR30
) || \

139 ((
DR
è=ð
BKP_DR31
è|| ((DRè=ð
BKP_DR32
è|| ((DRè=ð
BKP_DR33
) || \

140 ((
DR
è=ð
BKP_DR34
è|| ((DRè=ð
BKP_DR35
è|| ((DRè=ð
BKP_DR36
) || \

141 ((
DR
è=ð
BKP_DR37
è|| ((DRè=ð
BKP_DR38
è|| ((DRè=ð
BKP_DR39
) || \

142 ((
DR
è=ð
BKP_DR40
è|| ((DRè=ð
BKP_DR41
è|| ((DRè=ð
BKP_DR42
))

	)

144 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

165 
BKP_DeIn™
();

166 
BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
);

167 
BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

168 
BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

169 
BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
);

170 
BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
);

171 
BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
);

172 
ušt16_t
 
BKP_R—dBackupRegi¡”
(ušt16_ˆ
BKP_DR
);

173 
FÏgStus
 
BKP_G‘FÏgStus
();

174 
BKP_CË¬FÏg
();

175 
ITStus
 
BKP_G‘ITStus
();

176 
BKP_CË¬ITP’dšgB™
();

178 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_can.h

24 #iâdeà
__STM32F10x_CAN_H


25 
	#__STM32F10x_CAN_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
CAN1
) || \

47 ((
PERIPH
è=ð
CAN2
))

	)

55 
ušt16_t
 
CAN_P»sÿËr
;

58 
ušt8_t
 
CAN_Mode
;

62 
ušt8_t
 
CAN_SJW
;

68 
ušt8_t
 
CAN_BS1
;

72 
ušt8_t
 
CAN_BS2
;

77 
FunùiÚ®S‹
 
CAN_TTCM
;

81 
FunùiÚ®S‹
 
CAN_ABOM
;

85 
FunùiÚ®S‹
 
CAN_AWUM
;

89 
FunùiÚ®S‹
 
CAN_NART
;

93 
FunùiÚ®S‹
 
CAN_RFLM
;

97 
FunùiÚ®S‹
 
CAN_TXFP
;

100 } 
	tCAN_In™Ty³Def
;

108 
ušt16_t
 
CAN_Fž‹rIdHigh
;

112 
ušt16_t
 
CAN_Fž‹rIdLow
;

116 
ušt16_t
 
CAN_Fž‹rMaskIdHigh
;

121 
ušt16_t
 
CAN_Fž‹rMaskIdLow
;

126 
ušt16_t
 
CAN_Fž‹rFIFOAssignm’t
;

129 
ušt8_t
 
CAN_Fž‹rNumb”
;

131 
ušt8_t
 
CAN_Fž‹rMode
;

134 
ušt8_t
 
CAN_Fž‹rSÿË
;

137 
FunùiÚ®S‹
 
CAN_Fž‹rAùiv©iÚ
;

139 } 
	tCAN_Fž‹rIn™Ty³Def
;

147 
ušt32_t
 
StdId
;

150 
ušt32_t
 
ExtId
;

153 
ušt8_t
 
IDE
;

157 
ušt8_t
 
RTR
;

161 
ušt8_t
 
DLC
;

165 
ušt8_t
 
D©a
[8];

167 } 
	tCªTxMsg
;

175 
ušt32_t
 
StdId
;

178 
ušt32_t
 
ExtId
;

181 
ušt8_t
 
IDE
;

185 
ušt8_t
 
RTR
;

189 
ušt8_t
 
DLC
;

192 
ušt8_t
 
D©a
[8];

195 
ušt8_t
 
FMI
;

198 } 
	tCªRxMsg
;

212 
	#CAN_In™Stus_Fažed
 ((
ušt8_t
)0x00è

	)

213 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

223 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

224 
	#CAN_Mode_LoÝBack
 ((
ušt8_t
)0x01è

	)

225 
	#CAN_Mode_Sž’t
 ((
ušt8_t
)0x02è

	)

226 
	#CAN_Mode_Sž’t_LoÝBack
 ((
ušt8_t
)0x03è

	)

228 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_Mode_NÜm®
) || \

229 ((
MODE
è=ð
CAN_Mode_LoÝBack
)|| \

230 ((
MODE
è=ð
CAN_Mode_Sž’t
) || \

231 ((
MODE
è=ð
CAN_Mode_Sž’t_LoÝBack
))

	)

241 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

242 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

243 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

246 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
) ||\

247 ((
MODE
è=ð
CAN_O³¿tšgMode_NÜm®
)|| \

248 ((
MODE
è=ð
CAN_O³¿tšgMode_SË•
))

	)

258 
	#CAN_ModeStus_Fažed
 ((
ušt8_t
)0x00è

	)

259 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Fažed
è

	)

270 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

271 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

272 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

273 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

275 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1tq
è|| ((SJWè=ð
CAN_SJW_2tq
)|| \

276 ((
SJW
è=ð
CAN_SJW_3tq
è|| ((SJWè=ð
CAN_SJW_4tq
))

	)

285 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

286 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

287 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

288 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

289 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

290 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

291 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

292 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

293 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

294 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

295 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

296 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

297 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

298 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

299 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

300 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

302 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16tq
)

	)

311 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

312 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

313 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

314 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

315 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

316 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

317 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

318 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

320 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8tq
)

	)

330 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

339 #iâdeà
STM32F10X_CL


340 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð13)

	)

342 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

352 
	#CAN_Fž‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

353 
	#CAN_Fž‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

355 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_Fž‹rMode_IdMask
) || \

356 ((
MODE
è=ð
CAN_Fž‹rMode_IdLi¡
))

	)

365 
	#CAN_Fž‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

366 
	#CAN_Fž‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

368 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_Fž‹rSÿË_16b™
) || \

369 ((
SCALE
è=ð
CAN_Fž‹rSÿË_32b™
))

	)

379 
	#CAN_Fž‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

380 
	#CAN_Fž‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

381 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_Fž‹rFIFO0
) || \

382 ((
FIFO
è=ð
CAN_Fž‹rFIFO1
))

	)

390 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ð1è&& ((BANKNUMBERè<ð27))

	)

399 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

400 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

401 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

402 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

412 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

413 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

414 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_Id_Snd¬d
) || \

415 ((
IDTYPE
è=ð
CAN_Id_Ex‹nded
))

	)

424 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

425 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

426 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_D©a
è|| ((RTRè=ð
CAN_RTR_RemÙe
))

	)

436 
	#CAN_TxStus_Fažed
 ((
ušt8_t
)0x00)

	)

437 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

438 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

439 
	#CAN_TxStus_NoMažBox
 ((
ušt8_t
)0x04è

	)

449 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

450 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

452 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

462 
	#CAN_SË•_Fažed
 ((
ušt8_t
)0x00è

	)

463 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

473 
	#CAN_WakeUp_Fažed
 ((
ušt8_t
)0x00è

	)

474 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

485 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

486 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

487 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

488 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

489 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

490 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

491 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

492 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

507 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

508 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

509 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

512 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

513 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

514 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

515 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

516 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

517 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

520 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

521 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

526 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

527 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

528 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

529 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

531 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_BOF
) || \

532 ((
FLAG
è=ð
CAN_FLAG_EPV
è|| ((FLAGè=ð
CAN_FLAG_EWG
) || \

533 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) || \

534 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FMP0
) || \

535 ((
FLAG
è=ð
CAN_FLAG_FOV1
è|| ((FLAGè=ð
CAN_FLAG_FF1
) || \

536 ((
FLAG
è=ð
CAN_FLAG_FMP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

537 ((
FLAG
è=ð
CAN_FLAG_RQCP1
)|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

538 ((
FLAG
è=ð
CAN_FLAG_SLAK
 ))

	)

540 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

541 ((
FLAG
è=ð
CAN_FLAG_RQCP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

542 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) ||\

543 ((
FLAG
è=ð
CAN_FLAG_FF1
è|| ((FLAGè=ð
CAN_FLAG_FOV1
) || \

544 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_SLAK
))

	)

556 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

559 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

560 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

561 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

562 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

563 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

564 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

567 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

568 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

571 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

572 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

573 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

574 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

575 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

578 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

579 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

580 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

583 
	#IS_CAN_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FMP0
) ||\

584 ((
IT
è=ð
CAN_IT_FF0
è|| ((ITè=ð
CAN_IT_FOV0
) ||\

585 ((
IT
è=ð
CAN_IT_FMP1
è|| ((ITè=ð
CAN_IT_FF1
) ||\

586 ((
IT
è=ð
CAN_IT_FOV1
è|| ((ITè=ð
CAN_IT_EWG
) ||\

587 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

588 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

589 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

591 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FF0
) ||\

592 ((
IT
è=ð
CAN_IT_FOV0
)|| ((ITè=ð
CAN_IT_FF1
) ||\

593 ((
IT
è=ð
CAN_IT_FOV1
)|| ((ITè=ð
CAN_IT_EWG
) ||\

594 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

595 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

596 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

605 
	#CANINITFAILED
 
CAN_In™Stus_Fažed


	)

606 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

607 
	#CAN_Fž‹rFIFO0
 
CAN_Fž‹r_FIFO0


	)

608 
	#CAN_Fž‹rFIFO1
 
CAN_Fž‹r_FIFO1


	)

609 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

610 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

611 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

612 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

613 
	#CANTXFAILE
 
CAN_TxStus_Fažed


	)

614 
	#CANTXOK
 
CAN_TxStus_Ok


	)

615 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

616 
	#CAN_NO_MB
 
CAN_TxStus_NoMažBox


	)

617 
	#CANSLEEPFAILED
 
CAN_SË•_Fažed


	)

618 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

619 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Fažed


	)

620 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

642 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

645 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

646 
CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
);

647 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

648 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

649 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

650 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

653 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

654 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mažbox
);

655 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
);

658 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

659 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

660 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

664 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

665 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

666 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

669 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

670 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

671 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

674 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

675 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

676 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

677 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

678 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

680 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_cec.h

24 #iâdeà
__STM32F10x_CEC_H


25 
	#__STM32F10x_CEC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
CEC_B™TimšgMode
;

54 
ušt16_t
 
CEC_B™P”iodMode
;

56 }
	tCEC_In™Ty³Def
;

69 
	#CEC_B™TimšgStdMode
 ((
ušt16_t
)0x00è

	)

70 
	#CEC_B™TimšgE¼F»eMode
 
CEC_CFGR_BTEM


	)

72 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™TimšgStdMode
) || \

73 ((
MODE
è=ð
CEC_B™TimšgE¼F»eMode
))

	)

81 
	#CEC_B™P”iodStdMode
 ((
ušt16_t
)0x00è

	)

82 
	#CEC_B™P”iodFËxibËMode
 
CEC_CFGR_BPEM


	)

84 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™P”iodStdMode
) || \

85 ((
MODE
è=ð
CEC_B™P”iodFËxibËMode
))

	)

94 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

95 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

96 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

97 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

98 
	#IS_CEC_GET_IT
(
IT
è(((ITè=ð
CEC_IT_TERR
è|| ((ITè=ð
CEC_IT_TBTRF
) || \

99 ((
IT
è=ð
CEC_IT_RERR
è|| ((ITè=ð
CEC_IT_RBTF
))

	)

108 
	#IS_CEC_ADDRESS
(
ADDRESS
è((ADDRESSè< 0x10)

	)

116 
	#IS_CEC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0x3FFF)

	)

129 
	#CEC_FLAG_BTE
 ((
ušt32_t
)0x10010000)

	)

130 
	#CEC_FLAG_BPE
 ((
ušt32_t
)0x10020000)

	)

131 
	#CEC_FLAG_RBTFE
 ((
ušt32_t
)0x10040000)

	)

132 
	#CEC_FLAG_SBE
 ((
ušt32_t
)0x10080000)

	)

133 
	#CEC_FLAG_ACKE
 ((
ušt32_t
)0x10100000)

	)

134 
	#CEC_FLAG_LINE
 ((
ušt32_t
)0x10200000)

	)

135 
	#CEC_FLAG_TBTFE
 ((
ušt32_t
)0x10400000)

	)

140 
	#CEC_FLAG_TEOM
 ((
ušt32_t
)0x00000002)

	)

141 
	#CEC_FLAG_TERR
 ((
ušt32_t
)0x00000004)

	)

142 
	#CEC_FLAG_TBTRF
 ((
ušt32_t
)0x00000008)

	)

143 
	#CEC_FLAG_RSOM
 ((
ušt32_t
)0x00000010)

	)

144 
	#CEC_FLAG_REOM
 ((
ušt32_t
)0x00000020)

	)

145 
	#CEC_FLAG_RERR
 ((
ušt32_t
)0x00000040)

	)

146 
	#CEC_FLAG_RBTF
 ((
ušt32_t
)0x00000080)

	)

148 
	#IS_CEC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF03è=ð0x00è&& ((FLAGè!ð0x00))

	)

150 
	#IS_CEC_GET_FLAG
(
FLAG
è(((FLAGè=ð
CEC_FLAG_BTE
è|| ((FLAGè=ð
CEC_FLAG_BPE
) || \

151 ((
FLAG
è=ð
CEC_FLAG_RBTFE
è|| ((FLAG)=ð
CEC_FLAG_SBE
) || \

152 ((
FLAG
è=ð
CEC_FLAG_ACKE
è|| ((FLAGè=ð
CEC_FLAG_LINE
) || \

153 ((
FLAG
è=ð
CEC_FLAG_TBTFE
è|| ((FLAGè=ð
CEC_FLAG_TEOM
) || \

154 ((
FLAG
è=ð
CEC_FLAG_TERR
è|| ((FLAGè=ð
CEC_FLAG_TBTRF
) || \

155 ((
FLAG
è=ð
CEC_FLAG_RSOM
è|| ((FLAGè=ð
CEC_FLAG_REOM
) || \

156 ((
FLAG
è=ð
CEC_FLAG_RERR
è|| ((FLAGè=ð
CEC_FLAG_RBTF
))

	)

177 
CEC_DeIn™
();

178 
CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

179 
CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

180 
CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

181 
CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
);

182 
CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
);

183 
CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
);

184 
ušt8_t
 
CEC_ReûiveD©aBy‹
();

185 
CEC_S¹OfMes§ge
();

186 
CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
);

187 
FÏgStus
 
CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
);

188 
CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
);

189 
ITStus
 
CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
);

190 
CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
);

192 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_crc.h

24 #iâdeà
__STM32F10x_CRC_H


25 
	#__STM32F10x_CRC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

70 
CRC_Re£tDR
();

71 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

72 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

73 
ušt32_t
 
CRC_G‘CRC
();

74 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

75 
ušt8_t
 
CRC_G‘IDRegi¡”
();

77 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dac.h

24 #iâdeà
__STM32F10x_DAC_H


25 
	#__STM32F10x_DAC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DAC_Trigg”
;

55 
ušt32_t
 
DAC_WaveG’”©iÚ
;

59 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

63 
ušt32_t
 
DAC_OuutBufãr
;

65 }
	tDAC_In™Ty³Def
;

79 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

81 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

82 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

84 
	#DAC_Trigg”_T3_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

86 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

87 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

88 
	#DAC_Trigg”_T15_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

90 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

91 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

92 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

93 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

95 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_Trigg”_NÚe
) || \

96 ((
TRIGGER
è=ð
DAC_Trigg”_T6_TRGO
) || \

97 ((
TRIGGER
è=ð
DAC_Trigg”_T8_TRGO
) || \

98 ((
TRIGGER
è=ð
DAC_Trigg”_T7_TRGO
) || \

99 ((
TRIGGER
è=ð
DAC_Trigg”_T5_TRGO
) || \

100 ((
TRIGGER
è=ð
DAC_Trigg”_T2_TRGO
) || \

101 ((
TRIGGER
è=ð
DAC_Trigg”_T4_TRGO
) || \

102 ((
TRIGGER
è=ð
DAC_Trigg”_Ext_IT9
) || \

103 ((
TRIGGER
è=ð
DAC_Trigg”_Soáw¬e
))

	)

113 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

114 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

115 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WaveG’”©iÚ_NÚe
) || \

117 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_Noi£
) || \

118 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_TrŸngË
))

	)

127 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

128 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

129 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

130 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

131 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

132 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

133 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

134 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

135 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

136 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

137 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

138 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

139 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

140 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

141 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

142 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

143 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

144 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

145 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

146 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

147 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

148 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

149 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

150 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUnmask_B™0
) || \

153 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s1_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s2_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s3_0
) || \

156 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s4_0
) || \

157 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s5_0
) || \

158 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s6_0
) || \

159 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s7_0
) || \

160 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s8_0
) || \

161 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s9_0
) || \

162 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s10_0
) || \

163 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s11_0
) || \

164 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1
) || \

165 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_3
) || \

166 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_7
) || \

167 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_15
) || \

168 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_31
) || \

169 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_63
) || \

170 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_127
) || \

171 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_255
) || \

172 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_511
) || \

173 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1023
) || \

174 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_2047
) || \

175 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_4095
))

	)

184 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

185 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OuutBufãr_EÇbË
) || \

187 ((
STATE
è=ð
DAC_OuutBufãr_Di§bË
))

	)

196 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

197 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_ChªÃl_1
) || \

199 ((
CHANNEL
è=ð
DAC_ChªÃl_2
))

	)

208 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_Align_12b_R
) || \

212 ((
ALIGN
è=ð
DAC_Align_12b_L
) || \

213 ((
ALIGN
è=ð
DAC_Align_8b_R
))

	)

222 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

223 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_Wave_Noi£
) || \

225 ((
WAVE
è=ð
DAC_Wave_TrŸngË
))

	)

234 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

238 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

243 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

244 
	#IS_DAC_IT
(
IT
è(((ITè=ð
DAC_IT_DMAUDR
))

	)

254 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

255 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ð
DAC_FLAG_DMAUDR
))

	)

278 
DAC_DeIn™
();

279 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

280 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

281 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

282 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

283 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

285 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

286 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

287 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

288 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

289 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

290 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

291 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

292 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

293 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

294 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

295 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

296 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

297 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

300 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dbgmcu.h

24 #iâdeà
__STM32F10x_DBGMCU_H


25 
	#__STM32F10x_DBGMCU_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

54 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

55 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

56 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

57 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00000100)

	)

58 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000200)

	)

59 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000400)

	)

60 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000800)

	)

61 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00001000)

	)

62 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00002000)

	)

63 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x00004000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000)

	)

66 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00020000)

	)

67 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00040000)

	)

68 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00080000)

	)

69 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00100000)

	)

70 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x00200000)

	)

71 
	#DBGMCU_TIM15_STOP
 ((
ušt32_t
)0x00400000)

	)

72 
	#DBGMCU_TIM16_STOP
 ((
ušt32_t
)0x00800000)

	)

73 
	#DBGMCU_TIM17_STOP
 ((
ušt32_t
)0x01000000)

	)

74 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x02000000)

	)

75 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x04000000)

	)

76 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x08000000)

	)

77 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x10000000)

	)

78 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x20000000)

	)

79 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x40000000)

	)

81 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0x800000F8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

98 
ušt32_t
 
DBGMCU_G‘REVID
();

99 
ušt32_t
 
DBGMCU_G‘DEVID
();

100 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

102 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dma.h

24 #iâdeà
__STM32F10x_DMA_H


25 
	#__STM32F10x_DMA_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

54 
ušt32_t
 
DMA_MemÜyBa£Addr
;

56 
ušt32_t
 
DMA_DIR
;

59 
ušt32_t
 
DMA_BufãrSize
;

63 
ušt32_t
 
DMA_P”h”®Inc
;

66 
ušt32_t
 
DMA_MemÜyInc
;

69 
ušt32_t
 
DMA_P”h”®D©aSize
;

72 
ušt32_t
 
DMA_MemÜyD©aSize
;

75 
ušt32_t
 
DMA_Mode
;

80 
ušt32_t
 
DMA_PriÜ™y
;

83 
ušt32_t
 
DMA_M2M
;

85 }
	tDMA_In™Ty³Def
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
DMA1_ChªÃl1
) || \

96 ((
PERIPH
è=ð
DMA1_ChªÃl2
) || \

97 ((
PERIPH
è=ð
DMA1_ChªÃl3
) || \

98 ((
PERIPH
è=ð
DMA1_ChªÃl4
) || \

99 ((
PERIPH
è=ð
DMA1_ChªÃl5
) || \

100 ((
PERIPH
è=ð
DMA1_ChªÃl6
) || \

101 ((
PERIPH
è=ð
DMA1_ChªÃl7
) || \

102 ((
PERIPH
è=ð
DMA2_ChªÃl1
) || \

103 ((
PERIPH
è=ð
DMA2_ChªÃl2
) || \

104 ((
PERIPH
è=ð
DMA2_ChªÃl3
) || \

105 ((
PERIPH
è=ð
DMA2_ChªÃl4
) || \

106 ((
PERIPH
è=ð
DMA2_ChªÃl5
))

	)

112 
	#DMA_DIR_P”h”®DST
 ((
ušt32_t
)0x00000010)

	)

113 
	#DMA_DIR_P”h”®SRC
 ((
ušt32_t
)0x00000000)

	)

114 
	#IS_DMA_DIR
(
DIR
è(((DIRè=ð
DMA_DIR_P”h”®DST
) || \

115 ((
DIR
è=ð
DMA_DIR_P”h”®SRC
))

	)

124 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000040)

	)

125 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

126 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_P”h”®Inc_EÇbË
) || \

127 ((
STATE
è=ð
DMA_P”h”®Inc_Di§bË
))

	)

136 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000080)

	)

137 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

138 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MemÜyInc_EÇbË
) || \

139 ((
STATE
è=ð
DMA_MemÜyInc_Di§bË
))

	)

148 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

149 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000100)

	)

150 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00000200)

	)

151 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_P”h”®D©aSize_By‹
) || \

152 ((
SIZE
è=ð
DMA_P”h”®D©aSize_H®fWÜd
) || \

153 ((
SIZE
è=ð
DMA_P”h”®D©aSize_WÜd
))

	)

162 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

163 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00000400)

	)

164 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00000800)

	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MemÜyD©aSize_By‹
) || \

166 ((
SIZE
è=ð
DMA_MemÜyD©aSize_H®fWÜd
) || \

167 ((
SIZE
è=ð
DMA_MemÜyD©aSize_WÜd
))

	)

176 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000020)

	)

177 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

178 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_Mode_CœcuÏr
è|| ((MODEè=ð
DMA_Mode_NÜm®
))

	)

187 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00003000)

	)

188 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00002000)

	)

189 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00001000)

	)

190 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

191 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PriÜ™y_V”yHigh
) || \

192 ((
PRIORITY
è=ð
DMA_PriÜ™y_High
) || \

193 ((
PRIORITY
è=ð
DMA_PriÜ™y_Medium
) || \

194 ((
PRIORITY
è=ð
DMA_PriÜ™y_Low
))

	)

203 
	#DMA_M2M_EÇbË
 ((
ušt32_t
)0x00004000)

	)

204 
	#DMA_M2M_Di§bË
 ((
ušt32_t
)0x00000000)

	)

205 
	#IS_DMA_M2M_STATE
(
STATE
è(((STATEè=ð
DMA_M2M_EÇbË
è|| ((STATEè=ð
DMA_M2M_Di§bË
))

	)

215 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000002)

	)

216 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000004)

	)

217 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000008)

	)

218 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFFF1è=ð0x00è&& ((ITè!ð0x00))

	)

220 
	#DMA1_IT_GL1
 ((
ušt32_t
)0x00000001)

	)

221 
	#DMA1_IT_TC1
 ((
ušt32_t
)0x00000002)

	)

222 
	#DMA1_IT_HT1
 ((
ušt32_t
)0x00000004)

	)

223 
	#DMA1_IT_TE1
 ((
ušt32_t
)0x00000008)

	)

224 
	#DMA1_IT_GL2
 ((
ušt32_t
)0x00000010)

	)

225 
	#DMA1_IT_TC2
 ((
ušt32_t
)0x00000020)

	)

226 
	#DMA1_IT_HT2
 ((
ušt32_t
)0x00000040)

	)

227 
	#DMA1_IT_TE2
 ((
ušt32_t
)0x00000080)

	)

228 
	#DMA1_IT_GL3
 ((
ušt32_t
)0x00000100)

	)

229 
	#DMA1_IT_TC3
 ((
ušt32_t
)0x00000200)

	)

230 
	#DMA1_IT_HT3
 ((
ušt32_t
)0x00000400)

	)

231 
	#DMA1_IT_TE3
 ((
ušt32_t
)0x00000800)

	)

232 
	#DMA1_IT_GL4
 ((
ušt32_t
)0x00001000)

	)

233 
	#DMA1_IT_TC4
 ((
ušt32_t
)0x00002000)

	)

234 
	#DMA1_IT_HT4
 ((
ušt32_t
)0x00004000)

	)

235 
	#DMA1_IT_TE4
 ((
ušt32_t
)0x00008000)

	)

236 
	#DMA1_IT_GL5
 ((
ušt32_t
)0x00010000)

	)

237 
	#DMA1_IT_TC5
 ((
ušt32_t
)0x00020000)

	)

238 
	#DMA1_IT_HT5
 ((
ušt32_t
)0x00040000)

	)

239 
	#DMA1_IT_TE5
 ((
ušt32_t
)0x00080000)

	)

240 
	#DMA1_IT_GL6
 ((
ušt32_t
)0x00100000)

	)

241 
	#DMA1_IT_TC6
 ((
ušt32_t
)0x00200000)

	)

242 
	#DMA1_IT_HT6
 ((
ušt32_t
)0x00400000)

	)

243 
	#DMA1_IT_TE6
 ((
ušt32_t
)0x00800000)

	)

244 
	#DMA1_IT_GL7
 ((
ušt32_t
)0x01000000)

	)

245 
	#DMA1_IT_TC7
 ((
ušt32_t
)0x02000000)

	)

246 
	#DMA1_IT_HT7
 ((
ušt32_t
)0x04000000)

	)

247 
	#DMA1_IT_TE7
 ((
ušt32_t
)0x08000000)

	)

249 
	#DMA2_IT_GL1
 ((
ušt32_t
)0x10000001)

	)

250 
	#DMA2_IT_TC1
 ((
ušt32_t
)0x10000002)

	)

251 
	#DMA2_IT_HT1
 ((
ušt32_t
)0x10000004)

	)

252 
	#DMA2_IT_TE1
 ((
ušt32_t
)0x10000008)

	)

253 
	#DMA2_IT_GL2
 ((
ušt32_t
)0x10000010)

	)

254 
	#DMA2_IT_TC2
 ((
ušt32_t
)0x10000020)

	)

255 
	#DMA2_IT_HT2
 ((
ušt32_t
)0x10000040)

	)

256 
	#DMA2_IT_TE2
 ((
ušt32_t
)0x10000080)

	)

257 
	#DMA2_IT_GL3
 ((
ušt32_t
)0x10000100)

	)

258 
	#DMA2_IT_TC3
 ((
ušt32_t
)0x10000200)

	)

259 
	#DMA2_IT_HT3
 ((
ušt32_t
)0x10000400)

	)

260 
	#DMA2_IT_TE3
 ((
ušt32_t
)0x10000800)

	)

261 
	#DMA2_IT_GL4
 ((
ušt32_t
)0x10001000)

	)

262 
	#DMA2_IT_TC4
 ((
ušt32_t
)0x10002000)

	)

263 
	#DMA2_IT_HT4
 ((
ušt32_t
)0x10004000)

	)

264 
	#DMA2_IT_TE4
 ((
ušt32_t
)0x10008000)

	)

265 
	#DMA2_IT_GL5
 ((
ušt32_t
)0x10010000)

	)

266 
	#DMA2_IT_TC5
 ((
ušt32_t
)0x10020000)

	)

267 
	#DMA2_IT_HT5
 ((
ušt32_t
)0x10040000)

	)

268 
	#DMA2_IT_TE5
 ((
ušt32_t
)0x10080000)

	)

270 
	#IS_DMA_CLEAR_IT
(
IT
è(((((ITè& 0xF0000000è=ð0x00è|| (((ITè& 0xEFF00000è=ð0x00)è&& ((ITè!ð0x00))

	)

272 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ð
DMA1_IT_GL1
è|| ((ITè=ð
DMA1_IT_TC1
) || \

273 ((
IT
è=ð
DMA1_IT_HT1
è|| ((ITè=ð
DMA1_IT_TE1
) || \

274 ((
IT
è=ð
DMA1_IT_GL2
è|| ((ITè=ð
DMA1_IT_TC2
) || \

275 ((
IT
è=ð
DMA1_IT_HT2
è|| ((ITè=ð
DMA1_IT_TE2
) || \

276 ((
IT
è=ð
DMA1_IT_GL3
è|| ((ITè=ð
DMA1_IT_TC3
) || \

277 ((
IT
è=ð
DMA1_IT_HT3
è|| ((ITè=ð
DMA1_IT_TE3
) || \

278 ((
IT
è=ð
DMA1_IT_GL4
è|| ((ITè=ð
DMA1_IT_TC4
) || \

279 ((
IT
è=ð
DMA1_IT_HT4
è|| ((ITè=ð
DMA1_IT_TE4
) || \

280 ((
IT
è=ð
DMA1_IT_GL5
è|| ((ITè=ð
DMA1_IT_TC5
) || \

281 ((
IT
è=ð
DMA1_IT_HT5
è|| ((ITè=ð
DMA1_IT_TE5
) || \

282 ((
IT
è=ð
DMA1_IT_GL6
è|| ((ITè=ð
DMA1_IT_TC6
) || \

283 ((
IT
è=ð
DMA1_IT_HT6
è|| ((ITè=ð
DMA1_IT_TE6
) || \

284 ((
IT
è=ð
DMA1_IT_GL7
è|| ((ITè=ð
DMA1_IT_TC7
) || \

285 ((
IT
è=ð
DMA1_IT_HT7
è|| ((ITè=ð
DMA1_IT_TE7
) || \

286 ((
IT
è=ð
DMA2_IT_GL1
è|| ((ITè=ð
DMA2_IT_TC1
) || \

287 ((
IT
è=ð
DMA2_IT_HT1
è|| ((ITè=ð
DMA2_IT_TE1
) || \

288 ((
IT
è=ð
DMA2_IT_GL2
è|| ((ITè=ð
DMA2_IT_TC2
) || \

289 ((
IT
è=ð
DMA2_IT_HT2
è|| ((ITè=ð
DMA2_IT_TE2
) || \

290 ((
IT
è=ð
DMA2_IT_GL3
è|| ((ITè=ð
DMA2_IT_TC3
) || \

291 ((
IT
è=ð
DMA2_IT_HT3
è|| ((ITè=ð
DMA2_IT_TE3
) || \

292 ((
IT
è=ð
DMA2_IT_GL4
è|| ((ITè=ð
DMA2_IT_TC4
) || \

293 ((
IT
è=ð
DMA2_IT_HT4
è|| ((ITè=ð
DMA2_IT_TE4
) || \

294 ((
IT
è=ð
DMA2_IT_GL5
è|| ((ITè=ð
DMA2_IT_TC5
) || \

295 ((
IT
è=ð
DMA2_IT_HT5
è|| ((ITè=ð
DMA2_IT_TE5
))

	)

304 
	#DMA1_FLAG_GL1
 ((
ušt32_t
)0x00000001)

	)

305 
	#DMA1_FLAG_TC1
 ((
ušt32_t
)0x00000002)

	)

306 
	#DMA1_FLAG_HT1
 ((
ušt32_t
)0x00000004)

	)

307 
	#DMA1_FLAG_TE1
 ((
ušt32_t
)0x00000008)

	)

308 
	#DMA1_FLAG_GL2
 ((
ušt32_t
)0x00000010)

	)

309 
	#DMA1_FLAG_TC2
 ((
ušt32_t
)0x00000020)

	)

310 
	#DMA1_FLAG_HT2
 ((
ušt32_t
)0x00000040)

	)

311 
	#DMA1_FLAG_TE2
 ((
ušt32_t
)0x00000080)

	)

312 
	#DMA1_FLAG_GL3
 ((
ušt32_t
)0x00000100)

	)

313 
	#DMA1_FLAG_TC3
 ((
ušt32_t
)0x00000200)

	)

314 
	#DMA1_FLAG_HT3
 ((
ušt32_t
)0x00000400)

	)

315 
	#DMA1_FLAG_TE3
 ((
ušt32_t
)0x00000800)

	)

316 
	#DMA1_FLAG_GL4
 ((
ušt32_t
)0x00001000)

	)

317 
	#DMA1_FLAG_TC4
 ((
ušt32_t
)0x00002000)

	)

318 
	#DMA1_FLAG_HT4
 ((
ušt32_t
)0x00004000)

	)

319 
	#DMA1_FLAG_TE4
 ((
ušt32_t
)0x00008000)

	)

320 
	#DMA1_FLAG_GL5
 ((
ušt32_t
)0x00010000)

	)

321 
	#DMA1_FLAG_TC5
 ((
ušt32_t
)0x00020000)

	)

322 
	#DMA1_FLAG_HT5
 ((
ušt32_t
)0x00040000)

	)

323 
	#DMA1_FLAG_TE5
 ((
ušt32_t
)0x00080000)

	)

324 
	#DMA1_FLAG_GL6
 ((
ušt32_t
)0x00100000)

	)

325 
	#DMA1_FLAG_TC6
 ((
ušt32_t
)0x00200000)

	)

326 
	#DMA1_FLAG_HT6
 ((
ušt32_t
)0x00400000)

	)

327 
	#DMA1_FLAG_TE6
 ((
ušt32_t
)0x00800000)

	)

328 
	#DMA1_FLAG_GL7
 ((
ušt32_t
)0x01000000)

	)

329 
	#DMA1_FLAG_TC7
 ((
ušt32_t
)0x02000000)

	)

330 
	#DMA1_FLAG_HT7
 ((
ušt32_t
)0x04000000)

	)

331 
	#DMA1_FLAG_TE7
 ((
ušt32_t
)0x08000000)

	)

333 
	#DMA2_FLAG_GL1
 ((
ušt32_t
)0x10000001)

	)

334 
	#DMA2_FLAG_TC1
 ((
ušt32_t
)0x10000002)

	)

335 
	#DMA2_FLAG_HT1
 ((
ušt32_t
)0x10000004)

	)

336 
	#DMA2_FLAG_TE1
 ((
ušt32_t
)0x10000008)

	)

337 
	#DMA2_FLAG_GL2
 ((
ušt32_t
)0x10000010)

	)

338 
	#DMA2_FLAG_TC2
 ((
ušt32_t
)0x10000020)

	)

339 
	#DMA2_FLAG_HT2
 ((
ušt32_t
)0x10000040)

	)

340 
	#DMA2_FLAG_TE2
 ((
ušt32_t
)0x10000080)

	)

341 
	#DMA2_FLAG_GL3
 ((
ušt32_t
)0x10000100)

	)

342 
	#DMA2_FLAG_TC3
 ((
ušt32_t
)0x10000200)

	)

343 
	#DMA2_FLAG_HT3
 ((
ušt32_t
)0x10000400)

	)

344 
	#DMA2_FLAG_TE3
 ((
ušt32_t
)0x10000800)

	)

345 
	#DMA2_FLAG_GL4
 ((
ušt32_t
)0x10001000)

	)

346 
	#DMA2_FLAG_TC4
 ((
ušt32_t
)0x10002000)

	)

347 
	#DMA2_FLAG_HT4
 ((
ušt32_t
)0x10004000)

	)

348 
	#DMA2_FLAG_TE4
 ((
ušt32_t
)0x10008000)

	)

349 
	#DMA2_FLAG_GL5
 ((
ušt32_t
)0x10010000)

	)

350 
	#DMA2_FLAG_TC5
 ((
ušt32_t
)0x10020000)

	)

351 
	#DMA2_FLAG_HT5
 ((
ušt32_t
)0x10040000)

	)

352 
	#DMA2_FLAG_TE5
 ((
ušt32_t
)0x10080000)

	)

354 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è(((((FLAGè& 0xF0000000è=ð0x00è|| (((FLAGè& 0xEFF00000è=ð0x00)è&& ((FLAGè!ð0x00))

	)

356 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
DMA1_FLAG_GL1
è|| ((FLAGè=ð
DMA1_FLAG_TC1
) || \

357 ((
FLAG
è=ð
DMA1_FLAG_HT1
è|| ((FLAGè=ð
DMA1_FLAG_TE1
) || \

358 ((
FLAG
è=ð
DMA1_FLAG_GL2
è|| ((FLAGè=ð
DMA1_FLAG_TC2
) || \

359 ((
FLAG
è=ð
DMA1_FLAG_HT2
è|| ((FLAGè=ð
DMA1_FLAG_TE2
) || \

360 ((
FLAG
è=ð
DMA1_FLAG_GL3
è|| ((FLAGè=ð
DMA1_FLAG_TC3
) || \

361 ((
FLAG
è=ð
DMA1_FLAG_HT3
è|| ((FLAGè=ð
DMA1_FLAG_TE3
) || \

362 ((
FLAG
è=ð
DMA1_FLAG_GL4
è|| ((FLAGè=ð
DMA1_FLAG_TC4
) || \

363 ((
FLAG
è=ð
DMA1_FLAG_HT4
è|| ((FLAGè=ð
DMA1_FLAG_TE4
) || \

364 ((
FLAG
è=ð
DMA1_FLAG_GL5
è|| ((FLAGè=ð
DMA1_FLAG_TC5
) || \

365 ((
FLAG
è=ð
DMA1_FLAG_HT5
è|| ((FLAGè=ð
DMA1_FLAG_TE5
) || \

366 ((
FLAG
è=ð
DMA1_FLAG_GL6
è|| ((FLAGè=ð
DMA1_FLAG_TC6
) || \

367 ((
FLAG
è=ð
DMA1_FLAG_HT6
è|| ((FLAGè=ð
DMA1_FLAG_TE6
) || \

368 ((
FLAG
è=ð
DMA1_FLAG_GL7
è|| ((FLAGè=ð
DMA1_FLAG_TC7
) || \

369 ((
FLAG
è=ð
DMA1_FLAG_HT7
è|| ((FLAGè=ð
DMA1_FLAG_TE7
) || \

370 ((
FLAG
è=ð
DMA2_FLAG_GL1
è|| ((FLAGè=ð
DMA2_FLAG_TC1
) || \

371 ((
FLAG
è=ð
DMA2_FLAG_HT1
è|| ((FLAGè=ð
DMA2_FLAG_TE1
) || \

372 ((
FLAG
è=ð
DMA2_FLAG_GL2
è|| ((FLAGè=ð
DMA2_FLAG_TC2
) || \

373 ((
FLAG
è=ð
DMA2_FLAG_HT2
è|| ((FLAGè=ð
DMA2_FLAG_TE2
) || \

374 ((
FLAG
è=ð
DMA2_FLAG_GL3
è|| ((FLAGè=ð
DMA2_FLAG_TC3
) || \

375 ((
FLAG
è=ð
DMA2_FLAG_HT3
è|| ((FLAGè=ð
DMA2_FLAG_TE3
) || \

376 ((
FLAG
è=ð
DMA2_FLAG_GL4
è|| ((FLAGè=ð
DMA2_FLAG_TC4
) || \

377 ((
FLAG
è=ð
DMA2_FLAG_HT4
è|| ((FLAGè=ð
DMA2_FLAG_TE4
) || \

378 ((
FLAG
è=ð
DMA2_FLAG_GL5
è|| ((FLAGè=ð
DMA2_FLAG_TC5
) || \

379 ((
FLAG
è=ð
DMA2_FLAG_HT5
è|| ((FLAGè=ð
DMA2_FLAG_TE5
))

	)

388 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

410 
DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

411 
DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

412 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

413 
DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

414 
DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

415 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
);

416 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

417 
FÏgStus
 
DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
);

418 
DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
);

420 
DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
);

422 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_exti.h

24 #iâdeà
__STM32F10x_EXTI_H


25 
	#__STM32F10x_EXTI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
EXTI_Mode_IÁ”ru±
 = 0x00,

53 
EXTI_Mode_Ev’t
 = 0x04

54 }
	tEXTIMode_Ty³Def
;

56 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ð
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ð
EXTI_Mode_Ev’t
))

	)

64 
EXTI_Trigg”_Risšg
 = 0x08,

65 
EXTI_Trigg”_F®lšg
 = 0x0C,

66 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

67 }
	tEXTITrigg”_Ty³Def
;

69 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
EXTI_Trigg”_Risšg
) || \

70 ((
TRIGGER
è=ð
EXTI_Trigg”_F®lšg
) || \

71 ((
TRIGGER
è=ð
EXTI_Trigg”_Risšg_F®lšg
))

	)

78 
ušt32_t
 
EXTI_Lše
;

81 
EXTIMode_Ty³Def
 
EXTI_Mode
;

84 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

87 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

89 }
	tEXTI_In™Ty³Def
;

103 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

104 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

105 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

106 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

107 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

108 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

109 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

110 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

111 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

112 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

113 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

114 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

115 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

116 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

117 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

118 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

119 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

120 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

121 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

123 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

125 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFFF00000è=ð0x00è&& ((LINEè!ð(
ušt16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ð
EXTI_Lše0
è|| ((LINEè=ð
EXTI_Lše1
) || \

127 ((
LINE
è=ð
EXTI_Lše2
è|| ((LINEè=ð
EXTI_Lše3
) || \

128 ((
LINE
è=ð
EXTI_Lše4
è|| ((LINEè=ð
EXTI_Lše5
) || \

129 ((
LINE
è=ð
EXTI_Lše6
è|| ((LINEè=ð
EXTI_Lše7
) || \

130 ((
LINE
è=ð
EXTI_Lše8
è|| ((LINEè=ð
EXTI_Lše9
) || \

131 ((
LINE
è=ð
EXTI_Lše10
è|| ((LINEè=ð
EXTI_Lše11
) || \

132 ((
LINE
è=ð
EXTI_Lše12
è|| ((LINEè=ð
EXTI_Lše13
) || \

133 ((
LINE
è=ð
EXTI_Lše14
è|| ((LINEè=ð
EXTI_Lše15
) || \

134 ((
LINE
è=ð
EXTI_Lše16
è|| ((LINEè=ð
EXTI_Lše17
) || \

135 ((
LINE
è=ð
EXTI_Lše18
è|| ((LINEè=ð
EXTI_Lše19
))

	)

158 
EXTI_DeIn™
();

159 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

160 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

161 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

162 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

163 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

164 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

165 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

167 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_flash.h

24 #iâdeà
__STM32F10x_FLASH_H


25 
	#__STM32F10x_FLASH_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
FLASH_BUSY
 = 1,

53 
FLASH_ERROR_PG
,

54 
FLASH_ERROR_WRP
,

55 
FLASH_COMPLETE
,

56 
FLASH_TIMEOUT


57 }
	tFLASH_Stus
;

71 
	#FLASH_L©’cy_0
 ((
ušt32_t
)0x00000000è

	)

72 
	#FLASH_L©’cy_1
 ((
ušt32_t
)0x00000001è

	)

73 
	#FLASH_L©’cy_2
 ((
ušt32_t
)0x00000002è

	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_L©’cy_0
) || \

75 ((
LATENCY
è=ð
FLASH_L©’cy_1
) || \

76 ((
LATENCY
è=ð
FLASH_L©’cy_2
))

	)

85 
	#FLASH_H®fCyþeAcûss_EÇbË
 ((
ušt32_t
)0x00000008è

	)

86 
	#FLASH_H®fCyþeAcûss_Di§bË
 ((
ušt32_t
)0x00000000è

	)

87 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
è(((STATEè=ð
FLASH_H®fCyþeAcûss_EÇbË
) || \

88 ((
STATE
è=ð
FLASH_H®fCyþeAcûss_Di§bË
))

	)

97 
	#FLASH_P»ãtchBufãr_EÇbË
 ((
ušt32_t
)0x00000010è

	)

98 
	#FLASH_P»ãtchBufãr_Di§bË
 ((
ušt32_t
)0x00000000è

	)

99 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
è(((STATEè=ð
FLASH_P»ãtchBufãr_EÇbË
) || \

100 ((
STATE
è=ð
FLASH_P»ãtchBufãr_Di§bË
))

	)

110 
	#FLASH_WRPrÙ_Pages0to3
 ((
ušt32_t
)0x00000001è

	)

111 
	#FLASH_WRPrÙ_Pages4to7
 ((
ušt32_t
)0x00000002è

	)

112 
	#FLASH_WRPrÙ_Pages8to11
 ((
ušt32_t
)0x00000004è

	)

113 
	#FLASH_WRPrÙ_Pages12to15
 ((
ušt32_t
)0x00000008è

	)

114 
	#FLASH_WRPrÙ_Pages16to19
 ((
ušt32_t
)0x00000010è

	)

115 
	#FLASH_WRPrÙ_Pages20to23
 ((
ušt32_t
)0x00000020è

	)

116 
	#FLASH_WRPrÙ_Pages24to27
 ((
ušt32_t
)0x00000040è

	)

117 
	#FLASH_WRPrÙ_Pages28to31
 ((
ušt32_t
)0x00000080è

	)

120 
	#FLASH_WRPrÙ_Pages32to35
 ((
ušt32_t
)0x00000100è

	)

121 
	#FLASH_WRPrÙ_Pages36to39
 ((
ušt32_t
)0x00000200è

	)

122 
	#FLASH_WRPrÙ_Pages40to43
 ((
ušt32_t
)0x00000400è

	)

123 
	#FLASH_WRPrÙ_Pages44to47
 ((
ušt32_t
)0x00000800è

	)

124 
	#FLASH_WRPrÙ_Pages48to51
 ((
ušt32_t
)0x00001000è

	)

125 
	#FLASH_WRPrÙ_Pages52to55
 ((
ušt32_t
)0x00002000è

	)

126 
	#FLASH_WRPrÙ_Pages56to59
 ((
ušt32_t
)0x00004000è

	)

127 
	#FLASH_WRPrÙ_Pages60to63
 ((
ušt32_t
)0x00008000è

	)

128 
	#FLASH_WRPrÙ_Pages64to67
 ((
ušt32_t
)0x00010000è

	)

129 
	#FLASH_WRPrÙ_Pages68to71
 ((
ušt32_t
)0x00020000è

	)

130 
	#FLASH_WRPrÙ_Pages72to75
 ((
ušt32_t
)0x00040000è

	)

131 
	#FLASH_WRPrÙ_Pages76to79
 ((
ušt32_t
)0x00080000è

	)

132 
	#FLASH_WRPrÙ_Pages80to83
 ((
ušt32_t
)0x00100000è

	)

133 
	#FLASH_WRPrÙ_Pages84to87
 ((
ušt32_t
)0x00200000è

	)

134 
	#FLASH_WRPrÙ_Pages88to91
 ((
ušt32_t
)0x00400000è

	)

135 
	#FLASH_WRPrÙ_Pages92to95
 ((
ušt32_t
)0x00800000è

	)

136 
	#FLASH_WRPrÙ_Pages96to99
 ((
ušt32_t
)0x01000000è

	)

137 
	#FLASH_WRPrÙ_Pages100to103
 ((
ušt32_t
)0x02000000è

	)

138 
	#FLASH_WRPrÙ_Pages104to107
 ((
ušt32_t
)0x04000000è

	)

139 
	#FLASH_WRPrÙ_Pages108to111
 ((
ušt32_t
)0x08000000è

	)

140 
	#FLASH_WRPrÙ_Pages112to115
 ((
ušt32_t
)0x10000000è

	)

141 
	#FLASH_WRPrÙ_Pages116to119
 ((
ušt32_t
)0x20000000è

	)

142 
	#FLASH_WRPrÙ_Pages120to123
 ((
ušt32_t
)0x40000000è

	)

143 
	#FLASH_WRPrÙ_Pages124to127
 ((
ušt32_t
)0x80000000è

	)

146 
	#FLASH_WRPrÙ_Pages0to1
 ((
ušt32_t
)0x00000001è

	)

148 
	#FLASH_WRPrÙ_Pages2to3
 ((
ušt32_t
)0x00000002è

	)

150 
	#FLASH_WRPrÙ_Pages4to5
 ((
ušt32_t
)0x00000004è

	)

152 
	#FLASH_WRPrÙ_Pages6to7
 ((
ušt32_t
)0x00000008è

	)

154 
	#FLASH_WRPrÙ_Pages8to9
 ((
ušt32_t
)0x00000010è

	)

156 
	#FLASH_WRPrÙ_Pages10to11
 ((
ušt32_t
)0x00000020è

	)

158 
	#FLASH_WRPrÙ_Pages12to13
 ((
ušt32_t
)0x00000040è

	)

160 
	#FLASH_WRPrÙ_Pages14to15
 ((
ušt32_t
)0x00000080è

	)

162 
	#FLASH_WRPrÙ_Pages16to17
 ((
ušt32_t
)0x00000100è

	)

164 
	#FLASH_WRPrÙ_Pages18to19
 ((
ušt32_t
)0x00000200è

	)

166 
	#FLASH_WRPrÙ_Pages20to21
 ((
ušt32_t
)0x00000400è

	)

168 
	#FLASH_WRPrÙ_Pages22to23
 ((
ušt32_t
)0x00000800è

	)

170 
	#FLASH_WRPrÙ_Pages24to25
 ((
ušt32_t
)0x00001000è

	)

172 
	#FLASH_WRPrÙ_Pages26to27
 ((
ušt32_t
)0x00002000è

	)

174 
	#FLASH_WRPrÙ_Pages28to29
 ((
ušt32_t
)0x00004000è

	)

176 
	#FLASH_WRPrÙ_Pages30to31
 ((
ušt32_t
)0x00008000è

	)

178 
	#FLASH_WRPrÙ_Pages32to33
 ((
ušt32_t
)0x00010000è

	)

180 
	#FLASH_WRPrÙ_Pages34to35
 ((
ušt32_t
)0x00020000è

	)

182 
	#FLASH_WRPrÙ_Pages36to37
 ((
ušt32_t
)0x00040000è

	)

184 
	#FLASH_WRPrÙ_Pages38to39
 ((
ušt32_t
)0x00080000è

	)

186 
	#FLASH_WRPrÙ_Pages40to41
 ((
ušt32_t
)0x00100000è

	)

188 
	#FLASH_WRPrÙ_Pages42to43
 ((
ušt32_t
)0x00200000è

	)

190 
	#FLASH_WRPrÙ_Pages44to45
 ((
ušt32_t
)0x00400000è

	)

192 
	#FLASH_WRPrÙ_Pages46to47
 ((
ušt32_t
)0x00800000è

	)

194 
	#FLASH_WRPrÙ_Pages48to49
 ((
ušt32_t
)0x01000000è

	)

196 
	#FLASH_WRPrÙ_Pages50to51
 ((
ušt32_t
)0x02000000è

	)

198 
	#FLASH_WRPrÙ_Pages52to53
 ((
ušt32_t
)0x04000000è

	)

200 
	#FLASH_WRPrÙ_Pages54to55
 ((
ušt32_t
)0x08000000è

	)

202 
	#FLASH_WRPrÙ_Pages56to57
 ((
ušt32_t
)0x10000000è

	)

204 
	#FLASH_WRPrÙ_Pages58to59
 ((
ušt32_t
)0x20000000è

	)

206 
	#FLASH_WRPrÙ_Pages60to61
 ((
ušt32_t
)0x40000000è

	)

208 
	#FLASH_WRPrÙ_Pages62to127
 ((
ušt32_t
)0x80000000è

	)

209 
	#FLASH_WRPrÙ_Pages62to255
 ((
ušt32_t
)0x80000000è

	)

210 
	#FLASH_WRPrÙ_Pages62to511
 ((
ušt32_t
)0x80000000è

	)

212 
	#FLASH_WRPrÙ_AÎPages
 ((
ušt32_t
)0xFFFFFFFFè

	)

214 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
è(((PAGEè!ð0x00000000))

	)

216 
	#IS_FLASH_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð0x08000000è&& ((ADDRESSè< 0x080FFFFF))

	)

218 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð0x1FFFF804è|| ((ADDRESSè=ð0x1FFFF806))

	)

228 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

229 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

230 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

240 
	#OB_STOP_NoRST
 ((
ušt16_t
)0x0002è

	)

241 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

242 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NoRST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

252 
	#OB_STDBY_NoRST
 ((
ušt16_t
)0x0004è

	)

253 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

254 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NoRST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

256 #ifdeà
STM32F10X_XL


263 
	#FLASH_BOOT_Bªk1
 ((
ušt16_t
)0x0000è

	)

265 
	#FLASH_BOOT_Bªk2
 ((
ušt16_t
)0x0001è

	)

268 
	#IS_FLASH_BOOT
(
BOOT
è(((BOOTè=ð
FLASH_BOOT_Bªk1
è|| ((BOOTè=ð
FLASH_BOOT_Bªk2
))

	)

276 #ifdeà
STM32F10X_XL


277 
	#FLASH_IT_BANK2_ERROR
 ((
ušt32_t
)0x80000400è

	)

278 
	#FLASH_IT_BANK2_EOP
 ((
ušt32_t
)0x80001000è

	)

280 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

281 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

283 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

284 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

285 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0x7FFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

287 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

288 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

289 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

290 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

292 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

302 #ifdeà
STM32F10X_XL


303 
	#FLASH_FLAG_BANK2_BSY
 ((
ušt32_t
)0x80000001è

	)

304 
	#FLASH_FLAG_BANK2_EOP
 ((
ušt32_t
)0x80000020è

	)

305 
	#FLASH_FLAG_BANK2_PGERR
 ((
ušt32_t
)0x80000004è

	)

306 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ušt32_t
)0x80000010è

	)

308 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

309 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

310 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

311 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

313 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

314 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

315 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

316 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

317 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

319 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0x7FFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

320 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
) || \

321 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

322 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
)|| \

323 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

324 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

325 ((
FLAG
è=ð
FLASH_FLAG_BANK2_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_EOP
) || \

326 ((
FLAG
è=ð
FLASH_FLAG_BANK2_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_WRPRTERR
))

	)

328 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

329 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

330 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

331 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

332 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

334 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

335 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

336 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

337 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

339 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

340 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
) || \

341 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

342 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

343 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

344 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
))

	)

368 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

369 
FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
);

370 
FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
);

371 
FLASH_UÆock
();

372 
FLASH_Lock
();

373 
FLASH_Stus
 
FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
);

374 
FLASH_Stus
 
FLASH_E¿£AÎPages
();

375 
FLASH_Stus
 
FLASH_E¿£O±iÚBy‹s
();

376 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

377 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

378 
FLASH_Stus
 
FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

379 
FLASH_Stus
 
FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
);

380 
FLASH_Stus
 
FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
);

381 
FLASH_Stus
 
FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
);

382 
ušt32_t
 
FLASH_G‘U£rO±iÚBy‹
();

383 
ušt32_t
 
FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
();

384 
FÏgStus
 
FLASH_G‘R—dOutPrÙeùiÚStus
();

385 
FÏgStus
 
FLASH_G‘P»ãtchBufãrStus
();

386 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

387 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

388 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

389 
FLASH_Stus
 
FLASH_G‘Stus
();

390 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

393 
FLASH_UÆockBªk1
();

394 
FLASH_LockBªk1
();

395 
FLASH_Stus
 
FLASH_E¿£AÎBªk1Pages
();

396 
FLASH_Stus
 
FLASH_G‘Bªk1Stus
();

397 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
);

399 #ifdeà
STM32F10X_XL


401 
FLASH_UÆockBªk2
();

402 
FLASH_LockBªk2
();

403 
FLASH_Stus
 
FLASH_E¿£AÎBªk2Pages
();

404 
FLASH_Stus
 
FLASH_G‘Bªk2Stus
();

405 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
);

406 
FLASH_Stus
 
FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
);

409 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_fsmc.h

24 #iâdeà
__STM32F10x_FSMC_H


25 
	#__STM32F10x_FSMC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

57 
ušt32_t
 
FSMC_Add»ssHÞdTime
;

62 
ušt32_t
 
FSMC_D©aS‘upTime
;

67 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

72 
ušt32_t
 
FSMC_CLKDivisiÚ
;

76 
ušt32_t
 
FSMC_D©aL©’cy
;

84 
ušt32_t
 
FSMC_AcûssMode
;

86 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

94 
ušt32_t
 
FSMC_Bªk
;

97 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

101 
ušt32_t
 
FSMC_MemÜyTy³
;

105 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

108 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

112 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

116 
ušt32_t
 
FSMC_Wa™SigÇlPÞ¬™y
;

120 
ušt32_t
 
FSMC_W¿pMode
;

124 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

129 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

132 
ušt32_t
 
FSMC_Wa™SigÇl
;

136 
ušt32_t
 
FSMC_Ex‹ndedMode
;

139 
ušt32_t
 
FSMC_Wr™eBur¡
;

142 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

144 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

145 }
	tFSMC_NORSRAMIn™Ty³Def
;

153 
ušt32_t
 
FSMC_S‘upTime
;

159 
ušt32_t
 
FSMC_Wa™S‘upTime
;

165 
ušt32_t
 
FSMC_HÞdS‘upTime
;

172 
ušt32_t
 
FSMC_HiZS‘upTime
;

177 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

185 
ušt32_t
 
FSMC_Bªk
;

188 
ušt32_t
 
FSMC_Wa™ã©u»
;

191 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

194 
ušt32_t
 
FSMC_ECC
;

197 
ušt32_t
 
FSMC_ECCPageSize
;

200 
ušt32_t
 
FSMC_TCLRS‘upTime
;

204 
ušt32_t
 
FSMC_TARS‘upTime
;

208 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

210 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

211 }
	tFSMC_NANDIn™Ty³Def
;

219 
ušt32_t
 
FSMC_Wa™ã©u»
;

222 
ušt32_t
 
FSMC_TCLRS‘upTime
;

226 
ušt32_t
 
FSMC_TARS‘upTime
;

231 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

233 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

235 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

236 }
	tFSMC_PCCARDIn™Ty³Def
;

249 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

250 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

251 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

252 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

260 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

261 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

269 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

274 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk1_NORSRAM1
) || \

275 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM2
) || \

276 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM3
) || \

277 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM4
))

	)

279 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

280 ((
BANK
è=ð
FSMC_Bªk3_NAND
))

	)

282 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

283 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

284 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

286 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

287 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

288 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

298 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

299 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

300 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ð
FSMC_D©aAdd»ssMux_Di§bË
) || \

301 ((
MUX
è=ð
FSMC_D©aAdd»ssMux_EÇbË
))

	)

311 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

312 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

313 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

314 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ð
FSMC_MemÜyTy³_SRAM
) || \

315 ((
MEMORY
è=ð
FSMC_MemÜyTy³_PSRAM
)|| \

316 ((
MEMORY
è=ð
FSMC_MemÜyTy³_NOR
))

	)

326 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

327 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

328 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_MemÜyD©aWidth_8b
) || \

329 ((
WIDTH
è=ð
FSMC_MemÜyD©aWidth_16b
))

	)

339 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

340 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

341 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ð
FSMC_Bur¡AcûssMode_Di§bË
) || \

342 ((
STATE
è=ð
FSMC_Bur¡AcûssMode_EÇbË
))

	)

350 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

351 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

352 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ð
FSMC_AsynchrÚousWa™_Di§bË
) || \

353 ((
STATE
è=ð
FSMC_AsynchrÚousWa™_EÇbË
))

	)

363 
	#FSMC_Wa™SigÇlPÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

364 
	#FSMC_Wa™SigÇlPÞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

365 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ð
FSMC_Wa™SigÇlPÞ¬™y_Low
) || \

366 ((
POLARITY
è=ð
FSMC_Wa™SigÇlPÞ¬™y_High
))

	)

376 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

377 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

378 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ð
FSMC_W¿pMode_Di§bË
) || \

379 ((
MODE
è=ð
FSMC_W¿pMode_EÇbË
))

	)

389 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

390 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

391 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ð
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
) || \

392 ((
ACTIVE
è=ð
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

	)

402 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

403 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

404 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
FSMC_Wr™eO³¿tiÚ_Di§bË
) || \

405 ((
OPERATION
è=ð
FSMC_Wr™eO³¿tiÚ_EÇbË
))

	)

415 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

416 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

417 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ð
FSMC_Wa™SigÇl_Di§bË
) || \

418 ((
SIGNAL
è=ð
FSMC_Wa™SigÇl_EÇbË
))

	)

427 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

428 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

430 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ð
FSMC_Ex‹ndedMode_Di§bË
) || \

431 ((
MODE
è=ð
FSMC_Ex‹ndedMode_EÇbË
))

	)

441 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

442 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

443 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ð
FSMC_Wr™eBur¡_Di§bË
) || \

444 ((
BURST
è=ð
FSMC_Wr™eBur¡_EÇbË
))

	)

453 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ð0xF)

	)

463 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ð0xF)

	)

473 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð0xFF))

	)

483 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ð0xF)

	)

493 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ð0xF)

	)

503 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ð0xF)

	)

513 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

514 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

515 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

516 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

517 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ð
FSMC_AcûssMode_A
) || \

518 ((
MODE
è=ð
FSMC_AcûssMode_B
) || \

519 ((
MODE
è=ð
FSMC_AcûssMode_C
) || \

520 ((
MODE
è=ð
FSMC_AcûssMode_D
))

	)

538 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

539 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

540 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_Wa™ã©u»_Di§bË
) || \

541 ((
FEATURE
è=ð
FSMC_Wa™ã©u»_EÇbË
))

	)

552 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

553 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

554 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_ECC_Di§bË
) || \

555 ((
STATE
è=ð
FSMC_ECC_EÇbË
))

	)

565 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

566 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

567 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

568 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

569 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

570 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

571 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_ECCPageSize_256By‹s
) || \

572 ((
SIZE
è=ð
FSMC_ECCPageSize_512By‹s
) || \

573 ((
SIZE
è=ð
FSMC_ECCPageSize_1024By‹s
) || \

574 ((
SIZE
è=ð
FSMC_ECCPageSize_2048By‹s
) || \

575 ((
SIZE
è=ð
FSMC_ECCPageSize_4096By‹s
) || \

576 ((
SIZE
è=ð
FSMC_ECCPageSize_8192By‹s
))

	)

586 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

596 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

606 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

616 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

626 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

636 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

646 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

647 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

648 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

649 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ð0x00000000è&& ((ITè!ð0x00000000))

	)

650 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ð
FSMC_IT_RisšgEdge
) || \

651 ((
IT
è=ð
FSMC_IT_Lev–
) || \

652 ((
IT
è=ð
FSMC_IT_F®lšgEdge
))

	)

661 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

662 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

663 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

664 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

665 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ð
FSMC_FLAG_RisšgEdge
) || \

666 ((
FLAG
è=ð
FSMC_FLAG_Lev–
) || \

667 ((
FLAG
è=ð
FSMC_FLAG_F®lšgEdge
) || \

668 ((
FLAG
è=ð
FSMC_FLAG_FEMPT
))

	)

670 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

696 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

697 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

698 
FSMC_PCCARDDeIn™
();

699 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

700 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

701 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

702 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

703 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

704 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

705 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

706 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

707 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

708 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

709 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

710 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

711 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

712 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

713 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

714 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

716 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_gpio.h

24 #iâdeà
__STM32F10x_GPIO_H


25 
	#__STM32F10x_GPIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

47 ((
PERIPH
è=ð
GPIOB
) || \

48 ((
PERIPH
è=ð
GPIOC
) || \

49 ((
PERIPH
è=ð
GPIOD
) || \

50 ((
PERIPH
è=ð
GPIOE
) || \

51 ((
PERIPH
è=ð
GPIOF
) || \

52 ((
PERIPH
è=ð
GPIOG
))

	)

60 
GPIO_S³ed_10MHz
 = 1,

61 
GPIO_S³ed_2MHz
,

62 
GPIO_S³ed_50MHz


63 }
	tGPIOS³ed_Ty³Def
;

64 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_10MHz
è|| ((SPEEDè=ð
GPIO_S³ed_2MHz
) || \

65 ((
SPEED
è=ð
GPIO_S³ed_50MHz
))

	)

72 { 
GPIO_Mode_AIN
 = 0x0,

73 
GPIO_Mode_IN_FLOATING
 = 0x04,

74 
GPIO_Mode_IPD
 = 0x28,

75 
GPIO_Mode_IPU
 = 0x48,

76 
GPIO_Mode_Out_OD
 = 0x14,

77 
GPIO_Mode_Out_PP
 = 0x10,

78 
GPIO_Mode_AF_OD
 = 0x1C,

79 
GPIO_Mode_AF_PP
 = 0x18

80 }
	tGPIOMode_Ty³Def
;

82 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_AIN
è|| ((MODEè=ð
GPIO_Mode_IN_FLOATING
) || \

83 ((
MODE
è=ð
GPIO_Mode_IPD
è|| ((MODEè=ð
GPIO_Mode_IPU
) || \

84 ((
MODE
è=ð
GPIO_Mode_Out_OD
è|| ((MODEè=ð
GPIO_Mode_Out_PP
) || \

85 ((
MODE
è=ð
GPIO_Mode_AF_OD
è|| ((MODEè=ð
GPIO_Mode_AF_PP
))

	)

93 
ušt16_t
 
GPIO_Pš
;

96 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

99 
GPIOMode_Ty³Def
 
GPIO_Mode
;

101 }
	tGPIO_In™Ty³Def
;

109 { 
B™_RESET
 = 0,

110 
B™_SET


111 }
	tB™AùiÚ
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

127 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

128 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

129 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

130 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

131 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

132 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

133 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

134 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

135 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

136 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

137 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

138 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

139 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

140 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

141 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

142 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

143 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

145 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ð0x00è&& ((PINè!ð(ušt16_t)0x00))

	)

147 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
) || \

148 ((
PIN
è=ð
GPIO_Pš_1
) || \

149 ((
PIN
è=ð
GPIO_Pš_2
) || \

150 ((
PIN
è=ð
GPIO_Pš_3
) || \

151 ((
PIN
è=ð
GPIO_Pš_4
) || \

152 ((
PIN
è=ð
GPIO_Pš_5
) || \

153 ((
PIN
è=ð
GPIO_Pš_6
) || \

154 ((
PIN
è=ð
GPIO_Pš_7
) || \

155 ((
PIN
è=ð
GPIO_Pš_8
) || \

156 ((
PIN
è=ð
GPIO_Pš_9
) || \

157 ((
PIN
è=ð
GPIO_Pš_10
) || \

158 ((
PIN
è=ð
GPIO_Pš_11
) || \

159 ((
PIN
è=ð
GPIO_Pš_12
) || \

160 ((
PIN
è=ð
GPIO_Pš_13
) || \

161 ((
PIN
è=ð
GPIO_Pš_14
) || \

162 ((
PIN
è=ð
GPIO_Pš_15
))

	)

172 
	#GPIO_Rem­_SPI1
 ((
ušt32_t
)0x00000001è

	)

173 
	#GPIO_Rem­_I2C1
 ((
ušt32_t
)0x00000002è

	)

174 
	#GPIO_Rem­_USART1
 ((
ušt32_t
)0x00000004è

	)

175 
	#GPIO_Rem­_USART2
 ((
ušt32_t
)0x00000008è

	)

176 
	#GPIO_P¬tŸlRem­_USART3
 ((
ušt32_t
)0x00140010è

	)

177 
	#GPIO_FuÎRem­_USART3
 ((
ušt32_t
)0x00140030è

	)

178 
	#GPIO_P¬tŸlRem­_TIM1
 ((
ušt32_t
)0x00160040è

	)

179 
	#GPIO_FuÎRem­_TIM1
 ((
ušt32_t
)0x001600C0è

	)

180 
	#GPIO_P¬tŸlRem­1_TIM2
 ((
ušt32_t
)0x00180100è

	)

181 
	#GPIO_P¬tŸlRem­2_TIM2
 ((
ušt32_t
)0x00180200è

	)

182 
	#GPIO_FuÎRem­_TIM2
 ((
ušt32_t
)0x00180300è

	)

183 
	#GPIO_P¬tŸlRem­_TIM3
 ((
ušt32_t
)0x001A0800è

	)

184 
	#GPIO_FuÎRem­_TIM3
 ((
ušt32_t
)0x001A0C00è

	)

185 
	#GPIO_Rem­_TIM4
 ((
ušt32_t
)0x00001000è

	)

186 
	#GPIO_Rem­1_CAN1
 ((
ušt32_t
)0x001D4000è

	)

187 
	#GPIO_Rem­2_CAN1
 ((
ušt32_t
)0x001D6000è

	)

188 
	#GPIO_Rem­_PD01
 ((
ušt32_t
)0x00008000è

	)

189 
	#GPIO_Rem­_TIM5CH4_LSI
 ((
ušt32_t
)0x00200001è

	)

190 
	#GPIO_Rem­_ADC1_ETRGINJ
 ((
ušt32_t
)0x00200002è

	)

191 
	#GPIO_Rem­_ADC1_ETRGREG
 ((
ušt32_t
)0x00200004è

	)

192 
	#GPIO_Rem­_ADC2_ETRGINJ
 ((
ušt32_t
)0x00200008è

	)

193 
	#GPIO_Rem­_ADC2_ETRGREG
 ((
ušt32_t
)0x00200010è

	)

194 
	#GPIO_Rem­_ETH
 ((
ušt32_t
)0x00200020è

	)

195 
	#GPIO_Rem­_CAN2
 ((
ušt32_t
)0x00200040è

	)

196 
	#GPIO_Rem­_SWJ_NoJTRST
 ((
ušt32_t
)0x00300100è

	)

197 
	#GPIO_Rem­_SWJ_JTAGDi§bË
 ((
ušt32_t
)0x00300200è

	)

198 
	#GPIO_Rem­_SWJ_Di§bË
 ((
ušt32_t
)0x00300400è

	)

199 
	#GPIO_Rem­_SPI3
 ((
ušt32_t
)0x00201100è

	)

200 
	#GPIO_Rem­_TIM2ITR1_PTP_SOF
 ((
ušt32_t
)0x00202000è

	)

203 
	#GPIO_Rem­_PTP_PPS
 ((
ušt32_t
)0x00204000è

	)

205 
	#GPIO_Rem­_TIM15
 ((
ušt32_t
)0x80000001è

	)

206 
	#GPIO_Rem­_TIM16
 ((
ušt32_t
)0x80000002è

	)

207 
	#GPIO_Rem­_TIM17
 ((
ušt32_t
)0x80000004è

	)

208 
	#GPIO_Rem­_CEC
 ((
ušt32_t
)0x80000008è

	)

209 
	#GPIO_Rem­_TIM1_DMA
 ((
ušt32_t
)0x80000010è

	)

211 
	#GPIO_Rem­_TIM9
 ((
ušt32_t
)0x80000020è

	)

212 
	#GPIO_Rem­_TIM10
 ((
ušt32_t
)0x80000040è

	)

213 
	#GPIO_Rem­_TIM11
 ((
ušt32_t
)0x80000080è

	)

214 
	#GPIO_Rem­_TIM13
 ((
ušt32_t
)0x80000100è

	)

215 
	#GPIO_Rem­_TIM14
 ((
ušt32_t
)0x80000200è

	)

216 
	#GPIO_Rem­_FSMC_NADV
 ((
ušt32_t
)0x80000400è

	)

218 
	#GPIO_Rem­_TIM67_DAC_DMA
 ((
ušt32_t
)0x80000800è

	)

219 
	#GPIO_Rem­_TIM12
 ((
ušt32_t
)0x80001000è

	)

220 
	#GPIO_Rem­_MISC
 ((
ušt32_t
)0x80002000è

	)

223 
	#IS_GPIO_REMAP
(
REMAP
è(((REMAPè=ð
GPIO_Rem­_SPI1
è|| ((REMAPè=ð
GPIO_Rem­_I2C1
) || \

224 ((
REMAP
è=ð
GPIO_Rem­_USART1
è|| ((REMAPè=ð
GPIO_Rem­_USART2
) || \

225 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_USART3
è|| ((REMAPè=ð
GPIO_FuÎRem­_USART3
) || \

226 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_TIM1
è|| ((REMAPè=ð
GPIO_FuÎRem­_TIM1
) || \

227 ((
REMAP
è=ð
GPIO_P¬tŸlRem­1_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­2_TIM2
) || \

228 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­_TIM3
) || \

229 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM3
è|| ((REMAPè=ð
GPIO_Rem­_TIM4
) || \

230 ((
REMAP
è=ð
GPIO_Rem­1_CAN1
è|| ((REMAPè=ð
GPIO_Rem­2_CAN1
) || \

231 ((
REMAP
è=ð
GPIO_Rem­_PD01
è|| ((REMAPè=ð
GPIO_Rem­_TIM5CH4_LSI
) || \

232 ((
REMAP
è=ð
GPIO_Rem­_ADC1_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC1_ETRGREG
) || \

233 ((
REMAP
è=ð
GPIO_Rem­_ADC2_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC2_ETRGREG
) || \

234 ((
REMAP
è=ð
GPIO_Rem­_ETH
è||((REMAPè=ð
GPIO_Rem­_CAN2
) || \

235 ((
REMAP
è=ð
GPIO_Rem­_SWJ_NoJTRST
è|| ((REMAPè=ð
GPIO_Rem­_SWJ_JTAGDi§bË
) || \

236 ((
REMAP
è=ð
GPIO_Rem­_SWJ_Di§bË
)|| ((REMAPè=ð
GPIO_Rem­_SPI3
) || \

237 ((
REMAP
è=ð
GPIO_Rem­_TIM2ITR1_PTP_SOF
è|| ((REMAPè=ð
GPIO_Rem­_PTP_PPS
) || \

238 ((
REMAP
è=ð
GPIO_Rem­_TIM15
è|| ((REMAPè=ð
GPIO_Rem­_TIM16
) || \

239 ((
REMAP
è=ð
GPIO_Rem­_TIM17
è|| ((REMAPè=ð
GPIO_Rem­_CEC
) || \

240 ((
REMAP
è=ð
GPIO_Rem­_TIM1_DMA
è|| ((REMAPè=ð
GPIO_Rem­_TIM9
) || \

241 ((
REMAP
è=ð
GPIO_Rem­_TIM10
è|| ((REMAPè=ð
GPIO_Rem­_TIM11
) || \

242 ((
REMAP
è=ð
GPIO_Rem­_TIM13
è|| ((REMAPè=ð
GPIO_Rem­_TIM14
) || \

243 ((
REMAP
è=ð
GPIO_Rem­_FSMC_NADV
è|| ((REMAPè=ð
GPIO_Rem­_TIM67_DAC_DMA
) || \

244 ((
REMAP
è=ð
GPIO_Rem­_TIM12
è|| ((REMAPè=ð
GPIO_Rem­_MISC
))

	)

254 
	#GPIO_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

255 
	#GPIO_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

256 
	#GPIO_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

257 
	#GPIO_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

258 
	#GPIO_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

259 
	#GPIO_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

260 
	#GPIO_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

261 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
) || \

262 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

263 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

264 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

265 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
))

	)

267 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
) || \

268 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

269 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

270 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

271 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
) || \

272 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOF
) || \

273 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOG
))

	)

283 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

284 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

285 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

286 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

287 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

288 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

289 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

290 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

291 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

292 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

293 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

294 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

295 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

296 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

297 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

298 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

300 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
) || \

301 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

302 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

303 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

304 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

305 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

306 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

307 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

308 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

309 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

310 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

311 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

312 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

313 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

314 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

315 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

	)

324 
	#GPIO_ETH_MedŸIÁ”çû_MII
 ((
u32
)0x00000000)

	)

325 
	#GPIO_ETH_MedŸIÁ”çû_RMII
 ((
u32
)0x00000001)

	)

327 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ð
GPIO_ETH_MedŸIÁ”çû_MII
) || \

328 ((
INTERFACE
è=ð
GPIO_ETH_MedŸIÁ”çû_RMII
))

	)

349 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

350 
GPIO_AFIODeIn™
();

351 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

352 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

353 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

354 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

355 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

356 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

357 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

358 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

359 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

360 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

361 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

362 
GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

363 
GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

364 
GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
);

365 
GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

366 
GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
);

368 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_i2c.h

24 #iâdeà
__STM32F10x_I2C_H


25 
	#__STM32F10x_I2C_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
I2C_ClockS³ed
;

55 
ušt16_t
 
I2C_Mode
;

58 
ušt16_t
 
I2C_DutyCyþe
;

61 
ušt16_t
 
I2C_OwnAdd»ss1
;

64 
ušt16_t
 
I2C_Ack
;

67 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

69 }
	tI2C_In™Ty³Def
;

80 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2C1
) || \

81 ((
PERIPH
è=ð
I2C2
))

	)

86 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

87 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

88 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

89 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ð
I2C_Mode_I2C
) || \

90 ((
MODE
è=ð
I2C_Mode_SMBusDeviû
) || \

91 ((
MODE
è=ð
I2C_Mode_SMBusHo¡
))

	)

100 
	#I2C_DutyCyþe_16_9
 ((
ušt16_t
)0x4000è

	)

101 
	#I2C_DutyCyþe_2
 ((
ušt16_t
)0xBFFFè

	)

102 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DutyCyþe_16_9
) || \

103 ((
CYCLE
è=ð
I2C_DutyCyþe_2
))

	)

112 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

113 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

114 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ð
I2C_Ack_EÇbË
) || \

115 ((
STATE
è=ð
I2C_Ack_Di§bË
))

	)

124 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

125 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

126 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
I2C_DœeùiÚ_T¿nsm™‹r
) || \

127 ((
DIRECTION
è=ð
I2C_DœeùiÚ_Reûiv”
))

	)

136 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

137 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

138 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_AcknowËdgedAdd»ss_7b™
) || \

139 ((
ADDRESS
è=ð
I2C_AcknowËdgedAdd»ss_10b™
))

	)

148 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

149 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

150 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

151 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

152 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

153 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

154 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

155 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

156 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

157 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ð
I2C_Regi¡”_CR1
) || \

158 ((
REGISTER
è=ð
I2C_Regi¡”_CR2
) || \

159 ((
REGISTER
è=ð
I2C_Regi¡”_OAR1
) || \

160 ((
REGISTER
è=ð
I2C_Regi¡”_OAR2
) || \

161 ((
REGISTER
è=ð
I2C_Regi¡”_DR
) || \

162 ((
REGISTER
è=ð
I2C_Regi¡”_SR1
) || \

163 ((
REGISTER
è=ð
I2C_Regi¡”_SR2
) || \

164 ((
REGISTER
è=ð
I2C_Regi¡”_CCR
) || \

165 ((
REGISTER
è=ð
I2C_Regi¡”_TRISE
))

	)

174 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

175 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

176 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ð
I2C_SMBusAË¹_Low
) || \

177 ((
ALERT
è=ð
I2C_SMBusAË¹_High
))

	)

186 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

187 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

188 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_PECPos™iÚ_Next
) || \

189 ((
POSITION
è=ð
I2C_PECPos™iÚ_Cu¼’t
))

	)

198 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

199 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

200 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_NACKPos™iÚ_Next
) || \

201 ((
POSITION
è=ð
I2C_NACKPos™iÚ_Cu¼’t
))

	)

210 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

211 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

212 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

213 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ð0x00è&& ((ITè!ð0x00))

	)

222 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

223 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

224 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

225 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

226 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

227 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

228 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

229 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

230 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

231 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

232 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

233 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

234 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

235 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

237 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ð0x00è&& ((ITè!ð(ušt16_t)0x00))

	)

239 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ð
I2C_IT_SMBALERT
è|| ((ITè=ð
I2C_IT_TIMEOUT
) || \

240 ((
IT
è=ð
I2C_IT_PECERR
è|| ((ITè=ð
I2C_IT_OVR
) || \

241 ((
IT
è=ð
I2C_IT_AF
è|| ((ITè=ð
I2C_IT_ARLO
) || \

242 ((
IT
è=ð
I2C_IT_BERR
è|| ((ITè=ð
I2C_IT_TXE
) || \

243 ((
IT
è=ð
I2C_IT_RXNE
è|| ((ITè=ð
I2C_IT_STOPF
) || \

244 ((
IT
è=ð
I2C_IT_ADD10
è|| ((ITè=ð
I2C_IT_BTF
) || \

245 ((
IT
è=ð
I2C_IT_ADDR
è|| ((ITè=ð
I2C_IT_SB
))

	)

258 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

259 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

260 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

261 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

262 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

263 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

264 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

270 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

271 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

272 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

273 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

274 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

275 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

276 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

277 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

278 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

279 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

280 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

281 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

282 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

283 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

285 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

287 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ð
I2C_FLAG_DUALF
è|| ((FLAGè=ð
I2C_FLAG_SMBHOST
) || \

288 ((
FLAG
è=ð
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ð
I2C_FLAG_GENCALL
) || \

289 ((
FLAG
è=ð
I2C_FLAG_TRA
è|| ((FLAGè=ð
I2C_FLAG_BUSY
) || \

290 ((
FLAG
è=ð
I2C_FLAG_MSL
è|| ((FLAGè=ð
I2C_FLAG_SMBALERT
) || \

291 ((
FLAG
è=ð
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ð
I2C_FLAG_PECERR
) || \

292 ((
FLAG
è=ð
I2C_FLAG_OVR
è|| ((FLAGè=ð
I2C_FLAG_AF
) || \

293 ((
FLAG
è=ð
I2C_FLAG_ARLO
è|| ((FLAGè=ð
I2C_FLAG_BERR
) || \

294 ((
FLAG
è=ð
I2C_FLAG_TXE
è|| ((FLAGè=ð
I2C_FLAG_RXNE
) || \

295 ((
FLAG
è=ð
I2C_FLAG_STOPF
è|| ((FLAGè=ð
I2C_FLAG_ADD10
) || \

296 ((
FLAG
è=ð
I2C_FLAG_BTF
è|| ((FLAGè=ð
I2C_FLAG_ADDR
) || \

297 ((
FLAG
è=ð
I2C_FLAG_SB
))

	)

319 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

347 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

348 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

350 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

383 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

387 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

389 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

424 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

425 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

428 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

429 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

432 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

463 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

465 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

469 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

472 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

476 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ð
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

477 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

478 ((
EVENT
è=ð
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

479 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

480 ((
EVENT
è=ð
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

481 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

482 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

483 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

484 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

485 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

486 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

487 ((
EVENT
è=ð
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

488 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_SELECT
) || \

489 ((
EVENT
è=ð
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

490 ((
EVENT
è=ð
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

491 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

492 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

493 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

494 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

495 ((
EVENT
è=ð
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

504 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x3FF)

	)

513 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ð0x1è&& ((SPEEDè<ð400000))

	)

534 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

535 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

536 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

537 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

538 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

540 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

542 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

543 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

544 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

547 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

548 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

549 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

550 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

551 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

553 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

554 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

555 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

556 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

558 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

560 
I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
);

645 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

651 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

657 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

663 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

664 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

665 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

667 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_iwdg.h

24 #iâdeà
__STM32F10x_IWDG_H


25 
	#__STM32F10x_IWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

59 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ð
IWDG_Wr™eAcûss_EÇbË
) || \

61 ((
ACCESS
è=ð
IWDG_Wr™eAcûss_Di§bË
))

	)

70 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

71 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

72 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

73 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

74 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

75 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

76 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

77 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
IWDG_P»sÿËr_4
) || \

78 ((
PRESCALER
è=ð
IWDG_P»sÿËr_8
) || \

79 ((
PRESCALER
è=ð
IWDG_P»sÿËr_16
) || \

80 ((
PRESCALER
è=ð
IWDG_P»sÿËr_32
) || \

81 ((
PRESCALER
è=ð
IWDG_P»sÿËr_64
) || \

82 ((
PRESCALER
è=ð
IWDG_P»sÿËr_128
)|| \

83 ((
PRESCALER
è=ð
IWDG_P»sÿËr_256
))

	)

92 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

93 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

94 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ð
IWDG_FLAG_PVU
è|| ((FLAGè=ð
IWDG_FLAG_RVU
))

	)

95 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ð0xFFF)

	)

116 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

117 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

118 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

119 
IWDG_R–ßdCouÁ”
();

120 
IWDG_EÇbË
();

121 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

123 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_pwr.h

24 #iâdeà
__STM32F10x_PWR_H


25 
	#__STM32F10x_PWR_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#PWR_PVDLev–_2V2
 ((
ušt32_t
)0x00000000)

	)

59 
	#PWR_PVDLev–_2V3
 ((
ušt32_t
)0x00000020)

	)

60 
	#PWR_PVDLev–_2V4
 ((
ušt32_t
)0x00000040)

	)

61 
	#PWR_PVDLev–_2V5
 ((
ušt32_t
)0x00000060)

	)

62 
	#PWR_PVDLev–_2V6
 ((
ušt32_t
)0x00000080)

	)

63 
	#PWR_PVDLev–_2V7
 ((
ušt32_t
)0x000000A0)

	)

64 
	#PWR_PVDLev–_2V8
 ((
ušt32_t
)0x000000C0)

	)

65 
	#PWR_PVDLev–_2V9
 ((
ušt32_t
)0x000000E0)

	)

66 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLev–_2V2
è|| ((LEVELè=ð
PWR_PVDLev–_2V3
)|| \

67 ((
LEVEL
è=ð
PWR_PVDLev–_2V4
è|| ((LEVELè=ð
PWR_PVDLev–_2V5
)|| \

68 ((
LEVEL
è=ð
PWR_PVDLev–_2V6
è|| ((LEVELè=ð
PWR_PVDLev–_2V7
)|| \

69 ((
LEVEL
è=ð
PWR_PVDLev–_2V8
è|| ((LEVELè=ð
PWR_PVDLev–_2V9
))

	)

78 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

79 
	#PWR_ReguÏtÜ_LowPow”
 ((
ušt32_t
)0x00000001)

	)

80 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_ReguÏtÜ_ON
) || \

81 ((
REGULATOR
è=ð
PWR_ReguÏtÜ_LowPow”
))

	)

90 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

91 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

92 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ð
PWR_STOPEÁry_WFE
))

	)

102 
	#PWR_FLAG_WU
 ((
ušt32_t
)0x00000001)

	)

103 
	#PWR_FLAG_SB
 ((
ušt32_t
)0x00000002)

	)

104 
	#PWR_FLAG_PVDO
 ((
ušt32_t
)0x00000004)

	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
) || \

106 ((
FLAG
è=ð
PWR_FLAG_PVDO
))

	)

108 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
))

	)

129 
PWR_DeIn™
();

130 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

131 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

132 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

133 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

134 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

135 
PWR_EÁ”STANDBYMode
();

136 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

137 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

139 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_rcc.h

24 #iâdeà
__STM32F10x_RCC_H


25 
	#__STM32F10x_RCC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SYSCLK_F»qu’cy
;

49 
ušt32_t
 
HCLK_F»qu’cy
;

50 
ušt32_t
 
PCLK1_F»qu’cy
;

51 
ušt32_t
 
PCLK2_F»qu’cy
;

52 
ušt32_t
 
ADCCLK_F»qu’cy
;

53 }
	tRCC_ClocksTy³Def
;

67 
	#RCC_HSE_OFF
 ((
ušt32_t
)0x00000000)

	)

68 
	#RCC_HSE_ON
 ((
ušt32_t
)0x00010000)

	)

69 
	#RCC_HSE_By·ss
 ((
ušt32_t
)0x00040000)

	)

70 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

71 ((
HSE
è=ð
RCC_HSE_By·ss
))

	)

81 
	#RCC_PLLSourû_HSI_Div2
 ((
ušt32_t
)0x00000000)

	)

83 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_CL
)

84 
	#RCC_PLLSourû_HSE_Div1
 ((
ušt32_t
)0x00010000)

	)

85 
	#RCC_PLLSourû_HSE_Div2
 ((
ušt32_t
)0x00030000)

	)

86 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

87 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div1
) || \

88 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div2
))

	)

90 
	#RCC_PLLSourû_PREDIV1
 ((
ušt32_t
)0x00010000)

	)

91 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

92 ((
SOURCE
è=ð
RCC_PLLSourû_PREDIV1
))

	)

102 #iâdeà
STM32F10X_CL


103 
	#RCC_PLLMul_2
 ((
ušt32_t
)0x00000000)

	)

104 
	#RCC_PLLMul_3
 ((
ušt32_t
)0x00040000)

	)

105 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

106 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

107 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

108 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

109 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

110 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

111 
	#RCC_PLLMul_10
 ((
ušt32_t
)0x00200000)

	)

112 
	#RCC_PLLMul_11
 ((
ušt32_t
)0x00240000)

	)

113 
	#RCC_PLLMul_12
 ((
ušt32_t
)0x00280000)

	)

114 
	#RCC_PLLMul_13
 ((
ušt32_t
)0x002C0000)

	)

115 
	#RCC_PLLMul_14
 ((
ušt32_t
)0x00300000)

	)

116 
	#RCC_PLLMul_15
 ((
ušt32_t
)0x00340000)

	)

117 
	#RCC_PLLMul_16
 ((
ušt32_t
)0x00380000)

	)

118 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_2
è|| ((MULè=ð
RCC_PLLMul_3
) || \

119 ((
MUL
è=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

120 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

121 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

122 ((
MUL
è=ð
RCC_PLLMul_10
è|| ((MULè=ð
RCC_PLLMul_11
) || \

123 ((
MUL
è=ð
RCC_PLLMul_12
è|| ((MULè=ð
RCC_PLLMul_13
) || \

124 ((
MUL
è=ð
RCC_PLLMul_14
è|| ((MULè=ð
RCC_PLLMul_15
) || \

125 ((
MUL
è=ð
RCC_PLLMul_16
))

	)

128 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

129 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

130 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

131 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

132 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

133 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

134 
	#RCC_PLLMul_6_5
 ((
ušt32_t
)0x00340000)

	)

136 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

137 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

138 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

139 ((
MUL
è=ð
RCC_PLLMul_6_5
))

	)

148 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

149 
	#RCC_PREDIV1_Div1
 ((
ušt32_t
)0x00000000)

	)

150 
	#RCC_PREDIV1_Div2
 ((
ušt32_t
)0x00000001)

	)

151 
	#RCC_PREDIV1_Div3
 ((
ušt32_t
)0x00000002)

	)

152 
	#RCC_PREDIV1_Div4
 ((
ušt32_t
)0x00000003)

	)

153 
	#RCC_PREDIV1_Div5
 ((
ušt32_t
)0x00000004)

	)

154 
	#RCC_PREDIV1_Div6
 ((
ušt32_t
)0x00000005)

	)

155 
	#RCC_PREDIV1_Div7
 ((
ušt32_t
)0x00000006)

	)

156 
	#RCC_PREDIV1_Div8
 ((
ušt32_t
)0x00000007)

	)

157 
	#RCC_PREDIV1_Div9
 ((
ušt32_t
)0x00000008)

	)

158 
	#RCC_PREDIV1_Div10
 ((
ušt32_t
)0x00000009)

	)

159 
	#RCC_PREDIV1_Div11
 ((
ušt32_t
)0x0000000A)

	)

160 
	#RCC_PREDIV1_Div12
 ((
ušt32_t
)0x0000000B)

	)

161 
	#RCC_PREDIV1_Div13
 ((
ušt32_t
)0x0000000C)

	)

162 
	#RCC_PREDIV1_Div14
 ((
ušt32_t
)0x0000000D)

	)

163 
	#RCC_PREDIV1_Div15
 ((
ušt32_t
)0x0000000E)

	)

164 
	#RCC_PREDIV1_Div16
 ((
ušt32_t
)0x0000000F)

	)

166 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ð
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div2
) || \

167 ((
PREDIV1
è=ð
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div4
) || \

168 ((
PREDIV1
è=ð
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div6
) || \

169 ((
PREDIV1
è=ð
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div8
) || \

170 ((
PREDIV1
è=ð
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div10
) || \

171 ((
PREDIV1
è=ð
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div12
) || \

172 ((
PREDIV1
è=ð
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div14
) || \

173 ((
PREDIV1
è=ð
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div16
))

	)

183 #ifdeà
STM32F10X_CL


185 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

186 
	#RCC_PREDIV1_Sourû_PLL2
 ((
ušt32_t
)0x00010000)

	)

188 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
) || \

189 ((
SOURCE
è=ð
RCC_PREDIV1_Sourû_PLL2
))

	)

190 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

192 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
))

	)

200 #ifdeà
STM32F10X_CL


205 
	#RCC_PREDIV2_Div1
 ((
ušt32_t
)0x00000000)

	)

206 
	#RCC_PREDIV2_Div2
 ((
ušt32_t
)0x00000010)

	)

207 
	#RCC_PREDIV2_Div3
 ((
ušt32_t
)0x00000020)

	)

208 
	#RCC_PREDIV2_Div4
 ((
ušt32_t
)0x00000030)

	)

209 
	#RCC_PREDIV2_Div5
 ((
ušt32_t
)0x00000040)

	)

210 
	#RCC_PREDIV2_Div6
 ((
ušt32_t
)0x00000050)

	)

211 
	#RCC_PREDIV2_Div7
 ((
ušt32_t
)0x00000060)

	)

212 
	#RCC_PREDIV2_Div8
 ((
ušt32_t
)0x00000070)

	)

213 
	#RCC_PREDIV2_Div9
 ((
ušt32_t
)0x00000080)

	)

214 
	#RCC_PREDIV2_Div10
 ((
ušt32_t
)0x00000090)

	)

215 
	#RCC_PREDIV2_Div11
 ((
ušt32_t
)0x000000A0)

	)

216 
	#RCC_PREDIV2_Div12
 ((
ušt32_t
)0x000000B0)

	)

217 
	#RCC_PREDIV2_Div13
 ((
ušt32_t
)0x000000C0)

	)

218 
	#RCC_PREDIV2_Div14
 ((
ušt32_t
)0x000000D0)

	)

219 
	#RCC_PREDIV2_Div15
 ((
ušt32_t
)0x000000E0)

	)

220 
	#RCC_PREDIV2_Div16
 ((
ušt32_t
)0x000000F0)

	)

222 
	#IS_RCC_PREDIV2
(
PREDIV2
è(((PREDIV2è=ð
RCC_PREDIV2_Div1
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div2
) || \

223 ((
PREDIV2
è=ð
RCC_PREDIV2_Div3
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div4
) || \

224 ((
PREDIV2
è=ð
RCC_PREDIV2_Div5
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div6
) || \

225 ((
PREDIV2
è=ð
RCC_PREDIV2_Div7
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div8
) || \

226 ((
PREDIV2
è=ð
RCC_PREDIV2_Div9
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div10
) || \

227 ((
PREDIV2
è=ð
RCC_PREDIV2_Div11
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div12
) || \

228 ((
PREDIV2
è=ð
RCC_PREDIV2_Div13
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div14
) || \

229 ((
PREDIV2
è=ð
RCC_PREDIV2_Div15
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div16
))

	)

239 
	#RCC_PLL2Mul_8
 ((
ušt32_t
)0x00000600)

	)

240 
	#RCC_PLL2Mul_9
 ((
ušt32_t
)0x00000700)

	)

241 
	#RCC_PLL2Mul_10
 ((
ušt32_t
)0x00000800)

	)

242 
	#RCC_PLL2Mul_11
 ((
ušt32_t
)0x00000900)

	)

243 
	#RCC_PLL2Mul_12
 ((
ušt32_t
)0x00000A00)

	)

244 
	#RCC_PLL2Mul_13
 ((
ušt32_t
)0x00000B00)

	)

245 
	#RCC_PLL2Mul_14
 ((
ušt32_t
)0x00000C00)

	)

246 
	#RCC_PLL2Mul_16
 ((
ušt32_t
)0x00000E00)

	)

247 
	#RCC_PLL2Mul_20
 ((
ušt32_t
)0x00000F00)

	)

249 
	#IS_RCC_PLL2_MUL
(
MUL
è(((MULè=ð
RCC_PLL2Mul_8
è|| ((MULè=ð
RCC_PLL2Mul_9
) || \

250 ((
MUL
è=ð
RCC_PLL2Mul_10
è|| ((MULè=ð
RCC_PLL2Mul_11
) || \

251 ((
MUL
è=ð
RCC_PLL2Mul_12
è|| ((MULè=ð
RCC_PLL2Mul_13
) || \

252 ((
MUL
è=ð
RCC_PLL2Mul_14
è|| ((MULè=ð
RCC_PLL2Mul_16
) || \

253 ((
MUL
è=ð
RCC_PLL2Mul_20
))

	)

263 
	#RCC_PLL3Mul_8
 ((
ušt32_t
)0x00006000)

	)

264 
	#RCC_PLL3Mul_9
 ((
ušt32_t
)0x00007000)

	)

265 
	#RCC_PLL3Mul_10
 ((
ušt32_t
)0x00008000)

	)

266 
	#RCC_PLL3Mul_11
 ((
ušt32_t
)0x00009000)

	)

267 
	#RCC_PLL3Mul_12
 ((
ušt32_t
)0x0000A000)

	)

268 
	#RCC_PLL3Mul_13
 ((
ušt32_t
)0x0000B000)

	)

269 
	#RCC_PLL3Mul_14
 ((
ušt32_t
)0x0000C000)

	)

270 
	#RCC_PLL3Mul_16
 ((
ušt32_t
)0x0000E000)

	)

271 
	#RCC_PLL3Mul_20
 ((
ušt32_t
)0x0000F000)

	)

273 
	#IS_RCC_PLL3_MUL
(
MUL
è(((MULè=ð
RCC_PLL3Mul_8
è|| ((MULè=ð
RCC_PLL3Mul_9
) || \

274 ((
MUL
è=ð
RCC_PLL3Mul_10
è|| ((MULè=ð
RCC_PLL3Mul_11
) || \

275 ((
MUL
è=ð
RCC_PLL3Mul_12
è|| ((MULè=ð
RCC_PLL3Mul_13
) || \

276 ((
MUL
è=ð
RCC_PLL3Mul_14
è|| ((MULè=ð
RCC_PLL3Mul_16
) || \

277 ((
MUL
è=ð
RCC_PLL3Mul_20
))

	)

289 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

290 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

291 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

292 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
) || \

293 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

294 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

	)

303 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

304 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

305 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

306 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

307 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

308 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

309 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

310 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

311 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

312 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
) || \

313 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

314 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

315 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

316 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

	)

325 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

326 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00000400)

	)

327 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00000500)

	)

328 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00000600)

	)

329 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00000700)

	)

330 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
) || \

331 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

332 ((
PCLK
è=ð
RCC_HCLK_Div16
))

	)

341 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

342 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

343 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

344 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

345 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

346 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

348 #iâdeà
STM32F10X_CL


349 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xE0è=ð0x00è&& ((ITè!ð0x00))

	)

350 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

351 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

352 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
))

	)

353 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x60è=ð0x00è&& ((ITè!ð0x00))

	)

355 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)0x20)

	)

356 
	#RCC_IT_PLL3RDY
 ((
ušt8_t
)0x40)

	)

357 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0x80è=ð0x00è&& ((ITè!ð0x00))

	)

358 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

359 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

360 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
) || \

361 ((
IT
è=ð
RCC_IT_PLL2RDY
è|| ((ITè=ð
RCC_IT_PLL3RDY
))

	)

362 
	#IS_RCC_CLEAR_IT
(
IT
è((ITè!ð0x00)

	)

370 #iâdeà
STM32F10X_CL


375 
	#RCC_USBCLKSourû_PLLCLK_1Div5
 ((
ušt8_t
)0x00)

	)

376 
	#RCC_USBCLKSourû_PLLCLK_Div1
 ((
ušt8_t
)0x01)

	)

378 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSourû_PLLCLK_1Div5
) || \

379 ((
SOURCE
è=ð
RCC_USBCLKSourû_PLLCLK_Div1
))

	)

387 
	#RCC_OTGFSCLKSourû_PLLVCO_Div3
 ((
ušt8_t
)0x00)

	)

388 
	#RCC_OTGFSCLKSourû_PLLVCO_Div2
 ((
ušt8_t
)0x01)

	)

390 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_OTGFSCLKSourû_PLLVCO_Div3
) || \

391 ((
SOURCE
è=ð
RCC_OTGFSCLKSourû_PLLVCO_Div2
))

	)

398 #ifdeà
STM32F10X_CL


402 
	#RCC_I2S2CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

405 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S2CLKSourû_SYSCLK
) || \

406 ((
SOURCE
è=ð
RCC_I2S2CLKSourû_PLL3_VCO
))

	)

414 
	#RCC_I2S3CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

415 
	#RCC_I2S3CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

417 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S3CLKSourû_SYSCLK
) || \

418 ((
SOURCE
è=ð
RCC_I2S3CLKSourû_PLL3_VCO
))

	)

429 
	#RCC_PCLK2_Div2
 ((
ušt32_t
)0x00000000)

	)

430 
	#RCC_PCLK2_Div4
 ((
ušt32_t
)0x00004000)

	)

431 
	#RCC_PCLK2_Div6
 ((
ušt32_t
)0x00008000)

	)

432 
	#RCC_PCLK2_Div8
 ((
ušt32_t
)0x0000C000)

	)

433 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ð
RCC_PCLK2_Div2
è|| ((ADCCLKè=ð
RCC_PCLK2_Div4
) || \

434 ((
ADCCLK
è=ð
RCC_PCLK2_Div6
è|| ((ADCCLKè=ð
RCC_PCLK2_Div8
))

	)

443 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

444 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

445 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

446 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

447 ((
LSE
è=ð
RCC_LSE_By·ss
))

	)

456 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

457 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

458 
	#RCC_RTCCLKSourû_HSE_Div128
 ((
ušt32_t
)0x00000300)

	)

459 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
) || \

460 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

461 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div128
))

	)

470 
	#RCC_AHBP”h_DMA1
 ((
ušt32_t
)0x00000001)

	)

471 
	#RCC_AHBP”h_DMA2
 ((
ušt32_t
)0x00000002)

	)

472 
	#RCC_AHBP”h_SRAM
 ((
ušt32_t
)0x00000004)

	)

473 
	#RCC_AHBP”h_FLITF
 ((
ušt32_t
)0x00000010)

	)

474 
	#RCC_AHBP”h_CRC
 ((
ušt32_t
)0x00000040)

	)

476 #iâdeà
STM32F10X_CL


477 
	#RCC_AHBP”h_FSMC
 ((
ušt32_t
)0x00000100)

	)

478 
	#RCC_AHBP”h_SDIO
 ((
ušt32_t
)0x00000400)

	)

479 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFAA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

481 
	#RCC_AHBP”h_OTG_FS
 ((
ušt32_t
)0x00001000)

	)

482 
	#RCC_AHBP”h_ETH_MAC
 ((
ušt32_t
)0x00004000)

	)

483 
	#RCC_AHBP”h_ETH_MAC_Tx
 ((
ušt32_t
)0x00008000)

	)

484 
	#RCC_AHBP”h_ETH_MAC_Rx
 ((
ušt32_t
)0x00010000)

	)

486 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFE2FA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

487 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
è((((PERIPHè& 0xFFFFAFFFè=ð0x00è&& ((PERIPHè!ð0x00))

	)

497 
	#RCC_APB2P”h_AFIO
 ((
ušt32_t
)0x00000001)

	)

498 
	#RCC_APB2P”h_GPIOA
 ((
ušt32_t
)0x00000004)

	)

499 
	#RCC_APB2P”h_GPIOB
 ((
ušt32_t
)0x00000008)

	)

500 
	#RCC_APB2P”h_GPIOC
 ((
ušt32_t
)0x00000010)

	)

501 
	#RCC_APB2P”h_GPIOD
 ((
ušt32_t
)0x00000020)

	)

502 
	#RCC_APB2P”h_GPIOE
 ((
ušt32_t
)0x00000040)

	)

503 
	#RCC_APB2P”h_GPIOF
 ((
ušt32_t
)0x00000080)

	)

504 
	#RCC_APB2P”h_GPIOG
 ((
ušt32_t
)0x00000100)

	)

505 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000200)

	)

506 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000400)

	)

507 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000800)

	)

508 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

509 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00002000)

	)

510 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00004000)

	)

511 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00008000)

	)

512 
	#RCC_APB2P”h_TIM15
 ((
ušt32_t
)0x00010000)

	)

513 
	#RCC_APB2P”h_TIM16
 ((
ušt32_t
)0x00020000)

	)

514 
	#RCC_APB2P”h_TIM17
 ((
ušt32_t
)0x00040000)

	)

515 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00080000)

	)

516 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00100000)

	)

517 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00200000)

	)

519 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFC00002è=ð0x00è&& ((PERIPHè!ð0x00))

	)

528 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

529 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

530 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

531 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

532 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

533 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

534 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

535 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

536 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

537 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

538 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

539 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

540 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

541 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

542 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

543 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

544 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

545 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

546 
	#RCC_APB1P”h_USB
 ((
ušt32_t
)0x00800000)

	)

547 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

548 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

549 
	#RCC_APB1P”h_BKP
 ((
ušt32_t
)0x08000000)

	)

550 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

551 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

552 
	#RCC_APB1P”h_CEC
 ((
ušt32_t
)0x40000000)

	)

554 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x81013600è=ð0x00è&& ((PERIPHè!ð0x00))

	)

564 
	#RCC_MCO_NoClock
 ((
ušt8_t
)0x00)

	)

565 
	#RCC_MCO_SYSCLK
 ((
ušt8_t
)0x04)

	)

566 
	#RCC_MCO_HSI
 ((
ušt8_t
)0x05)

	)

567 
	#RCC_MCO_HSE
 ((
ušt8_t
)0x06)

	)

568 
	#RCC_MCO_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

570 #iâdeà
STM32F10X_CL


571 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
) || \

572 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

573 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
))

	)

575 
	#RCC_MCO_PLL2CLK
 ((
ušt8_t
)0x08)

	)

576 
	#RCC_MCO_PLL3CLK_Div2
 ((
ušt8_t
)0x09)

	)

577 
	#RCC_MCO_XT1
 ((
ušt8_t
)0x0A)

	)

578 
	#RCC_MCO_PLL3CLK
 ((
ušt8_t
)0x0B)

	)

580 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
) || \

581 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

582 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
è|| ((MCOè=ð
RCC_MCO_PLL2CLK
) || \

583 ((
MCO
è=ð
RCC_MCO_PLL3CLK_Div2
è|| ((MCOè=ð
RCC_MCO_XT1
) || \

584 ((
MCO
è=ð
RCC_MCO_PLL3CLK
))

	)

595 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

596 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

598 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

599 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

600 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

601 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

602 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

603 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

604 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

605 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

607 #iâdeà
STM32F10X_CL


608 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

609 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

610 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

611 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

612 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

613 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

	)

615 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)0x3B)

	)

616 
	#RCC_FLAG_PLL3RDY
 ((
ušt8_t
)0x3D)

	)

617 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

618 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

619 ((
FLAG
è=ð
RCC_FLAG_PLL2RDY
è|| ((FLAGè=ð
RCC_FLAG_PLL3RDY
) || \

620 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

621 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

622 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

623 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

	)

626 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

647 
RCC_DeIn™
();

648 
RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
);

649 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

650 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

651 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

652 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

653 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

655 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

656 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
);

659 #ifdeà 
STM32F10X_CL


660 
RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
);

661 
RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
);

662 
RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
);

663 
RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
);

664 
RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
);

667 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

668 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

669 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

670 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

671 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

672 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

674 #iâdeà
STM32F10X_CL


675 
RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
);

677 
RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
);

680 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
);

682 #ifdeà
STM32F10X_CL


683 
RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
);

684 
RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
);

687 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

688 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

689 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

690 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

691 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

692 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

693 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

694 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

696 #ifdeà
STM32F10X_CL


697 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

700 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

701 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

702 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

703 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

704 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
);

705 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

706 
RCC_CË¬FÏg
();

707 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

708 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

710 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_rtc.h

24 #iâdeà
__STM32F10x_RTC_H


25 
	#__STM32F10x_RTC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#RTC_IT_OW
 ((
ušt16_t
)0x0004è

	)

59 
	#RTC_IT_ALR
 ((
ušt16_t
)0x0002è

	)

60 
	#RTC_IT_SEC
 ((
ušt16_t
)0x0001è

	)

61 
	#IS_RTC_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFF8è=ð0x00è&& ((ITè!ð0x00))

	)

62 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ð
RTC_IT_OW
è|| ((ITè=ð
RTC_IT_ALR
) || \

63 ((
IT
è=ð
RTC_IT_SEC
))

	)

72 
	#RTC_FLAG_RTOFF
 ((
ušt16_t
)0x0020è

	)

73 
	#RTC_FLAG_RSF
 ((
ušt16_t
)0x0008è

	)

74 
	#RTC_FLAG_OW
 ((
ušt16_t
)0x0004è

	)

75 
	#RTC_FLAG_ALR
 ((
ušt16_t
)0x0002è

	)

76 
	#RTC_FLAG_SEC
 ((
ušt16_t
)0x0001è

	)

77 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFF0è=ð0x00è&& ((FLAGè!ð0x00))

	)

78 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ð
RTC_FLAG_RTOFF
è|| ((FLAGè=ð
RTC_FLAG_RSF
) || \

79 ((
FLAG
è=ð
RTC_FLAG_OW
è|| ((FLAGè=ð
RTC_FLAG_ALR
) || \

80 ((
FLAG
è=ð
RTC_FLAG_SEC
))

	)

81 
	#IS_RTC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0xFFFFF)

	)

103 
RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

104 
RTC_EÁ”CÚfigMode
();

105 
RTC_Ex™CÚfigMode
();

106 
ušt32_t
 
RTC_G‘CouÁ”
();

107 
RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
);

108 
RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
);

109 
RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
);

110 
ušt32_t
 
RTC_G‘Divid”
();

111 
RTC_Wa™FÜLa¡Task
();

112 
RTC_Wa™FÜSynchro
();

113 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
);

114 
RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
);

115 
ITStus
 
RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
);

116 
RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
);

118 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_sdio.h

24 #iâdeà
__STM32F10x_SDIO_H


25 
	#__STM32F10x_SDIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SDIO_ClockEdge
;

51 
ušt32_t
 
SDIO_ClockBy·ss
;

55 
ušt32_t
 
SDIO_ClockPow”Save
;

59 
ušt32_t
 
SDIO_BusWide
;

62 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒÞ
;

65 
ušt8_t
 
SDIO_ClockDiv
;

68 } 
	tSDIO_In™Ty³Def
;

72 
ušt32_t
 
SDIO_Argum’t
;

77 
ušt32_t
 
SDIO_CmdIndex
;

79 
ušt32_t
 
SDIO_Re¥Ú£
;

82 
ušt32_t
 
SDIO_Wa™
;

85 
ušt32_t
 
SDIO_CPSM
;

88 } 
	tSDIO_CmdIn™Ty³Def
;

92 
ušt32_t
 
SDIO_D©aTimeOut
;

94 
ušt32_t
 
SDIO_D©aL’gth
;

96 
ušt32_t
 
SDIO_D©aBlockSize
;

99 
ušt32_t
 
SDIO_T¿nsãrDœ
;

103 
ušt32_t
 
SDIO_T¿nsãrMode
;

106 
ušt32_t
 
SDIO_DPSM
;

109 } 
	tSDIO_D©aIn™Ty³Def
;

123 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

124 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

125 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_ClockEdge_Risšg
) || \

126 ((
EDGE
è=ð
SDIO_ClockEdge_F®lšg
))

	)

135 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

136 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

137 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_ClockBy·ss_Di§bË
) || \

138 ((
BYPASS
è=ð
SDIO_ClockBy·ss_EÇbË
))

	)

147 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

148 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

149 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_ClockPow”Save_Di§bË
) || \

150 ((
SAVE
è=ð
SDIO_ClockPow”Save_EÇbË
))

	)

159 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

160 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

161 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

162 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BusWide_1b
è|| ((WIDEè=ð
SDIO_BusWide_4b
) || \

163 ((
WIDE
è=ð
SDIO_BusWide_8b
))

	)

173 
	#SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

174 
	#SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

175 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
) || \

176 ((
CONTROL
è=ð
SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
))

	)

185 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

186 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

187 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ð
SDIO_Pow”S‹_OFF
è|| ((STATEè=ð
SDIO_Pow”S‹_ON
))

	)

197 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

198 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

199 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

200 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

201 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

202 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

203 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

204 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

205 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

206 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

207 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

208 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

209 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

210 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

211 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

212 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

213 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

214 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

215 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

216 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

217 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

218 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

219 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

220 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

221 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

230 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

239 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

240 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

241 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

242 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_Re¥Ú£_No
) || \

243 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_ShÜt
) || \

244 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_LÚg
))

	)

253 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

254 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

255 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

256 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_Wa™_No
è|| ((WAITè=ð
SDIO_Wa™_IT
) || \

257 ((
WAIT
è=ð
SDIO_Wa™_P’d
))

	)

266 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

267 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

268 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_EÇbË
è|| ((CPSMè=ð
SDIO_CPSM_Di§bË
))

	)

277 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

278 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

279 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

280 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

281 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
è|| ((RESPè=ð
SDIO_RESP2
) || \

282 ((
RESP
è=ð
SDIO_RESP3
è|| ((RESPè=ð
SDIO_RESP4
))

	)

291 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFF)

	)

300 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

301 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

302 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

303 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

304 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

305 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

306 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

307 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

308 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

309 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

310 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

311 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

312 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

313 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

314 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

315 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_D©aBlockSize_1b
) || \

316 ((
SIZE
è=ð
SDIO_D©aBlockSize_2b
) || \

317 ((
SIZE
è=ð
SDIO_D©aBlockSize_4b
) || \

318 ((
SIZE
è=ð
SDIO_D©aBlockSize_8b
) || \

319 ((
SIZE
è=ð
SDIO_D©aBlockSize_16b
) || \

320 ((
SIZE
è=ð
SDIO_D©aBlockSize_32b
) || \

321 ((
SIZE
è=ð
SDIO_D©aBlockSize_64b
) || \

322 ((
SIZE
è=ð
SDIO_D©aBlockSize_128b
) || \

323 ((
SIZE
è=ð
SDIO_D©aBlockSize_256b
) || \

324 ((
SIZE
è=ð
SDIO_D©aBlockSize_512b
) || \

325 ((
SIZE
è=ð
SDIO_D©aBlockSize_1024b
) || \

326 ((
SIZE
è=ð
SDIO_D©aBlockSize_2048b
) || \

327 ((
SIZE
è=ð
SDIO_D©aBlockSize_4096b
) || \

328 ((
SIZE
è=ð
SDIO_D©aBlockSize_8192b
) || \

329 ((
SIZE
è=ð
SDIO_D©aBlockSize_16384b
))

	)

338 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

339 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

340 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_T¿nsãrDœ_ToC¬d
) || \

341 ((
DIR
è=ð
SDIO_T¿nsãrDœ_ToSDIO
))

	)

350 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

351 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

352 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_T¿nsãrMode_SŒ—m
) || \

353 ((
MODE
è=ð
SDIO_T¿nsãrMode_Block
))

	)

362 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

363 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

364 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_EÇbË
è|| ((DPSMè=ð
SDIO_DPSM_Di§bË
))

	)

373 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

374 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

375 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

376 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

377 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

378 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

379 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

380 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

381 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

382 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

383 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

384 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

385 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

386 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

387 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

388 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

389 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

390 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

391 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

392 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

393 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

394 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

395 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

396 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

397 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ð
SDIO_FLAG_CCRCFAIL
) || \

398 ((
FLAG
è=ð
SDIO_FLAG_DCRCFAIL
) || \

399 ((
FLAG
è=ð
SDIO_FLAG_CTIMEOUT
) || \

400 ((
FLAG
è=ð
SDIO_FLAG_DTIMEOUT
) || \

401 ((
FLAG
è=ð
SDIO_FLAG_TXUNDERR
) || \

402 ((
FLAG
è=ð
SDIO_FLAG_RXOVERR
) || \

403 ((
FLAG
è=ð
SDIO_FLAG_CMDREND
) || \

404 ((
FLAG
è=ð
SDIO_FLAG_CMDSENT
) || \

405 ((
FLAG
è=ð
SDIO_FLAG_DATAEND
) || \

406 ((
FLAG
è=ð
SDIO_FLAG_STBITERR
) || \

407 ((
FLAG
è=ð
SDIO_FLAG_DBCKEND
) || \

408 ((
FLAG
è=ð
SDIO_FLAG_CMDACT
) || \

409 ((
FLAG
è=ð
SDIO_FLAG_TXACT
) || \

410 ((
FLAG
è=ð
SDIO_FLAG_RXACT
) || \

411 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOHE
) || \

412 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOHF
) || \

413 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOF
) || \

414 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOF
) || \

415 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOE
) || \

416 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOE
) || \

417 ((
FLAG
è=ð
SDIO_FLAG_TXDAVL
) || \

418 ((
FLAG
è=ð
SDIO_FLAG_RXDAVL
) || \

419 ((
FLAG
è=ð
SDIO_FLAG_SDIOIT
) || \

420 ((
FLAG
è=ð
SDIO_FLAG_CEATAEND
))

	)

422 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((FLAGè!ð(ušt32_t)0x00))

	)

424 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ð
SDIO_IT_CCRCFAIL
) || \

425 ((
IT
è=ð
SDIO_IT_DCRCFAIL
) || \

426 ((
IT
è=ð
SDIO_IT_CTIMEOUT
) || \

427 ((
IT
è=ð
SDIO_IT_DTIMEOUT
) || \

428 ((
IT
è=ð
SDIO_IT_TXUNDERR
) || \

429 ((
IT
è=ð
SDIO_IT_RXOVERR
) || \

430 ((
IT
è=ð
SDIO_IT_CMDREND
) || \

431 ((
IT
è=ð
SDIO_IT_CMDSENT
) || \

432 ((
IT
è=ð
SDIO_IT_DATAEND
) || \

433 ((
IT
è=ð
SDIO_IT_STBITERR
) || \

434 ((
IT
è=ð
SDIO_IT_DBCKEND
) || \

435 ((
IT
è=ð
SDIO_IT_CMDACT
) || \

436 ((
IT
è=ð
SDIO_IT_TXACT
) || \

437 ((
IT
è=ð
SDIO_IT_RXACT
) || \

438 ((
IT
è=ð
SDIO_IT_TXFIFOHE
) || \

439 ((
IT
è=ð
SDIO_IT_RXFIFOHF
) || \

440 ((
IT
è=ð
SDIO_IT_TXFIFOF
) || \

441 ((
IT
è=ð
SDIO_IT_RXFIFOF
) || \

442 ((
IT
è=ð
SDIO_IT_TXFIFOE
) || \

443 ((
IT
è=ð
SDIO_IT_RXFIFOE
) || \

444 ((
IT
è=ð
SDIO_IT_TXDAVL
) || \

445 ((
IT
è=ð
SDIO_IT_RXDAVL
) || \

446 ((
IT
è=ð
SDIO_IT_SDIOIT
) || \

447 ((
IT
è=ð
SDIO_IT_CEATAEND
))

	)

449 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

459 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000001)

	)

460 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000000)

	)

461 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_R—dWa™Mode_CLK
) || \

462 ((
MODE
è=ð
SDIO_R—dWa™Mode_DATA2
))

	)

483 
SDIO_DeIn™
();

484 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

485 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

486 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

487 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

488 
ušt32_t
 
SDIO_G‘Pow”S‹
();

489 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

490 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

491 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

492 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

493 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

494 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

495 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

496 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

497 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

498 
ušt32_t
 
SDIO_R—dD©a
();

499 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

500 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

501 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

504 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

505 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

506 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

507 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

508 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

509 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

510 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

511 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

512 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

514 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_spi.h

24 #iâdeà
__STM32F10x_SPI_H


25 
	#__STM32F10x_SPI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
SPI_DœeùiÚ
;

55 
ušt16_t
 
SPI_Mode
;

58 
ušt16_t
 
SPI_D©aSize
;

61 
ušt16_t
 
SPI_CPOL
;

64 
ušt16_t
 
SPI_CPHA
;

67 
ušt16_t
 
SPI_NSS
;

71 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

77 
ušt16_t
 
SPI_Fœ¡B™
;

80 
ušt16_t
 
SPI_CRCPÞynomŸl
;

81 }
	tSPI_In™Ty³Def
;

90 
ušt16_t
 
I2S_Mode
;

93 
ušt16_t
 
I2S_Snd¬d
;

96 
ušt16_t
 
I2S_D©aFÜm©
;

99 
ušt16_t
 
I2S_MCLKOuut
;

102 
ušt32_t
 
I2S_AudioF»q
;

105 
ušt16_t
 
I2S_CPOL
;

107 }
	tI2S_In™Ty³Def
;

117 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

118 ((
PERIPH
è=ð
SPI2
) || \

119 ((
PERIPH
è=ð
SPI3
))

	)

121 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

122 ((
PERIPH
è=ð
SPI3
))

	)

128 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

129 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

130 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

131 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

133 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

134 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

135 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

	)

144 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

145 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
) || \

147 ((
MODE
è=ð
SPI_Mode_SÏve
))

	)

156 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

157 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

158 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_D©aSize_16b
) || \

159 ((
DATASIZE
è=ð
SPI_D©aSize_8b
))

	)

168 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

169 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

170 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
) || \

171 ((
CPOL
è=ð
SPI_CPOL_High
))

	)

180 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

181 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

182 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
) || \

183 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

	)

192 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

193 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

194 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
) || \

195 ((
NSS
è=ð
SPI_NSS_H¬d
))

	)

204 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

205 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

206 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

207 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

208 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

209 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

210 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

211 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

212 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
) || \

213 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

214 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

215 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

216 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

217 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

218 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

219 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

	)

228 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

229 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

230 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
) || \

231 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

	)

240 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

241 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

242 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

243 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

244 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
) || \

245 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

246 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
) || \

247 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
è)

	)

256 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

257 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

258 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

259 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

260 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

261 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
) || \

262 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

263 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

264 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

265 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

	)

274 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

275 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

276 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

277 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

278 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
) || \

279 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

280 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

281 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

	)

290 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

291 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

292 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
) || \

293 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

	)

302 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

303 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

304 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

305 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

306 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

307 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

308 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

309 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

310 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

311 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

313 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
) && \

314 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

315 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

	)

324 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

325 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

326 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
) || \

327 ((
CPOL
è=ð
I2S_CPOL_High
))

	)

336 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

337 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

338 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((DMAREQè!ð0x00))

	)

347 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

348 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

349 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
) || \

350 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

359 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

360 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

361 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

370 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

371 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

372 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
) || \

373 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

	)

382 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

383 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

384 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

385 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
) || \

386 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

387 ((
IT
è=ð
SPI_I2S_IT_ERR
))

	)

388 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

389 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

390 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

391 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

392 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ð
SPI_IT_CRCERR
))

	)

393 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
è|| ((ITè=ð
SPI_I2S_IT_TXE
) || \

394 ((
IT
è=ð
I2S_IT_UDR
è|| ((ITè=ð
SPI_IT_CRCERR
) || \

395 ((
IT
è=ð
SPI_IT_MODF
è|| ((ITè=ð
SPI_I2S_IT_OVR
))

	)

404 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

405 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

406 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

407 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

408 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

409 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

410 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

411 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

412 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

413 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
) || \

414 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

415 ((
FLAG
è=ð
I2S_FLAG_UDR
è|| ((FLAGè=ð
I2S_FLAG_CHSIDE
) || \

416 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
))

	)

425 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

446 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

447 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

448 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

449 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

450 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

451 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

452 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

453 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

454 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

455 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

456 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

457 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

458 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

459 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

460 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

461 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

462 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

463 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

464 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

465 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

466 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

467 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

468 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

470 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_tim.h

24 #iâdeà
__STM32F10x_TIM_H


25 
	#__STM32F10x_TIM_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

53 
ušt16_t
 
TIM_P»sÿËr
;

56 
ušt16_t
 
TIM_CouÁ”Mode
;

59 
ušt16_t
 
TIM_P”iod
;

63 
ušt16_t
 
TIM_ClockDivisiÚ
;

66 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

74 } 
	tTIM_TimeBa£In™Ty³Def
;

82 
ušt16_t
 
TIM_OCMode
;

85 
ušt16_t
 
TIM_OuutS‹
;

88 
ušt16_t
 
TIM_OuutNS‹
;

92 
ušt16_t
 
TIM_Pul£
;

95 
ušt16_t
 
TIM_OCPÞ¬™y
;

98 
ušt16_t
 
TIM_OCNPÞ¬™y
;

102 
ušt16_t
 
TIM_OCIdËS‹
;

106 
ušt16_t
 
TIM_OCNIdËS‹
;

109 } 
	tTIM_OCIn™Ty³Def
;

118 
ušt16_t
 
TIM_ChªÃl
;

121 
ušt16_t
 
TIM_ICPÞ¬™y
;

124 
ušt16_t
 
TIM_ICS–eùiÚ
;

127 
ušt16_t
 
TIM_ICP»sÿËr
;

130 
ušt16_t
 
TIM_ICFž‹r
;

132 } 
	tTIM_ICIn™Ty³Def
;

142 
ušt16_t
 
TIM_OSSRS‹
;

145 
ušt16_t
 
TIM_OSSIS‹
;

148 
ušt16_t
 
TIM_LOCKLev–
;

151 
ušt16_t
 
TIM_D—dTime
;

155 
ušt16_t
 
TIM_B»ak
;

158 
ušt16_t
 
TIM_B»akPÞ¬™y
;

161 
ušt16_t
 
TIM_Autom©icOuut
;

163 } 
	tTIM_BDTRIn™Ty³Def
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

170 ((
PERIPH
è=ð
TIM2
) || \

171 ((
PERIPH
è=ð
TIM3
) || \

172 ((
PERIPH
è=ð
TIM4
) || \

173 ((
PERIPH
è=ð
TIM5
) || \

174 ((
PERIPH
è=ð
TIM6
) || \

175 ((
PERIPH
è=ð
TIM7
) || \

176 ((
PERIPH
è=ð
TIM8
) || \

177 ((
PERIPH
è=ð
TIM9
) || \

178 ((
PERIPH
è=ð
TIM10
)|| \

179 ((
PERIPH
è=ð
TIM11
)|| \

180 ((
PERIPH
è=ð
TIM12
)|| \

181 ((
PERIPH
è=ð
TIM13
)|| \

182 ((
PERIPH
è=ð
TIM14
)|| \

183 ((
PERIPH
è=ð
TIM15
)|| \

184 ((
PERIPH
è=ð
TIM16
)|| \

185 ((
PERIPH
è=ð
TIM17
))

	)

188 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

189 ((
PERIPH
è=ð
TIM8
))

	)

192 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

193 ((
PERIPH
è=ð
TIM8
) || \

194 ((
PERIPH
è=ð
TIM15
)|| \

195 ((
PERIPH
è=ð
TIM16
)|| \

196 ((
PERIPH
è=ð
TIM17
))

	)

199 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

200 ((
PERIPH
è=ð
TIM2
) || \

201 ((
PERIPH
è=ð
TIM3
) || \

202 ((
PERIPH
è=ð
TIM4
) || \

203 ((
PERIPH
è=ð
TIM5
) || \

204 ((
PERIPH
è=ð
TIM8
))

	)

207 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

208 ((
PERIPH
è=ð
TIM2
) || \

209 ((
PERIPH
è=ð
TIM3
) || \

210 ((
PERIPH
è=ð
TIM4
) || \

211 ((
PERIPH
è=ð
TIM5
) || \

212 ((
PERIPH
è=ð
TIM8
) || \

213 ((
PERIPH
è=ð
TIM15
)|| \

214 ((
PERIPH
è=ð
TIM16
)|| \

215 ((
PERIPH
è=ð
TIM17
))

	)

218 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

219 ((
PERIPH
è=ð
TIM2
) || \

220 ((
PERIPH
è=ð
TIM3
) || \

221 ((
PERIPH
è=ð
TIM4
) || \

222 ((
PERIPH
è=ð
TIM5
) || \

223 ((
PERIPH
è=ð
TIM8
) || \

224 ((
PERIPH
è=ð
TIM15
))

	)

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

228 ((
PERIPH
è=ð
TIM2
) || \

229 ((
PERIPH
è=ð
TIM3
) || \

230 ((
PERIPH
è=ð
TIM4
) || \

231 ((
PERIPH
è=ð
TIM5
) || \

232 ((
PERIPH
è=ð
TIM8
) || \

233 ((
PERIPH
è=ð
TIM9
) || \

234 ((
PERIPH
è=ð
TIM12
)|| \

235 ((
PERIPH
è=ð
TIM15
))

	)

238 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

239 ((
PERIPH
è=ð
TIM2
) || \

240 ((
PERIPH
è=ð
TIM3
) || \

241 ((
PERIPH
è=ð
TIM4
) || \

242 ((
PERIPH
è=ð
TIM5
) || \

243 ((
PERIPH
è=ð
TIM6
) || \

244 ((
PERIPH
è=ð
TIM7
) || \

245 ((
PERIPH
è=ð
TIM8
) || \

246 ((
PERIPH
è=ð
TIM9
) || \

247 ((
PERIPH
è=ð
TIM12
)|| \

248 ((
PERIPH
è=ð
TIM15
))

	)

251 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

252 ((
PERIPH
è=ð
TIM2
) || \

253 ((
PERIPH
è=ð
TIM3
) || \

254 ((
PERIPH
è=ð
TIM4
) || \

255 ((
PERIPH
è=ð
TIM5
) || \

256 ((
PERIPH
è=ð
TIM8
) || \

257 ((
PERIPH
è=ð
TIM9
) || \

258 ((
PERIPH
è=ð
TIM10
)|| \

259 ((
PERIPH
è=ð
TIM11
)|| \

260 ((
PERIPH
è=ð
TIM12
)|| \

261 ((
PERIPH
è=ð
TIM13
)|| \

262 ((
PERIPH
è=ð
TIM14
)|| \

263 ((
PERIPH
è=ð
TIM15
)|| \

264 ((
PERIPH
è=ð
TIM16
)|| \

265 ((
PERIPH
è=ð
TIM17
))

	)

268 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

269 ((
PERIPH
è=ð
TIM2
) || \

270 ((
PERIPH
è=ð
TIM3
) || \

271 ((
PERIPH
è=ð
TIM4
) || \

272 ((
PERIPH
è=ð
TIM5
) || \

273 ((
PERIPH
è=ð
TIM6
) || \

274 ((
PERIPH
è=ð
TIM7
) || \

275 ((
PERIPH
è=ð
TIM8
) || \

276 ((
PERIPH
è=ð
TIM15
)|| \

277 ((
PERIPH
è=ð
TIM16
)|| \

278 ((
PERIPH
è=ð
TIM17
))

	)

288 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

289 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

290 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

291 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

292 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

293 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

294 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

295 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

296 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

297 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

298 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

299 ((
MODE
è=ð
TIM_OCMode_PWM2
))

	)

300 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

301 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

302 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

303 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

304 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

305 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

306 ((
MODE
è=ð
TIM_FÜûdAùiÚ_Aùive
) || \

307 ((
MODE
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

316 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

317 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

318 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMode_SšgË
) || \

319 ((
MODE
è=ð
TIM_OPMode_R•‘™ive
))

	)

328 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

329 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

330 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

331 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

332 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

333 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

334 ((
CHANNEL
è=ð
TIM_ChªÃl_3
) || \

335 ((
CHANNEL
è=ð
TIM_ChªÃl_4
))

	)

336 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

337 ((
CHANNEL
è=ð
TIM_ChªÃl_2
))

	)

338 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

339 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

340 ((
CHANNEL
è=ð
TIM_ChªÃl_3
))

	)

349 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

350 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

351 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

352 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ð
TIM_CKD_DIV1
) || \

353 ((
DIV
è=ð
TIM_CKD_DIV2
) || \

354 ((
DIV
è=ð
TIM_CKD_DIV4
))

	)

363 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

364 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

365 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

366 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

367 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

368 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_CouÁ”Mode_Up
) || \

369 ((
MODE
è=ð
TIM_CouÁ”Mode_Down
) || \

370 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

371 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

372 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd3
))

	)

381 
	#TIM_OCPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

382 
	#TIM_OCPÞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

383 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPÞ¬™y_High
) || \

384 ((
POLARITY
è=ð
TIM_OCPÞ¬™y_Low
))

	)

393 
	#TIM_OCNPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

394 
	#TIM_OCNPÞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

395 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPÞ¬™y_High
) || \

396 ((
POLARITY
è=ð
TIM_OCNPÞ¬™y_Low
))

	)

405 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

406 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

407 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OuutS‹_Di§bË
) || \

408 ((
STATE
è=ð
TIM_OuutS‹_EÇbË
))

	)

417 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

418 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

419 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OuutNS‹_Di§bË
) || \

420 ((
STATE
è=ð
TIM_OuutNS‹_EÇbË
))

	)

429 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

430 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

431 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ð
TIM_CCx_EÇbË
) || \

432 ((
CCX
è=ð
TIM_CCx_Di§bË
))

	)

441 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

442 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

443 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ð
TIM_CCxN_EÇbË
) || \

444 ((
CCXN
è=ð
TIM_CCxN_Di§bË
))

	)

453 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

454 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

455 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak_EÇbË
) || \

456 ((
STATE
è=ð
TIM_B»ak_Di§bË
))

	)

465 
	#TIM_B»akPÞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

466 
	#TIM_B»akPÞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

467 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»akPÞ¬™y_Low
) || \

468 ((
POLARITY
è=ð
TIM_B»akPÞ¬™y_High
))

	)

477 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

478 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

479 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_Autom©icOuut_EÇbË
) || \

480 ((
STATE
è=ð
TIM_Autom©icOuut_Di§bË
))

	)

489 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

490 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

491 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

492 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

493 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLev–_OFF
) || \

494 ((
LEVEL
è=ð
TIM_LOCKLev–_1
) || \

495 ((
LEVEL
è=ð
TIM_LOCKLev–_2
) || \

496 ((
LEVEL
è=ð
TIM_LOCKLev–_3
))

	)

505 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

506 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

507 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSIS‹_EÇbË
) || \

508 ((
STATE
è=ð
TIM_OSSIS‹_Di§bË
))

	)

517 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

518 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

519 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSRS‹_EÇbË
) || \

520 ((
STATE
è=ð
TIM_OSSRS‹_Di§bË
))

	)

529 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

530 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

531 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIdËS‹_S‘
) || \

532 ((
STATE
è=ð
TIM_OCIdËS‹_Re£t
))

	)

541 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

542 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

543 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIdËS‹_S‘
) || \

544 ((
STATE
è=ð
TIM_OCNIdËS‹_Re£t
))

	)

553 
	#TIM_ICPÞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

554 
	#TIM_ICPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

555 
	#TIM_ICPÞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

556 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

557 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
))

	)

558 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

559 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
)|| \

560 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_BÙhEdge
))

	)

569 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

571 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

573 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

574 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICS–eùiÚ_DœeùTI
) || \

575 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_IndœeùTI
) || \

576 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_TRC
))

	)

585 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

586 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

587 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

588 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

589 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

590 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

591 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

592 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

601 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

602 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

603 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

604 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

605 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

606 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

607 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

608 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

609 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((ITè!ð0x0000))

	)

611 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ð
TIM_IT_Upd©e
) || \

612 ((
IT
è=ð
TIM_IT_CC1
) || \

613 ((
IT
è=ð
TIM_IT_CC2
) || \

614 ((
IT
è=ð
TIM_IT_CC3
) || \

615 ((
IT
è=ð
TIM_IT_CC4
) || \

616 ((
IT
è=ð
TIM_IT_COM
) || \

617 ((
IT
è=ð
TIM_IT_Trigg”
) || \

618 ((
IT
è=ð
TIM_IT_B»ak
))

	)

627 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

628 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

629 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

630 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

631 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

632 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

633 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

634 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

635 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

636 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

637 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

638 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

639 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

640 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

641 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

642 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

643 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

644 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

645 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

646 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABa£_CR1
) || \

647 ((
BASE
è=ð
TIM_DMABa£_CR2
) || \

648 ((
BASE
è=ð
TIM_DMABa£_SMCR
) || \

649 ((
BASE
è=ð
TIM_DMABa£_DIER
) || \

650 ((
BASE
è=ð
TIM_DMABa£_SR
) || \

651 ((
BASE
è=ð
TIM_DMABa£_EGR
) || \

652 ((
BASE
è=ð
TIM_DMABa£_CCMR1
) || \

653 ((
BASE
è=ð
TIM_DMABa£_CCMR2
) || \

654 ((
BASE
è=ð
TIM_DMABa£_CCER
) || \

655 ((
BASE
è=ð
TIM_DMABa£_CNT
) || \

656 ((
BASE
è=ð
TIM_DMABa£_PSC
) || \

657 ((
BASE
è=ð
TIM_DMABa£_ARR
) || \

658 ((
BASE
è=ð
TIM_DMABa£_RCR
) || \

659 ((
BASE
è=ð
TIM_DMABa£_CCR1
) || \

660 ((
BASE
è=ð
TIM_DMABa£_CCR2
) || \

661 ((
BASE
è=ð
TIM_DMABa£_CCR3
) || \

662 ((
BASE
è=ð
TIM_DMABa£_CCR4
) || \

663 ((
BASE
è=ð
TIM_DMABa£_BDTR
) || \

664 ((
BASE
è=ð
TIM_DMABa£_DCR
))

	)

673 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

674 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

675 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

676 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

677 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

678 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

679 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

680 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

681 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

682 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

683 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

684 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

685 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

686 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

687 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

688 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

689 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

690 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

691 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABur¡L’gth_1T¿nsãr
) || \

692 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

693 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

694 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

695 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

696 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

697 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

698 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

699 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

700 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

701 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

702 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

703 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

704 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

705 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

706 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

707 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

708 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_18T¿nsãrs
))

	)

717 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

718 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

719 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

720 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

721 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

722 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

723 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

724 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

734 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

735 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

736 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

737 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

738 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ExtTRGPSC_OFF
) || \

739 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV2
) || \

740 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV4
) || \

741 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV8
))

	)

750 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

751 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

752 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

753 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

754 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

755 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

756 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

757 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

758 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

759 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

760 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

761 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

762 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

763 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

764 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

765 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

766 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

767 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

768 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

769 ((
SELECTION
è=ð
TIM_TS_ITR3
))

	)

778 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

779 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

780 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

781 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TIxEx‹º®CLK1Sourû_TI1
) || \

782 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI2
) || \

783 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI1ED
))

	)

791 
	#TIM_ExtTRGPÞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

792 
	#TIM_ExtTRGPÞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

793 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ExtTRGPÞ¬™y_Inv”‹d
) || \

794 ((
POLARITY
è=ð
TIM_ExtTRGPÞ¬™y_NÚInv”‹d
))

	)

803 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

804 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

805 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ð
TIM_PSCR–ßdMode_Upd©e
) || \

806 ((
RELOAD
è=ð
TIM_PSCR–ßdMode_ImmedŸ‹
))

	)

815 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

816 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

817 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ð
TIM_FÜûdAùiÚ_Aùive
) || \

818 ((
ACTION
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

827 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

828 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

829 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

830 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_Encod”Mode_TI1
) || \

831 ((
MODE
è=ð
TIM_Encod”Mode_TI2
) || \

832 ((
MODE
è=ð
TIM_Encod”Mode_TI12
))

	)

842 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

843 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

844 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

845 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

846 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

847 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

848 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

849 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

850 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

860 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

863 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

864 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_Upd©eSourû_Glob®
) || \

865 ((
SOURCE
è=ð
TIM_Upd©eSourû_ReguÏr
))

	)

874 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

875 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

876 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ð
TIM_OCP»lßd_EÇbË
) || \

877 ((
STATE
è=ð
TIM_OCP»lßd_Di§bË
))

	)

886 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

887 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

888 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFa¡_EÇbË
) || \

889 ((
STATE
è=ð
TIM_OCFa¡_Di§bË
))

	)

899 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

900 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

901 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ð
TIM_OCCË¬_EÇbË
) || \

902 ((
STATE
è=ð
TIM_OCCË¬_Di§bË
))

	)

911 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

912 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

913 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

914 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

915 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

916 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

917 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

918 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

919 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGOSourû_Re£t
) || \

920 ((
SOURCE
è=ð
TIM_TRGOSourû_EÇbË
) || \

921 ((
SOURCE
è=ð
TIM_TRGOSourû_Upd©e
) || \

922 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1
) || \

923 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1Ref
) || \

924 ((
SOURCE
è=ð
TIM_TRGOSourû_OC2Ref
) || \

925 ((
SOURCE
è=ð
TIM_TRGOSourû_OC3Ref
) || \

926 ((
SOURCE
è=ð
TIM_TRGOSourû_OC4Ref
))

	)

935 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

936 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

937 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

938 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

939 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SÏveMode_Re£t
) || \

940 ((
MODE
è=ð
TIM_SÏveMode_G©ed
) || \

941 ((
MODE
è=ð
TIM_SÏveMode_Trigg”
) || \

942 ((
MODE
è=ð
TIM_SÏveMode_Ex‹º®1
))

	)

951 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

952 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

953 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_Ma¡”SÏveMode_EÇbË
) || \

954 ((
STATE
è=ð
TIM_Ma¡”SÏveMode_Di§bË
))

	)

963 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

964 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

965 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

966 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

967 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

968 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

969 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

970 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

971 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

972 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

973 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

974 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

975 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_Upd©e
) || \

976 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

977 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

978 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

979 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

980 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

981 ((
FLAG
è=ð
TIM_FLAG_Trigg”
) || \

982 ((
FLAG
è=ð
TIM_FLAG_B»ak
) || \

983 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

984 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

985 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

986 ((
FLAG
è=ð
TIM_FLAG_CC4OF
))

	)

989 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
è((((TIM_FLAGè& (
ušt16_t
)0xE100è=ð0x0000è&& ((TIM_FLAGè!ð0x0000))

	)

998 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1007 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ð0xF)

	)

1016 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

1017 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

1018 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

1019 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1020 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1021 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1022 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1023 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1024 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1025 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1026 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1027 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1028 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1029 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1030 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1031 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1032 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1033 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1054 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1055 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1056 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1057 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1058 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1059 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1060 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1061 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1062 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1063 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1064 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1065 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1066 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1067 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1068 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1069 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1070 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1071 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1072 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1073 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1074 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1075 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1076 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
);

1077 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1078 
ušt16_t
 
ExtTRGFž‹r
);

1079 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1080 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
);

1081 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1082 
ušt16_t
 
ExtTRGFž‹r
);

1083 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1084 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1085 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1086 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1087 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
);

1088 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1089 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1090 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1091 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1092 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1093 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1094 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1095 
TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1096 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1097 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1098 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1099 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1100 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1101 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1102 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1103 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1104 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1105 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1106 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1107 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1108 
TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1109 
TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1110 
TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1111 
TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1112 
TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1113 
TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1114 
TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1115 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1116 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1117 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1118 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1119 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1120 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1121 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1122 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1123 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1124 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1125 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
);

1126 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
);

1127 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
);

1128 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
);

1129 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
);

1130 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
);

1131 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1132 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1133 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1134 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1135 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1136 
ušt16_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1137 
ušt16_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1138 
ušt16_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1139 
ušt16_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1140 
ušt16_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1141 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1142 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1143 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1144 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1145 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1147 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_usart.h

24 #iâdeà
__STM32F10x_USART_H


25 
	#__STM32F10x_USART_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
USART_BaudR©e
;

57 
ušt16_t
 
USART_WÜdL’gth
;

60 
ušt16_t
 
USART_StÝB™s
;

63 
ušt16_t
 
USART_P¬™y
;

70 
ušt16_t
 
USART_Mode
;

73 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒÞ
;

76 } 
	tUSART_In™Ty³Def
;

85 
ušt16_t
 
USART_Clock
;

88 
ušt16_t
 
USART_CPOL
;

91 
ušt16_t
 
USART_CPHA
;

94 
ušt16_t
 
USART_La¡B™
;

97 } 
	tUSART_ClockIn™Ty³Def
;

107 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

108 ((
PERIPH
è=ð
USART2
) || \

109 ((
PERIPH
è=ð
USART3
) || \

110 ((
PERIPH
è=ð
UART4
) || \

111 ((
PERIPH
è=ð
UART5
))

	)

113 
	#IS_USART_123_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

114 ((
PERIPH
è=ð
USART2
) || \

115 ((
PERIPH
è=ð
USART3
))

	)

117 
	#IS_USART_1234_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

118 ((
PERIPH
è=ð
USART2
) || \

119 ((
PERIPH
è=ð
USART3
) || \

120 ((
PERIPH
è=ð
UART4
))

	)

125 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

126 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

128 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WÜdL’gth_8b
) || \

129 ((
LENGTH
è=ð
USART_WÜdL’gth_9b
))

	)

138 
	#USART_StÝB™s_1
 ((
ušt16_t
)0x0000)

	)

139 
	#USART_StÝB™s_0_5
 ((
ušt16_t
)0x1000)

	)

140 
	#USART_StÝB™s_2
 ((
ušt16_t
)0x2000)

	)

141 
	#USART_StÝB™s_1_5
 ((
ušt16_t
)0x3000)

	)

142 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_StÝB™s_1
) || \

143 ((
STOPBITS
è=ð
USART_StÝB™s_0_5
) || \

144 ((
STOPBITS
è=ð
USART_StÝB™s_2
) || \

145 ((
STOPBITS
è=ð
USART_StÝB™s_1_5
))

	)

154 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

155 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

156 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

157 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_P¬™y_No
) || \

158 ((
PARITY
è=ð
USART_P¬™y_Ev’
) || \

159 ((
PARITY
è=ð
USART_P¬™y_Odd
))

	)

168 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

169 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

170 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ð0x00è&& ((MODEè!ð(ušt16_t)0x00))

	)

178 
	#USART_H¬dw¬eFlowCÚŒÞ_NÚe
 ((
ušt16_t
)0x0000)

	)

179 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS
 ((
ušt16_t
)0x0100)

	)

180 
	#USART_H¬dw¬eFlowCÚŒÞ_CTS
 ((
ušt16_t
)0x0200)

	)

181 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

182 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

183 (((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
) || \

184 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS
) || \

185 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_CTS
) || \

186 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
))

	)

194 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

195 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

196 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_Clock_Di§bË
) || \

197 ((
CLOCK
è=ð
USART_Clock_EÇbË
))

	)

206 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

207 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

208 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ð
USART_CPOL_Low
è|| ((CPOLè=ð
USART_CPOL_High
))

	)

218 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

219 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

220 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ð
USART_CPHA_1Edge
è|| ((CPHAè=ð
USART_CPHA_2Edge
))

	)

230 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

231 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

232 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_La¡B™_Di§bË
) || \

233 ((
LASTBIT
è=ð
USART_La¡B™_EÇbË
))

	)

242 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

243 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

244 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

245 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

246 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

247 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

248 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

249 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

250 
	#USART_IT_ORE
 ((
ušt16_t
)0x0360)

	)

251 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

252 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

253 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

254 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

255 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

256 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ERR
))

	)

257 
	#IS_USART_GET_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

258 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

259 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

260 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ORE
) || \

261 ((
IT
è=ð
USART_IT_NE
è|| ((ITè=ð
USART_IT_FE
))

	)

262 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

263 ((
IT
è=ð
USART_IT_LBD
è|| ((ITè=ð
USART_IT_CTS
))

	)

272 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

273 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

274 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ð0x00è&& ((DMAREQè!ð(ušt16_t)0x00))

	)

284 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

285 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

286 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ð
USART_WakeUp_IdËLše
) || \

287 ((
WAKEUP
è=ð
USART_WakeUp_Add»ssM¬k
))

	)

296 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

297 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

298 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

299 (((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_10b
) || \

300 ((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_11b
))

	)

309 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

310 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

311 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ð
USART_IrDAMode_LowPow”
) || \

312 ((
MODE
è=ð
USART_IrDAMode_NÜm®
))

	)

321 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

322 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

323 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

324 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

325 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

326 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

327 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

328 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

329 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

330 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

331 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_PE
è|| ((FLAGè=ð
USART_FLAG_TXE
) || \

332 ((
FLAG
è=ð
USART_FLAG_TC
è|| ((FLAGè=ð
USART_FLAG_RXNE
) || \

333 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_LBD
) || \

334 ((
FLAG
è=ð
USART_FLAG_CTS
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

335 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
))

	)

337 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

338 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
è((((*(
ušt32_t
*)&(PERIPH)è!ð
UART4_BASE
) &&\

339 ((*(
ušt32_t
*)&(
PERIPH
)è!ð
UART5_BASE
)) \

340 || ((
USART_FLAG
è!ð
USART_FLAG_CTS
))

	)

341 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 0x0044AA21))

	)

342 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

343 
	#IS_USART_DATA
(
DATA
è((DATAè<ð0x1FF)

	)

365 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

366 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

367 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

368 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

369 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

370 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

371 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

372 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

373 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

374 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

375 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

376 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

377 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

378 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

379 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

380 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

381 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

382 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

383 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

384 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

385 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

386 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

387 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

388 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

389 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

390 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

391 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

392 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

393 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

395 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_wwdg.h

24 #iâdeà
__STM32F10x_WWDG_H


25 
	#__STM32F10x_WWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

59 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

60 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

61 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
WWDG_P»sÿËr_1
) || \

63 ((
PRESCALER
è=ð
WWDG_P»sÿËr_2
) || \

64 ((
PRESCALER
è=ð
WWDG_P»sÿËr_4
) || \

65 ((
PRESCALER
è=ð
WWDG_P»sÿËr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ð0x40è&& ((COUNTERè<ð0x7F))

	)

88 
WWDG_DeIn™
();

89 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

90 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

91 
WWDG_EÇbËIT
();

92 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

93 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

94 
FÏgStus
 
WWDG_G‘FÏgStus
();

95 
WWDG_CË¬FÏg
();

97 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\STM32F10x_FWLib\src\misc.c

24 
	~"misc.h
"

47 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

96 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

99 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

102 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

103 
	}
}

112 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

114 
ušt32_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

117 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

118 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

119 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

121 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ð
DISABLE
)

124 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

125 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

126 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

128 
tmµriÜ™y
 = (
ušt32_t
)
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

129 
tmµriÜ™y
 |ð
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
;

130 
tmµriÜ™y
 =mppriority << 0x04;

132 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

135 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

136 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

141 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

142 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

144 
	}
}

156 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

159 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

160 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

162 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

163 
	}
}

175 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

178 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

179 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

181 ià(
NewS‹
 !ð
DISABLE
)

183 
SCB
->
SCR
 |ð
LowPow”Mode
;

187 
SCB
->
SCR
 &ð(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

189 
	}
}

199 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

202 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

203 ià(
SysTick_CLKSourû
 =ð
SysTick_CLKSourû_HCLK
)

205 
SysTick
->
CTRL
 |ð
SysTick_CLKSourû_HCLK
;

209 
SysTick
->
CTRL
 &ð
SysTick_CLKSourû_HCLK_Div8
;

211 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_adc.c

23 
	~"¡m32f10x_adc.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#CR1_DISCNUM_Re£t
 ((
ušt32_t
)0xFFFF1FFF)

	)

51 
	#CR1_DISCEN_S‘
 ((
ušt32_t
)0x00000800)

	)

52 
	#CR1_DISCEN_Re£t
 ((
ušt32_t
)0xFFFFF7FF)

	)

55 
	#CR1_JAUTO_S‘
 ((
ušt32_t
)0x00000400)

	)

56 
	#CR1_JAUTO_Re£t
 ((
ušt32_t
)0xFFFFFBFF)

	)

59 
	#CR1_JDISCEN_S‘
 ((
ušt32_t
)0x00001000)

	)

60 
	#CR1_JDISCEN_Re£t
 ((
ušt32_t
)0xFFFFEFFF)

	)

63 
	#CR1_AWDCH_Re£t
 ((
ušt32_t
)0xFFFFFFE0)

	)

66 
	#CR1_AWDMode_Re£t
 ((
ušt32_t
)0xFF3FFDFF)

	)

69 
	#CR1_CLEAR_Mask
 ((
ušt32_t
)0xFFF0FEFF)

	)

72 
	#CR2_ADON_S‘
 ((
ušt32_t
)0x00000001)

	)

73 
	#CR2_ADON_Re£t
 ((
ušt32_t
)0xFFFFFFFE)

	)

76 
	#CR2_DMA_S‘
 ((
ušt32_t
)0x00000100)

	)

77 
	#CR2_DMA_Re£t
 ((
ušt32_t
)0xFFFFFEFF)

	)

80 
	#CR2_RSTCAL_S‘
 ((
ušt32_t
)0x00000008)

	)

83 
	#CR2_CAL_S‘
 ((
ušt32_t
)0x00000004)

	)

86 
	#CR2_SWSTART_S‘
 ((
ušt32_t
)0x00400000)

	)

89 
	#CR2_EXTTRIG_S‘
 ((
ušt32_t
)0x00100000)

	)

90 
	#CR2_EXTTRIG_Re£t
 ((
ušt32_t
)0xFFEFFFFF)

	)

93 
	#CR2_EXTTRIG_SWSTART_S‘
 ((
ušt32_t
)0x00500000)

	)

94 
	#CR2_EXTTRIG_SWSTART_Re£t
 ((
ušt32_t
)0xFFAFFFFF)

	)

97 
	#CR2_JEXTSEL_Re£t
 ((
ušt32_t
)0xFFFF8FFF)

	)

100 
	#CR2_JEXTTRIG_S‘
 ((
ušt32_t
)0x00008000)

	)

101 
	#CR2_JEXTTRIG_Re£t
 ((
ušt32_t
)0xFFFF7FFF)

	)

104 
	#CR2_JSWSTART_S‘
 ((
ušt32_t
)0x00200000)

	)

107 
	#CR2_JEXTTRIG_JSWSTART_S‘
 ((
ušt32_t
)0x00208000)

	)

108 
	#CR2_JEXTTRIG_JSWSTART_Re£t
 ((
ušt32_t
)0xFFDF7FFF)

	)

111 
	#CR2_TSVREFE_S‘
 ((
ušt32_t
)0x00800000)

	)

112 
	#CR2_TSVREFE_Re£t
 ((
ušt32_t
)0xFF7FFFFF)

	)

115 
	#CR2_CLEAR_Mask
 ((
ušt32_t
)0xFFF1F7FD)

	)

118 
	#SQR3_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

119 
	#SQR2_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

120 
	#SQR1_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

123 
	#SQR1_CLEAR_Mask
 ((
ušt32_t
)0xFF0FFFFF)

	)

126 
	#JSQR_JSQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

129 
	#JSQR_JL_S‘
 ((
ušt32_t
)0x00300000)

	)

130 
	#JSQR_JL_Re£t
 ((
ušt32_t
)0xFFCFFFFF)

	)

133 
	#SMPR1_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

134 
	#SMPR2_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

137 
	#JDR_Off£t
 ((
ušt8_t
)0x28)

	)

140 
	#DR_ADDRESS
 ((
ušt32_t
)0x4001244C)

	)

179 
	$ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
)

182 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

184 ià(
ADCx
 =ð
ADC1
)

187 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
ENABLE
);

189 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
DISABLE
);

191 ià(
ADCx
 =ð
ADC2
)

194 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
ENABLE
);

196 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
DISABLE
);

200 ià(
ADCx
 =ð
ADC3
)

203 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
ENABLE
);

205 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
DISABLE
);

208 
	}
}

218 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

220 
ušt32_t
 
tm´eg1
 = 0;

221 
ušt8_t
 
tm´eg2
 = 0;

223 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

224 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_In™SŒuù
->
ADC_Mode
));

225 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

226 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

227 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

228 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

229 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
));

233 
tm´eg1
 = 
ADCx
->
CR1
;

235 
tm´eg1
 &ð
CR1_CLEAR_Mask
;

239 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_Mode
 | ((ušt32_t)ADC_In™SŒuù->
ADC_SÿnCÚvMode
 << 8));

241 
ADCx
->
CR1
 = 
tm´eg1
;

245 
tm´eg1
 = 
ADCx
->
CR2
;

247 
tm´eg1
 &ð
CR2_CLEAR_Mask
;

252 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | ADC_In™SŒuù->
ADC_Ex‹º®TrigCÚv
 |

253 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

255 
ADCx
->
CR2
 = 
tm´eg1
;

259 
tm´eg1
 = 
ADCx
->
SQR1
;

261 
tm´eg1
 &ð
SQR1_CLEAR_Mask
;

264 
tm´eg2
 |ð(
ušt8_t
è(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 - (uint8_t)1);

265 
tm´eg1
 |ð(
ušt32_t
)
tm´eg2
 << 20;

267 
ADCx
->
SQR1
 = 
tm´eg1
;

268 
	}
}

275 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

279 
ADC_In™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

281 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

283 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

285 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

287 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

289 
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 = 1;

290 
	}
}

299 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

302 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

303 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

304 ià(
NewS‹
 !ð
DISABLE
)

307 
ADCx
->
CR2
 |ð
CR2_ADON_S‘
;

312 
ADCx
->
CR2
 &ð
CR2_ADON_Re£t
;

314 
	}
}

324 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

327 
	`as£¹_·¿m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

328 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

329 ià(
NewS‹
 !ð
DISABLE
)

332 
ADCx
->
CR2
 |ð
CR2_DMA_S‘
;

337 
ADCx
->
CR2
 &ð
CR2_DMA_Re£t
;

339 
	}
}

353 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

355 
ušt8_t
 
™mask
 = 0;

357 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

358 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

359 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

361 
™mask
 = (
ušt8_t
)
ADC_IT
;

362 ià(
NewS‹
 !ð
DISABLE
)

365 
ADCx
->
CR1
 |ð
™mask
;

370 
ADCx
->
CR1
 &ð(~(
ušt32_t
)
™mask
);

372 
	}
}

379 
	$ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

382 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

384 
ADCx
->
CR2
 |ð
CR2_RSTCAL_S‘
;

385 
	}
}

392 
FÏgStus
 
	$ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

394 
FÏgStus
 
b™¡©us
 = 
RESET
;

396 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

398 ià((
ADCx
->
CR2
 & 
CR2_RSTCAL_S‘
è!ð(
ušt32_t
)
RESET
)

401 
b™¡©us
 = 
SET
;

406 
b™¡©us
 = 
RESET
;

409  
b™¡©us
;

410 
	}
}

417 
	$ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

420 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422 
ADCx
->
CR2
 |ð
CR2_CAL_S‘
;

423 
	}
}

430 
FÏgStus
 
	$ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

432 
FÏgStus
 
b™¡©us
 = 
RESET
;

434 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 ià((
ADCx
->
CR2
 & 
CR2_CAL_S‘
è!ð(
ušt32_t
)
RESET
)

439 
b™¡©us
 = 
SET
;

444 
b™¡©us
 = 
RESET
;

447  
b™¡©us
;

448 
	}
}

457 
	$ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

460 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

461 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

462 ià(
NewS‹
 !ð
DISABLE
)

466 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_SWSTART_S‘
;

472 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_SWSTART_Re£t
;

474 
	}
}

481 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

483 
FÏgStus
 
b™¡©us
 = 
RESET
;

485 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

487 ià((
ADCx
->
CR2
 & 
CR2_SWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

490 
b™¡©us
 = 
SET
;

495 
b™¡©us
 = 
RESET
;

498  
b™¡©us
;

499 
	}
}

509 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

511 
ušt32_t
 
tm´eg1
 = 0;

512 
ušt32_t
 
tm´eg2
 = 0;

514 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

515 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

517 
tm´eg1
 = 
ADCx
->
CR1
;

519 
tm´eg1
 &ð
CR1_DISCNUM_Re£t
;

521 
tm´eg2
 = 
Numb”
 - 1;

522 
tm´eg1
 |ð
tm´eg2
 << 13;

524 
ADCx
->
CR1
 = 
tm´eg1
;

525 
	}
}

536 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

539 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

540 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

541 ià(
NewS‹
 !ð
DISABLE
)

544 
ADCx
->
CR1
 |ð
CR1_DISCEN_S‘
;

549 
ADCx
->
CR1
 &ð
CR1_DISCEN_Re£t
;

551 
	}
}

590 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

592 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

594 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

595 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

596 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

597 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

599 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

602 
tm´eg1
 = 
ADCx
->
SMPR1
;

604 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3 * (
ADC_ChªÃl
 - 10));

606 
tm´eg1
 &ð~
tm´eg2
;

608 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

610 
tm´eg1
 |ð
tm´eg2
;

612 
ADCx
->
SMPR1
 = 
tm´eg1
;

617 
tm´eg1
 = 
ADCx
->
SMPR2
;

619 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

621 
tm´eg1
 &ð~
tm´eg2
;

623 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

625 
tm´eg1
 |ð
tm´eg2
;

627 
ADCx
->
SMPR2
 = 
tm´eg1
;

630 ià(
Rªk
 < 7)

633 
tm´eg1
 = 
ADCx
->
SQR3
;

635 
tm´eg2
 = 
SQR3_SQ_S‘
 << (5 * (
Rªk
 - 1));

637 
tm´eg1
 &ð~
tm´eg2
;

639 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

641 
tm´eg1
 |ð
tm´eg2
;

643 
ADCx
->
SQR3
 = 
tm´eg1
;

646 ià(
Rªk
 < 13)

649 
tm´eg1
 = 
ADCx
->
SQR2
;

651 
tm´eg2
 = 
SQR2_SQ_S‘
 << (5 * (
Rªk
 - 7));

653 
tm´eg1
 &ð~
tm´eg2
;

655 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

657 
tm´eg1
 |ð
tm´eg2
;

659 
ADCx
->
SQR2
 = 
tm´eg1
;

665 
tm´eg1
 = 
ADCx
->
SQR1
;

667 
tm´eg2
 = 
SQR1_SQ_S‘
 << (5 * (
Rªk
 - 13));

669 
tm´eg1
 &ð~
tm´eg2
;

671 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

673 
tm´eg1
 |ð
tm´eg2
;

675 
ADCx
->
SQR1
 = 
tm´eg1
;

677 
	}
}

686 
	$ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

689 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

690 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

691 ià(
NewS‹
 !ð
DISABLE
)

694 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_S‘
;

699 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_Re£t
;

701 
	}
}

708 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

711 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713  (
ušt16_t
è
ADCx
->
DR
;

714 
	}
}

720 
ušt32_t
 
	$ADC_G‘Du®ModeCÚv”siÚV®ue
()

723  (*(
__IO
 
ušt32_t
 *è
DR_ADDRESS
);

724 
	}
}

734 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

737 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

738 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

739 ià(
NewS‹
 !ð
DISABLE
)

742 
ADCx
->
CR1
 |ð
CR1_JAUTO_S‘
;

747 
ADCx
->
CR1
 &ð
CR1_JAUTO_Re£t
;

749 
	}
}

760 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

763 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

764 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

765 ià(
NewS‹
 !ð
DISABLE
)

768 
ADCx
->
CR1
 |ð
CR1_JDISCEN_S‘
;

773 
ADCx
->
CR1
 &ð
CR1_JDISCEN_Re£t
;

775 
	}
}

799 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

801 
ušt32_t
 
tm´eg
 = 0;

803 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

804 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

806 
tm´eg
 = 
ADCx
->
CR2
;

808 
tm´eg
 &ð
CR2_JEXTSEL_Re£t
;

810 
tm´eg
 |ð
ADC_Ex‹º®TrigInjecCÚv
;

812 
ADCx
->
CR2
 = 
tm´eg
;

813 
	}
}

824 
	$ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

827 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

828 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

829 ià(
NewS‹
 !ð
DISABLE
)

832 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_S‘
;

837 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_Re£t
;

839 
	}
}

849 
	$ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

852 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

853 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

854 ià(
NewS‹
 !ð
DISABLE
)

858 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_JSWSTART_S‘
;

864 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_JSWSTART_Re£t
;

866 
	}
}

873 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

875 
FÏgStus
 
b™¡©us
 = 
RESET
;

877 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

879 ià((
ADCx
->
CR2
 & 
CR2_JSWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

882 
b™¡©us
 = 
SET
;

887 
b™¡©us
 = 
RESET
;

890  
b™¡©us
;

891 
	}
}

930 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

932 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

934 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

935 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

936 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

937 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

939 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

942 
tm´eg1
 = 
ADCx
->
SMPR1
;

944 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3*(
ADC_ChªÃl
 - 10));

946 
tm´eg1
 &ð~
tm´eg2
;

948 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

950 
tm´eg1
 |ð
tm´eg2
;

952 
ADCx
->
SMPR1
 = 
tm´eg1
;

957 
tm´eg1
 = 
ADCx
->
SMPR2
;

959 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

961 
tm´eg1
 &ð~
tm´eg2
;

963 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

965 
tm´eg1
 |ð
tm´eg2
;

967 
ADCx
->
SMPR2
 = 
tm´eg1
;

971 
tm´eg1
 = 
ADCx
->
JSQR
;

973 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_S‘
)>> 20;

975 
tm´eg2
 = 
JSQR_JSQ_S‘
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

977 
tm´eg1
 &ð~
tm´eg2
;

979 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

981 
tm´eg1
 |ð
tm´eg2
;

983 
ADCx
->
JSQR
 = 
tm´eg1
;

984 
	}
}

993 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

995 
ušt32_t
 
tm´eg1
 = 0;

996 
ušt32_t
 
tm´eg2
 = 0;

998 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

999 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1002 
tm´eg1
 = 
ADCx
->
JSQR
;

1004 
tm´eg1
 &ð
JSQR_JL_Re£t
;

1006 
tm´eg2
 = 
L’gth
 - 1;

1007 
tm´eg1
 |ð
tm´eg2
 << 20;

1009 
ADCx
->
JSQR
 = 
tm´eg1
;

1010 
	}
}

1025 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1027 
__IO
 
ušt32_t
 
tmp
 = 0;

1030 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1031 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1032 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1034 
tmp
 = (
ušt32_t
)
ADCx
;

1035 
tmp
 +ð
ADC_InjeùedChªÃl
;

1038 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1039 
	}
}

1052 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1054 
__IO
 
ušt32_t
 
tmp
 = 0;

1057 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1058 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1060 
tmp
 = (
ušt32_t
)
ADCx
;

1061 
tmp
 +ð
ADC_InjeùedChªÃl
 + 
JDR_Off£t
;

1064  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1065 
	}
}

1082 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

1084 
ušt32_t
 
tm´eg
 = 0;

1086 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1087 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

1089 
tm´eg
 = 
ADCx
->
CR1
;

1091 
tm´eg
 &ð
CR1_AWDMode_Re£t
;

1093 
tm´eg
 |ð
ADC_AÇlogW©chdog
;

1095 
ADCx
->
CR1
 = 
tm´eg
;

1096 
	}
}

1107 
	$ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,

1108 
ušt16_t
 
LowTh»shÞd
)

1111 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1112 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shÞd
));

1113 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shÞd
));

1115 
ADCx
->
HTR
 = 
HighTh»shÞd
;

1117 
ADCx
->
LTR
 = 
LowTh»shÞd
;

1118 
	}
}

1145 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

1147 
ušt32_t
 
tm´eg
 = 0;

1149 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1150 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1152 
tm´eg
 = 
ADCx
->
CR1
;

1154 
tm´eg
 &ð
CR1_AWDCH_Re£t
;

1156 
tm´eg
 |ð
ADC_ChªÃl
;

1158 
ADCx
->
CR1
 = 
tm´eg
;

1159 
	}
}

1167 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

1170 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1171 ià(
NewS‹
 !ð
DISABLE
)

1174 
ADC1
->
CR2
 |ð
CR2_TSVREFE_S‘
;

1179 
ADC1
->
CR2
 &ð
CR2_TSVREFE_Re£t
;

1181 
	}
}

1195 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1197 
FÏgStus
 
b™¡©us
 = 
RESET
;

1199 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1200 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1202 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ð(
ušt8_t
)
RESET
)

1205 
b™¡©us
 = 
SET
;

1210 
b™¡©us
 = 
RESET
;

1213  
b™¡©us
;

1214 
	}
}

1228 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1231 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1232 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1234 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1235 
	}
}

1247 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1249 
ITStus
 
b™¡©us
 = 
RESET
;

1250 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1252 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1253 
	`as£¹_·¿m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1255 
™mask
 = 
ADC_IT
 >> 8;

1257 
’abË¡©us
 = (
ADCx
->
CR1
 & (
ušt8_t
)
ADC_IT
) ;

1259 ià(((
ADCx
->
SR
 & 
™mask
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1262 
b™¡©us
 = 
SET
;

1267 
b™¡©us
 = 
RESET
;

1270  
b™¡©us
;

1271 
	}
}

1283 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1285 
ušt8_t
 
™mask
 = 0;

1287 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1288 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1290 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1292 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1293 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_bkp.c

23 
	~"¡m32f10x_bkp.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

54 
	#TPAL_B™Numb”
 0x01

	)

55 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPAL_B™Numb”
 * 4))

	)

58 
	#TPE_B™Numb”
 0x00

	)

59 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPE_B™Numb”
 * 4))

	)

64 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

65 
	#TPIE_B™Numb”
 0x02

	)

66 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TPIE_B™Numb”
 * 4))

	)

69 
	#TIF_B™Numb”
 0x09

	)

70 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TIF_B™Numb”
 * 4))

	)

73 
	#TEF_B™Numb”
 0x08

	)

74 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEF_B™Numb”
 * 4))

	)

79 
	#RTCCR_CAL_MASK
 ((
ušt16_t
)0xFF80)

	)

80 
	#RTCCR_MASK
 ((
ušt16_t
)0xFC7F)

	)

120 
	$BKP_DeIn™
()

122 
	`RCC_BackupRe£tCmd
(
ENABLE
);

123 
	`RCC_BackupRe£tCmd
(
DISABLE
);

124 
	}
}

134 
	$BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
)

137 
	`as£¹_·¿m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_Tam³rPšLev–
));

138 *(
__IO
 
ušt32_t
 *è
CR_TPAL_BB
 = 
BKP_Tam³rPšLev–
;

139 
	}
}

147 
	$BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

150 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

151 *(
__IO
 
ušt32_t
 *è
CR_TPE_BB
 = (ušt32_t)
NewS‹
;

152 
	}
}

160 
	$BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

163 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

164 *(
__IO
 
ušt32_t
 *è
CSR_TPIE_BB
 = (ušt32_t)
NewS‹
;

165 
	}
}

180 
	$BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
)

182 
ušt16_t
 
tm´eg
 = 0;

184 
	`as£¹_·¿m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSourû
));

185 
tm´eg
 = 
BKP
->
RTCCR
;

187 
tm´eg
 &ð
RTCCR_MASK
;

190 
tm´eg
 |ð
BKP_RTCOuutSourû
;

192 
BKP
->
RTCCR
 = 
tm´eg
;

193 
	}
}

201 
	$BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
)

203 
ušt16_t
 
tm´eg
 = 0;

205 
	`as£¹_·¿m
(
	`IS_BKP_CALIBRATION_VALUE
(
C®ib¿tiÚV®ue
));

206 
tm´eg
 = 
BKP
->
RTCCR
;

208 
tm´eg
 &ð
RTCCR_CAL_MASK
;

210 
tm´eg
 |ð
C®ib¿tiÚV®ue
;

212 
BKP
->
RTCCR
 = 
tm´eg
;

213 
	}
}

222 
	$BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
)

224 
__IO
 
ušt32_t
 
tmp
 = 0;

227 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

229 
tmp
 = (
ušt32_t
)
BKP_BASE
;

230 
tmp
 +ð
BKP_DR
;

232 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

233 
	}
}

241 
ušt16_t
 
	$BKP_R—dBackupRegi¡”
(
ušt16_t
 
BKP_DR
)

243 
__IO
 
ušt32_t
 
tmp
 = 0;

246 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

248 
tmp
 = (
ušt32_t
)
BKP_BASE
;

249 
tmp
 +ð
BKP_DR
;

251  (*(
__IO
 
ušt16_t
 *è
tmp
);

252 
	}
}

259 
FÏgStus
 
	$BKP_G‘FÏgStus
()

261  (
FÏgStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TEF_BB
);

262 
	}
}

269 
	$BKP_CË¬FÏg
()

272 
BKP
->
CSR
 |ð
BKP_CSR_CTE
;

273 
	}
}

280 
ITStus
 
	$BKP_G‘ITStus
()

282  (
ITStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TIF_BB
);

283 
	}
}

290 
	$BKP_CË¬ITP’dšgB™
()

293 
BKP
->
CSR
 |ð
BKP_CSR_CTI
;

294 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_can.c

23 
	~"¡m32f10x_ÿn.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

52 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

55 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

58 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

60 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

65 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

67 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

69 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

71 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

73 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

76 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

77 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

78 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

82 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

107 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

122 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

125 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

127 ià(
CANx
 =ð
CAN1
)

130 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

132 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

137 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
ENABLE
);

139 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
DISABLE
);

141 
	}
}

154 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

156 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Fažed
;

157 
ušt32_t
 
wa™_ack
 = 0x00000000;

159 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

160 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

161 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

162 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

163 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

164 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

165 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

166 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

167 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

168 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

169 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

170 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

173 
CANx
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

176 
CANx
->
MCR
 |ð
CAN_MCR_INRQ
 ;

179 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

181 
wa™_ack
++;

185 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

187 
In™Stus
 = 
CAN_In™Stus_Fažed
;

192 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ð
ENABLE
)

194 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

198 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

202 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ð
ENABLE
)

204 
CANx
->
MCR
 |ð
CAN_MCR_ABOM
;

208 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

212 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ð
ENABLE
)

214 
CANx
->
MCR
 |ð
CAN_MCR_AWUM
;

218 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

222 ià(
CAN_In™SŒuù
->
CAN_NART
 =ð
ENABLE
)

224 
CANx
->
MCR
 |ð
CAN_MCR_NART
;

228 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

232 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ð
ENABLE
)

234 
CANx
->
MCR
 |ð
CAN_MCR_RFLM
;

238 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

242 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ð
ENABLE
)

244 
CANx
->
MCR
 |ð
CAN_MCR_TXFP
;

248 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

252 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

253 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

254 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

255 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

256 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

259 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

262 
wa™_ack
 = 0;

264 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

266 
wa™_ack
++;

270 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

272 
In™Stus
 = 
CAN_In™Stus_Fažed
;

276 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

281  
In™Stus
;

282 
	}
}

292 
	$CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
)

294 
ušt32_t
 
fž‹r_numb”_b™_pos
 = 0;

296 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
));

297 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
));

298 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
));

299 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
));

300 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
));

302 
fž‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
;

305 
CAN1
->
FMR
 |ð
FMR_FINIT
;

308 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

311 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_16b™
)

314 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

318 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

319 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
) << 16) |

320 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

324 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

325 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

326 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
);

329 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_32b™
)

332 
CAN1
->
FS1R
 |ð
fž‹r_numb”_b™_pos
;

334 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

335 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
) << 16) |

336 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

338 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

339 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

340 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
);

344 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
 =ð
CAN_Fž‹rMode_IdMask
)

347 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

352 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

356 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO0
)

359 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

362 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO1
)

365 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

369 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
 =ð
ENABLE
)

371 
CAN1
->
FA1R
 |ð
fž‹r_numb”_b™_pos
;

375 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

376 
	}
}

384 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

389 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

392 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

395 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

398 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

401 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

404 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

407 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

410 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

413 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

416 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

419 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

420 
	}
}

428 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

431 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

434 
CAN1
->
FMR
 |ð
FMR_FINIT
;

437 
CAN1
->
FMR
 &ð(
ušt32_t
)0xFFFFC0F1 ;

438 
CAN1
->
FMR
 |ð(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

441 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

442 
	}
}

451 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

454 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

455 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

457 ià(
NewS‹
 !ð
DISABLE
)

460 
CANx
->
MCR
 |ð
MCR_DBF
;

465 
CANx
->
MCR
 &ð~
MCR_DBF
;

467 
	}
}

481 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

485 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

486 ià(
NewS‹
 !ð
DISABLE
)

489 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

492 
CANx
->
sTxMažBox
[0].
TDTR
 |ð((
ušt32_t
)
CAN_TDT0R_TGT
);

493 
CANx
->
sTxMažBox
[1].
TDTR
 |ð((
ušt32_t
)
CAN_TDT1R_TGT
);

494 
CANx
->
sTxMažBox
[2].
TDTR
 |ð((
ušt32_t
)
CAN_TDT2R_TGT
);

499 
CANx
->
MCR
 &ð(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

502 
CANx
->
sTxMažBox
[0].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT0R_TGT
);

503 
CANx
->
sTxMažBox
[1].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT1R_TGT
);

504 
CANx
->
sTxMažBox
[2].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT2R_TGT
);

506 
	}
}

515 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

517 
ušt8_t
 
Œªsm™_mažbox
 = 0;

519 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

520 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

521 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

522 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

525 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

527 
Œªsm™_mažbox
 = 0;

529 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

531 
Œªsm™_mažbox
 = 1;

533 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

535 
Œªsm™_mažbox
 = 2;

539 
Œªsm™_mažbox
 = 
CAN_TxStus_NoMažBox
;

542 ià(
Œªsm™_mažbox
 !ð
CAN_TxStus_NoMažBox
)

545 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 &ð
TMIDxR_TXRQ
;

546 ià(
TxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

548 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

549 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
StdId
 << 21) | \

550 
TxMes§ge
->
RTR
);

554 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

555 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
ExtId
 << 3) | \

556 
TxMes§ge
->
IDE
 | \

557 
TxMes§ge
->
RTR
);

561 
TxMes§ge
->
DLC
 &ð(
ušt8_t
)0x0000000F;

562 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

563 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 |ð
TxMes§ge
->
DLC
;

566 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

567 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

568 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

569 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

570 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

571 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

572 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

573 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

575 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð
TMIDxR_TXRQ
;

577  
Œªsm™_mažbox
;

578 
	}
}

589 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mažbox
)

591 
ušt32_t
 
¡©e
 = 0;

594 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

595 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mažbox
));

597 
T¿nsm™Mažbox
)

599 (
CAN_TXMAILBOX_0
):

600 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

602 (
CAN_TXMAILBOX_1
):

603 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

605 (
CAN_TXMAILBOX_2
):

606 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

609 
¡©e
 = 
CAN_TxStus_Fažed
;

612 
¡©e
)

615 (0x0): 
¡©e
 = 
CAN_TxStus_P’dšg
;

618 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
¡©e
 = 
CAN_TxStus_Fažed
;

620 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
¡©e
 = 
CAN_TxStus_Fažed
;

622 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
¡©e
 = 
CAN_TxStus_Fažed
;

625 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
¡©e
 = 
CAN_TxStus_Ok
;

627 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
¡©e
 = 
CAN_TxStus_Ok
;

629 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
¡©e
 = 
CAN_TxStus_Ok
;

631 : 
¡©e
 = 
CAN_TxStus_Fažed
;

634  (
ušt8_t
è
¡©e
;

635 
	}
}

643 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
)

646 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

647 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mažbox
));

649 
Mažbox
)

651 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ0
;

653 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ1
;

655 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ2
;

660 
	}
}

671 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

674 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

675 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

677 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

678 ià(
RxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

680 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

684 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

687 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

689 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

691 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

693 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

694 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

695 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

696 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

697 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

698 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

699 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

700 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

703 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

705 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

710 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

712 
	}
}

720 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

723 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

724 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

726 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

728 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

733 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

735 
	}
}

743 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

745 
ušt8_t
 
mes§ge_³ndšg
=0;

747 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

748 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

749 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

751 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

753 ià(
FIFONumb”
 =ð
CAN_FIFO1
)

755 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

759 
mes§ge_³ndšg
 = 0;

761  
mes§ge_³ndšg
;

762 
	}
}

774 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

776 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Fažed
;

779 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

782 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

783 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

785 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

788 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

791 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
è&& (
timeout
 != 0))

793 
timeout
--;

795 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
)

797 
¡©us
 = 
CAN_ModeStus_Fažed
;

801 
¡©us
 = 
CAN_ModeStus_Sucûss
;

804 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_NÜm®
)

807 
CANx
->
MCR
 &ð(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

810 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð0è&& (
timeout
!=0))

812 
timeout
--;

814 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

816 
¡©us
 = 
CAN_ModeStus_Fažed
;

820 
¡©us
 = 
CAN_ModeStus_Sucûss
;

823 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_SË•
)

826 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

829 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
è&& (
timeout
!=0))

831 
timeout
--;

833 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
)

835 
¡©us
 = 
CAN_ModeStus_Fažed
;

839 
¡©us
 = 
CAN_ModeStus_Sucûss
;

844 
¡©us
 = 
CAN_ModeStus_Fažed
;

847  (
ušt8_t
è
¡©us
;

848 
	}
}

856 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

858 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Fažed
;

861 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

864 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

867 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

870 
¦“p¡©us
 = 
CAN_SË•_Ok
;

873  (
ušt8_t
)
¦“p¡©us
;

874 
	}
}

882 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

884 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

885 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Fažed
;

888 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

891 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

894 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ðCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

896 
wa™_¦ak
--;

898 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

901 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

904  (
ušt8_t
)
wakeup¡©us
;

905 
	}
}

922 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

924 
ušt8_t
 
”rÜcode
=0;

927 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

930 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

933  
”rÜcode
;

934 
	}
}

946 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

948 
ušt8_t
 
couÁ”
=0;

951 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

954 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

957  
couÁ”
;

958 
	}
}

966 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

968 
ušt8_t
 
couÁ”
=0;

971 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

974 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

977  
couÁ”
;

978 
	}
}

1003 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1006 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1007 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1008 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1010 ià(
NewS‹
 !ð
DISABLE
)

1013 
CANx
->
IER
 |ð
CAN_IT
;

1018 
CANx
->
IER
 &ð~
CAN_IT
;

1020 
	}
}

1043 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1045 
FÏgStus
 
b™¡©us
 = 
RESET
;

1048 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1052 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ð(
ušt32_t
)
RESET
)

1055 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1058 
b™¡©us
 = 
SET
;

1063 
b™¡©us
 = 
RESET
;

1066 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ð(
ušt32_t
)
RESET
)

1069 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1072 
b™¡©us
 = 
SET
;

1077 
b™¡©us
 = 
RESET
;

1080 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ð(
ušt32_t
)
RESET
)

1083 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1086 
b™¡©us
 = 
SET
;

1091 
b™¡©us
 = 
RESET
;

1094 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ð(
ušt32_t
)
RESET
)

1097 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1100 
b™¡©us
 = 
SET
;

1105 
b™¡©us
 = 
RESET
;

1111 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(ušt32_t)
RESET
)

1114 
b™¡©us
 = 
SET
;

1119 
b™¡©us
 = 
RESET
;

1123  
b™¡©us
;

1124 
	}
}

1143 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1145 
ušt32_t
 
æagtmp
=0;

1147 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1148 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1150 ià(
CAN_FLAG
 =ð
CAN_FLAG_LEC
)

1153 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1157 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1159 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1162 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1164 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1167 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1169 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1172 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1177 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1180 
	}
}

1203 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1205 
ITStus
 
™¡©us
 = 
RESET
;

1207 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1208 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1211 if((
CANx
->
IER
 & 
CAN_IT
è!ð
RESET
)

1214 
CAN_IT
)

1216 
CAN_IT_TME
:

1218 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1220 
CAN_IT_FMP0
:

1222 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1224 
CAN_IT_FF0
:

1226 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1228 
CAN_IT_FOV0
:

1230 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1232 
CAN_IT_FMP1
:

1234 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1236 
CAN_IT_FF1
:

1238 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1240 
CAN_IT_FOV1
:

1242 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1244 
CAN_IT_WKU
:

1246 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1248 
CAN_IT_SLK
:

1250 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1252 
CAN_IT_EWG
:

1254 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1256 
CAN_IT_EPV
:

1258 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1260 
CAN_IT_BOF
:

1262 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1264 
CAN_IT_LEC
:

1266 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1268 
CAN_IT_ERR
:

1270 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1274 
™¡©us
 = 
RESET
;

1281 
™¡©us
 = 
RESET
;

1285  
™¡©us
;

1286 
	}
}

1306 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1309 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1310 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1312 
CAN_IT
)

1314 
CAN_IT_TME
:

1316 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1318 
CAN_IT_FF0
:

1320 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1322 
CAN_IT_FOV0
:

1324 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1326 
CAN_IT_FF1
:

1328 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1330 
CAN_IT_FOV1
:

1332 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1334 
CAN_IT_WKU
:

1336 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1338 
CAN_IT_SLK
:

1340 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1342 
CAN_IT_EWG
:

1344 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1348 
CAN_IT_EPV
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_BOF
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_LEC
:

1362 
CANx
->
ESR
 = 
RESET
;

1364 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_ERR
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1377 
	}
}

1385 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1387 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1389 ià((
CAN_Reg
 & 
It_B™
è!ð(
ušt32_t
)
RESET
)

1392 
³ndšgb™¡©us
 = 
SET
;

1397 
³ndšgb™¡©us
 = 
RESET
;

1399  
³ndšgb™¡©us
;

1400 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_cec.c

23 
	~"¡m32f10x_ûc.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

54 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

55 
	#PE_B™Numb”
 0x00

	)

56 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
PE_B™Numb”
 * 4))

	)

59 
	#IE_B™Numb”
 0x01

	)

60 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
IE_B™Numb”
 * 4))

	)

65 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

66 
	#TSOM_B™Numb”
 0x00

	)

67 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TSOM_B™Numb”
 * 4))

	)

70 
	#TEOM_B™Numb”
 0x01

	)

71 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEOM_B™Numb”
 * 4))

	)

73 
	#CFGR_CLEAR_Mask
 (
ušt8_t
)(0xF3è

	)

74 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFFè

	)

118 
	$CEC_DeIn™
()

121 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
ENABLE
);

123 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
DISABLE
);

124 
	}
}

135 
	$CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
)

137 
ušt16_t
 
tm´eg
 = 0;

140 
	`as£¹_·¿m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™TimšgMode
));

141 
	`as£¹_·¿m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™P”iodMode
));

145 
tm´eg
 = 
CEC
->
CFGR
;

148 
tm´eg
 &ð
CFGR_CLEAR_Mask
;

151 
tm´eg
 |ð(
ušt16_t
)(
CEC_In™SŒuù
->
CEC_B™TimšgMode
 | CEC_In™SŒuù->
CEC_B™P”iodMode
);

154 
CEC
->
CFGR
 = 
tm´eg
;

156 
	}
}

164 
	$CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

167 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

169 *(
__IO
 
ušt32_t
 *è
CFGR_PE_BB
 = (ušt32_t)
NewS‹
;

171 if(
NewS‹
 =ð
DISABLE
)

174 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
è!ð(
ušt32_t
)
RESET
)

178 
	}
}

186 
	$CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

189 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

191 *(
__IO
 
ušt32_t
 *è
CFGR_IE_BB
 = (ušt32_t)
NewS‹
;

192 
	}
}

199 
	$CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
)

202 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAdd»ss
));

205 
CEC
->
OAR
 = 
CEC_OwnAdd»ss
;

206 
	}
}

213 
	$CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
)

216 
	`as£¹_·¿m
(
	`IS_CEC_PRESCALER
(
CEC_P»sÿËr
));

219 
CEC
->
PRES
 = 
CEC_P»sÿËr
;

220 
	}
}

227 
	$CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
)

230 
CEC
->
TXD
 = 
D©a
 ;

231 
	}
}

239 
ušt8_t
 
	$CEC_ReûiveD©aBy‹
()

242  (
ušt8_t
)(
CEC
->
RXD
);

243 
	}
}

250 
	$CEC_S¹OfMes§ge
()

253 *(
__IO
 
ušt32_t
 *è
CSR_TSOM_BB
 = (uint32_t)0x1;

254 
	}
}

262 
	$CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
)

265 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

268 *(
__IO
 
ušt32_t
 *è
CSR_TEOM_BB
 = (ušt32_t)
NewS‹
;

269 
	}
}

291 
FÏgStus
 
	$CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
)

293 
FÏgStus
 
b™¡©us
 = 
RESET
;

294 
ušt32_t
 
ûüeg
 = 0, 
ûcba£
 = 0;

297 
	`as£¹_·¿m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

300 
ûcba£
 = (
ušt32_t
)(
CEC_BASE
);

303 
ûüeg
 = 
CEC_FLAG
 >> 28;

306 
CEC_FLAG
 &ð
FLAG_Mask
;

308 if(
ûüeg
 != 0)

311 
CEC_FLAG
 = (
ušt32_t
)(CEC_FLAG >> 16);

314 
ûcba£
 += 0xC;

319 
ûcba£
 += 0x10;

322 if(((*(
__IO
 
ušt32_t
 *)
ûcba£
è& 
CEC_FLAG
è!ð(ušt32_t)
RESET
)

325 
b™¡©us
 = 
SET
;

330 
b™¡©us
 = 
RESET
;

334  
b™¡©us
;

335 
	}
}

349 
	$CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
)

351 
ušt32_t
 
tmp
 = 0x0;

354 
	`as£¹_·¿m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

356 
tmp
 = 
CEC
->
CSR
 & 0x2;

359 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_FLAG
è& 0xFFFFFFFCè| 
tmp
);

360 
	}
}

372 
ITStus
 
	$CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
)

374 
ITStus
 
b™¡©us
 = 
RESET
;

375 
ušt32_t
 
’abË¡©us
 = 0;

378 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

381 
’abË¡©us
 = (
CEC
->
CFGR
 & (
ušt8_t
)
CEC_CFGR_IE
) ;

384 ià(((
CEC
->
CSR
 & 
CEC_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

387 
b™¡©us
 = 
SET
;

392 
b™¡©us
 = 
RESET
;

395  
b™¡©us
;

396 
	}
}

408 
	$CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
)

410 
ušt32_t
 
tmp
 = 0x0;

413 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

415 
tmp
 = 
CEC
->
CSR
 & 0x2;

418 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_IT
è& 0xFFFFFFFCè| 
tmp
);

419 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_crc.c

23 
	~"¡m32f10x_üc.h
"

83 
	$CRC_Re£tDR
()

86 
CRC
->
CR
 = 
CRC_CR_RESET
;

87 
	}
}

94 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
D©a
)

96 
CRC
->
DR
 = 
D©a
;

98  (
CRC
->
DR
);

99 
	}
}

107 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

109 
ušt32_t
 
šdex
 = 0;

111 
šdex
 = 0; index < 
BufãrL’gth
; index++)

113 
CRC
->
DR
 = 
pBufãr
[
šdex
];

115  (
CRC
->
DR
);

116 
	}
}

123 
ušt32_t
 
	$CRC_G‘CRC
()

125  (
CRC
->
DR
);

126 
	}
}

133 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
)

135 
CRC
->
IDR
 = 
IDV®ue
;

136 
	}
}

143 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

145  (
CRC
->
IDR
);

146 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dac.c

23 
	~"¡m32f10x_dac.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

51 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

52 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

55 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

56 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

57 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

60 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

98 
	$DAC_DeIn™
()

101 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

103 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

104 
	}
}

117 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

119 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

121 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

122 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

123 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

124 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

127 
tm´eg1
 = 
DAC
->
CR
;

129 
tm´eg1
 &ð~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

136 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

137 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | DAC_In™SŒuù->
DAC_OuutBufãr
);

139 
tm´eg1
 |ð
tm´eg2
 << 
DAC_ChªÃl
;

141 
DAC
->
CR
 = 
tm´eg1
;

142 
	}
}

150 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

154 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

156 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

158 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

160 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

161 
	}
}

173 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

176 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

177 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

178 ià(
NewS‹
 !ð
DISABLE
)

181 
DAC
->
CR
 |ð(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

186 
DAC
->
CR
 &ð~(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

188 
	}
}

189 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

203 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

206 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

207 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

208 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

210 ià(
NewS‹
 !ð
DISABLE
)

213 
DAC
->
CR
 |ð(
DAC_IT
 << 
DAC_ChªÃl
);

218 
DAC
->
CR
 &ð(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

220 
	}
}

233 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

236 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

237 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

238 ià(
NewS‹
 !ð
DISABLE
)

241 
DAC
->
CR
 |ð(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

246 
DAC
->
CR
 &ð~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

248 
	}
}

260 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

263 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

264 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

265 ià(
NewS‹
 !ð
DISABLE
)

268 
DAC
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

273 
DAC
->
SWTRIGR
 &ð~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

275 
	}
}

284 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

287 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

288 ià(
NewS‹
 !ð
DISABLE
)

291 
DAC
->
SWTRIGR
 |ð
DUAL_SWTRIG_SET
 ;

296 
DAC
->
SWTRIGR
 &ð
DUAL_SWTRIG_RESET
;

298 
	}
}

314 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

317 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

318 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

319 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

320 ià(
NewS‹
 !ð
DISABLE
)

323 
DAC
->
CR
 |ð
DAC_Wave
 << 
DAC_ChªÃl
;

328 
DAC
->
CR
 &ð~(
DAC_Wave
 << 
DAC_ChªÃl
);

330 
	}
}

342 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

344 
__IO
 
ušt32_t
 
tmp
 = 0;

347 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

348 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

350 
tmp
 = (
ušt32_t
)
DAC_BASE
;

351 
tmp
 +ð
DHR12R1_OFFSET
 + 
DAC_Align
;

354 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

355 
	}
}

367 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

369 
__IO
 
ušt32_t
 
tmp
 = 0;

372 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

373 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

375 
tmp
 = (
ušt32_t
)
DAC_BASE
;

376 
tmp
 +ð
DHR12R2_OFFSET
 + 
DAC_Align
;

379 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

380 
	}
}

396 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

398 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

401 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

402 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

403 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

406 ià(
DAC_Align
 =ð
DAC_Align_8b_R
)

408 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

412 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

415 
tmp
 = (
ušt32_t
)
DAC_BASE
;

416 
tmp
 +ð
DHR12RD_OFFSET
 + 
DAC_Align
;

419 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

420 
	}
}

430 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

432 
__IO
 
ušt32_t
 
tmp
 = 0;

435 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

437 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

438 
tmp
 +ð
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

441  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

442 
	}
}

444 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

456 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

458 
FÏgStus
 
b™¡©us
 = 
RESET
;

460 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

461 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

464 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ð(
ušt8_t
)
RESET
)

467 
b™¡©us
 = 
SET
;

472 
b™¡©us
 = 
RESET
;

475  
b™¡©us
;

476 
	}
}

489 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

492 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

493 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

496 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

497 
	}
}

510 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

512 
ITStus
 
b™¡©us
 = 
RESET
;

513 
ušt32_t
 
’abË¡©us
 = 0;

516 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

517 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

520 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

523 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

526 
b™¡©us
 = 
SET
;

531 
b™¡©us
 = 
RESET
;

534  
b™¡©us
;

535 
	}
}

548 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

551 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

552 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

555 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

556 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dbgmcu.c

23 
	~"¡m32f10x_dbgmcu.h
"

46 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

84 
ušt32_t
 
	$DBGMCU_G‘REVID
()

86 (
DBGMCU
->
IDCODE
 >> 16);

87 
	}
}

94 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

96 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

97 
	}
}

134 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

137 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

138 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

140 ià(
NewS‹
 !ð
DISABLE
)

142 
DBGMCU
->
CR
 |ð
DBGMCU_P”h
;

146 
DBGMCU
->
CR
 &ð~
DBGMCU_P”h
;

148 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dma.c

23 
	~"¡m32f10x_dma.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#DMA1_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

49 
	#DMA1_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

50 
	#DMA1_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

51 
	#DMA1_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

52 
	#DMA1_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

53 
	#DMA1_ChªÃl6_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

54 
	#DMA1_ChªÃl7_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

57 
	#DMA2_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

58 
	#DMA2_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

59 
	#DMA2_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

60 
	#DMA2_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

61 
	#DMA2_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

64 
	#FLAG_Mask
 ((
ušt32_t
)0x10000000)

	)

67 
	#CCR_CLEAR_Mask
 ((
ušt32_t
)0xFFFF800F)

	)

108 
	$DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

111 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

114 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

117 
DMAy_ChªÃlx
->
CCR
 = 0;

120 
DMAy_ChªÃlx
->
CNDTR
 = 0;

123 
DMAy_ChªÃlx
->
CPAR
 = 0;

126 
DMAy_ChªÃlx
->
CMAR
 = 0;

128 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl1
)

131 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl1_IT_Mask
;

133 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl2
)

136 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl2_IT_Mask
;

138 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl3
)

141 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl3_IT_Mask
;

143 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl4
)

146 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl4_IT_Mask
;

148 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl5
)

151 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl5_IT_Mask
;

153 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl6
)

156 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl6_IT_Mask
;

158 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl7
)

161 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl7_IT_Mask
;

163 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl1
)

166 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl1_IT_Mask
;

168 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl2
)

171 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl2_IT_Mask
;

173 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl3
)

176 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl3_IT_Mask
;

178 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl4
)

181 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl4_IT_Mask
;

185 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl5
)

188 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl5_IT_Mask
;

191 
	}
}

202 
	$DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

204 
ušt32_t
 
tm´eg
 = 0;

207 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

208 
	`as£¹_·¿m
(
	`IS_DMA_DIR
(
DMA_In™SŒuù
->
DMA_DIR
));

209 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

210 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

211 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

212 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

213 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

214 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

215 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

216 
	`as£¹_·¿m
(
	`IS_DMA_M2M_STATE
(
DMA_In™SŒuù
->
DMA_M2M
));

220 
tm´eg
 = 
DMAy_ChªÃlx
->
CCR
;

222 
tm´eg
 &ð
CCR_CLEAR_Mask
;

232 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_DIR
 | DMA_In™SŒuù->
DMA_Mode
 |

233 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

234 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

235 
DMA_In™SŒuù
->
DMA_PriÜ™y
 | DMA_In™SŒuù->
DMA_M2M
;

238 
DMAy_ChªÃlx
->
CCR
 = 
tm´eg
;

242 
DMAy_ChªÃlx
->
CNDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

246 
DMAy_ChªÃlx
->
CPAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

250 
DMAy_ChªÃlx
->
CMAR
 = 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
;

251 
	}
}

259 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

263 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

265 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
 = 0;

267 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®SRC
;

269 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

271 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

273 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

275 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

277 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

279 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

281 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

283 
DMA_In™SŒuù
->
DMA_M2M
 = 
DMA_M2M_Di§bË
;

284 
	}
}

294 
	$DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
)

297 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

298 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

300 ià(
NewS‹
 !ð
DISABLE
)

303 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_CCR1_EN
;

308 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

310 
	}
}

326 
	$DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

329 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

330 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

331 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

332 ià(
NewS‹
 !ð
DISABLE
)

335 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_IT
;

340 
DMAy_ChªÃlx
->
CCR
 &ð~
DMA_IT
;

342 
	}
}

353 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
)

356 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

360 
DMAy_ChªÃlx
->
CNDTR
 = 
D©aNumb”
;

361 
	}
}

371 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

374 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

376  ((
ušt16_t
)(
DMAy_ChªÃlx
->
CNDTR
));

377 
	}
}

433 
FÏgStus
 
	$DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
)

435 
FÏgStus
 
b™¡©us
 = 
RESET
;

436 
ušt32_t
 
tm´eg
 = 0;

439 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

442 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

445 
tm´eg
 = 
DMA2
->
ISR
 ;

450 
tm´eg
 = 
DMA1
->
ISR
 ;

454 ià((
tm´eg
 & 
DMAy_FLAG
è!ð(
ušt32_t
)
RESET
)

457 
b™¡©us
 = 
SET
;

462 
b™¡©us
 = 
RESET
;

466  
b™¡©us
;

467 
	}
}

523 
	$DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
)

526 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

529 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

532 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

537 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

539 
	}
}

595 
ITStus
 
	$DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
)

597 
ITStus
 
b™¡©us
 = 
RESET
;

598 
ušt32_t
 
tm´eg
 = 0;

601 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

604 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

607 
tm´eg
 = 
DMA2
->
ISR
;

612 
tm´eg
 = 
DMA1
->
ISR
;

616 ià((
tm´eg
 & 
DMAy_IT
è!ð(
ušt32_t
)
RESET
)

619 
b™¡©us
 = 
SET
;

624 
b™¡©us
 = 
RESET
;

627  
b™¡©us
;

628 
	}
}

684 
	$DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
)

687 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

690 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

693 
DMA2
->
IFCR
 = 
DMAy_IT
;

698 
DMA1
->
IFCR
 = 
DMAy_IT
;

700 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_exti.c

23 
	~"¡m32f10x_exti.h
"

46 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

85 
	$EXTI_DeIn™
()

87 
EXTI
->
IMR
 = 0x00000000;

88 
EXTI
->
EMR
 = 0x00000000;

89 
EXTI
->
RTSR
 = 0x00000000;

90 
EXTI
->
FTSR
 = 0x00000000;

91 
EXTI
->
PR
 = 0x000FFFFF;

92 
	}
}

101 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

103 
ušt32_t
 
tmp
 = 0;

106 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

107 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

108 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_In™SŒuù
->
EXTI_Lše
));

109 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

111 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

113 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ð
DISABLE
)

116 
EXTI
->
IMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

117 
EXTI
->
EMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

119 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

121 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

124 
EXTI
->
RTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

125 
EXTI
->
FTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

128 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ð
EXTI_Trigg”_Risšg_F®lšg
)

131 
EXTI
->
RTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

132 
EXTI
->
FTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

136 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

137 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Trigg”
;

139 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

144 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

147 *(
__IO
 
ušt32_t
 *è
tmp
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

149 
	}
}

157 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

159 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

160 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

161 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

162 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

163 
	}
}

171 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

174 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

176 
EXTI
->
SWIER
 |ð
EXTI_Lše
;

177 
	}
}

186 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

188 
FÏgStus
 
b™¡©us
 = 
RESET
;

190 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

192 ià((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
)

194 
b™¡©us
 = 
SET
;

198 
b™¡©us
 = 
RESET
;

200  
b™¡©us
;

201 
	}
}

209 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

212 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

214 
EXTI
->
PR
 = 
EXTI_Lše
;

215 
	}
}

224 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

226 
ITStus
 
b™¡©us
 = 
RESET
;

227 
ušt32_t
 
’abË¡©us
 = 0;

229 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

231 
’abË¡©us
 = 
EXTI
->
IMR
 & 
EXTI_Lše
;

232 ià(((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

234 
b™¡©us
 = 
SET
;

238 
b™¡©us
 = 
RESET
;

240  
b™¡©us
;

241 
	}
}

249 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

252 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

254 
EXTI
->
PR
 = 
EXTI_Lše
;

255 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_flash.c

23 
	~"¡m32f10x_æash.h
"

47 
	#ACR_LATENCY_Mask
 ((
ušt32_t
)0x00000038)

	)

48 
	#ACR_HLFCYA_Mask
 ((
ušt32_t
)0xFFFFFFF7)

	)

49 
	#ACR_PRFTBE_Mask
 ((
ušt32_t
)0xFFFFFFEF)

	)

52 
	#ACR_PRFTBS_Mask
 ((
ušt32_t
)0x00000020)

	)

55 
	#CR_PG_S‘
 ((
ušt32_t
)0x00000001)

	)

56 
	#CR_PG_Re£t
 ((
ušt32_t
)0x00001FFE)

	)

57 
	#CR_PER_S‘
 ((
ušt32_t
)0x00000002)

	)

58 
	#CR_PER_Re£t
 ((
ušt32_t
)0x00001FFD)

	)

59 
	#CR_MER_S‘
 ((
ušt32_t
)0x00000004)

	)

60 
	#CR_MER_Re£t
 ((
ušt32_t
)0x00001FFB)

	)

61 
	#CR_OPTPG_S‘
 ((
ušt32_t
)0x00000010)

	)

62 
	#CR_OPTPG_Re£t
 ((
ušt32_t
)0x00001FEF)

	)

63 
	#CR_OPTER_S‘
 ((
ušt32_t
)0x00000020)

	)

64 
	#CR_OPTER_Re£t
 ((
ušt32_t
)0x00001FDF)

	)

65 
	#CR_STRT_S‘
 ((
ušt32_t
)0x00000040)

	)

66 
	#CR_LOCK_S‘
 ((
ušt32_t
)0x00000080)

	)

69 
	#RDPRT_Mask
 ((
ušt32_t
)0x00000002)

	)

70 
	#WRP0_Mask
 ((
ušt32_t
)0x000000FF)

	)

71 
	#WRP1_Mask
 ((
ušt32_t
)0x0000FF00)

	)

72 
	#WRP2_Mask
 ((
ušt32_t
)0x00FF0000)

	)

73 
	#WRP3_Mask
 ((
ušt32_t
)0xFF000000)

	)

74 
	#OB_USER_BFB2
 ((
ušt16_t
)0x0008)

	)

77 
	#RDP_Key
 ((
ušt16_t
)0x00A5)

	)

78 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

79 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

82 
	#FLASH_BANK1_END_ADDRESS
 ((
ušt32_t
)0x807FFFF)

	)

85 
	#E¿£Timeout
 ((
ušt32_t
)0x000B0000)

	)

86 
	#Prog¿mTimeout
 ((
ušt32_t
)0x00002000)

	)

254 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

256 
ušt32_t
 
tm´eg
 = 0;

259 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

262 
tm´eg
 = 
FLASH
->
ACR
;

265 
tm´eg
 &ð
ACR_LATENCY_Mask
;

266 
tm´eg
 |ð
FLASH_L©’cy
;

269 
FLASH
->
ACR
 = 
tm´eg
;

270 
	}
}

281 
	$FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
)

284 
	`as£¹_·¿m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_H®fCyþeAcûss
));

287 
FLASH
->
ACR
 &ð
ACR_HLFCYA_Mask
;

288 
FLASH
->
ACR
 |ð
FLASH_H®fCyþeAcûss
;

289 
	}
}

300 
	$FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
)

303 
	`as£¹_·¿m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_P»ãtchBufãr
));

306 
FLASH
->
ACR
 &ð
ACR_PRFTBE_Mask
;

307 
FLASH
->
ACR
 |ð
FLASH_P»ãtchBufãr
;

308 
	}
}

319 
	$FLASH_UÆock
()

322 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

323 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

325 #ifdeà
STM32F10X_XL


327 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

328 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

330 
	}
}

340 
	$FLASH_UÆockBªk1
()

343 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

344 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

345 
	}
}

347 #ifdeà
STM32F10X_XL


354 
	$FLASH_UÆockBªk2
()

357 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

358 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

360 
	}
}

372 
	$FLASH_Lock
()

375 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

377 #ifdeà
STM32F10X_XL


379 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

381 
	}
}

392 
	$FLASH_LockBªk1
()

395 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

396 
	}
}

398 #ifdeà
STM32F10X_XL


405 
	$FLASH_LockBªk2
()

408 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

409 
	}
}

419 
FLASH_Stus
 
	$FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
)

421 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

423 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Page_Add»ss
));

425 #ifdeà
STM32F10X_XL


426 if(
Page_Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

429 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

430 if(
¡©us
 =ð
FLASH_COMPLETE
)

433 
FLASH
->
CR
|ð
CR_PER_S‘
;

434 
FLASH
->
AR
 = 
Page_Add»ss
;

435 
FLASH
->
CR
|ð
CR_STRT_S‘
;

438 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

441 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

447 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

448 if(
¡©us
 =ð
FLASH_COMPLETE
)

451 
FLASH
->
CR2
|ð
CR_PER_S‘
;

452 
FLASH
->
AR2
 = 
Page_Add»ss
;

453 
FLASH
->
CR2
|ð
CR_STRT_S‘
;

456 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

459 
FLASH
->
CR2
 &ð
CR_PER_Re£t
;

464 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

466 if(
¡©us
 =ð
FLASH_COMPLETE
)

469 
FLASH
->
CR
|ð
CR_PER_S‘
;

470 
FLASH
->
AR
 = 
Page_Add»ss
;

471 
FLASH
->
CR
|ð
CR_STRT_S‘
;

474 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

477 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

482  
¡©us
;

483 
	}
}

492 
FLASH_Stus
 
	$FLASH_E¿£AÎPages
()

494 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

496 #ifdeà
STM32F10X_XL


498 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

500 if(
¡©us
 =ð
FLASH_COMPLETE
)

503 
FLASH
->
CR
 |ð
CR_MER_S‘
;

504 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

507 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

510 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

512 if(
¡©us
 =ð
FLASH_COMPLETE
)

515 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

516 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

519 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

522 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

526 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

527 if(
¡©us
 =ð
FLASH_COMPLETE
)

530 
FLASH
->
CR
 |ð
CR_MER_S‘
;

531 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

534 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

537 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

542  
¡©us
;

543 
	}
}

555 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk1Pages
()

557 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

559 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

561 if(
¡©us
 =ð
FLASH_COMPLETE
)

564 
FLASH
->
CR
 |ð
CR_MER_S‘
;

565 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

568 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

571 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

574  
¡©us
;

575 
	}
}

577 #ifdeà
STM32F10X_XL


585 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk2Pages
()

587 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

589 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

591 if(
¡©us
 =ð
FLASH_COMPLETE
)

594 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

595 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

598 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

601 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

604  
¡©us
;

605 
	}
}

616 
FLASH_Stus
 
	$FLASH_E¿£O±iÚBy‹s
()

618 
ušt16_t
 
rd±mp
 = 
RDP_Key
;

620 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

623 if(
	`FLASH_G‘R—dOutPrÙeùiÚStus
(è!ð
RESET
)

625 
rd±mp
 = 0x00;

629 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

630 if(
¡©us
 =ð
FLASH_COMPLETE
)

633 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

637 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

638 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

640 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

642 if(
¡©us
 =ð
FLASH_COMPLETE
)

645 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

648 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

650 
OB
->
RDP
 = (
ušt16_t
)
rd±mp
;

652 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

654 if(
¡©us
 !ð
FLASH_TIMEOUT
)

657 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

662 ià(
¡©us
 !ð
FLASH_TIMEOUT
)

665 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

670  
¡©us
;

671 
	}
}

681 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

683 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

684 
__IO
 
ušt32_t
 
tmp
 = 0;

687 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

689 #ifdeà
STM32F10X_XL


690 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

693 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

694 if(
¡©us
 =ð
FLASH_COMPLETE
)

698 
FLASH
->
CR
 |ð
CR_PG_S‘
;

700 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

702 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

704 if(
¡©us
 =ð
FLASH_COMPLETE
)

708 
tmp
 = 
Add»ss
 + 2;

710 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

713 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

716 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

721 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

725 if(
Add»ss
 =ð(
FLASH_BANK1_END_ADDRESS
 - 1))

728 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

730 if(
¡©us
 =ð
FLASH_COMPLETE
)

734 
FLASH
->
CR
 |ð
CR_PG_S‘
;

736 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

739 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

742 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

747 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

751 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

753 if(
¡©us
 =ð
FLASH_COMPLETE
)

757 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

758 
tmp
 = 
Add»ss
 + 2;

760 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

763 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

766 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

771 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

777 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

779 if(
¡©us
 =ð
FLASH_COMPLETE
)

783 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

785 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

787 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

789 if(
¡©us
 =ð
FLASH_COMPLETE
)

793 
tmp
 = 
Add»ss
 + 2;

795 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

798 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

801 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

806 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

812 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

814 if(
¡©us
 =ð
FLASH_COMPLETE
)

818 
FLASH
->
CR
 |ð
CR_PG_S‘
;

820 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

822 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

824 if(
¡©us
 =ð
FLASH_COMPLETE
)

828 
tmp
 = 
Add»ss
 + 2;

830 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

833 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

836 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

841 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

847  
¡©us
;

848 
	}
}

858 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

860 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

862 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

864 #ifdeà
STM32F10X_XL


866 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

868 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

870 if(
¡©us
 =ð
FLASH_COMPLETE
)

873 
FLASH
->
CR
 |ð
CR_PG_S‘
;

875 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

877 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

880 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

885 if(
¡©us
 =ð
FLASH_COMPLETE
)

888 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

890 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

892 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

895 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

900 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

902 if(
¡©us
 =ð
FLASH_COMPLETE
)

905 
FLASH
->
CR
 |ð
CR_PG_S‘
;

907 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

909 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

912 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

917  
¡©us
;

918 
	}
}

929 
FLASH_Stus
 
	$FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

931 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

933 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

934 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

936 if(
¡©us
 =ð
FLASH_COMPLETE
)

939 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

942 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

943 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

946 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

947 if(
¡©us
 !ð
FLASH_TIMEOUT
)

950 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

954  
¡©us
;

955 
	}
}

975 
FLASH_Stus
 
	$FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
)

977 
ušt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF, 
WRP2_D©a
 = 0xFFFF, 
WRP3_D©a
 = 0xFFFF;

979 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

982 
	`as£¹_·¿m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

984 
FLASH_Pages
 = (
ušt32_t
)(~FLASH_Pages);

985 
WRP0_D©a
 = (
ušt16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

986 
WRP1_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

987 
WRP2_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

988 
WRP3_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

991 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

993 if(
¡©us
 =ð
FLASH_COMPLETE
)

996 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

998 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

999 if(
WRP0_D©a
 != 0xFF)

1001 
OB
->
WRP0
 = 
WRP0_D©a
;

1004 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1006 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP1_D©a
 != 0xFF))

1008 
OB
->
WRP1
 = 
WRP1_D©a
;

1011 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1013 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP2_D©a
 != 0xFF))

1015 
OB
->
WRP2
 = 
WRP2_D©a
;

1018 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1021 if((
¡©us
 =ð
FLASH_COMPLETE
)&& (
WRP3_D©a
 != 0xFF))

1023 
OB
->
WRP3
 = 
WRP3_D©a
;

1026 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1029 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1032 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1036  
¡©us
;

1037 
	}
}

1049 
FLASH_Stus
 
	$FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
)

1051 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1053 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1054 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1055 if(
¡©us
 =ð
FLASH_COMPLETE
)

1058 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1060 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

1061 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

1063 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1064 if(
¡©us
 =ð
FLASH_COMPLETE
)

1067 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1069 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1070 if(
NewS‹
 !ð
DISABLE
)

1072 
OB
->
RDP
 = 0x00;

1076 
OB
->
RDP
 = 
RDP_Key
;

1079 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1081 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1084 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1089 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1092 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1097  
¡©us
;

1098 
	}
}

1118 
FLASH_Stus
 
	$FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
)

1120 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1123 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1124 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1125 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1128 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1132 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1134 if(
¡©us
 =ð
FLASH_COMPLETE
)

1137 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1139 
OB
->
USER
 = 
OB_IWDG
 | (
ušt16_t
)(
OB_STOP
 | (ušt16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1142 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1143 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1146 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1150  
¡©us
;

1151 
	}
}

1153 #ifdeà
STM32F10X_XL


1172 
FLASH_Stus
 
	$FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
)

1174 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1175 
	`as£¹_·¿m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1177 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1181 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1183 if(
¡©us
 =ð
FLASH_COMPLETE
)

1186 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1188 if(
FLASH_BOOT
 =ð
FLASH_BOOT_Bªk1
)

1190 
OB
->
USER
 |ð
OB_USER_BFB2
;

1194 
OB
->
USER
 &ð(
ušt16_t
)(~(ušt16_t)(
OB_USER_BFB2
));

1197 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1198 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1201 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1205  
¡©us
;

1206 
	}
}

1216 
ušt32_t
 
	$FLASH_G‘U£rO±iÚBy‹
()

1219  (
ušt32_t
)(
FLASH
->
OBR
 >> 2);

1220 
	}
}

1228 
ušt32_t
 
	$FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
()

1231  (
ušt32_t
)(
FLASH
->
WRPR
);

1232 
	}
}

1240 
FÏgStus
 
	$FLASH_G‘R—dOutPrÙeùiÚStus
()

1242 
FÏgStus
 
»adout¡©us
 = 
RESET
;

1243 ià((
FLASH
->
OBR
 & 
RDPRT_Mask
è!ð(
ušt32_t
)
RESET
)

1245 
»adout¡©us
 = 
SET
;

1249 
»adout¡©us
 = 
RESET
;

1251  
»adout¡©us
;

1252 
	}
}

1260 
FÏgStus
 
	$FLASH_G‘P»ãtchBufãrStus
()

1262 
FÏgStus
 
b™¡©us
 = 
RESET
;

1264 ià((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
è!ð(
ušt32_t
)
RESET
)

1266 
b™¡©us
 = 
SET
;

1270 
b™¡©us
 = 
RESET
;

1273  
b™¡©us
;

1274 
	}
}

1290 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1292 #ifdeà
STM32F10X_XL


1294 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1295 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1297 if((
FLASH_IT
 & 0x80000000) != 0x0)

1299 if(
NewS‹
 !ð
DISABLE
)

1302 
FLASH
->
CR2
 |ð(
FLASH_IT
 & 0x7FFFFFFF);

1307 
FLASH
->
CR2
 &ð~(
ušt32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1312 if(
NewS‹
 !ð
DISABLE
)

1315 
FLASH
->
CR
 |ð
FLASH_IT
;

1320 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1325 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1326 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1328 if(
NewS‹
 !ð
DISABLE
)

1331 
FLASH
->
CR
 |ð
FLASH_IT
;

1336 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1339 
	}
}

1357 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

1359 
FÏgStus
 
b™¡©us
 = 
RESET
;

1361 #ifdeà
STM32F10X_XL


1363 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1364 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1366 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1368 
b™¡©us
 = 
SET
;

1372 
b™¡©us
 = 
RESET
;

1377 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1379 if((
FLASH
->
SR2
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1381 
b™¡©us
 = 
SET
;

1385 
b™¡©us
 = 
RESET
;

1390 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1392 
b™¡©us
 = 
SET
;

1396 
b™¡©us
 = 
RESET
;

1402 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1403 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1405 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1407 
b™¡©us
 = 
SET
;

1411 
b™¡©us
 = 
RESET
;

1416 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1418 
b™¡©us
 = 
SET
;

1422 
b™¡©us
 = 
RESET
;

1428  
b™¡©us
;

1429 
	}
}

1443 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

1445 #ifdeà
STM32F10X_XL


1447 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1449 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1452 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1457 
FLASH
->
SR
 = 
FLASH_FLAG
;

1462 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1465 
FLASH
->
SR
 = 
FLASH_FLAG
;

1467 
	}
}

1477 
FLASH_Stus
 
	$FLASH_G‘Stus
()

1479 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1481 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1483 
æash¡©us
 = 
FLASH_BUSY
;

1487 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1489 
æash¡©us
 = 
FLASH_ERROR_PG
;

1493 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1495 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1499 
æash¡©us
 = 
FLASH_COMPLETE
;

1504  
æash¡©us
;

1505 
	}
}

1515 
FLASH_Stus
 
	$FLASH_G‘Bªk1Stus
()

1517 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1519 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
è=ð
FLASH_FLAG_BSY
)

1521 
æash¡©us
 = 
FLASH_BUSY
;

1525 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1527 
æash¡©us
 = 
FLASH_ERROR_PG
;

1531 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1533 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1537 
æash¡©us
 = 
FLASH_COMPLETE
;

1542  
æash¡©us
;

1543 
	}
}

1545 #ifdeà
STM32F10X_XL


1553 
FLASH_Stus
 
	$FLASH_G‘Bªk2Stus
()

1555 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1557 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1559 
æash¡©us
 = 
FLASH_BUSY
;

1563 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1565 
æash¡©us
 = 
FLASH_ERROR_PG
;

1569 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1571 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1575 
æash¡©us
 = 
FLASH_COMPLETE
;

1580  
æash¡©us
;

1581 
	}
}

1595 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

1597 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1600 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1602 (
¡©us
 =ð
FLASH_BUSY
è&& (
Timeout
 != 0x00))

1604 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1605 
Timeout
--;

1607 if(
Timeout
 == 0x00 )

1609 
¡©us
 = 
FLASH_TIMEOUT
;

1612  
¡©us
;

1613 
	}
}

1623 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
)

1625 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1628 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1630 (
¡©us
 =ð
FLASH_FLAG_BANK1_BSY
è&& (
Timeout
 != 0x00))

1632 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1633 
Timeout
--;

1635 if(
Timeout
 == 0x00 )

1637 
¡©us
 = 
FLASH_TIMEOUT
;

1640  
¡©us
;

1641 
	}
}

1643 #ifdeà
STM32F10X_XL


1651 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
)

1653 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1656 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1658 (
¡©us
 =ð(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)è&& (
Timeout
 != 0x00))

1660 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1661 
Timeout
--;

1663 if(
Timeout
 == 0x00 )

1665 
¡©us
 = 
FLASH_TIMEOUT
;

1668  
¡©us
;

1669 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_fsmc.c

23 
	~"¡m32f10x_fsmc.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#BCR_MBKEN_S‘
 ((
ušt32_t
)0x00000001)

	)

50 
	#BCR_MBKEN_Re£t
 ((
ušt32_t
)0x000FFFFE)

	)

51 
	#BCR_FACCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

54 
	#PCR_PBKEN_S‘
 ((
ušt32_t
)0x00000004)

	)

55 
	#PCR_PBKEN_Re£t
 ((
ušt32_t
)0x000FFFFB)

	)

56 
	#PCR_ECCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

57 
	#PCR_ECCEN_Re£t
 ((
ušt32_t
)0x000FFFBF)

	)

58 
	#PCR_MemÜyTy³_NAND
 ((
ušt32_t
)0x00000008)

	)

102 
	$FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
)

105 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

108 if(
FSMC_Bªk
 =ð
FSMC_Bªk1_NORSRAM1
)

110 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030DB;

115 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030D2;

117 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
 + 1] = 0x0FFFFFFF;

118 
FSMC_Bªk1E
->
BWTR
[
FSMC_Bªk
] = 0x0FFFFFFF;

119 
	}
}

129 
	$FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
)

132 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

134 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

137 
FSMC_Bªk2
->
PCR2
 = 0x00000018;

138 
FSMC_Bªk2
->
SR2
 = 0x00000040;

139 
FSMC_Bªk2
->
PMEM2
 = 0xFCFCFCFC;

140 
FSMC_Bªk2
->
PATT2
 = 0xFCFCFCFC;

146 
FSMC_Bªk3
->
PCR3
 = 0x00000018;

147 
FSMC_Bªk3
->
SR3
 = 0x00000040;

148 
FSMC_Bªk3
->
PMEM3
 = 0xFCFCFCFC;

149 
FSMC_Bªk3
->
PATT3
 = 0xFCFCFCFC;

151 
	}
}

158 
	$FSMC_PCCARDDeIn™
()

161 
FSMC_Bªk4
->
PCR4
 = 0x00000018;

162 
FSMC_Bªk4
->
SR4
 = 0x00000000;

163 
FSMC_Bªk4
->
PMEM4
 = 0xFCFCFCFC;

164 
FSMC_Bªk4
->
PATT4
 = 0xFCFCFCFC;

165 
FSMC_Bªk4
->
PIO4
 = 0xFCFCFCFC;

166 
	}
}

176 
	$FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

179 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
));

180 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
));

181 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
));

182 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

183 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
));

184 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
));

185 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
));

186 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
));

187 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
));

188 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
));

189 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
));

190 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
));

191 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
));

192 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

193 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

194 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

195 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
));

196 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

197 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

198 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
));

201 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

202 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 |

203 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 |

204 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

205 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 |

206 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 |

207 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 |

208 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 |

209 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 |

210 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 |

211 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 |

212 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 |

213 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
;

215 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 =ð
FSMC_MemÜyTy³_NOR
)

217 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] |ð(
ušt32_t
)
BCR_FACCEN_S‘
;

221 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
+1] =

222 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

223 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4) |

224 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

225 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 << 16) |

226 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

227 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

228 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
;

232 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 =ð
FSMC_Ex‹ndedMode_EÇbË
)

234 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

235 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

236 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

237 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

238 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

239 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
));

240 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

241 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

242 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4 )|

243 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

244 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

245 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

246 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
;

250 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] = 0x0FFFFFFF;

252 
	}
}

262 
	$FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

264 
ušt32_t
 
tmµü
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

267 
	`as£¹_·¿m
Ð
	`IS_FSMC_NAND_BANK
(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
));

268 
	`as£¹_·¿m
Ð
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
));

269 
	`as£¹_·¿m
Ð
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

270 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECC_STATE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECC
));

271 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
));

272 
	`as£¹_·¿m
Ð
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

273 
	`as£¹_·¿m
Ð
	`IS_FSMC_TAR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
));

274 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

275 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

276 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

277 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

278 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

279 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

280 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

281 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

284 
tmµü
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

285 
PCR_MemÜyTy³_NAND
 |

286 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

287 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 |

288 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 |

289 (
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9 )|

290 (
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

293 
tmµmem
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

294 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

295 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

296 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

299 
tmµ©t
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

300 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

301 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

302 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

304 if(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

307 
FSMC_Bªk2
->
PCR2
 = 
tmµü
;

308 
FSMC_Bªk2
->
PMEM2
 = 
tmµmem
;

309 
FSMC_Bªk2
->
PATT2
 = 
tmµ©t
;

314 
FSMC_Bªk3
->
PCR3
 = 
tmµü
;

315 
FSMC_Bªk3
->
PMEM3
 = 
tmµmem
;

316 
FSMC_Bªk3
->
PATT3
 = 
tmµ©t
;

318 
	}
}

328 
	$FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

331 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
));

332 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

333 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
));

335 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

336 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

337 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

338 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

340 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

341 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

342 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

343 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

344 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

345 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

346 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

347 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

350 
FSMC_Bªk4
->
PCR4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

351 
FSMC_MemÜyD©aWidth_16b
 |

352 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9) |

353 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

356 
FSMC_Bªk4
->
PMEM4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

357 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

358 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

359 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

362 
FSMC_Bªk4
->
PATT4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

363 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

364 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

365 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

368 
FSMC_Bªk4
->
PIO4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

369 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

370 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

371 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

372 
	}
}

380 
	$FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

383 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM1
;

384 
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_EÇbË
;

385 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

386 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

387 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

388 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

389 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 = 
FSMC_Wa™SigÇlPÞ¬™y_Low
;

390 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

391 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

392 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

393 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_EÇbË
;

394 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_Di§bË
;

395 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

396 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

397 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

398 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

399 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

400 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

401 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

402 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

403 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

404 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

405 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

406 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

407 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

408 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

409 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

410 
	}
}

418 
	$FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

421 
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk2_NAND
;

422 
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

423 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

424 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 = 
FSMC_ECC_Di§bË
;

425 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256By‹s
;

426 
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

427 
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

428 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

429 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

430 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

431 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

432 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

433 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

434 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

435 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

436 
	}
}

444 
	$FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

447 
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

448 
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

449 
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

450 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

451 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

452 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

453 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

454 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

455 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

456 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

457 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

458 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

459 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

460 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

461 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

462 
	}
}

475 
	$FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

477 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

478 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

480 ià(
NewS‹
 !ð
DISABLE
)

483 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] |ð
BCR_MBKEN_S‘
;

488 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] &ð
BCR_MBKEN_Re£t
;

490 
	}
}

501 
	$FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

503 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

504 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

506 ià(
NewS‹
 !ð
DISABLE
)

509 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

511 
FSMC_Bªk2
->
PCR2
 |ð
PCR_PBKEN_S‘
;

515 
FSMC_Bªk3
->
PCR3
 |ð
PCR_PBKEN_S‘
;

521 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

523 
FSMC_Bªk2
->
PCR2
 &ð
PCR_PBKEN_Re£t
;

527 
FSMC_Bªk3
->
PCR3
 &ð
PCR_PBKEN_Re£t
;

530 
	}
}

538 
	$FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
)

540 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

542 ià(
NewS‹
 !ð
DISABLE
)

545 
FSMC_Bªk4
->
PCR4
 |ð
PCR_PBKEN_S‘
;

550 
FSMC_Bªk4
->
PCR4
 &ð
PCR_PBKEN_Re£t
;

552 
	}
}

564 
	$FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

566 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

567 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

569 ià(
NewS‹
 !ð
DISABLE
)

572 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

574 
FSMC_Bªk2
->
PCR2
 |ð
PCR_ECCEN_S‘
;

578 
FSMC_Bªk3
->
PCR3
 |ð
PCR_ECCEN_S‘
;

584 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

586 
FSMC_Bªk2
->
PCR2
 &ð
PCR_ECCEN_Re£t
;

590 
FSMC_Bªk3
->
PCR3
 &ð
PCR_ECCEN_Re£t
;

593 
	}
}

603 
ušt32_t
 
	$FSMC_G‘ECC
(
ušt32_t
 
FSMC_Bªk
)

605 
ušt32_t
 
eccv®
 = 0x00000000;

607 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

610 
eccv®
 = 
FSMC_Bªk2
->
ECCR2
;

615 
eccv®
 = 
FSMC_Bªk3
->
ECCR3
;

618 (
eccv®
);

619 
	}
}

637 
	$FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

639 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

640 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

641 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

643 ià(
NewS‹
 !ð
DISABLE
)

646 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

648 
FSMC_Bªk2
->
SR2
 |ð
FSMC_IT
;

651 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

653 
FSMC_Bªk3
->
SR3
 |ð
FSMC_IT
;

658 
FSMC_Bªk4
->
SR4
 |ð
FSMC_IT
;

664 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

667 
FSMC_Bªk2
->
SR2
 &ð(
ušt32_t
)~
FSMC_IT
;

670 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

672 
FSMC_Bªk3
->
SR3
 &ð(
ušt32_t
)~
FSMC_IT
;

677 
FSMC_Bªk4
->
SR4
 &ð(
ušt32_t
)~
FSMC_IT
;

680 
	}
}

697 
FÏgStus
 
	$FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

699 
FÏgStus
 
b™¡©us
 = 
RESET
;

700 
ušt32_t
 
tmp¤
 = 0x00000000;

703 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

704 
	`as£¹_·¿m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

706 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

708 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

710 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

712 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

717 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

721 ià((
tmp¤
 & 
FSMC_FLAG
è!ð(
ušt16_t
)
RESET
 )

723 
b™¡©us
 = 
SET
;

727 
b™¡©us
 = 
RESET
;

730  
b™¡©us
;

731 
	}
}

747 
	$FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

750 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

751 
	`as£¹_·¿m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

753 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

755 
FSMC_Bªk2
->
SR2
 &ð~
FSMC_FLAG
;

757 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

759 
FSMC_Bªk3
->
SR3
 &ð~
FSMC_FLAG
;

764 
FSMC_Bªk4
->
SR4
 &ð~
FSMC_FLAG
;

766 
	}
}

782 
ITStus
 
	$FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

784 
ITStus
 
b™¡©us
 = 
RESET
;

785 
ušt32_t
 
tmp¤
 = 0x0, 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

788 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

789 
	`as£¹_·¿m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

791 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

793 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

795 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

797 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

802 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

805 
™¡©us
 = 
tmp¤
 & 
FSMC_IT
;

807 
™’abË
 = 
tmp¤
 & (
FSMC_IT
 >> 3);

808 ià((
™¡©us
 !ð(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

810 
b™¡©us
 = 
SET
;

814 
b™¡©us
 = 
RESET
;

816  
b™¡©us
;

817 
	}
}

833 
	$FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

836 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

837 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

839 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

841 
FSMC_Bªk2
->
SR2
 &ð~(
FSMC_IT
 >> 3);

843 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

845 
FSMC_Bªk3
->
SR3
 &ð~(
FSMC_IT
 >> 3);

850 
FSMC_Bªk4
->
SR4
 &ð~(
FSMC_IT
 >> 3);

852 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_gpio.c

23 
	~"¡m32f10x_gpio.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

53 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

54 
	#EVOE_B™Numb”
 ((
ušt8_t
)0x07)

	)

55 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32è+ (
EVOE_B™Numb”
 * 4))

	)

60 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

61 
	#MII_RMII_SEL_B™Numb”
 ((
u8
)0x17)

	)

62 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

65 
	#EVCR_PORTPINCONFIG_MASK
 ((
ušt16_t
)0xFF80)

	)

66 
	#LSB_MASK
 ((
ušt16_t
)0xFFFF)

	)

67 
	#DBGAFR_POSITION_MASK
 ((
ušt32_t
)0x000F0000)

	)

68 
	#DBGAFR_SWJCFG_MASK
 ((
ušt32_t
)0xF0FFFFFF)

	)

69 
	#DBGAFR_LOCATION_MASK
 ((
ušt32_t
)0x00200000)

	)

70 
	#DBGAFR_NUMBITS_MASK
 ((
ušt32_t
)0x00100000)

	)

108 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

111 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

113 ià(
GPIOx
 =ð
GPIOA
)

115 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

116 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
DISABLE
);

118 ià(
GPIOx
 =ð
GPIOB
)

120 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

121 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
DISABLE
);

123 ià(
GPIOx
 =ð
GPIOC
)

125 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
ENABLE
);

126 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
DISABLE
);

128 ià(
GPIOx
 =ð
GPIOD
)

130 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
ENABLE
);

131 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
DISABLE
);

133 ià(
GPIOx
 =ð
GPIOE
)

135 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
ENABLE
);

136 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
DISABLE
);

138 ià(
GPIOx
 =ð
GPIOF
)

140 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
ENABLE
);

141 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
DISABLE
);

145 ià(
GPIOx
 =ð
GPIOG
)

147 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
ENABLE
);

148 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
DISABLE
);

151 
	}
}

159 
	$GPIO_AFIODeIn™
()

161 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
ENABLE
);

162 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
DISABLE
);

163 
	}
}

173 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

175 
ušt32_t
 
cu¼’tmode
 = 0x00, 
cu¼’š
 = 0x00, 
pšpos
 = 0x00, 
pos
 = 0x00;

176 
ušt32_t
 
tm´eg
 = 0x00, 
pšmask
 = 0x00;

178 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

179 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

180 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

183 
cu¼’tmode
 = ((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x0F);

184 ià((((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

187 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

189 
cu¼’tmode
 |ð(
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_S³ed
;

193 ià(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Pš
 & ((uint32_t)0x00FF)) != 0x00)

195 
tm´eg
 = 
GPIOx
->
CRL
;

196 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

198 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

200 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

201 ià(
cu¼’š
 =ð
pos
)

203 
pos
 = 
pšpos
 << 2;

205 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

206 
tm´eg
 &ð~
pšmask
;

208 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

210 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

212 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

217 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

219 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

224 
GPIOx
->
CRL
 = 
tm´eg
;

228 ià(
GPIO_In™SŒuù
->
GPIO_Pš
 > 0x00FF)

230 
tm´eg
 = 
GPIOx
->
CRH
;

231 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

233 
pos
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

235 
cu¼’š
 = ((
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
);

236 ià(
cu¼’š
 =ð
pos
)

238 
pos
 = 
pšpos
 << 2;

240 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

241 
tm´eg
 &ð~
pšmask
;

243 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

245 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

247 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

250 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

252 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

256 
GPIOx
->
CRH
 = 
tm´eg
;

258 
	}
}

266 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

269 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

270 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

271 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

272 
	}
}

281 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

283 
ušt8_t
 
b™¡©us
 = 0x00;

286 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

287 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

289 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

291 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

295 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

297  
b™¡©us
;

298 
	}
}

305 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

308 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

310  ((
ušt16_t
)
GPIOx
->
IDR
);

311 
	}
}

320 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

322 
ušt8_t
 
b™¡©us
 = 0x00;

324 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

327 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

329 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

333 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

335  
b™¡©us
;

336 
	}
}

343 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

346 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

348  ((
ušt16_t
)
GPIOx
->
ODR
);

349 
	}
}

358 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

361 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

362 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

364 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

365 
	}
}

374 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

377 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

378 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

380 
GPIOx
->
BRR
 = 
GPIO_Pš
;

381 
	}
}

394 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

397 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

398 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

399 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

401 ià(
B™V®
 !ð
B™_RESET
)

403 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

407 
GPIOx
->
BRR
 = 
GPIO_Pš
;

409 
	}
}

417 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

420 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
GPIOx
->
ODR
 = 
PÜtV®
;

423 
	}
}

432 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

434 
ušt32_t
 
tmp
 = 0x00010000;

437 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

438 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

440 
tmp
 |ð
GPIO_Pš
;

442 
GPIOx
->
LCKR
 = 
tmp
;

444 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

446 
GPIOx
->
LCKR
 = 
tmp
;

448 
tmp
 = 
GPIOx
->
LCKR
;

450 
tmp
 = 
GPIOx
->
LCKR
;

451 
	}
}

462 
	$GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

464 
ušt32_t
 
tm´eg
 = 0x00;

466 
	`as£¹_·¿m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PÜtSourû
));

467 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

469 
tm´eg
 = 
AFIO
->
EVCR
;

471 
tm´eg
 &ð
EVCR_PORTPINCONFIG_MASK
;

472 
tm´eg
 |ð(
ušt32_t
)
GPIO_PÜtSourû
 << 0x04;

473 
tm´eg
 |ð
GPIO_PšSourû
;

474 
AFIO
->
EVCR
 = 
tm´eg
;

475 
	}
}

483 
	$GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

486 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

488 *(
__IO
 
ušt32_t
 *è
EVCR_EVOE_BB
 = (ušt32_t)
NewS‹
;

489 
	}
}

549 
	$GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
)

551 
ušt32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tm´eg
 = 0x00, 
tmpmask
 = 0x00;

554 
	`as£¹_·¿m
(
	`IS_GPIO_REMAP
(
GPIO_Rem­
));

555 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

557 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

559 
tm´eg
 = 
AFIO
->
MAPR2
;

563 
tm´eg
 = 
AFIO
->
MAPR
;

566 
tmpmask
 = (
GPIO_Rem­
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

567 
tmp
 = 
GPIO_Rem­
 & 
LSB_MASK
;

569 ià((
GPIO_Rem­
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

571 
tm´eg
 &ð
DBGAFR_SWJCFG_MASK
;

572 
AFIO
->
MAPR
 &ð
DBGAFR_SWJCFG_MASK
;

574 ià((
GPIO_Rem­
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

576 
tmp1
 = ((
ušt32_t
)0x03è<< 
tmpmask
;

577 
tm´eg
 &ð~
tmp1
;

578 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

582 
tm´eg
 &ð~(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

583 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

586 ià(
NewS‹
 !ð
DISABLE
)

588 
tm´eg
 |ð(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

591 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

593 
AFIO
->
MAPR2
 = 
tm´eg
;

597 
AFIO
->
MAPR
 = 
tm´eg
;

599 
	}
}

609 
	$GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

611 
ušt32_t
 
tmp
 = 0x00;

613 
	`as£¹_·¿m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PÜtSourû
));

614 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

616 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
GPIO_PšSourû
 & (
ušt8_t
)0x03));

617 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] &ð~
tmp
;

618 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] |ð(((
ušt32_t
)
GPIO_PÜtSourû
è<< (0x04 * (GPIO_PšSourû & (
ušt8_t
)0x03)));

619 
	}
}

630 
	$GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
)

632 
	`as£¹_·¿m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedŸIÁ”çû
));

635 *(
__IO
 
ušt32_t
 *è
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedŸIÁ”çû
;

636 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_i2c.c

23 
	~"¡m32f10x_i2c.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CR1_PE_S‘
 ((
ušt16_t
)0x0001)

	)

50 
	#CR1_PE_Re£t
 ((
ušt16_t
)0xFFFE)

	)

53 
	#CR1_START_S‘
 ((
ušt16_t
)0x0100)

	)

54 
	#CR1_START_Re£t
 ((
ušt16_t
)0xFEFF)

	)

57 
	#CR1_STOP_S‘
 ((
ušt16_t
)0x0200)

	)

58 
	#CR1_STOP_Re£t
 ((
ušt16_t
)0xFDFF)

	)

61 
	#CR1_ACK_S‘
 ((
ušt16_t
)0x0400)

	)

62 
	#CR1_ACK_Re£t
 ((
ušt16_t
)0xFBFF)

	)

65 
	#CR1_ENGC_S‘
 ((
ušt16_t
)0x0040)

	)

66 
	#CR1_ENGC_Re£t
 ((
ušt16_t
)0xFFBF)

	)

69 
	#CR1_SWRST_S‘
 ((
ušt16_t
)0x8000)

	)

70 
	#CR1_SWRST_Re£t
 ((
ušt16_t
)0x7FFF)

	)

73 
	#CR1_PEC_S‘
 ((
ušt16_t
)0x1000)

	)

74 
	#CR1_PEC_Re£t
 ((
ušt16_t
)0xEFFF)

	)

77 
	#CR1_ENPEC_S‘
 ((
ušt16_t
)0x0020)

	)

78 
	#CR1_ENPEC_Re£t
 ((
ušt16_t
)0xFFDF)

	)

81 
	#CR1_ENARP_S‘
 ((
ušt16_t
)0x0010)

	)

82 
	#CR1_ENARP_Re£t
 ((
ušt16_t
)0xFFEF)

	)

85 
	#CR1_NOSTRETCH_S‘
 ((
ušt16_t
)0x0080)

	)

86 
	#CR1_NOSTRETCH_Re£t
 ((
ušt16_t
)0xFF7F)

	)

89 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xFBF5)

	)

92 
	#CR2_DMAEN_S‘
 ((
ušt16_t
)0x0800)

	)

93 
	#CR2_DMAEN_Re£t
 ((
ušt16_t
)0xF7FF)

	)

96 
	#CR2_LAST_S‘
 ((
ušt16_t
)0x1000)

	)

97 
	#CR2_LAST_Re£t
 ((
ušt16_t
)0xEFFF)

	)

100 
	#CR2_FREQ_Re£t
 ((
ušt16_t
)0xFFC0)

	)

103 
	#OAR1_ADD0_S‘
 ((
ušt16_t
)0x0001)

	)

104 
	#OAR1_ADD0_Re£t
 ((
ušt16_t
)0xFFFE)

	)

107 
	#OAR2_ENDUAL_S‘
 ((
ušt16_t
)0x0001)

	)

108 
	#OAR2_ENDUAL_Re£t
 ((
ušt16_t
)0xFFFE)

	)

111 
	#OAR2_ADD2_Re£t
 ((
ušt16_t
)0xFF01)

	)

114 
	#CCR_FS_S‘
 ((
ušt16_t
)0x8000)

	)

117 
	#CCR_CCR_S‘
 ((
ušt16_t
)0x0FFF)

	)

120 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFF)

	)

123 
	#ITEN_Mask
 ((
ušt32_t
)0x07000000)

	)

162 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

165 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

167 ià(
I2Cx
 =ð
I2C1
)

170 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

172 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

181 
	}
}

191 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

193 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

194 
ušt16_t
 
»suÉ
 = 0x04;

195 
ušt32_t
 
pþk1
 = 8000000;

196 
RCC_ClocksTy³Def
 
rcc_þocks
;

198 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

199 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

200 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

201 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyþe
));

202 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

203 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

204 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

208 
tm´eg
 = 
I2Cx
->
CR2
;

210 
tm´eg
 &ð
CR2_FREQ_Re£t
;

212 
	`RCC_G‘ClocksF»q
(&
rcc_þocks
);

213 
pþk1
 = 
rcc_þocks
.
PCLK1_F»qu’cy
;

215 
äeq¿nge
 = (
ušt16_t
)(
pþk1
 / 1000000);

216 
tm´eg
 |ð
äeq¿nge
;

218 
I2Cx
->
CR2
 = 
tm´eg
;

222 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

225 
tm´eg
 = 0;

228 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

231 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

233 ià(
»suÉ
 < 0x04)

236 
»suÉ
 = 0x04;

239 
tm´eg
 |ð
»suÉ
;

241 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

246 ià(
I2C_In™SŒuù
->
I2C_DutyCyþe
 =ð
I2C_DutyCyþe_2
)

249 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

254 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

256 
»suÉ
 |ð
I2C_DutyCyþe_16_9
;

260 ià((
»suÉ
 & 
CCR_CCR_S‘
) == 0)

263 
»suÉ
 |ð(
ušt16_t
)0x0001;

266 
tm´eg
 |ð(
ušt16_t
)(
»suÉ
 | 
CCR_FS_S‘
);

268 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

272 
I2Cx
->
CCR
 = 
tm´eg
;

274 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

278 
tm´eg
 = 
I2Cx
->
CR1
;

280 
tm´eg
 &ð
CR1_CLEAR_Mask
;

284 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

286 
I2Cx
->
CR1
 = 
tm´eg
;

290 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

291 
	}
}

298 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

302 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

304 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

306 
I2C_In™SŒuù
->
I2C_DutyCyþe
 = 
I2C_DutyCyþe_2
;

308 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

310 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

312 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

313 
	}
}

322 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

325 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

326 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

327 ià(
NewS‹
 !ð
DISABLE
)

330 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

335 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

337 
	}
}

346 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

349 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

350 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

351 ià(
NewS‹
 !ð
DISABLE
)

354 
I2Cx
->
CR2
 |ð
CR2_DMAEN_S‘
;

359 
I2Cx
->
CR2
 &ð
CR2_DMAEN_Re£t
;

361 
	}
}

370 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

373 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

374 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

375 ià(
NewS‹
 !ð
DISABLE
)

378 
I2Cx
->
CR2
 |ð
CR2_LAST_S‘
;

383 
I2Cx
->
CR2
 &ð
CR2_LAST_Re£t
;

385 
	}
}

394 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

397 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

398 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

399 ià(
NewS‹
 !ð
DISABLE
)

402 
I2Cx
->
CR1
 |ð
CR1_START_S‘
;

407 
I2Cx
->
CR1
 &ð
CR1_START_Re£t
;

409 
	}
}

418 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

421 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

422 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

423 ià(
NewS‹
 !ð
DISABLE
)

426 
I2Cx
->
CR1
 |ð
CR1_STOP_S‘
;

431 
I2Cx
->
CR1
 &ð
CR1_STOP_Re£t
;

433 
	}
}

442 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

445 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

446 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

447 ià(
NewS‹
 !ð
DISABLE
)

450 
I2Cx
->
CR1
 |ð
CR1_ACK_S‘
;

455 
I2Cx
->
CR1
 &ð
CR1_ACK_Re£t
;

457 
	}
}

465 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

467 
ušt16_t
 
tm´eg
 = 0;

470 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

473 
tm´eg
 = 
I2Cx
->
OAR2
;

476 
tm´eg
 &ð
OAR2_ADD2_Re£t
;

479 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

482 
I2Cx
->
OAR2
 = 
tm´eg
;

483 
	}
}

492 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

495 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

496 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

497 ià(
NewS‹
 !ð
DISABLE
)

500 
I2Cx
->
OAR2
 |ð
OAR2_ENDUAL_S‘
;

505 
I2Cx
->
OAR2
 &ð
OAR2_ENDUAL_Re£t
;

507 
	}
}

516 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

519 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

520 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

521 ià(
NewS‹
 !ð
DISABLE
)

524 
I2Cx
->
CR1
 |ð
CR1_ENGC_S‘
;

529 
I2Cx
->
CR1
 &ð
CR1_ENGC_Re£t
;

531 
	}
}

545 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

548 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

549 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

550 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

552 ià(
NewS‹
 !ð
DISABLE
)

555 
I2Cx
->
CR2
 |ð
I2C_IT
;

560 
I2Cx
->
CR2
 &ð(
ušt16_t
)~
I2C_IT
;

562 
	}
}

570 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

573 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

575 
I2Cx
->
DR
 = 
D©a
;

576 
	}
}

583 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

586 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

588  (
ušt8_t
)
I2Cx
->
DR
;

589 
	}
}

601 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

604 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

605 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

607 ià(
I2C_DœeùiÚ
 !ð
I2C_DœeùiÚ_T¿nsm™‹r
)

610 
Add»ss
 |ð
OAR1_ADD0_S‘
;

615 
Add»ss
 &ð
OAR1_ADD0_Re£t
;

618 
I2Cx
->
DR
 = 
Add»ss
;

619 
	}
}

636 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

638 
__IO
 
ušt32_t
 
tmp
 = 0;

641 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

642 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

644 
tmp
 = (
ušt32_t
è
I2Cx
;

645 
tmp
 +ð
I2C_Regi¡”
;

648  (*(
__IO
 
ušt16_t
 *è
tmp
);

649 
	}
}

658 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

661 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

662 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

663 ià(
NewS‹
 !ð
DISABLE
)

666 
I2Cx
->
CR1
 |ð
CR1_SWRST_S‘
;

671 
I2Cx
->
CR1
 &ð
CR1_SWRST_Re£t
;

673 
	}
}

696 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

699 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

703 ià(
I2C_NACKPos™iÚ
 =ð
I2C_NACKPos™iÚ_Next
)

706 
I2Cx
->
CR1
 |ð
I2C_NACKPos™iÚ_Next
;

711 
I2Cx
->
CR1
 &ð
I2C_NACKPos™iÚ_Cu¼’t
;

713 
	}
}

724 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

727 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

728 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

729 ià(
I2C_SMBusAË¹
 =ð
I2C_SMBusAË¹_Low
)

732 
I2Cx
->
CR1
 |ð
I2C_SMBusAË¹_Low
;

737 
I2Cx
->
CR1
 &ð
I2C_SMBusAË¹_High
;

739 
	}
}

748 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

751 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

752 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

753 ià(
NewS‹
 !ð
DISABLE
)

756 
I2Cx
->
CR1
 |ð
CR1_PEC_S‘
;

761 
I2Cx
->
CR1
 &ð
CR1_PEC_Re£t
;

763 
	}
}

779 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

782 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

783 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

784 ià(
I2C_PECPos™iÚ
 =ð
I2C_PECPos™iÚ_Next
)

787 
I2Cx
->
CR1
 |ð
I2C_PECPos™iÚ_Next
;

792 
I2Cx
->
CR1
 &ð
I2C_PECPos™iÚ_Cu¼’t
;

794 
	}
}

803 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

806 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

807 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

808 ià(
NewS‹
 !ð
DISABLE
)

811 
I2Cx
->
CR1
 |ð
CR1_ENPEC_S‘
;

816 
I2Cx
->
CR1
 &ð
CR1_ENPEC_Re£t
;

818 
	}
}

825 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

828 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

830  ((
I2Cx
->
SR2
) >> 8);

831 
	}
}

840 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

843 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

844 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

845 ià(
NewS‹
 !ð
DISABLE
)

848 
I2Cx
->
CR1
 |ð
CR1_ENARP_S‘
;

853 
I2Cx
->
CR1
 &ð
CR1_ENARP_Re£t
;

855 
	}
}

864 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

867 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

868 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

869 ià(
NewS‹
 =ð
DISABLE
)

872 
I2Cx
->
CR1
 |ð
CR1_NOSTRETCH_S‘
;

877 
I2Cx
->
CR1
 &ð
CR1_NOSTRETCH_Re£t
;

879 
	}
}

890 
	$I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
)

893 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

894 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyþe
));

895 ià(
I2C_DutyCyþe
 !ð
I2C_DutyCyþe_16_9
)

898 
I2Cx
->
CCR
 &ð
I2C_DutyCyþe_2
;

903 
I2Cx
->
CCR
 |ð
I2C_DutyCyþe_16_9
;

905 
	}
}

1030 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1032 
ušt32_t
 
Ï¡ev’t
 = 0;

1033 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1034 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1037 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1038 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1041 
æag1
 = 
I2Cx
->
SR1
;

1042 
æag2
 = 
I2Cx
->
SR2
;

1043 
æag2
 = flag2 << 16;

1046 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1049 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1052 
¡©us
 = 
SUCCESS
;

1057 
¡©us
 = 
ERROR
;

1060  
¡©us
;

1061 
	}
}

1078 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1080 
ušt32_t
 
Ï¡ev’t
 = 0;

1081 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1084 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1087 
æag1
 = 
I2Cx
->
SR1
;

1088 
æag2
 = 
I2Cx
->
SR2
;

1089 
æag2
 = flag2 << 16;

1092 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1095  
Ï¡ev’t
;

1096 
	}
}

1133 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1135 
FÏgStus
 
b™¡©us
 = 
RESET
;

1136 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1139 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1140 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1143 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1146 
i2üeg
 = 
I2C_FLAG
 >> 28;

1149 
I2C_FLAG
 &ð
FLAG_Mask
;

1151 if(
i2üeg
 != 0)

1154 
i2cxba£
 += 0x14;

1159 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1161 
i2cxba£
 += 0x18;

1164 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ð(ušt32_t)
RESET
)

1167 
b™¡©us
 = 
SET
;

1172 
b™¡©us
 = 
RESET
;

1176  
b™¡©us
;

1177 
	}
}

1212 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1214 
ušt32_t
 
æagpos
 = 0;

1216 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1217 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1219 
æagpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1221 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1222 
	}
}

1246 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1248 
ITStus
 
b™¡©us
 = 
RESET
;

1249 
ušt32_t
 
’abË¡©us
 = 0;

1252 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1253 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1256 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_Mask
è>> 16è& (
I2Cx
->
CR2
)) ;

1259 
I2C_IT
 &ð
FLAG_Mask
;

1262 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1265 
b™¡©us
 = 
SET
;

1270 
b™¡©us
 = 
RESET
;

1273  
b™¡©us
;

1274 
	}
}

1307 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1309 
ušt32_t
 
æagpos
 = 0;

1311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1314 
æagpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1316 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1317 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_iwdg.c

23 
	~"¡m32f10x_iwdg.h
"

49 
	#KR_KEY_R–ßd
 ((
ušt16_t
)0xAAAA)

	)

50 
	#KR_KEY_EÇbË
 ((
ušt16_t
)0xCCCC)

	)

92 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

95 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

96 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

97 
	}
}

112 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

115 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

116 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

117 
	}
}

125 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

128 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

129 
IWDG
->
RLR
 = 
R–ßd
;

130 
	}
}

138 
	$IWDG_R–ßdCouÁ”
()

140 
IWDG
->
KR
 = 
KR_KEY_R–ßd
;

141 
	}
}

148 
	$IWDG_EÇbË
()

150 
IWDG
->
KR
 = 
KR_KEY_EÇbË
;

151 
	}
}

161 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

163 
FÏgStus
 
b™¡©us
 = 
RESET
;

165 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

166 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ð(
ušt32_t
)
RESET
)

168 
b™¡©us
 = 
SET
;

172 
b™¡©us
 = 
RESET
;

175  
b™¡©us
;

176 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_pwr.c

23 
	~"¡m32f10x_pwr.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

54 
	#DBP_B™Numb”
 0x08

	)

55 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

58 
	#PVDE_B™Numb”
 0x04

	)

59 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

64 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

65 
	#EWUP_B™Numb”
 0x08

	)

66 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
EWUP_B™Numb”
 * 4))

	)

71 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

72 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

112 
	$PWR_DeIn™
()

114 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

115 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

116 
	}
}

124 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

127 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

128 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

129 
	}
}

137 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

140 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

141 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

142 
	}
}

158 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

160 
ušt32_t
 
tm´eg
 = 0;

162 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

163 
tm´eg
 = 
PWR
->
CR
;

165 
tm´eg
 &ð
CR_PLS_MASK
;

167 
tm´eg
 |ð
PWR_PVDLev–
;

169 
PWR
->
CR
 = 
tm´eg
;

170 
	}
}

178 
	$PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

181 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

182 *(
__IO
 
ušt32_t
 *è
CSR_EWUP_BB
 = (ušt32_t)
NewS‹
;

183 
	}
}

197 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

199 
ušt32_t
 
tm´eg
 = 0;

201 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

202 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

205 
tm´eg
 = 
PWR
->
CR
;

207 
tm´eg
 &ð
CR_DS_MASK
;

209 
tm´eg
 |ð
PWR_ReguÏtÜ
;

211 
PWR
->
CR
 = 
tm´eg
;

213 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

216 if(
PWR_STOPEÁry
 =ð
PWR_STOPEÁry_WFI
)

219 
	`__WFI
();

224 
	`__WFE
();

228 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP
);

229 
	}
}

236 
	$PWR_EÁ”STANDBYMode
()

239 
PWR
->
CR
 |ð
PWR_CR_CWUF
;

241 
PWR
->
CR
 |ð
PWR_CR_PDDS
;

243 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

245 #ià
	`defšed
 ( 
__CC_ARM
 )

246 
	`__fÜû_¡Ües
();

249 
	`__WFI
();

250 
	}
}

261 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

263 
FÏgStus
 
b™¡©us
 = 
RESET
;

265 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

267 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ð(
ušt32_t
)
RESET
)

269 
b™¡©us
 = 
SET
;

273 
b™¡©us
 = 
RESET
;

276  
b™¡©us
;

277 
	}
}

287 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

290 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

292 
PWR
->
CR
 |ð
PWR_FLAG
 << 2;

293 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_rcc.c

23 
	~"¡m32f10x_rcc.h
"

47 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

53 
	#HSION_B™Numb”
 0x00

	)

54 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

57 
	#PLLON_B™Numb”
 0x18

	)

58 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

60 #ifdeà
STM32F10X_CL


62 
	#PLL2ON_B™Numb”
 0x1A

	)

63 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL2ON_B™Numb”
 * 4))

	)

66 
	#PLL3ON_B™Numb”
 0x1C

	)

67 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL3ON_B™Numb”
 * 4))

	)

71 
	#CSSON_B™Numb”
 0x13

	)

72 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

77 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

79 #iâdeà
STM32F10X_CL


80 
	#USBPRE_B™Numb”
 0x16

	)

81 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
USBPRE_B™Numb”
 * 4))

	)

83 
	#OTGFSPRE_B™Numb”
 0x16

	)

84 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
OTGFSPRE_B™Numb”
 * 4))

	)

90 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

91 
	#RTCEN_B™Numb”
 0x0F

	)

92 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

95 
	#BDRST_B™Numb”
 0x10

	)

96 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

101 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

102 
	#LSION_B™Numb”
 0x00

	)

103 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

105 #ifdeà
STM32F10X_CL


109 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

110 
	#I2S2SRC_B™Numb”
 0x11

	)

111 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S2SRC_B™Numb”
 * 4))

	)

114 
	#I2S3SRC_B™Numb”
 0x12

	)

115 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S3SRC_B™Numb”
 * 4))

	)

121 
	#CR_HSEBYP_Re£t
 ((
ušt32_t
)0xFFFBFFFF)

	)

122 
	#CR_HSEBYP_S‘
 ((
ušt32_t
)0x00040000)

	)

123 
	#CR_HSEON_Re£t
 ((
ušt32_t
)0xFFFEFFFF)

	)

124 
	#CR_HSEON_S‘
 ((
ušt32_t
)0x00010000)

	)

125 
	#CR_HSITRIM_Mask
 ((
ušt32_t
)0xFFFFFF07)

	)

128 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

129 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC2FFFF)

	)

131 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC0FFFF)

	)

134 
	#CFGR_PLLMuÎ_Mask
 ((
ušt32_t
)0x003C0000)

	)

135 
	#CFGR_PLLSRC_Mask
 ((
ušt32_t
)0x00010000)

	)

136 
	#CFGR_PLLXTPRE_Mask
 ((
ušt32_t
)0x00020000)

	)

137 
	#CFGR_SWS_Mask
 ((
ušt32_t
)0x0000000C)

	)

138 
	#CFGR_SW_Mask
 ((
ušt32_t
)0xFFFFFFFC)

	)

139 
	#CFGR_HPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFFFF0F)

	)

140 
	#CFGR_HPRE_S‘_Mask
 ((
ušt32_t
)0x000000F0)

	)

141 
	#CFGR_PPRE1_Re£t_Mask
 ((
ušt32_t
)0xFFFFF8FF)

	)

142 
	#CFGR_PPRE1_S‘_Mask
 ((
ušt32_t
)0x00000700)

	)

143 
	#CFGR_PPRE2_Re£t_Mask
 ((
ušt32_t
)0xFFFFC7FF)

	)

144 
	#CFGR_PPRE2_S‘_Mask
 ((
ušt32_t
)0x00003800)

	)

145 
	#CFGR_ADCPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFF3FFF)

	)

146 
	#CFGR_ADCPRE_S‘_Mask
 ((
ušt32_t
)0x0000C000)

	)

149 
	#CSR_RMVF_S‘
 ((
ušt32_t
)0x01000000)

	)

151 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

153 
	#CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000)

	)

154 
	#CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000F)

	)

156 #ifdeà
STM32F10X_CL


157 
	#CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0)

	)

158 
	#CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00)

	)

159 
	#CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000)

	)

163 
	#FLAG_Mask
 ((
ušt8_t
)0x1F)

	)

166 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021009)

	)

169 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)0x4002100A)

	)

172 
	#CFGR_BYTE4_ADDRESS
 ((
ušt32_t
)0x40021007)

	)

175 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

193 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

194 
__I
 
ušt8_t
 
	gADCP»scTabË
[4] = {2, 4, 6, 8};

217 
	$RCC_DeIn™
()

220 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

223 #iâdeà
STM32F10X_CL


224 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

226 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

230 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

233 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

236 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

238 #ifdeà
STM32F10X_CL


240 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

243 
RCC
->
CIR
 = 0x00FF0000;

246 
RCC
->
CFGR2
 = 0x00000000;

247 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

249 
RCC
->
CIR
 = 0x009F0000;

252 
RCC
->
CFGR2
 = 0x00000000;

255 
RCC
->
CIR
 = 0x009F0000;

258 
	}
}

270 
	$RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
)

273 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

276 
RCC
->
CR
 &ð
CR_HSEON_Re£t
;

278 
RCC
->
CR
 &ð
CR_HSEBYP_Re£t
;

280 
RCC_HSE
)

282 
RCC_HSE_ON
:

284 
RCC
->
CR
 |ð
CR_HSEON_S‘
;

287 
RCC_HSE_By·ss
:

289 
RCC
->
CR
 |ð
CR_HSEBYP_S‘
 | 
CR_HSEON_S‘
;

295 
	}
}

304 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

306 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0;

307 
E¼ÜStus
 
¡©us
 = 
ERROR
;

308 
FÏgStus
 
HSEStus
 = 
RESET
;

313 
HSEStus
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

314 
S¹UpCouÁ”
++;

315 } (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
HSEStus
 =ð
RESET
));

317 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

319 
¡©us
 = 
SUCCESS
;

323 
¡©us
 = 
ERROR
;

325  (
¡©us
);

326 
	}
}

334 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

336 
ušt32_t
 
tm´eg
 = 0;

338 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

339 
tm´eg
 = 
RCC
->
CR
;

341 
tm´eg
 &ð
CR_HSITRIM_Mask
;

343 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

345 
RCC
->
CR
 = 
tm´eg
;

346 
	}
}

354 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

357 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

358 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

359 
	}
}

378 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
)

380 
ušt32_t
 
tm´eg
 = 0;

383 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

384 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

386 
tm´eg
 = 
RCC
->
CFGR
;

388 
tm´eg
 &ð
CFGR_PLL_Mask
;

390 
tm´eg
 |ð
RCC_PLLSourû
 | 
RCC_PLLMul
;

392 
RCC
->
CFGR
 = 
tm´eg
;

393 
	}
}

401 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

404 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

406 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

407 
	}
}

409 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

426 
	$RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
)

428 
ušt32_t
 
tm´eg
 = 0;

431 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sourû
));

432 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

434 
tm´eg
 = 
RCC
->
CFGR2
;

436 
tm´eg
 &ð~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

438 
tm´eg
 |ð
RCC_PREDIV1_Sourû
 | 
RCC_PREDIV1_Div
 ;

440 
RCC
->
CFGR2
 = 
tm´eg
;

441 
	}
}

444 #ifdeà
STM32F10X_CL


454 
	$RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
)

456 
ušt32_t
 
tm´eg
 = 0;

459 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

461 
tm´eg
 = 
RCC
->
CFGR2
;

463 
tm´eg
 &ð~
CFGR2_PREDIV2
;

465 
tm´eg
 |ð
RCC_PREDIV2_Div
;

467 
RCC
->
CFGR2
 = 
tm´eg
;

468 
	}
}

479 
	$RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
)

481 
ušt32_t
 
tm´eg
 = 0;

484 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

486 
tm´eg
 = 
RCC
->
CFGR2
;

488 
tm´eg
 &ð~
CFGR2_PLL2MUL
;

490 
tm´eg
 |ð
RCC_PLL2Mul
;

492 
RCC
->
CFGR2
 = 
tm´eg
;

493 
	}
}

505 
	$RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
)

508 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

510 *(
__IO
 
ušt32_t
 *è
CR_PLL2ON_BB
 = (ušt32_t)
NewS‹
;

511 
	}
}

523 
	$RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
)

525 
ušt32_t
 
tm´eg
 = 0;

528 
	`as£¹_·¿m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

530 
tm´eg
 = 
RCC
->
CFGR2
;

532 
tm´eg
 &ð~
CFGR2_PLL3MUL
;

534 
tm´eg
 |ð
RCC_PLL3Mul
;

536 
RCC
->
CFGR2
 = 
tm´eg
;

537 
	}
}

546 
	$RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
)

550 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

551 *(
__IO
 
ušt32_t
 *è
CR_PLL3ON_BB
 = (ušt32_t)
NewS‹
;

552 
	}
}

564 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

566 
ušt32_t
 
tm´eg
 = 0;

568 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

569 
tm´eg
 = 
RCC
->
CFGR
;

571 
tm´eg
 &ð
CFGR_SW_Mask
;

573 
tm´eg
 |ð
RCC_SYSCLKSourû
;

575 
RCC
->
CFGR
 = 
tm´eg
;

576 
	}
}

587 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

589  ((
ušt8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

590 
	}
}

608 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

610 
ušt32_t
 
tm´eg
 = 0;

612 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

613 
tm´eg
 = 
RCC
->
CFGR
;

615 
tm´eg
 &ð
CFGR_HPRE_Re£t_Mask
;

617 
tm´eg
 |ð
RCC_SYSCLK
;

619 
RCC
->
CFGR
 = 
tm´eg
;

620 
	}
}

634 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

636 
ušt32_t
 
tm´eg
 = 0;

638 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

639 
tm´eg
 = 
RCC
->
CFGR
;

641 
tm´eg
 &ð
CFGR_PPRE1_Re£t_Mask
;

643 
tm´eg
 |ð
RCC_HCLK
;

645 
RCC
->
CFGR
 = 
tm´eg
;

646 
	}
}

660 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

662 
ušt32_t
 
tm´eg
 = 0;

664 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

665 
tm´eg
 = 
RCC
->
CFGR
;

667 
tm´eg
 &ð
CFGR_PPRE2_Re£t_Mask
;

669 
tm´eg
 |ð
RCC_HCLK
 << 3;

671 
RCC
->
CFGR
 = 
tm´eg
;

672 
	}
}

700 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

703 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

704 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

705 ià(
NewS‹
 !ð
DISABLE
)

708 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ð
RCC_IT
;

713 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

715 
	}
}

717 #iâdeà
STM32F10X_CL


728 
	$RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
)

731 
	`as£¹_·¿m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSourû
));

733 *(
__IO
 
ušt32_t
 *è
CFGR_USBPRE_BB
 = 
RCC_USBCLKSourû
;

734 
	}
}

746 
	$RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
)

749 
	`as£¹_·¿m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSourû
));

751 *(
__IO
 
ušt32_t
 *è
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSourû
;

752 
	}
}

766 
	$RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
)

768 
ušt32_t
 
tm´eg
 = 0;

770 
	`as£¹_·¿m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

771 
tm´eg
 = 
RCC
->
CFGR
;

773 
tm´eg
 &ð
CFGR_ADCPRE_Re£t_Mask
;

775 
tm´eg
 |ð
RCC_PCLK2
;

777 
RCC
->
CFGR
 = 
tm´eg
;

778 
	}
}

780 #ifdeà
STM32F10X_CL


792 
	$RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
)

795 
	`as£¹_·¿m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSourû
));

797 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSourû
;

798 
	}
}

811 
	$RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
)

814 
	`as£¹_·¿m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSourû
));

816 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSourû
;

817 
	}
}

829 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

832 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

835 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

837 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

839 
RCC_LSE
)

841 
RCC_LSE_ON
:

843 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

846 
RCC_LSE_By·ss
:

848 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

854 
	}
}

862 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

865 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

866 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

867 
	}
}

879 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

882 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

884 
RCC
->
BDCR
 |ð
RCC_RTCCLKSourû
;

885 
	}
}

893 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

896 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

897 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

898 
	}
}

908 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

910 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´esc
 = 0;

912 #ifdeà 
STM32F10X_CL


913 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

916 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

917 
ušt32_t
 
´ediv1çùÜ
 = 0;

921 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

923 
tmp
)

926 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

929 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

934 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
CFGR_PLLMuÎ_Mask
;

935 
¶lsourû
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

937 #iâdeà
STM32F10X_CL


938 
¶lmuÎ
 = (…llmull >> 18) + 2;

940 ià(
¶lsourû
 == 0x00)

942 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

946 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

947 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

949 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

952 ià((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
è!ð(
ušt32_t
)
RESET
)

954 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

958 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
 * 
¶lmuÎ
;

963 
¶lmuÎ
 =…llmull >> 18;

965 ià(
¶lmuÎ
 != 0x0D)

967 
¶lmuÎ
 += 2;

971 
¶lmuÎ
 = 13 / 2;

974 ià(
¶lsourû
 == 0x00)

976 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

982 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

983 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

985 ià(
´ediv1sourû
 == 0)

987 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

993 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

994 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

995 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

1002 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S‘_Mask
;

1009 
tmp
 =mp >> 4;

1010 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1012 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S‘_Mask
;

1015 
tmp
 =mp >> 8;

1016 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1018 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S‘_Mask
;

1021 
tmp
 =mp >> 11;

1022 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1024 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S‘_Mask
;

1027 
tmp
 =mp >> 14;

1028 
´esc
 = 
ADCP»scTabË
[
tmp
];

1030 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
 / 
´esc
;

1031 
	}
}

1064 
	$RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1067 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBP”h
));

1068 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1070 ià(
NewS‹
 !ð
DISABLE
)

1072 
RCC
->
AHBENR
 |ð
RCC_AHBP”h
;

1076 
RCC
->
AHBENR
 &ð~
RCC_AHBP”h
;

1078 
	}
}

1095 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1098 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1099 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1100 ià(
NewS‹
 !ð
DISABLE
)

1102 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1106 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1108 
	}
}

1126 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1129 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1130 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1131 ià(
NewS‹
 !ð
DISABLE
)

1133 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1137 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1139 
	}
}

1141 #ifdeà
STM32F10X_CL


1153 
	$RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1156 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBP”h
));

1157 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1159 ià(
NewS‹
 !ð
DISABLE
)

1161 
RCC
->
AHBRSTR
 |ð
RCC_AHBP”h
;

1165 
RCC
->
AHBRSTR
 &ð~
RCC_AHBP”h
;

1167 
	}
}

1185 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1188 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1189 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1190 ià(
NewS‹
 !ð
DISABLE
)

1192 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1196 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1198 
	}
}

1216 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1219 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1220 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1221 ià(
NewS‹
 !ð
DISABLE
)

1223 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1227 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1229 
	}
}

1237 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1240 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1241 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1242 
	}
}

1250 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

1253 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1254 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

1255 
	}
}

1282 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
)

1285 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1288 *(
__IO
 
ušt8_t
 *è
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1289 
	}
}

1326 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1328 
ušt32_t
 
tmp
 = 0;

1329 
ušt32_t
 
¡©u¤eg
 = 0;

1330 
FÏgStus
 
b™¡©us
 = 
RESET
;

1332 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1335 
tmp
 = 
RCC_FLAG
 >> 5;

1336 ià(
tmp
 == 1)

1338 
¡©u¤eg
 = 
RCC
->
CR
;

1340 ià(
tmp
 == 2)

1342 
¡©u¤eg
 = 
RCC
->
BDCR
;

1346 
¡©u¤eg
 = 
RCC
->
CSR
;

1350 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1351 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1353 
b™¡©us
 = 
SET
;

1357 
b™¡©us
 = 
RESET
;

1361  
b™¡©us
;

1362 
	}
}

1371 
	$RCC_CË¬FÏg
()

1374 
RCC
->
CSR
 |ð
CSR_RMVF_S‘
;

1375 
	}
}

1402 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1404 
ITStus
 
b™¡©us
 = 
RESET
;

1406 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1409 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1411 
b™¡©us
 = 
SET
;

1415 
b™¡©us
 = 
RESET
;

1419  
b™¡©us
;

1420 
	}
}

1448 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1451 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1455 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1456 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_rtc.c

23 
	~"¡m32f10x_¹c.h
"

44 
	#RTC_LSB_MASK
 ((
ušt32_t
)0x0000FFFFè

	)

45 
	#PRLH_MSB_MASK
 ((
ušt32_t
)0x000F0000è

	)

90 
	$RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

93 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

94 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

96 ià(
NewS‹
 !ð
DISABLE
)

98 
RTC
->
CRH
 |ð
RTC_IT
;

102 
RTC
->
CRH
 &ð(
ušt16_t
)~
RTC_IT
;

104 
	}
}

111 
	$RTC_EÁ”CÚfigMode
()

114 
RTC
->
CRL
 |ð
RTC_CRL_CNF
;

115 
	}
}

122 
	$RTC_Ex™CÚfigMode
()

125 
RTC
->
CRL
 &ð(
ušt16_t
)~((ušt16_t)
RTC_CRL_CNF
);

126 
	}
}

133 
ušt32_t
 
	$RTC_G‘CouÁ”
()

135 
ušt16_t
 
tmp
 = 0;

136 
tmp
 = 
RTC
->
CNTL
;

137  (((
ušt32_t
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

138 
	}
}

145 
	$RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
)

147 
	`RTC_EÁ”CÚfigMode
();

149 
RTC
->
CNTH
 = 
CouÁ”V®ue
 >> 16;

151 
RTC
->
CNTL
 = (
CouÁ”V®ue
 & 
RTC_LSB_MASK
);

152 
	`RTC_Ex™CÚfigMode
();

153 
	}
}

160 
	$RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
)

163 
	`as£¹_·¿m
(
	`IS_RTC_PRESCALER
(
P»sÿËrV®ue
));

165 
	`RTC_EÁ”CÚfigMode
();

167 
RTC
->
PRLH
 = (
P»sÿËrV®ue
 & 
PRLH_MSB_MASK
) >> 16;

169 
RTC
->
PRLL
 = (
P»sÿËrV®ue
 & 
RTC_LSB_MASK
);

170 
	`RTC_Ex™CÚfigMode
();

171 
	}
}

178 
	$RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
)

180 
	`RTC_EÁ”CÚfigMode
();

182 
RTC
->
ALRH
 = 
AÏrmV®ue
 >> 16;

184 
RTC
->
ALRL
 = (
AÏrmV®ue
 & 
RTC_LSB_MASK
);

185 
	`RTC_Ex™CÚfigMode
();

186 
	}
}

193 
ušt32_t
 
	$RTC_G‘Divid”
()

195 
ušt32_t
 
tmp
 = 0x00;

196 
tmp
 = ((
ušt32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

197 
tmp
 |ð
RTC
->
DIVL
;

198  
tmp
;

199 
	}
}

207 
	$RTC_Wa™FÜLa¡Task
()

210 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
è=ð(
ušt16_t
)
RESET
)

213 
	}
}

223 
	$RTC_Wa™FÜSynchro
()

226 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG_RSF
;

228 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
è=ð(
ušt16_t
)
RESET
)

231 
	}
}

244 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
)

246 
FÏgStus
 
b™¡©us
 = 
RESET
;

249 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

251 ià((
RTC
->
CRL
 & 
RTC_FLAG
è!ð(
ušt16_t
)
RESET
)

253 
b™¡©us
 = 
SET
;

257 
b™¡©us
 = 
RESET
;

259  
b™¡©us
;

260 
	}
}

273 
	$RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
)

276 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

279 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG
;

280 
	}
}

291 
ITStus
 
	$RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
)

293 
ITStus
 
b™¡©us
 = 
RESET
;

295 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

297 
b™¡©us
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

298 ià(((
RTC
->
CRH
 & 
RTC_IT
è!ð(
ušt16_t
)
RESET
è&& (
b™¡©us
 != (uint16_t)RESET))

300 
b™¡©us
 = 
SET
;

304 
b™¡©us
 = 
RESET
;

306  
b™¡©us
;

307 
	}
}

318 
	$RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
)

321 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

324 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_IT
;

325 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_sdio.c

23 
	~"¡m32f10x_sdio.h
"

24 
	~"¡m32f10x_rcc.h
"

40 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

45 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

46 
	#CLKEN_B™Numb”
 0x08

	)

47 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_B™Numb”
 * 4))

	)

52 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

53 
	#SDIOSUSPEND_B™Numb”
 0x0B

	)

54 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_B™Numb”
 * 4))

	)

57 
	#ENCMDCOMPL_B™Numb”
 0x0C

	)

58 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_B™Numb”
 * 4))

	)

61 
	#NIEN_B™Numb”
 0x0D

	)

62 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_B™Numb”
 * 4))

	)

65 
	#ATACMD_B™Numb”
 0x0E

	)

66 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_B™Numb”
 * 4))

	)

71 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

72 
	#DMAEN_B™Numb”
 0x03

	)

73 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_B™Numb”
 * 4))

	)

76 
	#RWSTART_B™Numb”
 0x08

	)

77 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_B™Numb”
 * 4))

	)

80 
	#RWSTOP_B™Numb”
 0x09

	)

81 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_B™Numb”
 * 4))

	)

84 
	#RWMOD_B™Numb”
 0x0A

	)

85 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_B™Numb”
 * 4))

	)

88 
	#SDIOEN_B™Numb”
 0x0B

	)

89 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_B™Numb”
 * 4))

	)

96 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF8100)

	)

101 
	#PWR_PWRCTRL_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

106 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)0xFFFFFF08)

	)

111 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)0xFFFFF800)

	)

114 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

161 
	$SDIO_DeIn™
()

163 
SDIO
->
POWER
 = 0x00000000;

164 
SDIO
->
CLKCR
 = 0x00000000;

165 
SDIO
->
ARG
 = 0x00000000;

166 
SDIO
->
CMD
 = 0x00000000;

167 
SDIO
->
DTIMER
 = 0x00000000;

168 
SDIO
->
DLEN
 = 0x00000000;

169 
SDIO
->
DCTRL
 = 0x00000000;

170 
SDIO
->
ICR
 = 0x00C007FF;

171 
SDIO
->
MASK
 = 0x00000000;

172 
	}
}

181 
	$SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

183 
ušt32_t
 
tm´eg
 = 0;

186 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_In™SŒuù
->
SDIO_ClockEdge
));

187 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
));

188 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
));

189 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_In™SŒuù
->
SDIO_BusWide
));

190 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
));

194 
tm´eg
 = 
SDIO
->
CLKCR
;

197 
tm´eg
 &ð
CLKCR_CLEAR_MASK
;

205 
tm´eg
 |ð(
SDIO_In™SŒuù
->
SDIO_ClockDiv
 | SDIO_In™SŒuù->
SDIO_ClockPow”Save
 |

206 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 | SDIO_In™SŒuù->
SDIO_BusWide
 |

207 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 | SDIO_In™SŒuù->
SDIO_H¬dw¬eFlowCÚŒÞ
);

210 
SDIO
->
CLKCR
 = 
tm´eg
;

211 
	}
}

219 
	$SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

222 
SDIO_In™SŒuù
->
SDIO_ClockDiv
 = 0x00;

223 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risšg
;

224 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 = 
SDIO_ClockBy·ss_Di§bË
;

225 
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
 = 
SDIO_ClockPow”Save_Di§bË
;

226 
SDIO_In™SŒuù
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

227 
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
 = 
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
;

228 
	}
}

235 
	$SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

238 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

240 *(
__IO
 
ušt32_t
 *è
CLKCR_CLKEN_BB
 = (ušt32_t)
NewS‹
;

241 
	}
}

251 
	$SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
)

254 
	`as£¹_·¿m
(
	`IS_SDIO_POWER_STATE
(
SDIO_Pow”S‹
));

256 
SDIO
->
POWER
 &ð
PWR_PWRCTRL_MASK
;

257 
SDIO
->
POWER
 |ð
SDIO_Pow”S‹
;

258 
	}
}

269 
ušt32_t
 
	$SDIO_G‘Pow”S‹
()

271  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

272 
	}
}

307 
	$SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
)

310 
	`as£¹_·¿m
(
	`IS_SDIO_IT
(
SDIO_IT
));

311 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

313 ià(
NewS‹
 !ð
DISABLE
)

316 
SDIO
->
MASK
 |ð
SDIO_IT
;

321 
SDIO
->
MASK
 &ð~
SDIO_IT
;

323 
	}
}

331 
	$SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

334 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

336 *(
__IO
 
ušt32_t
 *è
DCTRL_DMAEN_BB
 = (ušt32_t)
NewS‹
;

337 
	}
}

346 
	$SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

348 
ušt32_t
 
tm´eg
 = 0;

351 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
));

352 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
));

353 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
));

354 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
));

358 
SDIO
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
;

362 
tm´eg
 = 
SDIO
->
CMD
;

364 
tm´eg
 &ð
CMD_CLEAR_MASK
;

369 
tm´eg
 |ð(
ušt32_t
)
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 | SDIO_CmdIn™SŒuù->
SDIO_Re¥Ú£


370 | 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 | SDIO_CmdIn™SŒuù->
SDIO_CPSM
;

373 
SDIO
->
CMD
 = 
tm´eg
;

374 
	}
}

382 
	$SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
)

385 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
 = 0x00;

386 
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 = 0x00;

387 
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
 = 
SDIO_Re¥Ú£_No
;

388 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 = 
SDIO_Wa™_No
;

389 
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
 = 
SDIO_CPSM_Di§bË
;

390 
	}
}

397 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
()

399  (
ušt8_t
)(
SDIO
->
RESPCMD
);

400 
	}
}

412 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

414 
__IO
 
ušt32_t
 
tmp
 = 0;

417 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

419 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

421  (*(
__IO
 
ušt32_t
 *è
tmp
);

422 
	}
}

431 
	$SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

433 
ušt32_t
 
tm´eg
 = 0;

436 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
));

437 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
));

438 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
));

439 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
));

440 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
));

444 
SDIO
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
;

448 
SDIO
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
;

452 
tm´eg
 = 
SDIO
->
DCTRL
;

454 
tm´eg
 &ð
DCTRL_CLEAR_MASK
;

459 
tm´eg
 |ð(
ušt32_t
)
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 | SDIO_D©aIn™SŒuù->
SDIO_T¿nsãrDœ


460 | 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 | SDIO_D©aIn™SŒuù->
SDIO_DPSM
;

463 
SDIO
->
DCTRL
 = 
tm´eg
;

464 
	}
}

472 
	$SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

475 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

476 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
 = 0x00;

477 
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

478 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
 = 
SDIO_T¿nsãrDœ_ToC¬d
;

479 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 = 
SDIO_T¿nsãrMode_Block
;

480 
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
 = 
SDIO_DPSM_Di§bË
;

481 
	}
}

488 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
()

490  
SDIO
->
DCOUNT
;

491 
	}
}

498 
ušt32_t
 
	$SDIO_R—dD©a
()

500  
SDIO
->
FIFO
;

501 
	}
}

508 
	$SDIO_Wr™eD©a
(
ušt32_t
 
D©a
)

510 
SDIO
->
FIFO
 = 
D©a
;

511 
	}
}

518 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
()

520  
SDIO
->
FIFOCNT
;

521 
	}
}

529 
	$SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

532 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

534 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = (ušt32_tè
NewS‹
;

535 
	}
}

543 
	$SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

546 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

548 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = (ušt32_tè
NewS‹
;

549 
	}
}

559 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

562 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

564 *(
__IO
 
ušt32_t
 *è
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

565 
	}
}

573 
	$SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
)

576 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

578 *(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = (ušt32_t)
NewS‹
;

579 
	}
}

587 
	$SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
)

590 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

592 *(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = (ušt32_t)
NewS‹
;

593 
	}
}

601 
	$SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

604 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

606 *(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = (ušt32_t)
NewS‹
;

607 
	}
}

614 
	$SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
)

617 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

619 *(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)((~((ušt32_t)
NewS‹
)) & ((uint32_t)0x1));

620 
	}
}

627 
	$SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
)

630 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

632 *(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = (ušt32_t)
NewS‹
;

633 
	}
}

666 
FÏgStus
 
	$SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
)

668 
FÏgStus
 
b™¡©us
 = 
RESET
;

671 
	`as£¹_·¿m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

673 ià((
SDIO
->
STA
 & 
SDIO_FLAG
è!ð(
ušt32_t
)
RESET
)

675 
b™¡©us
 = 
SET
;

679 
b™¡©us
 = 
RESET
;

681  
b™¡©us
;

682 
	}
}

704 
	$SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
)

707 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

709 
SDIO
->
ICR
 = 
SDIO_FLAG
;

710 
	}
}

743 
ITStus
 
	$SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
)

745 
ITStus
 
b™¡©us
 = 
RESET
;

748 
	`as£¹_·¿m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

749 ià((
SDIO
->
STA
 & 
SDIO_IT
è!ð(
ušt32_t
)
RESET
)

751 
b™¡©us
 = 
SET
;

755 
b™¡©us
 = 
RESET
;

757  
b™¡©us
;

758 
	}
}

779 
	$SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
)

782 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

784 
SDIO
->
ICR
 = 
SDIO_IT
;

785 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_spi.c

23 
	~"¡m32f10x_¥i.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CR1_SPE_S‘
 ((
ušt16_t
)0x0040)

	)

50 
	#CR1_SPE_Re£t
 ((
ušt16_t
)0xFFBF)

	)

53 
	#I2SCFGR_I2SE_S‘
 ((
ušt16_t
)0x0400)

	)

54 
	#I2SCFGR_I2SE_Re£t
 ((
ušt16_t
)0xFBFF)

	)

57 
	#CR1_CRCNext_S‘
 ((
ušt16_t
)0x1000)

	)

60 
	#CR1_CRCEN_S‘
 ((
ušt16_t
)0x2000)

	)

61 
	#CR1_CRCEN_Re£t
 ((
ušt16_t
)0xDFFF)

	)

64 
	#CR2_SSOE_S‘
 ((
ušt16_t
)0x0004)

	)

65 
	#CR2_SSOE_Re£t
 ((
ušt16_t
)0xFFFB)

	)

68 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0x3040)

	)

69 
	#I2SCFGR_CLEAR_Mask
 ((
ušt16_t
)0xF040)

	)

72 
	#SPI_Mode_S–eù
 ((
ušt16_t
)0xF7FF)

	)

73 
	#I2S_Mode_S–eù
 ((
ušt16_t
)0x0800)

	)

76 
	#I2S2_CLOCK_SRC
 ((
ušt32_t
)(0x00020000))

	)

77 
	#I2S3_CLOCK_SRC
 ((
ušt32_t
)(0x00040000))

	)

78 
	#I2S_MUL_MASK
 ((
ušt32_t
)(0x0000F000))

	)

79 
	#I2S_DIV_MASK
 ((
ušt32_t
)(0x000000F0))

	)

119 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

122 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

124 ià(
SPIx
 =ð
SPI1
)

127 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

129 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

131 ià(
SPIx
 =ð
SPI2
)

134 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

140 ià(
SPIx
 =ð
SPI3
)

143 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

148 
	}
}

158 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

160 
ušt16_t
 
tm´eg
 = 0;

163 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

166 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

167 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

168 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

169 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

170 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

171 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

172 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

173 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

174 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

178 
tm´eg
 = 
SPIx
->
CR1
;

180 
tm´eg
 &ð
CR1_CLEAR_Mask
;

189 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

190 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

191 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

192 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

194 
SPIx
->
CR1
 = 
tm´eg
;

197 
SPIx
->
I2SCFGR
 &ð
SPI_Mode_S–eù
;

201 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

202 
	}
}

219 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

221 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

222 
ušt32_t
 
tmp
 = 0;

223 
RCC_ClocksTy³Def
 
RCC_Clocks
;

224 
ušt32_t
 
sourûþock
 = 0;

227 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

228 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

229 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

230 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

231 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

232 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

233 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

237 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_Mask
;

238 
SPIx
->
I2SPR
 = 0x0002;

241 
tm´eg
 = 
SPIx
->
I2SCFGR
;

244 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

246 
i2sodd
 = (
ušt16_t
)0;

247 
i2sdiv
 = (
ušt16_t
)2;

253 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

256 
·ck‘Ëngth
 = 1;

261 
·ck‘Ëngth
 = 2;

265 if(((
ušt32_t
)
SPIx
è=ð
SPI2_BASE
)

268 
tmp
 = 
I2S2_CLOCK_SRC
;

273 
tmp
 = 
I2S3_CLOCK_SRC
;

278 #ifdeà
STM32F10X_CL


279 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

282 
tmp
 = (
ušt32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

285 if((
tmp
 > 5) && (tmp < 15))

288 
tmp
 += 2;

292 ià(
tmp
 == 15)

295 
tmp
 = 20;

299 
sourûþock
 = (
ušt32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

302 
sourûþock
 = (
ušt32_t
è((
HSE_V®ue
 / sourûþockè* 
tmp
 * 2);

307 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

310 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

314 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

317 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

321 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

324 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

329 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

333 
tmp
 =mp / 10;

336 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

339 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

342 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

346 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

349 
i2sdiv
 = 2;

350 
i2sodd
 = 0;

354 
SPIx
->
I2SPR
 = (
ušt16_t
)(
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

357 
tm´eg
 |ð(
ušt16_t
)(
I2S_Mode_S–eù
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

358 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

359 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

362 
SPIx
->
I2SCFGR
 = 
tm´eg
;

363 
	}
}

370 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

374 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

376 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

378 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

380 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

382 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

384 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

386 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

388 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

390 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

391 
	}
}

398 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

402 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

405 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

408 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

411 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

414 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

417 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

418 
	}
}

427 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

430 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

431 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

432 ià(
NewS‹
 !ð
DISABLE
)

435 
SPIx
->
CR1
 |ð
CR1_SPE_S‘
;

440 
SPIx
->
CR1
 &ð
CR1_SPE_Re£t
;

442 
	}
}

451 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

454 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

455 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

456 ià(
NewS‹
 !ð
DISABLE
)

459 
SPIx
->
I2SCFGR
 |ð
I2SCFGR_I2SE_S‘
;

464 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_I2SE_Re£t
;

466 
	}
}

482 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

484 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

486 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

487 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

488 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

491 
™pos
 = 
SPI_I2S_IT
 >> 4;

494 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

496 ià(
NewS‹
 !ð
DISABLE
)

499 
SPIx
->
CR2
 |ð
™mask
;

504 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

506 
	}
}

521 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

524 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

525 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

526 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

527 ià(
NewS‹
 !ð
DISABLE
)

530 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

535 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

537 
	}
}

547 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

550 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

553 
SPIx
->
DR
 = 
D©a
;

554 
	}
}

563 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

566 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

569  
SPIx
->
DR
;

570 
	}
}

581 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

584 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

585 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

586 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

589 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

594 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

596 
	}
}

605 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

608 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

609 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

610 ià(
NewS‹
 !ð
DISABLE
)

613 
SPIx
->
CR2
 |ð
CR2_SSOE_S‘
;

618 
SPIx
->
CR2
 &ð
CR2_SSOE_Re£t
;

620 
	}
}

631 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

634 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

635 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

637 
SPIx
->
CR1
 &ð(
ušt16_t
)~
SPI_D©aSize_16b
;

639 
SPIx
->
CR1
 |ð
SPI_D©aSize
;

640 
	}
}

647 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

650 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

653 
SPIx
->
CR1
 |ð
CR1_CRCNext_S‘
;

654 
	}
}

663 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

666 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

668 ià(
NewS‹
 !ð
DISABLE
)

671 
SPIx
->
CR1
 |ð
CR1_CRCEN_S‘
;

676 
SPIx
->
CR1
 &ð
CR1_CRCEN_Re£t
;

678 
	}
}

689 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

691 
ušt16_t
 
üüeg
 = 0;

693 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

694 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

695 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

698 
üüeg
 = 
SPIx
->
TXCRCR
;

703 
üüeg
 = 
SPIx
->
RXCRCR
;

706  
üüeg
;

707 
	}
}

714 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

717 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

720  
SPIx
->
CRCPR
;

721 
	}
}

732 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

735 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

736 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

737 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

740 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

745 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

747 
	}
}

766 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

768 
FÏgStus
 
b™¡©us
 = 
RESET
;

770 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

771 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

773 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

776 
b™¡©us
 = 
SET
;

781 
b™¡©us
 = 
RESET
;

784  
b™¡©us
;

785 
	}
}

804 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

807 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

808 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

811 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

812 
	}
}

829 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

831 
ITStus
 
b™¡©us
 = 
RESET
;

832 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

835 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

836 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

839 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

842 
™mask
 = 
SPI_I2S_IT
 >> 4;

845 
™mask
 = 0x01 << itmask;

848 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

851 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

854 
b™¡©us
 = 
SET
;

859 
b™¡©us
 = 
RESET
;

862  
b™¡©us
;

863 
	}
}

883 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

885 
ušt16_t
 
™pos
 = 0;

887 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

888 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

891 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

894 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

895 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_tim.c

23 
	~"¡m32f10x_tim.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#SMCR_ETR_Mask
 ((
ušt16_t
)0x00FF)

	)

49 
	#CCMR_Off£t
 ((
ušt16_t
)0x0018)

	)

50 
	#CCER_CCE_S‘
 ((
ušt16_t
)0x0001)

	)

51 
	#CCER_CCNE_S‘
 ((
ušt16_t
)0x0004)

	)

77 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

78 
ušt16_t
 
TIM_ICFž‹r
);

79 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

80 
ušt16_t
 
TIM_ICFž‹r
);

81 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

82 
ušt16_t
 
TIM_ICFž‹r
);

83 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

84 
ušt16_t
 
TIM_ICFž‹r
);

122 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

125 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

127 ià(
TIMx
 =ð
TIM1
)

129 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

130 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

132 ià(
TIMx
 =ð
TIM2
)

134 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

135 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

137 ià(
TIMx
 =ð
TIM3
)

139 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

142 ià(
TIMx
 =ð
TIM4
)

144 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

147 ià(
TIMx
 =ð
TIM5
)

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

150 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

152 ià(
TIMx
 =ð
TIM6
)

154 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

155 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

157 ià(
TIMx
 =ð
TIM7
)

159 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

162 ià(
TIMx
 =ð
TIM8
)

164 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

165 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

167 ià(
TIMx
 =ð
TIM9
)

169 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

170 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

172 ià(
TIMx
 =ð
TIM10
)

174 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

175 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

177 ià(
TIMx
 =ð
TIM11
)

179 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

180 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

182 ià(
TIMx
 =ð
TIM12
)

184 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

185 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

187 ià(
TIMx
 =ð
TIM13
)

189 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

192 ià(
TIMx
 =ð
TIM14
)

194 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

197 ià(
TIMx
 =ð
TIM15
)

199 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
ENABLE
);

200 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
DISABLE
);

202 ià(
TIMx
 =ð
TIM16
)

204 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
ENABLE
);

205 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
DISABLE
);

209 ià(
TIMx
 =ð
TIM17
)

211 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
ENABLE
);

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
DISABLE
);

215 
	}
}

226 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

228 
ušt16_t
 
tmpü1
 = 0;

231 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

232 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

233 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

235 
tmpü1
 = 
TIMx
->
CR1
;

237 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
)||

238 (
TIMx
 =ð
TIM4
è|| (TIMx =ð
TIM5
))

241 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

242 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

245 if((
TIMx
 !ð
TIM6
è&& (TIMx !ð
TIM7
))

248 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CKD
));

249 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

252 
TIMx
->
CR1
 = 
tmpü1
;

255 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

258 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

260 ià((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)|| (TIMx =ð
TIM16
è|| (TIMx =ð
TIM17
))

263 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

268 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

269 
	}
}

279 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

281 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

284 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

285 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

286 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

287 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

289 
TIMx
->
CCER
 &ð(
ušt16_t
)(~(ušt16_t)
TIM_CCER_CC1E
);

291 
tmpcûr
 = 
TIMx
->
CCER
;

293 
tmpü2
 = 
TIMx
->
CR2
;

296 
tmpccmrx
 = 
TIMx
->
CCMR1
;

299 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC1M
));

300 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC1S
));

303 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

306 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1P
));

308 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
;

311 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

313 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)||

314 (
TIMx
 =ð
TIM16
)|| (TIMx =ð
TIM17
))

316 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

317 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

318 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

319 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

322 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NP
));

324 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
;

327 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NE
));

329 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

332 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1
));

333 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1N
));

336 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

338 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

341 
TIMx
->
CR2
 = 
tmpü2
;

344 
TIMx
->
CCMR1
 = 
tmpccmrx
;

347 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

350 
TIMx
->
CCER
 = 
tmpcûr
;

351 
	}
}

362 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

364 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

367 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

368 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

369 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

370 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

372 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2E
));

375 
tmpcûr
 = 
TIMx
->
CCER
;

377 
tmpü2
 = 
TIMx
->
CR2
;

380 
tmpccmrx
 = 
TIMx
->
CCMR1
;

383 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC2M
));

384 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC2S
));

387 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

390 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2P
));

392 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 4);

395 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

397 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

399 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

400 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

401 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

402 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

405 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NP
));

407 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 4);

410 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NE
));

412 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

415 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2
));

416 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2N
));

419 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

421 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

424 
TIMx
->
CR2
 = 
tmpü2
;

427 
TIMx
->
CCMR1
 = 
tmpccmrx
;

430 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

433 
TIMx
->
CCER
 = 
tmpcûr
;

434 
	}
}

444 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

446 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

449 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

450 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

451 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

452 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

454 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3E
));

457 
tmpcûr
 = 
TIMx
->
CCER
;

459 
tmpü2
 = 
TIMx
->
CR2
;

462 
tmpccmrx
 = 
TIMx
->
CCMR2
;

465 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC3M
));

466 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC3S
));

468 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

471 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3P
));

473 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 8);

476 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

478 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

480 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

481 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

482 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

483 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

486 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NP
));

488 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 8);

490 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NE
));

493 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

495 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3
));

496 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3N
));

498 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

500 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

503 
TIMx
->
CR2
 = 
tmpü2
;

506 
TIMx
->
CCMR2
 = 
tmpccmrx
;

509 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

512 
TIMx
->
CCER
 = 
tmpcûr
;

513 
	}
}

523 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

525 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

528 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

529 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

530 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

531 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

533 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4E
));

536 
tmpcûr
 = 
TIMx
->
CCER
;

538 
tmpü2
 = 
TIMx
->
CR2
;

541 
tmpccmrx
 = 
TIMx
->
CCMR2
;

544 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC4M
));

545 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC4S
));

548 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

551 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4P
));

553 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 12);

556 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

558 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

560 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

562 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS4
));

564 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

567 
TIMx
->
CR2
 = 
tmpü2
;

570 
TIMx
->
CCMR2
 = 
tmpccmrx
;

573 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

576 
TIMx
->
CCER
 = 
tmpcûr
;

577 
	}
}

587 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

590 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
));

591 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

592 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

593 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
));

595 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

596 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

598 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

602 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

604 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

606 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

608 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

609 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

610 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

612 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

614 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_2
)

616 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

618 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

619 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

620 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

622 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

624 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_3
)

626 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

628 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

629 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

630 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

632 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

636 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

638 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

639 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

640 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

642 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

644 
	}
}

654 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

656 
ušt16_t
 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

657 
ušt16_t
 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

659 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

661 ià(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 =ð
TIM_ICPÞ¬™y_Risšg
)

663 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_F®lšg
;

667 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

670 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ð
TIM_ICS–eùiÚ_DœeùTI
)

672 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

676 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

678 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

681 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

682 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

684 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

686 
	`TI2_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

688 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

693 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

694 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

696 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

698 
	`TI1_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

700 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

702 
	}
}

712 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

715 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

716 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

717 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

718 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

719 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

720 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
));

721 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

724 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

725 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

726 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPÞ¬™y
 |

727 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

728 
	}
}

736 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

739 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFF;

740 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

741 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

742 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

743 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

744 
	}
}

752 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

755 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

756 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

757 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

758 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x0000;

759 
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

760 
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

761 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

762 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

763 
	}
}

771 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

774 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

775 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

776 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

777 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

778 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
 = 0x00;

779 
	}
}

787 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

790 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

791 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

792 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

793 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

794 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

795 
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
 = 
TIM_B»akPÞ¬™y_Low
;

796 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

797 
	}
}

806 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

809 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

810 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

812 ià(
NewS‹
 !ð
DISABLE
)

815 
TIMx
->
CR1
 |ð
TIM_CR1_CEN
;

820 
TIMx
->
CR1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CEN
));

822 
	}
}

831 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

834 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

835 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

836 ià(
NewS‹
 !ð
DISABLE
)

839 
TIMx
->
BDTR
 |ð
TIM_BDTR_MOE
;

844 
TIMx
->
BDTR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_BDTR_MOE
));

846 
	}
}

872 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

875 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

876 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

877 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

879 ià(
NewS‹
 !ð
DISABLE
)

882 
TIMx
->
DIER
 |ð
TIM_IT
;

887 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_IT
;

889 
	}
}

909 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

912 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

913 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

916 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

917 
	}
}

937 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

940 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

941 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

942 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

944 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

945 
	}
}

964 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

967 
	`as£¹_·¿m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

968 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

969 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

971 ià(
NewS‹
 !ð
DISABLE
)

974 
TIMx
->
DIER
 |ð
TIM_DMASourû
;

979 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_DMASourû
;

981 
	}
}

989 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

992 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

994 
TIMx
->
SMCR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

995 
	}
}

1008 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1011 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1012 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1014 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

1016 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1017 
	}
}

1035 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1036 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
)

1039 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1040 
	`as£¹_·¿m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxEx‹º®CLKSourû
));

1041 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPÞ¬™y
));

1042 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICFž‹r
));

1044 ià(
TIM_TIxEx‹º®CLKSourû
 =ð
TIM_TIxEx‹º®CLK1Sourû_TI2
)

1046 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1050 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1053 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

1055 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1056 
	}
}

1075 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1076 
ušt16_t
 
ExtTRGFž‹r
)

1078 
ušt16_t
 
tmpsmü
 = 0;

1080 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1081 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1082 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1083 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1085 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1088 
tmpsmü
 = 
TIMx
->
SMCR
;

1090 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1092 
tmpsmü
 |ð
TIM_SÏveMode_Ex‹º®1
;

1094 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1095 
tmpsmü
 |ð
TIM_TS_ETRF
;

1097 
TIMx
->
SMCR
 = 
tmpsmü
;

1098 
	}
}

1117 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1118 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

1121 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1122 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1123 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1124 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1126 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1128 
TIMx
->
SMCR
 |ð
TIM_SMCR_ECE
;

1129 
	}
}

1148 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1149 
ušt16_t
 
ExtTRGFž‹r
)

1151 
ušt16_t
 
tmpsmü
 = 0;

1153 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1154 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1155 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1156 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1157 
tmpsmü
 = 
TIMx
->
SMCR
;

1159 
tmpsmü
 &ð
SMCR_ETR_Mask
;

1161 
tmpsmü
 |ð(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPÞ¬™y
 | (ušt16_t)(
ExtTRGFž‹r
 << (uint16_t)8)));

1163 
TIMx
->
SMCR
 = 
tmpsmü
;

1164 
	}
}

1176 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

1179 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1180 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

1182 
TIMx
->
PSC
 = 
P»sÿËr
;

1184 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

1185 
	}
}

1199 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

1201 
ušt16_t
 
tmpü1
 = 0;

1203 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1204 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

1205 
tmpü1
 = 
TIMx
->
CR1
;

1207 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1209 
tmpü1
 |ð
TIM_CouÁ”Mode
;

1211 
TIMx
->
CR1
 = 
tmpü1
;

1212 
	}
}

1229 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1231 
ušt16_t
 
tmpsmü
 = 0;

1233 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1234 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1236 
tmpsmü
 = 
TIMx
->
SMCR
;

1238 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1240 
tmpsmü
 |ð
TIM_IÅutTrigg”Sourû
;

1242 
TIMx
->
SMCR
 = 
tmpsmü
;

1243 
	}
}

1264 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1265 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
)

1267 
ušt16_t
 
tmpsmü
 = 0;

1268 
ušt16_t
 
tmpccmr1
 = 0;

1269 
ušt16_t
 
tmpcûr
 = 0;

1272 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1273 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

1274 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PÞ¬™y
));

1275 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PÞ¬™y
));

1278 
tmpsmü
 = 
TIMx
->
SMCR
;

1281 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1284 
tmpcûr
 = 
TIMx
->
CCER
;

1287 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1288 
tmpsmü
 |ð
TIM_Encod”Mode
;

1291 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& (ušt16_t)(~((ušt16_t)
TIM_CCMR1_CC2S
)));

1292 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1295 
tmpcûr
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCER_CC1P
)è& ((ušt16_t)~((ušt16_t)
TIM_CCER_CC2P
)));

1296 
tmpcûr
 |ð(
ušt16_t
)(
TIM_IC1PÞ¬™y
 | (ušt16_t)(
TIM_IC2PÞ¬™y
 << (uint16_t)4));

1299 
TIMx
->
SMCR
 = 
tmpsmü
;

1301 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1303 
TIMx
->
CCER
 = 
tmpcûr
;

1304 
	}
}

1315 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1317 
ušt16_t
 
tmpccmr1
 = 0;

1319 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1320 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1321 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1323 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1M
);

1325 
tmpccmr1
 |ð
TIM_FÜûdAùiÚ
;

1327 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1328 
	}
}

1339 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1341 
ušt16_t
 
tmpccmr1
 = 0;

1343 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1344 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1345 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1347 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2M
);

1349 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1351 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1352 
	}
}

1363 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1365 
ušt16_t
 
tmpccmr2
 = 0;

1367 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1368 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1369 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1371 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3M
);

1373 
tmpccmr2
 |ð
TIM_FÜûdAùiÚ
;

1375 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1376 
	}
}

1387 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1389 
ušt16_t
 
tmpccmr2
 = 0;

1391 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1392 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1393 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1395 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4M
);

1397 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1399 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1400 
	}
}

1409 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1412 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1413 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1414 ià(
NewS‹
 !ð
DISABLE
)

1417 
TIMx
->
CR1
 |ð
TIM_CR1_ARPE
;

1422 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_ARPE
);

1424 
	}
}

1433 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1436 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1437 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1438 ià(
NewS‹
 !ð
DISABLE
)

1441 
TIMx
->
CR2
 |ð
TIM_CR2_CCUS
;

1446 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCUS
);

1448 
	}
}

1458 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1461 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1462 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1463 ià(
NewS‹
 !ð
DISABLE
)

1466 
TIMx
->
CR2
 |ð
TIM_CR2_CCDS
;

1471 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCDS
);

1473 
	}
}

1483 
	$TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1486 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1487 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1488 ià(
NewS‹
 !ð
DISABLE
)

1491 
TIMx
->
CR2
 |ð
TIM_CR2_CCPC
;

1496 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCPC
);

1498 
	}
}

1509 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1511 
ušt16_t
 
tmpccmr1
 = 0;

1513 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1514 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1515 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1PE
);

1519 
tmpccmr1
 |ð
TIM_OCP»lßd
;

1521 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1522 
	}
}

1534 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1536 
ušt16_t
 
tmpccmr1
 = 0;

1538 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1539 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1540 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1542 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2PE
);

1544 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1546 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1547 
	}
}

1558 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1560 
ušt16_t
 
tmpccmr2
 = 0;

1562 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1563 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1566 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3PE
);

1568 
tmpccmr2
 |ð
TIM_OCP»lßd
;

1570 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1571 
	}
}

1582 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1584 
ušt16_t
 
tmpccmr2
 = 0;

1586 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1587 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1588 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1590 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4PE
);

1592 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1594 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1595 
	}
}

1606 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1608 
ušt16_t
 
tmpccmr1
 = 0;

1610 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1611 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1613 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1615 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1FE
);

1617 
tmpccmr1
 |ð
TIM_OCFa¡
;

1619 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1620 
	}
}

1632 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1634 
ušt16_t
 
tmpccmr1
 = 0;

1636 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1637 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1639 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1641 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2FE
);

1643 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1645 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1646 
	}
}

1657 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1659 
ušt16_t
 
tmpccmr2
 = 0;

1661 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1662 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1664 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1666 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3FE
);

1668 
tmpccmr2
 |ð
TIM_OCFa¡
;

1670 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1671 
	}
}

1682 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1684 
ušt16_t
 
tmpccmr2
 = 0;

1686 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1687 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1689 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1691 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4FE
);

1693 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1695 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1696 
	}
}

1707 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1709 
ušt16_t
 
tmpccmr1
 = 0;

1711 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1712 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1714 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1717 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1CE
);

1719 
tmpccmr1
 |ð
TIM_OCCË¬
;

1721 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1722 
	}
}

1733 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1735 
ušt16_t
 
tmpccmr1
 = 0;

1737 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1738 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1739 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1741 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2CE
);

1743 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1745 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1746 
	}
}

1757 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1759 
ušt16_t
 
tmpccmr2
 = 0;

1761 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1762 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1763 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1765 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3CE
);

1767 
tmpccmr2
 |ð
TIM_OCCË¬
;

1769 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1770 
	}
}

1781 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1783 
ušt16_t
 
tmpccmr2
 = 0;

1785 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1786 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1787 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1789 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4CE
);

1791 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1807 
ušt16_t
 
tmpcûr
 = 0;

1809 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1810 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1811 
tmpcûr
 = 
TIMx
->
CCER
;

1813 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1P
);

1814 
tmpcûr
 |ð
TIM_OCPÞ¬™y
;

1816 
TIMx
->
CCER
 = 
tmpcûr
;

1817 
	}
}

1828 
	$TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1830 
ušt16_t
 
tmpcûr
 = 0;

1832 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1833 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1835 
tmpcûr
 = 
TIMx
->
CCER
;

1837 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1NP
);

1838 
tmpcûr
 |ð
TIM_OCNPÞ¬™y
;

1840 
TIMx
->
CCER
 = 
tmpcûr
;

1841 
	}
}

1852 
	$TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1854 
ušt16_t
 
tmpcûr
 = 0;

1856 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1857 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1858 
tmpcûr
 = 
TIMx
->
CCER
;

1860 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2P
);

1861 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 4);

1863 
TIMx
->
CCER
 = 
tmpcûr
;

1864 
	}
}

1875 
	$TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1877 
ušt16_t
 
tmpcûr
 = 0;

1879 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1880 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1882 
tmpcûr
 = 
TIMx
->
CCER
;

1884 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2NP
);

1885 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 4);

1887 
TIMx
->
CCER
 = 
tmpcûr
;

1888 
	}
}

1899 
	$TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1901 
ušt16_t
 
tmpcûr
 = 0;

1903 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1904 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1905 
tmpcûr
 = 
TIMx
->
CCER
;

1907 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3P
);

1908 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 8);

1910 
TIMx
->
CCER
 = 
tmpcûr
;

1911 
	}
}

1922 
	$TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1924 
ušt16_t
 
tmpcûr
 = 0;

1927 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1928 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1930 
tmpcûr
 = 
TIMx
->
CCER
;

1932 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3NP
);

1933 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 8);

1935 
TIMx
->
CCER
 = 
tmpcûr
;

1936 
	}
}

1947 
	$TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1949 
ušt16_t
 
tmpcûr
 = 0;

1951 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1952 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1953 
tmpcûr
 = 
TIMx
->
CCER
;

1955 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4P
);

1956 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 12);

1958 
TIMx
->
CCER
 = 
tmpcûr
;

1959 
	}
}

1974 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1976 
ušt16_t
 
tmp
 = 0;

1979 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1980 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1981 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1983 
tmp
 = 
CCER_CCE_S‘
 << 
TIM_ChªÃl
;

1986 
TIMx
->
CCER
 &ð(
ušt16_t
)~ 
tmp
;

1989 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1990 
	}
}

2004 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

2006 
ušt16_t
 
tmp
 = 0;

2009 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2010 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

2011 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2013 
tmp
 = 
CCER_CCNE_S‘
 << 
TIM_ChªÃl
;

2016 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp
;

2019 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

2020 
	}
}

2045 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

2047 
ušt32_t
 
tmp
 = 0;

2048 
ušt16_t
 
tmp1
 = 0;

2051 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2052 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

2053 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2055 
tmp
 = (
ušt32_t
è
TIMx
;

2056 
tmp
 +ð
CCMR_Off£t
;

2058 
tmp1
 = 
CCER_CCE_S‘
 << (
ušt16_t
)
TIM_ChªÃl
;

2061 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp1
;

2063 if((
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ð
TIM_ChªÃl_3
))

2065 
tmp
 +ð(
TIM_ChªÃl
>>1);

2068 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC1M
);

2071 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
TIM_OCMode
;

2075 
tmp
 +ð(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

2078 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC2M
);

2081 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(
ušt16_t
)(
TIM_OCMode
 << 8);

2083 
	}
}

2092 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2095 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2096 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2097 ià(
NewS‹
 !ð
DISABLE
)

2100 
TIMx
->
CR1
 |ð
TIM_CR1_UDIS
;

2105 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_UDIS
);

2107 
	}
}

2120 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

2123 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2124 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

2125 ià(
TIM_Upd©eSourû
 !ð
TIM_Upd©eSourû_Glob®
)

2128 
TIMx
->
CR1
 |ð
TIM_CR1_URS
;

2133 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_URS
);

2135 
	}
}

2144 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2147 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2148 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2149 ià(
NewS‹
 !ð
DISABLE
)

2152 
TIMx
->
CR2
 |ð
TIM_CR2_TI1S
;

2157 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_TI1S
);

2159 
	}
}

2170 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

2173 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2174 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2176 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_OPM
);

2178 
TIMx
->
CR1
 |ð
TIM_OPMode
;

2179 
	}
}

2202 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2205 
	`as£¹_·¿m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2206 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2208 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_MMS
);

2210 
TIMx
->
CR2
 |ð
TIM_TRGOSourû
;

2211 
	}
}

2225 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2228 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2229 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2231 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_SMS
);

2233 
TIMx
->
SMCR
 |ð
TIM_SÏveMode
;

2234 
	}
}

2246 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2249 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2250 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2252 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_MSM
);

2255 
TIMx
->
SMCR
 |ð
TIM_Ma¡”SÏveMode
;

2256 
	}
}

2264 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
)

2267 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2269 
TIMx
->
CNT
 = 
CouÁ”
;

2270 
	}
}

2278 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
)

2281 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2283 
TIMx
->
ARR
 = 
AutÜ–ßd
;

2284 
	}
}

2292 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
)

2295 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2297 
TIMx
->
CCR1
 = 
Com·»1
;

2298 
	}
}

2306 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
)

2309 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2311 
TIMx
->
CCR2
 = 
Com·»2
;

2312 
	}
}

2320 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
)

2323 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2325 
TIMx
->
CCR3
 = 
Com·»3
;

2326 
	}
}

2334 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
)

2337 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2339 
TIMx
->
CCR4
 = 
Com·»4
;

2340 
	}
}

2353 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2356 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2357 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2359 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC1PSC
);

2361 
TIMx
->
CCMR1
 |ð
TIM_ICPSC
;

2362 
	}
}

2375 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2378 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2379 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2381 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC2PSC
);

2383 
TIMx
->
CCMR1
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2384 
	}
}

2397 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2400 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2401 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2403 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC3PSC
);

2405 
TIMx
->
CCMR2
 |ð
TIM_ICPSC
;

2406 
	}
}

2419 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2422 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2423 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2425 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC4PSC
);

2427 
TIMx
->
CCMR2
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2428 
	}
}

2441 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

2444 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2445 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2447 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_CKD
);

2449 
TIMx
->
CR1
 |ð
TIM_CKD
;

2450 
	}
}

2457 
ušt16_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2460 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2462  
TIMx
->
CCR1
;

2463 
	}
}

2470 
ušt16_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2473 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2475  
TIMx
->
CCR2
;

2476 
	}
}

2483 
ušt16_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2486 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2488  
TIMx
->
CCR3
;

2489 
	}
}

2496 
ušt16_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2499 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2501  
TIMx
->
CCR4
;

2502 
	}
}

2509 
ušt16_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

2512 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2514  
TIMx
->
CNT
;

2515 
	}
}

2522 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

2525 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2527  
TIMx
->
PSC
;

2528 
	}
}

2556 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2558 
ITStus
 
b™¡©us
 = 
RESET
;

2560 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2561 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2563 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ð(
ušt16_t
)
RESET
)

2565 
b™¡©us
 = 
SET
;

2569 
b™¡©us
 = 
RESET
;

2571  
b™¡©us
;

2572 
	}
}

2600 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2603 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2604 
	`as£¹_·¿m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2607 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2608 
	}
}

2632 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2634 
ITStus
 
b™¡©us
 = 
RESET
;

2635 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2637 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2638 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2640 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2642 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2643 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2645 
b™¡©us
 = 
SET
;

2649 
b™¡©us
 = 
RESET
;

2651  
b™¡©us
;

2652 
	}
}

2676 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2679 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2680 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2682 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2683 
	}
}

2701 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2702 
ušt16_t
 
TIM_ICFž‹r
)

2704 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

2706 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1E
);

2707 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2708 
tmpcûr
 = 
TIMx
->
CCER
;

2710 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC1F
)));

2711 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2713 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2714 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2717 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
));

2718 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2723 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2724 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2728 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2729 
TIMx
->
CCER
 = 
tmpcûr
;

2730 
	}
}

2748 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2749 
ušt16_t
 
TIM_ICFž‹r
)

2751 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2753 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2E
);

2754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2755 
tmpcûr
 = 
TIMx
->
CCER
;

2756 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 4);

2758 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC2S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC2F
)));

2759 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2760 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2762 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2763 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2766 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
));

2767 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

2772 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2773 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC2E
);

2777 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2778 
TIMx
->
CCER
 = 
tmpcûr
;

2779 
	}
}

2797 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2798 
ušt16_t
 
TIM_ICFž‹r
)

2800 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2802 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3E
);

2803 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2804 
tmpcûr
 = 
TIMx
->
CCER
;

2805 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 8);

2807 
tmpccmr2
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR2_CC3S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC3F
)));

2808 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2810 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2811 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2814 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
));

2815 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

2820 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2821 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC3E
);

2825 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2826 
TIMx
->
CCER
 = 
tmpcûr
;

2827 
	}
}

2845 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2846 
ušt16_t
 
TIM_ICFž‹r
)

2848 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2851 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4E
);

2852 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2853 
tmpcûr
 = 
TIMx
->
CCER
;

2854 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 12);

2856 
tmpccmr2
 &ð(
ušt16_t
)((ušt16_t)(~(ušt16_t)
TIM_CCMR2_CC4S
è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC4F
)));

2857 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2858 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2860 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2861 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2864 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC4P
));

2865 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

2870 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2871 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC4E
);

2874 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2875 
TIMx
->
CCER
 = 
tmpcûr
;

2876 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_usart.c

23 
	~"¡m32f10x_u§¹.h
"

24 
	~"¡m32f10x_rcc.h
"

47 
	#CR1_UE_S‘
 ((
ušt16_t
)0x2000è

	)

48 
	#CR1_UE_Re£t
 ((
ušt16_t
)0xDFFFè

	)

50 
	#CR1_WAKE_Mask
 ((
ušt16_t
)0xF7FFè

	)

52 
	#CR1_RWU_S‘
 ((
ušt16_t
)0x0002è

	)

53 
	#CR1_RWU_Re£t
 ((
ušt16_t
)0xFFFDè

	)

54 
	#CR1_SBK_S‘
 ((
ušt16_t
)0x0001è

	)

55 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xE9F3è

	)

56 
	#CR2_Add»ss_Mask
 ((
ušt16_t
)0xFFF0è

	)

58 
	#CR2_LINEN_S‘
 ((
ušt16_t
)0x4000è

	)

59 
	#CR2_LINEN_Re£t
 ((
ušt16_t
)0xBFFFè

	)

61 
	#CR2_LBDL_Mask
 ((
ušt16_t
)0xFFDFè

	)

62 
	#CR2_STOP_CLEAR_Mask
 ((
ušt16_t
)0xCFFFè

	)

63 
	#CR2_CLOCK_CLEAR_Mask
 ((
ušt16_t
)0xF0FFè

	)

65 
	#CR3_SCEN_S‘
 ((
ušt16_t
)0x0020è

	)

66 
	#CR3_SCEN_Re£t
 ((
ušt16_t
)0xFFDFè

	)

68 
	#CR3_NACK_S‘
 ((
ušt16_t
)0x0010è

	)

69 
	#CR3_NACK_Re£t
 ((
ušt16_t
)0xFFEFè

	)

71 
	#CR3_HDSEL_S‘
 ((
ušt16_t
)0x0008è

	)

72 
	#CR3_HDSEL_Re£t
 ((
ušt16_t
)0xFFF7è

	)

74 
	#CR3_IRLP_Mask
 ((
ušt16_t
)0xFFFBè

	)

75 
	#CR3_CLEAR_Mask
 ((
ušt16_t
)0xFCFFè

	)

77 
	#CR3_IREN_S‘
 ((
ušt16_t
)0x0002è

	)

78 
	#CR3_IREN_Re£t
 ((
ušt16_t
)0xFFFDè

	)

79 
	#GTPR_LSB_Mask
 ((
ušt16_t
)0x00FFè

	)

80 
	#GTPR_MSB_Mask
 ((
ušt16_t
)0xFF00è

	)

81 
	#IT_Mask
 ((
ušt16_t
)0x001Fè

	)

84 
	#CR1_OVER8_S‘
 ((
u16
)0x8000è

	)

85 
	#CR1_OVER8_Re£t
 ((
u16
)0x7FFFè

	)

88 
	#CR3_ONEBITE_S‘
 ((
u16
)0x0800è

	)

89 
	#CR3_ONEBITE_Re£t
 ((
u16
)0xF7FFè

	)

130 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

133 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

135 ià(
USARTx
 =ð
USART1
)

137 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

138 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

140 ià(
USARTx
 =ð
USART2
)

142 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

143 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

145 ià(
USARTx
 =ð
USART3
)

147 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

148 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

150 ià(
USARTx
 =ð
UART4
)

152 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

153 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

157 ià(
USARTx
 =ð
UART5
)

159 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

163 
	}
}

176 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

178 
ušt32_t
 
tm´eg
 = 0x00, 
­bþock
 = 0x00;

179 
ušt32_t
 
š‹g”divid”
 = 0x00;

180 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

181 
ušt32_t
 
u§¹xba£
 = 0;

182 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

184 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

185 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

186 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

187 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StÝB™s
));

188 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

189 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

190 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
));

192 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 !ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
)

194 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

197 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

200 
tm´eg
 = 
USARTx
->
CR2
;

202 
tm´eg
 &ð
CR2_STOP_CLEAR_Mask
;

205 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_StÝB™s
;

208 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

211 
tm´eg
 = 
USARTx
->
CR1
;

213 
tm´eg
 &ð
CR1_CLEAR_Mask
;

218 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

219 
USART_In™SŒuù
->
USART_Mode
;

221 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

224 
tm´eg
 = 
USARTx
->
CR3
;

226 
tm´eg
 &ð
CR3_CLEAR_Mask
;

229 
tm´eg
 |ð
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
;

231 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

235 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

236 ià(
u§¹xba£
 =ð
USART1_BASE
)

238 
­bþock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

242 
­bþock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

246 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

249 
š‹g”divid”
 = ((25 * 
­bþock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

254 
š‹g”divid”
 = ((25 * 
­bþock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

256 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

259 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

262 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

264 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

268 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

272 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

273 
	}
}

281 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

284 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

285 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

286 
USART_In™SŒuù
->
USART_StÝB™s
 = 
USART_StÝB™s_1
;

287 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

288 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

289 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

290 
	}
}

302 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

304 
ušt32_t
 
tm´eg
 = 0x00;

306 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

307 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

308 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

309 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

310 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

313 
tm´eg
 = 
USARTx
->
CR2
;

315 
tm´eg
 &ð
CR2_CLOCK_CLEAR_Mask
;

321 
tm´eg
 |ð(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

322 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

324 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

325 
	}
}

333 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

336 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

337 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

338 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

339 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

340 
	}
}

351 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

354 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

355 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

357 ià(
NewS‹
 !ð
DISABLE
)

360 
USARTx
->
CR1
 |ð
CR1_UE_S‘
;

365 
USARTx
->
CR1
 &ð
CR1_UE_Re£t
;

367 
	}
}

388 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

390 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

391 
ušt32_t
 
u§¹xba£
 = 0x00;

393 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

394 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

395 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

397 ià(
USART_IT
 =ð
USART_IT_CTS
)

399 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

402 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

405 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

408 
™pos
 = 
USART_IT
 & 
IT_Mask
;

409 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

411 ià(
u§¹»g
 == 0x01)

413 
u§¹xba£
 += 0x0C;

415 ià(
u§¹»g
 == 0x02)

417 
u§¹xba£
 += 0x10;

421 
u§¹xba£
 += 0x14;

423 ià(
NewS‹
 !ð
DISABLE
)

425 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ð
™mask
;

429 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ð~
™mask
;

431 
	}
}

448 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

451 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

452 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

453 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

454 ià(
NewS‹
 !ð
DISABLE
)

458 
USARTx
->
CR3
 |ð
USART_DMAReq
;

464 
USARTx
->
CR3
 &ð(
ušt16_t
)~
USART_DMAReq
;

466 
	}
}

476 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

479 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

480 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

483 
USARTx
->
CR2
 &ð
CR2_Add»ss_Mask
;

485 
USARTx
->
CR2
 |ð
USART_Add»ss
;

486 
	}
}

499 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

502 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

503 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

505 
USARTx
->
CR1
 &ð
CR1_WAKE_Mask
;

506 
USARTx
->
CR1
 |ð
USART_WakeUp
;

507 
	}
}

518 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

521 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

524 ià(
NewS‹
 !ð
DISABLE
)

527 
USARTx
->
CR1
 |ð
CR1_RWU_S‘
;

532 
USARTx
->
CR1
 &ð
CR1_RWU_Re£t
;

534 
	}
}

547 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

550 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

551 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

553 
USARTx
->
CR2
 &ð
CR2_LBDL_Mask
;

554 
USARTx
->
CR2
 |ð
USART_LINB»akD‘eùL’gth
;

555 
	}
}

566 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

569 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

570 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

572 ià(
NewS‹
 !ð
DISABLE
)

575 
USARTx
->
CR2
 |ð
CR2_LINEN_S‘
;

580 
USARTx
->
CR2
 &ð
CR2_LINEN_Re£t
;

582 
	}
}

592 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

595 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

596 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

599 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

600 
	}
}

609 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

612 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

615  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

616 
	}
}

625 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

628 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

631 
USARTx
->
CR1
 |ð
CR1_SBK_S‘
;

632 
	}
}

641 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

644 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

647 
USARTx
->
GTPR
 &ð
GTPR_LSB_Mask
;

649 
USARTx
->
GTPR
 |ð(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

650 
	}
}

661 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

664 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

667 
USARTx
->
GTPR
 &ð
GTPR_MSB_Mask
;

669 
USARTx
->
GTPR
 |ð
USART_P»sÿËr
;

670 
	}
}

680 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

683 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

684 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

685 ià(
NewS‹
 !ð
DISABLE
)

688 
USARTx
->
CR3
 |ð
CR3_SCEN_S‘
;

693 
USARTx
->
CR3
 &ð
CR3_SCEN_Re£t
;

695 
	}
}

705 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

708 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

709 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

710 ià(
NewS‹
 !ð
DISABLE
)

713 
USARTx
->
CR3
 |ð
CR3_NACK_S‘
;

718 
USARTx
->
CR3
 &ð
CR3_NACK_Re£t
;

720 
	}
}

731 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

734 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

735 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

737 ià(
NewS‹
 !ð
DISABLE
)

740 
USARTx
->
CR3
 |ð
CR3_HDSEL_S‘
;

745 
USARTx
->
CR3
 &ð
CR3_HDSEL_Re£t
;

747 
	}
}

762 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

765 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

766 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

768 ià(
NewS‹
 !ð
DISABLE
)

771 
USARTx
->
CR1
 |ð
CR1_OVER8_S‘
;

776 
USARTx
->
CR1
 &ð
CR1_OVER8_Re£t
;

778 
	}
}

789 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

792 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

793 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

795 ià(
NewS‹
 !ð
DISABLE
)

798 
USARTx
->
CR3
 |ð
CR3_ONEBITE_S‘
;

803 
USARTx
->
CR3
 &ð
CR3_ONEBITE_Re£t
;

805 
	}
}

818 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

821 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

822 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

824 
USARTx
->
CR3
 &ð
CR3_IRLP_Mask
;

825 
USARTx
->
CR3
 |ð
USART_IrDAMode
;

826 
	}
}

837 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

840 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

841 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

843 ià(
NewS‹
 !ð
DISABLE
)

846 
USARTx
->
CR3
 |ð
CR3_IREN_S‘
;

851 
USARTx
->
CR3
 &ð
CR3_IREN_Re£t
;

853 
	}
}

874 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

876 
FÏgStus
 
b™¡©us
 = 
RESET
;

878 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

879 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

881 ià(
USART_FLAG
 =ð
USART_FLAG_CTS
)

883 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

886 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ð(
ušt16_t
)
RESET
)

888 
b™¡©us
 = 
SET
;

892 
b™¡©us
 = 
RESET
;

894  
b™¡©us
;

895 
	}
}

923 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

926 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

927 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

929 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

931 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

934 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

935 
	}
}

956 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

958 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

959 
ITStus
 
b™¡©us
 = 
RESET
;

961 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

962 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

964 ià(
USART_IT
 =ð
USART_IT_CTS
)

966 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

970 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

972 
™mask
 = 
USART_IT
 & 
IT_Mask
;

973 
™mask
 = (
ušt32_t
)0x01 << itmask;

975 ià(
u§¹»g
 == 0x01)

977 
™mask
 &ð
USARTx
->
CR1
;

979 ià(
u§¹»g
 == 0x02)

981 
™mask
 &ð
USARTx
->
CR2
;

985 
™mask
 &ð
USARTx
->
CR3
;

988 
b™pos
 = 
USART_IT
 >> 0x08;

989 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

990 
b™pos
 &ð
USARTx
->
SR
;

991 ià((
™mask
 !ð(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

993 
b™¡©us
 = 
SET
;

997 
b™¡©us
 = 
RESET
;

1000  
b™¡©us
;

1001 
	}
}

1030 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1032 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1034 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1035 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1037 ià(
USART_IT
 =ð
USART_IT_CTS
)

1039 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1042 
b™pos
 = 
USART_IT
 >> 0x08;

1043 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1044 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1045 
	}
}

	@D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_wwdg.c

23 
	~"¡m32f10x_wwdg.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

52 
	#EWI_B™Numb”
 0x09

	)

53 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

58 
	#CR_WDGA_S‘
 ((
ušt32_t
)0x00000080)

	)

61 
	#CFR_WDGTB_Mask
 ((
ušt32_t
)0xFFFFFE7F)

	)

62 
	#CFR_W_Mask
 ((
ušt32_t
)0xFFFFFF80)

	)

63 
	#BIT_Mask
 ((
ušt8_t
)0x7F)

	)

102 
	$WWDG_DeIn™
()

104 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

105 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

106 
	}
}

118 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

120 
ušt32_t
 
tm´eg
 = 0;

122 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

124 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

126 
tm´eg
 |ð
WWDG_P»sÿËr
;

128 
WWDG
->
CFR
 = 
tm´eg
;

129 
	}
}

137 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

139 
__IO
 
ušt32_t
 
tm´eg
 = 0;

142 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

145 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

148 
tm´eg
 |ð
WšdowV®ue
 & (
ušt32_t
è
BIT_Mask
;

151 
WWDG
->
CFR
 = 
tm´eg
;

152 
	}
}

159 
	$WWDG_EÇbËIT
()

161 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

162 
	}
}

170 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

173 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

176 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_Mask
;

177 
	}
}

185 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

188 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

189 
WWDG
->
CR
 = 
CR_WDGA_S‘
 | 
CouÁ”
;

190 
	}
}

197 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

199  (
FÏgStus
)(
WWDG
->
SR
);

200 
	}
}

207 
	$WWDG_CË¬FÏg
()

209 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

210 
	}
}

	@D:\work\touchPrint\bsp.c

1 
	~"b¥.h
"

2 
	~"¡m32f10x.h
"

3 
	~"¡m32f10x_exti.h
"

4 
	~"¡m32f10x_rcc.h
"

7 
	$b¥_’abË_gt9147_ex™_i¤
()

9 
EXTI_In™Ty³Def
 
exti_š™
;

10 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

11 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

13 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_AFIO
, 
ENABLE
);

14 
	`GPIO_EXTILšeCÚfig
(
G9147_INT_EXIT_PORT_SRC
, 
G9147_INT_EXIT_PIN_SRC
);

22 
exti_š™
.
EXTI_Lše
 = 
G9147_INT_EXTI_LINE
;

23 
exti_š™
.
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

24 
exti_š™
.
EXTI_Trigg”
 = 
G9147_INT_EXTI_TRIGGER
;

25 
exti_š™
.
EXTI_LšeCmd
 = 
ENABLE
;

26 
	`EXTI_In™
 ( &
exti_š™
 );

28 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
G9147_INT_EXTI_IRQ
;

29 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 0x00;

30 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 0x01;

31 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

32 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

33 
	}
}

35 
	$b¥_di§bË_gt9147_ex™_i¤
()

37 
EXTI_In™Ty³Def
 
exti_š™
;

38 
	`GPIO_EXTILšeCÚfig
(
G9147_INT_EXIT_PORT_SRC
, 
G9147_INT_EXIT_PIN_SRC
);

40 
exti_š™
.
EXTI_Lše
 = 
G9147_INT_EXTI_LINE
;

41 
exti_š™
.
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

42 
exti_š™
.
EXTI_Trigg”
 = 
G9147_INT_EXTI_TRIGGER
;

43 
exti_š™
.
EXTI_LšeCmd
 = 
DISABLE
;

45 
	`EXTI_In™
 ( &
exti_š™
 );

46 
	}
}

	@D:\work\touchPrint\bsp.h

1 #iâdeà
_BSP_H_


2 
	#_BSP_H_


	)

4 
	#G9147_INT_EXIT_PORT_SRC
 
GPIO_PÜtSourûGPIOF


	)

5 
	#G9147_INT_EXIT_PIN_SRC
 
GPIO_PšSourû10


	)

6 
	#G9147_INT_EXTI_LINE
 
EXTI_Lše10


	)

7 
	#G9147_INT_EXTI_TRIGGER
 
EXTI_Trigg”_F®lšg


	)

8 
	#G9147_INT_EXTI_IRQ
 
EXTI15_10_IRQn


	)

10 
b¥_’abË_gt9147_ex™_i¤
();

11 
b¥_di§bË_gt9147_ex™_i¤
();

	@D:\work\touchPrint\core_cm3.c

24 
	~<¡dšt.h
>

27 #ià
defšed
 ( 
__CC_ARM
 )

28 
	#__ASM
 
__asm


	)

29 
	#__INLINE
 
__šlše


	)

31 #–ià
defšed
 ( 
__ICCARM__
 )

32 
	#__ASM
 
__asm


	)

33 
	#__INLINE
 
šlše


	)

35 #–ià
defšed
 ( 
__GNUC__
 )

36 
	#__ASM
 
__asm


	)

37 
	#__INLINE
 
šlše


	)

39 #–ià
defšed
 ( 
__TASKING__
 )

40 
	#__ASM
 
__asm


	)

41 
	#__INLINE
 
šlše


	)

48 #ià
defšed
 ( 
__CC_ARM
 )

58 
__ASM
 
ušt32_t
 
	$__g‘_PSP
()

60 
mrs
 
r0
, 
p¥


61 
bx
 
Ì


62 
	}
}

72 
__ASM
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

74 
m¤
 
p¥
, 
r0


75 
bx
 
Ì


76 
	}
}

86 
__ASM
 
ušt32_t
 
	$__g‘_MSP
()

88 
mrs
 
r0
, 
m¥


89 
bx
 
Ì


90 
	}
}

100 
__ASM
 
	$__£t_MSP
(
ušt32_t
 
mašSckPoš‹r
)

102 
m¤
 
m¥
, 
r0


103 
bx
 
Ì


104 
	}
}

114 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__ASM
 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià(
__ARMCC_VERSION
 < 400000)

142 
__ASM
 
	$__CLREX
()

144 
þ»x


145 
	}
}

154 
__ASM
 
ušt32_t
 
	$__g‘_BASEPRI
()

156 
mrs
 
r0
, 
ba£´i


157 
bx
 
Ì


158 
	}
}

167 
__ASM
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

169 
m¤
 
ba£´i
, 
r0


170 
bx
 
Ì


171 
	}
}

180 
__ASM
 
ušt32_t
 
	$__g‘_PRIMASK
()

182 
mrs
 
r0
, 
´imask


183 
bx
 
Ì


184 
	}
}

193 
__ASM
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

195 
m¤
 
´imask
, 
r0


196 
bx
 
Ì


197 
	}
}

206 
__ASM
 
ušt32_t
 
	$__g‘_FAULTMASK
()

208 
mrs
 
r0
, 
çuÉmask


209 
bx
 
Ì


210 
	}
}

219 
__ASM
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

221 
m¤
 
çuÉmask
, 
r0


222 
bx
 
Ì


223 
	}
}

232 
__ASM
 
ušt32_t
 
	$__g‘_CONTROL
()

234 
mrs
 
r0
, 
cÚŒÞ


235 
bx
 
Ì


236 
	}
}

245 
__ASM
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

247 
m¤
 
cÚŒÞ
, 
r0


248 
bx
 
Ì


249 
	}
}

255 #–ià(
defšed
 (
__ICCARM__
))

257 #´agm¨
dŸg_suµ»ss
=
Pe940


266 
ušt32_t
 
	$__g‘_PSP
()

268 
	`__ASM
("mrs„0,…sp");

269 
	`__ASM
("bx†r");

270 
	}
}

280 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

282 
	`__ASM
("msr…sp,„0");

283 
	`__ASM
("bx†r");

284 
	}
}

294 
ušt32_t
 
	$__g‘_MSP
()

296 
	`__ASM
("mrs„0, msp");

297 
	`__ASM
("bx†r");

298 
	}
}

308 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

310 
	`__ASM
("msr msp,„0");

311 
	`__ASM
("bx†r");

312 
	}
}

322 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

324 
	`__ASM
("rev16„0,„0");

325 
	`__ASM
("bx†r");

326 
	}
}

336 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

338 
	`__ASM
("rbit„0,„0");

339 
	`__ASM
("bx†r");

340 
	}
}

350 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

352 
	`__ASM
("ldrexb„0, [r0]");

353 
	`__ASM
("bx†r");

354 
	}
}

364 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

366 
	`__ASM
("ldrexh„0, [r0]");

367 
	`__ASM
("bx†r");

368 
	}
}

378 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

380 
	`__ASM
("ldrex„0, [r0]");

381 
	`__ASM
("bx†r");

382 
	}
}

393 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

395 
	`__ASM
("strexb„0,„0, [r1]");

396 
	`__ASM
("bx†r");

397 
	}
}

408 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

410 
	`__ASM
("strexh„0,„0, [r1]");

411 
	`__ASM
("bx†r");

412 
	}
}

423 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

425 
	`__ASM
("strex„0,„0, [r1]");

426 
	`__ASM
("bx†r");

427 
	}
}

429 #´agm¨
dŸg_deçuÉ
=
Pe940


432 #–ià(
defšed
 (
__GNUC__
))

442 
ušt32_t
 
	$__g‘_PSP
(è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

443 
ušt32_t
 
	$__g‘_PSP
()

445 
ušt32_t
 
»suÉ
=0;

447 
__ASM
 volatile ("MRS %0,…sp\n\t"

449 "BX†¸ \n\t" : "ô" (
»suÉ
) );

450 (
»suÉ
);

451 
	}
}

461 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

462 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

464 
__ASM
 volatile ("MSR…sp, %0\n\t"

465 "BX†¸ \n\t" : : "r" (
tÝOfProcSck
) );

466 
	}
}

476 
ušt32_t
 
	$__g‘_MSP
(è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

477 
ušt32_t
 
	$__g‘_MSP
()

479 
ušt32_t
 
»suÉ
=0;

481 
__ASM
 volatile ("MRS %0, msp\n\t"

483 "BX†¸ \n\t" : "ô" (
»suÉ
) );

484 (
»suÉ
);

485 
	}
}

495 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

496 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

498 
__ASM
 volatile ("MSR msp, %0\n\t"

499 "BX†¸ \n\t" : : "r" (
tÝOfMašSck
) );

500 
	}
}

509 
ušt32_t
 
	$__g‘_BASEPRI
()

511 
ušt32_t
 
»suÉ
=0;

513 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

514 (
»suÉ
);

515 
	}
}

524 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

526 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

527 
	}
}

536 
ušt32_t
 
	$__g‘_PRIMASK
()

538 
ušt32_t
 
»suÉ
=0;

540 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

541 (
»suÉ
);

542 
	}
}

551 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

553 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

554 
	}
}

563 
ušt32_t
 
	$__g‘_FAULTMASK
()

565 
ušt32_t
 
»suÉ
=0;

567 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

568 (
»suÉ
);

569 
	}
}

578 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

580 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

581 
	}
}

590 
ušt32_t
 
	$__g‘_CONTROL
()

592 
ušt32_t
 
»suÉ
=0;

594 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

595 (
»suÉ
);

596 
	}
}

605 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

607 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

608 
	}
}

619 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

621 
ušt32_t
 
»suÉ
=0;

623 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

624 (
»suÉ
);

625 
	}
}

635 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

637 
ušt32_t
 
»suÉ
=0;

639 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

640 (
»suÉ
);

641 
	}
}

651 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

653 
ušt32_t
 
»suÉ
=0;

655 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

656 (
»suÉ
);

657 
	}
}

667 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

669 
ušt32_t
 
»suÉ
=0;

671 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

672 (
»suÉ
);

673 
	}
}

683 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

685 
ušt8_t
 
»suÉ
=0;

687 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

688 (
»suÉ
);

689 
	}
}

699 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

701 
ušt16_t
 
»suÉ
=0;

703 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

704 (
»suÉ
);

705 
	}
}

715 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

717 
ušt32_t
 
»suÉ
=0;

719 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

720 (
»suÉ
);

721 
	}
}

732 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

734 
ušt32_t
 
»suÉ
=0;

736 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

737 (
»suÉ
);

738 
	}
}

749 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

751 
ušt32_t
 
»suÉ
=0;

753 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

754 (
»suÉ
);

755 
	}
}

766 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

768 
ušt32_t
 
»suÉ
=0;

770 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

771 (
»suÉ
);

772 
	}
}

775 #–ià(
defšed
 (
__TASKING__
))

	@D:\work\touchPrint\ctiic.c

1 
	~"ùiic.h
"

2 
	~"d–ay.h
"

17 
	$CT_D–ay
()

19 
	`d–ay_us
(5);

20 
	}
}

22 
	$CT_IIC_In™
()

24 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

25 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
|
RCC_APB2P”h_GPIOF
, 
ENABLE
);

27 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_1
;

28 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

29 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

30 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

31 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_1
);

33 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_9
;

34 
	`GPIO_In™
(
GPIOF
, &
GPIO_In™SŒuùu»
);

35 
	`GPIO_S‘B™s
(
GPIOF
,
GPIO_Pš_9
);

37 
	}
}

39 
	$CT_IIC_S¹
()

41 
	`CT_SDA_OUT
();

42 
CT_IIC_SDA
=1;

43 
CT_IIC_SCL
=1;

44 
	`d–ay_us
(30);

45 
CT_IIC_SDA
=0;

46 
	`CT_D–ay
();

47 
CT_IIC_SCL
=0;

48 
	}
}

50 
	$CT_IIC_StÝ
()

52 
	`CT_SDA_OUT
();

53 
CT_IIC_SCL
=1;

54 
	`d–ay_us
(30);

55 
CT_IIC_SDA
=0;

56 
	`CT_D–ay
();

57 
CT_IIC_SDA
=1;

58 
	}
}

62 
u8
 
	$CT_IIC_Wa™_Ack
()

64 
u8
 
ucE¼Time
=0;

65 
	`CT_SDA_IN
();

66 
CT_IIC_SDA
=1;

67 
CT_IIC_SCL
=1;

68 
	`CT_D–ay
();

69 
CT_READ_SDA
)

71 
ucE¼Time
++;

72 if(
ucE¼Time
>250)

74 
	`CT_IIC_StÝ
();

77 
	`CT_D–ay
();

79 
CT_IIC_SCL
=0;

81 
	}
}

83 
	$CT_IIC_Ack
()

85 
CT_IIC_SCL
=0;

86 
	`CT_SDA_OUT
();

87 
	`CT_D–ay
();

88 
CT_IIC_SDA
=0;

89 
	`CT_D–ay
();

90 
CT_IIC_SCL
=1;

91 
	`CT_D–ay
();

92 
CT_IIC_SCL
=0;

93 
	}
}

95 
	$CT_IIC_NAck
()

97 
CT_IIC_SCL
=0;

98 
	`CT_SDA_OUT
();

99 
	`CT_D–ay
();

100 
CT_IIC_SDA
=1;

101 
	`CT_D–ay
();

102 
CT_IIC_SCL
=1;

103 
	`CT_D–ay
();

104 
CT_IIC_SCL
=0;

105 
	}
}

110 
	$CT_IIC_S’d_By‹
(
u8
 
txd
)

112 
u8
 
t
;

113 
	`CT_SDA_OUT
();

114 
CT_IIC_SCL
=0;

115 
	`CT_D–ay
();

116 
t
=0;t<8;t++)

118 
CT_IIC_SDA
=(
txd
&0x80)>>7;

119 
txd
<<=1;

120 
CT_IIC_SCL
=1;

121 
	`CT_D–ay
();

122 
CT_IIC_SCL
=0;

123 
	`CT_D–ay
();

125 
	}
}

127 
u8
 
	$CT_IIC_R—d_By‹
(
ack
)

129 
u8
 
i
,
»ûive
=0;

130 
	`CT_SDA_IN
();

131 
	`d–ay_us
(30);

132 
i
=0;i<8;i++ )

134 
CT_IIC_SCL
=0;

135 
	`CT_D–ay
();

136 
CT_IIC_SCL
=1;

137 
»ûive
<<=1;

138 if(
CT_READ_SDA
)
»ûive
++;

140 ià(!
ack
)
	`CT_IIC_NAck
();

141 
	`CT_IIC_Ack
();

142  
»ûive
;

143 
	}
}

	@D:\work\touchPrint\ctiic.h

1 #iâdeà
__MYCT_IIC_H


2 
	#__MYCT_IIC_H


	)

3 
	~"sys.h
"

18 
	#CT_SDA_IN
(è{
GPIOF
->
CRH
&=0XFFFFFF0F;GPIOF->CRH|=8<<4;}

	)

19 
	#CT_SDA_OUT
(è{
GPIOF
->
CRH
&=0XFFFFFF0F;GPIOF->CRH|=3<<4;}

	)

22 
	#CT_IIC_SCL
 
	`PBout
(1)

23 
	#CT_IIC_SDA
 
	`PFout
(9)

24 
	#CT_READ_SDA
 
	`PFš
(9)

25 

	)

28 
CT_IIC_In™
();

29 
CT_IIC_S¹
();

30 
CT_IIC_StÝ
();

31 
CT_IIC_S’d_By‹
(
u8
 
txd
);

32 
u8
 
CT_IIC_R—d_By‹
(
ack
);

33 
u8
 
CT_IIC_Wa™_Ack
();

34 
CT_IIC_Ack
();

35 
CT_IIC_NAck
();

	@D:\work\touchPrint\delay.c

1 
	~"d–ay.h
"

4 #ià
SYSTEM_SUPPORT_OS


5 
	~"šþudes.h
"

46 
u8
 
	gçc_us
=0;

47 
u16
 
	gçc_ms
=0;

50 #ià
SYSTEM_SUPPORT_OS


63 #ifdeà 
OS_CRITICAL_METHOD


64 
	#d–ay_o¤uÂšg
 
OSRuÂšg


65 
	#d–ay_o¡ick¥”£c
 
OS_TICKS_PER_SEC


66 
	#d–ay_osšŠe¡šg
 
OSIÁNe¡šg


68 

	)

70 #ifdeà 
CPU_CFG_CRITICAL_METHOD


71 
	#d–ay_o¤uÂšg
 
OSRuÂšg


72 
	#d–ay_o¡ick¥”£c
 
OSCfg_TickR©e_Hz


73 
	#d–ay_osšŠe¡šg
 
OSIÁNe¡šgCŒ


75 

	)

78 
	$d–ay_osschedlock
()

80 #ifdeà
CPU_CFG_CRITICAL_METHOD


81 
OS_ERR
 
”r
;

82 
	`OSSchedLock
(&
”r
);

84 
	`OSSchedLock
();

86 
	}
}

89 
	$d–ay_osscheduÆock
()

91 #ifdeà
CPU_CFG_CRITICAL_METHOD


92 
OS_ERR
 
”r
;

93 
	`OSSchedUÆock
(&
”r
);

95 
	`OSSchedUÆock
();

97 
	}
}

101 
	$d–ay_o¡imedly
(
u32
 
ticks
)

103 #ifdeà
CPU_CFG_CRITICAL_METHOD


104 
OS_ERR
 
”r
;

105 
	`OSTimeDly
(
ticks
,
OS_OPT_TIME_PERIODIC
,&
”r
);

107 
	`OSTimeDly
(
ticks
);

109 
	}
}

112 
	$SysTick_HªdËr
()

114 if(
d–ay_o¤uÂšg
==1)

116 
	`OSIÁEÁ”
();

117 
	`OSTimeTick
();

118 
	`OSIÁEx™
();

120 
	}
}

128 
	$d–ay_š™
()

130 #ià
SYSTEM_SUPPORT_OS


131 
u32
 
»lßd
;

133 
	`SysTick_CLKSourûCÚfig
(
SysTick_CLKSourû_HCLK_Div8
);

134 
çc_us
=
Sy¡emCÜeClock
/8000000;

135 #ià
SYSTEM_SUPPORT_OS


136 
»lßd
=
Sy¡emCÜeClock
/8000000;

137 
»lßd
*=1000000/
d–ay_o¡ick¥”£c
;

139 
çc_ms
=1000/
d–ay_o¡ick¥”£c
;

141 
SysTick
->
CTRL
|=
SysTick_CTRL_TICKINT_Msk
;

142 
SysTick
->
LOAD
=
»lßd
;

143 
SysTick
->
CTRL
|=
SysTick_CTRL_ENABLE_Msk
;

146 
çc_ms
=(
u16
)
çc_us
*1000;

148 
	}
}

150 #ià
SYSTEM_SUPPORT_OS


153 
	$d–ay_us
(
u32
 
nus
)

155 
u32
 
ticks
;

156 
u32
 
tÞd
,
Šow
,
tút
=0;

157 
u32
 
»lßd
=
SysTick
->
LOAD
;

158 
ticks
=
nus
*
çc_us
;

159 
tút
=0;

160 
	`d–ay_osschedlock
();

161 
tÞd
=
SysTick
->
VAL
;

164 
Šow
=
SysTick
->
VAL
;

165 if(
Šow
!=
tÞd
)

167 if(
Šow
<
tÞd
)
tút
+=told-tnow;

168 
tút
+=
»lßd
-
Šow
+
tÞd
;

169 
tÞd
=
Šow
;

170 if(
tút
>=
ticks
);

173 
	`d–ay_osscheduÆock
();

174 
	}
}

177 
	$d–ay_ms
(
u16
 
nms
)

179 if(
d–ay_o¤uÂšg
&&
d–ay_osšŠe¡šg
==0)

181 if(
nms
>=
çc_ms
)

183 
	`d–ay_o¡imedly
(
nms
/
çc_ms
);

185 
nms
%=
çc_ms
;

187 
	`d–ay_us
((
u32
)(
nms
*1000));

188 
	}
}

192 
	$d–ay_us
(
u32
 
nus
)

194 
u32
 
‹mp
;

195 
SysTick
->
LOAD
=
nus
*
çc_us
;

196 
SysTick
->
VAL
=0x00;

197 
SysTick
->
CTRL
|=
SysTick_CTRL_ENABLE_Msk
 ;

200 
‹mp
=
SysTick
->
CTRL
;

201 }(
‹mp
&0x01)&&!(temp&(1<<16)));

202 
SysTick
->
CTRL
&=~
SysTick_CTRL_ENABLE_Msk
;

203 
SysTick
->
VAL
 =0X00;

204 
	}
}

211 
	$d–ay_ms
(
u16
 
nms
)

213 
u32
 
‹mp
;

214 
SysTick
->
LOAD
=(
u32
)
nms
*
çc_ms
;

215 
SysTick
->
VAL
 =0x00;

216 
SysTick
->
CTRL
|=
SysTick_CTRL_ENABLE_Msk
 ;

219 
‹mp
=
SysTick
->
CTRL
;

220 }(
‹mp
&0x01)&&!(temp&(1<<16)));

221 
SysTick
->
CTRL
&=~
SysTick_CTRL_ENABLE_Msk
;

222 
SysTick
->
VAL
 =0X00;

223 
	}
}

	@D:\work\touchPrint\delay.h

1 #iâdeà
__DELAY_H


2 
	#__DELAY_H


	)

3 
	~"sys.h
"

43 
d–ay_š™
();

44 
d–ay_ms
(
u16
 
nms
);

45 
d–ay_us
(
u32
 
nus
);

	@D:\work\touchPrint\font.h

1 #iâdeà
__FONT_H


2 
	#__FONT_H


	)

11 cÚ¡ 
	gasc2_1206
[95][12] =

110 cÚ¡ 
	gasc2_1608
[95][16] =

209 cÚ¡ 
	gasc2_2412
[95][36] =

	@D:\work\touchPrint\ft5206.c

1 
	~"á5206.h
"

2 
	~"touch.h
"

3 
	~"ùiic.h
"

4 
	~"u§¹.h
"

5 
	~"d–ay.h
"

6 
	~"¡ršg.h
"

25 
u8
 
	$FT5206_WR_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
)

27 
u8
 
i
;

28 
u8
 
»t
=0;

29 
	`CT_IIC_S¹
();

30 
	`CT_IIC_S’d_By‹
(
FT_CMD_WR
);

31 
	`CT_IIC_Wa™_Ack
();

32 
	`CT_IIC_S’d_By‹
(
»g
&0XFF);

33 
	`CT_IIC_Wa™_Ack
();

34 
i
=0;i<
Ën
;i++)

36 
	`CT_IIC_S’d_By‹
(
buf
[
i
]);

37 
»t
=
	`CT_IIC_Wa™_Ack
();

38 if(
»t
);

40 
	`CT_IIC_StÝ
();

41  
»t
;

42 
	}
}

47 
	$FT5206_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
)

49 
u8
 
i
;

50 
	`CT_IIC_S¹
();

51 
	`CT_IIC_S’d_By‹
(
FT_CMD_WR
);

52 
	`CT_IIC_Wa™_Ack
();

53 
	`CT_IIC_S’d_By‹
(
»g
&0XFF);

54 
	`CT_IIC_Wa™_Ack
();

55 
	`CT_IIC_S¹
();

56 
	`CT_IIC_S’d_By‹
(
FT_CMD_RD
);

57 
	`CT_IIC_Wa™_Ack
();

58 
i
=0;i<
Ën
;i++)

60 
buf
[
i
]=
	`CT_IIC_R—d_By‹
(i==(
Ën
-1)?0:1);

62 
	`CT_IIC_StÝ
();

63 
	}
}

66 
u8
 
	$FT5206_In™
()

68 
u8
 
‹mp
[2];

69 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

70 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOF
, 
ENABLE
);

72 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_11
;

73 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

74 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

75 
	`GPIO_In™
(
GPIOF
, &
GPIO_In™SŒuùu»
);

76 
	`GPIO_S‘B™s
(
GPIOF
,
GPIO_Pš_1
);

78 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

79 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

80 
	`GPIO_In™
(
GPIOF
, &
GPIO_In™SŒuùu»
);

81 
	`GPIO_S‘B™s
(
GPIOF
,
GPIO_Pš_10
);

83 
	`CT_IIC_In™
();

84 
FT_RST
=0;

85 
	`d–ay_ms
(20);

86 
FT_RST
=1;

87 
	`d–ay_ms
(50);

88 
‹mp
[0]=0;

89 
	`FT5206_WR_Reg
(
FT_DEVIDE_MODE
,
‹mp
,1);

90 
	`FT5206_WR_Reg
(
FT_ID_G_MODE
,
‹mp
,1);

91 
‹mp
[0]=22;

92 
	`FT5206_WR_Reg
(
FT_ID_G_THGROUP
,
‹mp
,1);

93 
‹mp
[0]=12;

94 
	`FT5206_WR_Reg
(
FT_ID_G_PERIODACTIVE
,
‹mp
,1);

96 
	`FT5206_RD_Reg
(
FT_ID_G_LIB_VERSION
,&
‹mp
[0],2);

97 if(
‹mp
[0]==0X30&&temp[1]==0X03)

99 
	`´štf
("CTP ID:%x\r\n",((
u16
)
‹mp
[0]<<8)+temp[1]);

103 
	}
}

104 cÚ¡ 
u16
 
	gFT5206_TPX_TBL
[5]={
FT_TP1_REG
,
FT_TP2_REG
,
FT_TP3_REG
,
FT_TP4_REG
,
FT_TP5_REG
};

109 
u8
 
	$FT5206_Sÿn
(
u8
 
mode
)

111 
u8
 
buf
[4];

112 
u8
 
i
=0;

113 
u8
 
»s
=0;

114 
u8
 
‹mp
;

115 
u8
 
t
=0;

116 
t
++;

117 if((
t
%10)==0||t<10)

119 
	`FT5206_RD_Reg
(
FT_REG_NUM_FINGER
,&
mode
,1);

120 if((
mode
&0XF)&&((mode&0XF)<6))

122 
‹mp
=0XFF<<(
mode
&0XF);

123 
_dev
.
¡a
=(~
‹mp
)|
TP_PRES_DOWN
|
TP_CATH_PRES
;

124 
i
=0;i<5;i++)

126 if(
_dev
.
¡a
&(1<<
i
))

128 
	`FT5206_RD_Reg
(
FT5206_TPX_TBL
[
i
],
buf
,4);

129 if(
_dev
.
touchty³
&0X01)

131 
_dev
.
y
[
i
]=((
u16
)(
buf
[0]&0X0F)<<8)+buf[1];

132 
_dev
.
x
[
i
]=((
u16
)(
buf
[2]&0X0F)<<8)+buf[3];

135 
_dev
.
x
[
i
]=480-(((
u16
)(
buf
[0]&0X0F)<<8)+buf[1]);

136 
_dev
.
y
[
i
]=((
u16
)(
buf
[2]&0X0F)<<8)+buf[3];

138 if((
buf
[0]&0XF0)!=0X80)
_dev
.
x
[
i
]ñp_dev.
y
[i]=0;

142 
»s
=1;

143 if(
_dev
.
x
[0]==0 &&p_dev.
y
[0]==0)
mode
=0;

144 
t
=0;

147 if((
mode
&0X1F)==0)

149 if(
_dev
.
¡a
&
TP_PRES_DOWN
)

151 
_dev
.
¡a
&=~(1<<7);

154 
_dev
.
x
[0]=0xffff;

155 
_dev
.
y
[0]=0xffff;

156 
_dev
.
¡a
&=0XE0;

159 if(
t
>240)t=10;

160  
»s
;

161 
	}
}

	@D:\work\touchPrint\ft5206.h

1 #iâdeà
__FT5206_H


2 
	#__FT5206_H


	)

3 
	~"sys.h
"

19 
	#FT_RST
 
	`PFout
(11)

20 
	#FT_INT
 
	`PFš
(10)

21 

	)

23 
	#FT_CMD_WR
 0X70

24 
	#FT_CMD_RD
 0X71

25 

	)

27 
	#FT_DEVIDE_MODE
 0x00

28 
	#FT_REG_NUM_FINGER
 0x02

29 

	)

30 
	#FT_TP1_REG
 0X03

31 
	#FT_TP2_REG
 0X09

32 
	#FT_TP3_REG
 0X0F

33 
	#FT_TP4_REG
 0X15

34 
	#FT_TP5_REG
 0X1B

35 

	)

37 
	#FT_ID_G_LIB_VERSION
 0xA1

38 
	#FT_ID_G_MODE
 0xA4

39 
	#FT_ID_G_THGROUP
 0x80

40 
	#FT_ID_G_PERIODACTIVE
 0x88

41 

	)

43 
u8
 
FT5206_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

44 
FT5206_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

45 
u8
 
FT5206_In™
();

46 
u8
 
FT5206_Sÿn
(u8 
mode
);

	@D:\work\touchPrint\gt9147.c

1 
	~"gt9147.h
"

2 
	~"touch.h
"

3 
	~"ùiic.h
"

4 
	~"u§¹.h
"

5 
	~"d–ay.h
"

6 
	~"¡ršg.h
"

7 
	~"lcd.h
"

28 cÚ¡ 
u8
 
	gGT9147_CFG_TBL
[] =

53 
u8
 
	$GT9147_S’d_Cfg
 ( 
u8
 
mode
 )

55 
u8
 
buf
[2];

56 
u8
 
i
 = 0;

57 
buf
[0] = 0;

58 
buf
[1] = 
mode
;

59  
i
 = 0; i <  ( 
GT9147_CFG_TBL
 ); i++ ) 
buf
[0] += GT9147_CFG_TBL[i];

60 
buf
[0] = ( ~buf[0] ) + 1;

61 
	`GT9147_WR_Reg
 ( 
GT_CFGS_REG
, ( 
u8
* ) 
GT9147_CFG_TBL
,  ( GT9147_CFG_TBL ) );

62 
	`GT9147_WR_Reg
 ( 
GT_CHECK_REG
, 
buf
, 2 );

64 
	}
}

70 
u8
 
	$GT9147_WR_Reg
 ( 
u16
 
»g
, 
u8
 *
buf
, u8 
Ën
 )

72 
u8
 
i
;

73 
u8
 
»t
 = 0;

74 
	`CT_IIC_S¹
();

75 
	`CT_IIC_S’d_By‹
 ( 
GT_CMD_WR
 );

76 
	`CT_IIC_Wa™_Ack
();

77 
	`CT_IIC_S’d_By‹
 ( 
»g
 >> 8 );

78 
	`CT_IIC_Wa™_Ack
();

79 
	`CT_IIC_S’d_By‹
 ( 
»g
 & 0XFF );

80 
	`CT_IIC_Wa™_Ack
();

81  
i
 = 0; i < 
Ën
; i++ )

83 
	`CT_IIC_S’d_By‹
 ( 
buf
[
i
] );

84 
»t
 = 
	`CT_IIC_Wa™_Ack
();

85 iàÐ
»t
 ) ;

87 
	`CT_IIC_StÝ
();

88  
»t
;

89 
	}
}

94 
	$GT9147_RD_Reg
 ( 
u16
 
»g
, 
u8
 *
buf
, u8 
Ën
 )

96 
u8
 
i
;

97 
	`CT_IIC_S¹
();

98 
	`CT_IIC_S’d_By‹
 ( 
GT_CMD_WR
 );

99 
	`CT_IIC_Wa™_Ack
();

100 
	`CT_IIC_S’d_By‹
 ( 
»g
 >> 8 );

101 
	`CT_IIC_Wa™_Ack
();

102 
	`CT_IIC_S’d_By‹
 ( 
»g
 & 0XFF );

103 
	`CT_IIC_Wa™_Ack
();

104 
	`CT_IIC_S¹
();

105 
	`CT_IIC_S’d_By‹
 ( 
GT_CMD_RD
 );

106 
	`CT_IIC_Wa™_Ack
();

107  
i
 = 0; i < 
Ën
; i++ )

109 
buf
[
i
] = 
	`CT_IIC_R—d_By‹
 ( i =ðÐ
Ën
 - 1 ) ? 0 : 1 );

111 
	`CT_IIC_StÝ
();

112 
	}
}

115 
u8
 
	$GT9147_In™
 ( )

117 
u8
 
‹mp
[5];

118 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

119 
	`RCC_APB2P”hClockCmd
 ( 
RCC_APB2P”h_GPIOF
, 
ENABLE
 );

121 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_11
;

122 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

123 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

124 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

125 
	`GPIO_S‘B™s
 ( 
GPIOF
, 
GPIO_Pš_1
 );

127 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

128 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

129 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

130 
	`GPIO_S‘B™s
 ( 
GPIOF
, 
GPIO_Pš_10
 );

133 
	`CT_IIC_In™
();

134 
GT_RST
 = 0;

135 
	`d–ay_ms
 ( 10 );

136 
GT_RST
 = 1;

137 
	`d–ay_ms
 ( 10 );

139 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

140 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPD
;

141 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

142 
	`GPIO_Re£tB™s
 ( 
GPIOF
, 
GPIO_Pš_10
 );

145 
	`d–ay_ms
 ( 100 );

146 
	`GT9147_RD_Reg
 ( 
GT_PID_REG
, 
‹mp
, 4 );

147 
‹mp
[4] = 0;

148 
	`´štf
 ( "CTP ID:%s\r\n", 
‹mp
 );

149 iàÐ
	`¡rcmp
 ( ( * ) 
‹mp
, "9147" ) == 0 )

151 
‹mp
[0] = 0X02;

152 
	`GT9147_WR_Reg
 ( 
GT_CTRL_REG
, 
‹mp
, 1 );

153 
	`GT9147_RD_Reg
 ( 
GT_CFGS_REG
, 
‹mp
, 1 );

155 iàÐ
‹mp
[0] < 0X60 )

157 
	`´štf
 ( "DeçuÉ V”:%d\r\n", 
‹mp
[0] );

158 
	`GT9147_S’d_Cfg
 ( 1 );

160 
	`d–ay_ms
 ( 10 );

161 
‹mp
[0] = 0X00;

162 
	`GT9147_WR_Reg
 ( 
GT_CTRL_REG
, 
‹mp
, 1 );

166 
	}
}

167 cÚ¡ 
u16
 
	gGT9147_TPX_TBL
[5] = {
GT_TP1_REG
, 
GT_TP2_REG
, 
GT_TP3_REG
, 
GT_TP4_REG
, 
GT_TP5_REG
};

172 
u8
 
	$GT9147_Sÿn
 ( 
u8
 
mode
 )

174 
u8
 
buf
[4];

175 
u8
 
i
 = 0;

176 
u8
 
»s
 = 0;

177 
u8
 
‹mp
;

178 
u8
 
‹mp¡a
;

179 
u8
 
t
 = 0;

180 
t
++;

181 iàÐ
PEN
 == 0 )

184 
	`GT9147_RD_Reg
 ( 
GT_GSTID_REG
, &
mode
, 1 );

185 iàÐ
mode
 & 0X80 && ( ( mode & 0XF ) < 6 ) )

187 
‹mp
 = 0;

188 
	`GT9147_WR_Reg
 ( 
GT_GSTID_REG
, &
‹mp
, 1 );

190 iàÐÐ
mode
 & 0XF ) && ( ( mode & 0XF ) < 6 ) )

192 
‹mp
 = 0XFF << ( 
mode
 & 0XF );

193 
‹mp¡a
 = 
_dev
.
¡a
;

194 
_dev
.
¡a
 = ( ~
‹mp
 ) | 
TP_PRES_DOWN
 | 
TP_CATH_PRES
;

195 
_dev
.
x
[4] =p_dev.x[0];

196 
_dev
.
y
[4] =p_dev.y[0];

197  
i
 = 0; i < 5; i++ )

199 iàÐ
_dev
.
¡a
 & ( 1 << 
i
 ) )

201 
	`GT9147_RD_Reg
 ( 
GT9147_TPX_TBL
[
i
], 
buf
, 4 );

202 iàÐ
_dev
.
touchty³
 & 0X01 )

204 
_dev
.
y
[
i
] = ( ( 
u16
 ) 
buf
[1] << 8 ) + buf[0];

205 
_dev
.
x
[
i
] = 800 - ( ( ( 
u16
 ) 
buf
[3] << 8 ) + buf[2] );

209 
_dev
.
x
[
i
] = ( ( 
u16
 ) 
buf
[1] << 8 ) + buf[0];

210 
_dev
.
y
[
i
] = ( ( 
u16
 ) 
buf
[3] << 8 ) + buf[2];

215 
»s
 = 1;

216 iàÐ
_dev
.
x
[0] > 
lcddev
.
width
 ||p_dev.
y
[0] >†cddev.
height
 )

218 iàÐÐ
mode
 & 0XF ) > 1 )

220 
_dev
.
x
[0] =p_dev.x[1];

221 
_dev
.
y
[0] =p_dev.y[1];

222 
t
 = 0;

226 
_dev
.
x
[0] =p_dev.x[4];

227 
_dev
.
y
[0] =p_dev.y[4];

228 
mode
 = 0X80;

229 
_dev
.
¡a
 = 
‹mp¡a
;

232 
t
 = 0;

235 iàÐÐ
mode
 & 0X8F ) == 0X80 )

237 iàÐ
_dev
.
¡a
 & 
TP_PRES_DOWN
 )

239 
_dev
.
¡a
 &= ~ ( 1 << 7 );

243 
_dev
.
x
[0] = 0xffff;

244 
_dev
.
y
[0] = 0xffff;

245 
_dev
.
¡a
 &= 0XE0;

248 iàÐ
t
 > 240 ) = 10;

249  
»s
;

250 
	}
}

	@D:\work\touchPrint\gt9147.h

1 #iâdeà
__GT9147_H


2 
	#__GT9147_H


	)

3 
	~"sys.h
"

22 
	#GT_RST
 
	`PFout
(11)

23 
	#GT_INT
 
	`PFš
(10)

24 

	)

26 
	#GT_CMD_WR
 0X28

27 
	#GT_CMD_RD
 0X29

28 

	)

30 
	#GT_CTRL_REG
 0X8040

31 
	#GT_CFGS_REG
 0X8047

32 
	#GT_CHECK_REG
 0X80FF

33 
	#GT_PID_REG
 0X8140

34 

	)

35 
	#GT_GSTID_REG
 0X814E

36 
	#GT_TP1_REG
 0X8150

37 
	#GT_TP2_REG
 0X8158

38 
	#GT_TP3_REG
 0X8160

39 
	#GT_TP4_REG
 0X8168

40 
	#GT_TP5_REG
 0X8170

41 

	)

43 
u8
 
GT9147_S’d_Cfg
(u8 
mode
);

44 
u8
 
GT9147_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

45 
GT9147_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

46 
u8
 
GT9147_In™
();

47 
u8
 
GT9147_Sÿn
(u8 
mode
);

	@D:\work\touchPrint\key.c

1 
	~"¡m32f10x.h
"

2 
	~"key.h
"

3 
	~"sys.h
"

4 
	~"d–ay.h
"

19 
	$KEY_In™
()

21 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

23 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
|
RCC_APB2P”h_GPIOE
,
ENABLE
);

25 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_2
|
GPIO_Pš_3
|
GPIO_Pš_4
;

26 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

27 
	`GPIO_In™
(
GPIOE
, &
GPIO_In™SŒuùu»
);

30 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_0
;

31 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPD
;

32 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

33 
	}
}

43 
u8
 
	$KEY_Sÿn
(
u8
 
mode
)

45 
u8
 
key_up
=1;

46 if(
mode
)
key_up
=1;

47 if(
key_up
&&(
KEY0
==0||
KEY1
==0||
KEY2
==0||
WK_UP
==1))

49 
	`d–ay_ms
(10);

50 
key_up
=0;

51 if(
KEY0
==0) 
KEY0_PRES
;

52 if(
KEY1
==0) 
KEY1_PRES
;

53 if(
KEY2
==0) 
KEY2_PRES
;

54 if(
WK_UP
==1) 
WKUP_PRES
;

55 }if(
KEY0
==1&&
KEY1
==1&&
KEY2
==1&&
WK_UP
==0)
key_up
=1;

57 
	}
}

	@D:\work\touchPrint\key.h

1 #iâdeà
__KEY_H


2 
	#__KEY_H


	)

3 
	~"sys.h
"

23 
	#KEY0
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_4
)

24 
	#KEY1
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_3
)

25 
	#KEY2
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_2
)

26 
	#WK_UP
 
	`GPIO_R—dIÅutD©aB™
(
GPIOA
,
GPIO_Pš_0
)

27 

	)

30 
	#KEY0_PRES
 1

31 
	#KEY1_PRES
 2

32 
	#KEY2_PRES
 3

33 
	#WKUP_PRES
 4

34 

	)

36 
KEY_In™
();

37 
u8
 
KEY_Sÿn
(u8);

	@D:\work\touchPrint\lcd.c

1 
	~"lcd.h
"

2 
	~"¡dlib.h
"

3 
	~"fÚt.h
"

4 
	~"u§¹.h
"

5 
	~"d–ay.h
"

79 
u16
 
	gPOINT_COLOR
 = 0x0000;

80 
u16
 
	gBACK_COLOR
 = 0xFFFF;

84 
_lcd_dev
 
	glcddev
;

88 
	$LCD_WR_REG
 ( 
u16
 
»gv®
 )

90 
LCD
->
LCD_REG
 = 
»gv®
;

91 
	}
}

94 
	$LCD_WR_DATA
 ( 
u16
 
d©a
 )

96 
LCD
->
LCD_RAM
 = 
d©a
;

97 
	}
}

100 
u16
 
	$LCD_RD_DATA
 ( )

102 
vu16
 
¿m
;

103 
¿m
 = 
LCD
->
LCD_RAM
;

104  
¿m
;

105 
	}
}

109 
	$LCD_Wr™eReg
 ( 
u16
 
LCD_Reg
, u16 
LCD_RegV®ue
 )

111 
LCD
->
LCD_REG
 = 
LCD_Reg
;

112 
LCD
->
LCD_RAM
 = 
LCD_RegV®ue
;

113 
	}
}

117 
u16
 
	$LCD_R—dReg
 ( 
u16
 
LCD_Reg
 )

119 
	`LCD_WR_REG
 ( 
LCD_Reg
 );

120 
	`d–ay_us
 ( 5 );

121  
	`LCD_RD_DATA
();

122 
	}
}

124 
	$LCD_Wr™eRAM_P»·»
 ( )

126 
LCD
->
LCD_REG
 = 
lcddev
.
w¿mcmd
;

127 
	}
}

130 
	$LCD_Wr™eRAM
 ( 
u16
 
RGB_Code
 )

132 
LCD
->
LCD_RAM
 = 
RGB_Code
;

133 
	}
}

138 
u16
 
	$LCD_BGR2RGB
 ( 
u16
 
c
 )

140 
u16
 
r
, 
g
, 
b
, 
rgb
;

141 
b
 = ( 
c
 >> 0 ) & 0x1f;

142 
g
 = ( 
c
 >> 5 ) & 0x3f;

143 
r
 = ( 
c
 >> 11 ) & 0x1f;

144 
rgb
 = ( 
b
 << 11 ) + ( 
g
 << 5 ) + ( 
r
 << 0 );

145  ( 
rgb
 );

146 
	}
}

149 
	$Ýt_d–ay
 ( 
u8
 
i
 )

151  
i
-- );

152 
	}
}

156 
u16
 
	$LCD_R—dPošt
 ( 
u16
 
x
, u16 
y
 )

158 
u16
 
r
 = 0, 
g
 = 0, 
b
 = 0;

159 iàÐ
x
 >ð
lcddev
.
width
 || 
y
 >ðlcddev.
height
 )  0;

160 
	`LCD_S‘CursÜ
 ( 
x
, 
y
 );

161 iàÐ
lcddev
.
id
 =ð0X9341 ||†cddev.id =ð0X6804 ||†cddev.id =ð0X5310 ||†cddev.id =ð0X1963 ) 
	`LCD_WR_REG
 ( 0X2E );

162 iàÐ
lcddev
.
id
 =ð0X5510 ) 
	`LCD_WR_REG
 ( 0X2E00 );

163 
	`LCD_WR_REG
 ( 0X22 );

164 iàÐ
lcddev
.
id
 =ð0X9320 ) 
	`Ýt_d–ay
 ( 2 );

165 
r
 = 
	`LCD_RD_DATA
();

166 iàÐ
lcddev
.
id
 =ð0X1963 )  
r
;

167 
	`Ýt_d–ay
 ( 2 );

168 
r
 = 
	`LCD_RD_DATA
();

169 iàÐ
lcddev
.
id
 == 0X9341 ||†cddev.id == 0X5310 ||†cddev.id == 0X5510 )

171 
	`Ýt_d–ay
 ( 2 );

172 
b
 = 
	`LCD_RD_DATA
();

173 
g
 = 
r
 & 0XFF;

174 
g
 <<= 8;

176 iàÐ
lcddev
.
id
 =ð0X9325 ||†cddev.id =ð0X4535 ||†cddev.id =ð0X4531 ||†cddev.id =ð0XB505 ||†cddev.id =ð0XC505 )  
r
;

177 iàÐ
lcddev
.
id
 =ð0X9341 ||†cddev.id =ð0X5310 ||†cddev.id =ð0X5510 )  ( ( ( 
r
 >> 11 ) << 11 ) | ( ( 
g
 >> 10 ) << 5 ) | ( 
b
 >> 11 ) );

178  
	`LCD_BGR2RGB
 ( 
r
 );

179 
	}
}

181 
	$LCD_Di¥ÏyOn
 ( )

183 iàÐ
lcddev
.
id
 =ð0X9341 ||†cddev.id =ð0X6804 ||†cddev.id =ð0X5310 ||†cddev.id =ð0X1963 ) 
	`LCD_WR_REG
 ( 0X29 );

184 iàÐ
lcddev
.
id
 =ð0X5510 ) 
	`LCD_WR_REG
 ( 0X2900 );

185 
	`LCD_Wr™eReg
 ( 0X07, 0x0173 );

186 
	}
}

188 
	$LCD_Di¥ÏyOff
 ( )

190 iàÐ
lcddev
.
id
 =ð0X9341 ||†cddev.id =ð0X6804 ||†cddev.id =ð0X5310 ||†cddev.id =ð0X1963 ) 
	`LCD_WR_REG
 ( 0X28 );

191 iàÐ
lcddev
.
id
 =ð0X5510 ) 
	`LCD_WR_REG
 ( 0X2800 );

192 
	`LCD_Wr™eReg
 ( 0X07, 0x0 );

193 
	}
}

197 
	$LCD_S‘CursÜ
 ( 
u16
 
Xpos
, u16 
Ypos
 )

199 iàÐ
lcddev
.
id
 == 0X9341 ||†cddev.id == 0X5310 )

201 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

202 
	`LCD_WR_DATA
 ( 
Xpos
 >> 8 );

203 
	`LCD_WR_DATA
 ( 
Xpos
 & 0XFF );

204 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

205 
	`LCD_WR_DATA
 ( 
Ypos
 >> 8 );

206 
	`LCD_WR_DATA
 ( 
Ypos
 & 0XFF );

208 iàÐ
lcddev
.
id
 == 0X6804 )

210 iàÐ
lcddev
.
dœ
 =ð1 ) 
Xpos
 =†cddev.
width
 - 1 - Xpos;

211 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

212 
	`LCD_WR_DATA
 ( 
Xpos
 >> 8 );

213 
	`LCD_WR_DATA
 ( 
Xpos
 & 0XFF );

214 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

215 
	`LCD_WR_DATA
 ( 
Ypos
 >> 8 );

216 
	`LCD_WR_DATA
 ( 
Ypos
 & 0XFF );

218 iàÐ
lcddev
.
id
 == 0X1963 )

220 iàÐ
lcddev
.
dœ
 == 0 )

222 
Xpos
 = 
lcddev
.
width
 - 1 - Xpos;

223 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

224 
	`LCD_WR_DATA
 ( 0 );

225 
	`LCD_WR_DATA
 ( 0 );

226 
	`LCD_WR_DATA
 ( 
Xpos
 >> 8 );

227 
	`LCD_WR_DATA
 ( 
Xpos
 & 0XFF );

231 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

232 
	`LCD_WR_DATA
 ( 
Xpos
 >> 8 );

233 
	`LCD_WR_DATA
 ( 
Xpos
 & 0XFF );

234 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) >> 8 );

235 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) & 0XFF );

237 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

238 
	`LCD_WR_DATA
 ( 
Ypos
 >> 8 );

239 
	`LCD_WR_DATA
 ( 
Ypos
 & 0XFF );

240 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) >> 8 );

241 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) & 0XFF );

244 iàÐ
lcddev
.
id
 == 0X5510 )

246 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

247 
	`LCD_WR_DATA
 ( 
Xpos
 >> 8 );

248 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 1 );

249 
	`LCD_WR_DATA
 ( 
Xpos
 & 0XFF );

250 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

251 
	`LCD_WR_DATA
 ( 
Ypos
 >> 8 );

252 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 1 );

253 
	`LCD_WR_DATA
 ( 
Ypos
 & 0XFF );

257 iàÐ
lcddev
.
dœ
 =ð1 ) 
Xpos
 =†cddev.
width
 - 1 - Xpos;

258 
	`LCD_Wr™eReg
 ( 
lcddev
.
£txcmd
, 
Xpos
 );

259 
	`LCD_Wr™eReg
 ( 
lcddev
.
£tycmd
, 
Ypos
 );

261 
	}
}

267 
	$LCD_Sÿn_Dœ
 ( 
u8
 
dœ
 )

269 
u16
 
»gv®
 = 0;

270 
u16
 
dœ»g
 = 0;

271 
u16
 
‹mp
;

272 iàÐÐ
lcddev
.
dœ
 =ð1 &&†cddev.
id
 != 0X6804 &&†cddev.id != 0X1963 ) || (†cddev.dir == 0 &&†cddev.id == 0X1963 ) )

274  
dœ
 )

277 
dœ
 = 6;

280 
dœ
 = 7;

283 
dœ
 = 4;

286 
dœ
 = 5;

289 
dœ
 = 1;

292 
dœ
 = 0;

295 
dœ
 = 3;

298 
dœ
 = 2;

302 iàÐ
lcddev
.
id
 == 0x9341 ||†cddev.id == 0X6804 ||†cddev.id == 0X5310 ||†cddev.id == 0X5510 ||†cddev.id == 0X1963 )

304  
dœ
 )

306 
L2R_U2D
:

307 
»gv®
 |= ( 0 << 7 ) | ( 0 << 6 ) | ( 0 << 5 );

309 
L2R_D2U
:

310 
»gv®
 |= ( 1 << 7 ) | ( 0 << 6 ) | ( 0 << 5 );

312 
R2L_U2D
:

313 
»gv®
 |= ( 0 << 7 ) | ( 1 << 6 ) | ( 0 << 5 );

315 
R2L_D2U
:

316 
»gv®
 |= ( 1 << 7 ) | ( 1 << 6 ) | ( 0 << 5 );

318 
U2D_L2R
:

319 
»gv®
 |= ( 0 << 7 ) | ( 0 << 6 ) | ( 1 << 5 );

321 
U2D_R2L
:

322 
»gv®
 |= ( 0 << 7 ) | ( 1 << 6 ) | ( 1 << 5 );

324 
D2U_L2R
:

325 
»gv®
 |= ( 1 << 7 ) | ( 0 << 6 ) | ( 1 << 5 );

327 
D2U_R2L
:

328 
»gv®
 |= ( 1 << 7 ) | ( 1 << 6 ) | ( 1 << 5 );

331 iàÐ
lcddev
.
id
 =ð0X5510 ) 
dœ»g
 = 0X3600;

332 
dœ»g
 = 0X36;

333 iàÐÐ
lcddev
.
id
 !ð0X5310 ) && (†cddev.id !ð0X5510 ) && (†cddev.id !ð0X1963 ) ) 
»gv®
 |= 0X08;

334 iàÐ
lcddev
.
id
 =ð0X6804 ) 
»gv®
 |= 0x02;

335 
	`LCD_Wr™eReg
 ( 
dœ»g
, 
»gv®
 );

336 iàÐ
lcddev
.
id
 != 0X1963 )

338 iàÐ
»gv®
 & 0X20 )

340 iàÐ
lcddev
.
width
 <†cddev.
height
 )

342 
‹mp
 = 
lcddev
.
width
;

343 
lcddev
.
width
 =†cddev.
height
;

344 
lcddev
.
height
 = 
‹mp
;

349 iàÐ
lcddev
.
width
 >†cddev.
height
 )

351 
‹mp
 = 
lcddev
.
width
;

352 
lcddev
.
width
 =†cddev.
height
;

353 
lcddev
.
height
 = 
‹mp
;

357 iàÐ
lcddev
.
id
 == 0X5510 )

359 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

360 
	`LCD_WR_DATA
 ( 0 );

361 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 1 );

362 
	`LCD_WR_DATA
 ( 0 );

363 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 2 );

364 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) >> 8 );

365 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 3 );

366 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) & 0XFF );

367 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

368 
	`LCD_WR_DATA
 ( 0 );

369 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 1 );

370 
	`LCD_WR_DATA
 ( 0 );

371 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 2 );

372 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) >> 8 );

373 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 3 );

374 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) & 0XFF );

378 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

379 
	`LCD_WR_DATA
 ( 0 );

380 
	`LCD_WR_DATA
 ( 0 );

381 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) >> 8 );

382 
	`LCD_WR_DATA
 ( ( 
lcddev
.
width
 - 1 ) & 0XFF );

383 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

384 
	`LCD_WR_DATA
 ( 0 );

385 
	`LCD_WR_DATA
 ( 0 );

386 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) >> 8 );

387 
	`LCD_WR_DATA
 ( ( 
lcddev
.
height
 - 1 ) & 0XFF );

392  
dœ
 )

394 
L2R_U2D
:

395 
»gv®
 |= ( 1 << 5 ) | ( 1 << 4 ) | ( 0 << 3 );

397 
L2R_D2U
:

398 
»gv®
 |= ( 0 << 5 ) | ( 1 << 4 ) | ( 0 << 3 );

400 
R2L_U2D
:

401 
»gv®
 |= ( 1 << 5 ) | ( 0 << 4 ) | ( 0 << 3 );

403 
R2L_D2U
:

404 
»gv®
 |= ( 0 << 5 ) | ( 0 << 4 ) | ( 0 << 3 );

406 
U2D_L2R
:

407 
»gv®
 |= ( 1 << 5 ) | ( 1 << 4 ) | ( 1 << 3 );

409 
U2D_R2L
:

410 
»gv®
 |= ( 1 << 5 ) | ( 0 << 4 ) | ( 1 << 3 );

412 
D2U_L2R
:

413 
»gv®
 |= ( 0 << 5 ) | ( 1 << 4 ) | ( 1 << 3 );

415 
D2U_R2L
:

416 
»gv®
 |= ( 0 << 5 ) | ( 0 << 4 ) | ( 1 << 3 );

419 
dœ»g
 = 0X03;

420 
»gv®
 |= 1 << 12;

421 
	`LCD_Wr™eReg
 ( 
dœ»g
, 
»gv®
 );

423 
	}
}

427 
	$LCD_D¿wPošt
 ( 
u16
 
x
, u16 
y
 )

429 
	`LCD_S‘CursÜ
 ( 
x
, 
y
 );

430 
	`LCD_Wr™eRAM_P»·»
();

431 
LCD
->
LCD_RAM
 = 
POINT_COLOR
;

432 
	}
}

436 
	$LCD_Fa¡_D¿wPošt
 ( 
u16
 
x
, u16 
y
, u16 
cÞÜ
 )

438 iàÐ
lcddev
.
id
 == 0X9341 ||†cddev.id == 0X5310 )

440 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

441 
	`LCD_WR_DATA
 ( 
x
 >> 8 );

442 
	`LCD_WR_DATA
 ( 
x
 & 0XFF );

443 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

444 
	`LCD_WR_DATA
 ( 
y
 >> 8 );

445 
	`LCD_WR_DATA
 ( 
y
 & 0XFF );

447 iàÐ
lcddev
.
id
 == 0X5510 )

449 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

450 
	`LCD_WR_DATA
 ( 
x
 >> 8 );

451 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 1 );

452 
	`LCD_WR_DATA
 ( 
x
 & 0XFF );

453 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

454 
	`LCD_WR_DATA
 ( 
y
 >> 8 );

455 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 1 );

456 
	`LCD_WR_DATA
 ( 
y
 & 0XFF );

458 iàÐ
lcddev
.
id
 == 0X1963 )

460 iàÐ
lcddev
.
dœ
 =ð0 ) 
x
 =†cddev.
width
 - 1 - x;

461 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

462 
	`LCD_WR_DATA
 ( 
x
 >> 8 );

463 
	`LCD_WR_DATA
 ( 
x
 & 0XFF );

464 
	`LCD_WR_DATA
 ( 
x
 >> 8 );

465 
	`LCD_WR_DATA
 ( 
x
 & 0XFF );

466 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

467 
	`LCD_WR_DATA
 ( 
y
 >> 8 );

468 
	`LCD_WR_DATA
 ( 
y
 & 0XFF );

469 
	`LCD_WR_DATA
 ( 
y
 >> 8 );

470 
	`LCD_WR_DATA
 ( 
y
 & 0XFF );

472 iàÐ
lcddev
.
id
 == 0X6804 )

474 iàÐ
lcddev
.
dœ
 =ð1 ) 
x
 =†cddev.
width
 - 1 - x;

475 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

476 
	`LCD_WR_DATA
 ( 
x
 >> 8 );

477 
	`LCD_WR_DATA
 ( 
x
 & 0XFF );

478 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

479 
	`LCD_WR_DATA
 ( 
y
 >> 8 );

480 
	`LCD_WR_DATA
 ( 
y
 & 0XFF );

484 iàÐ
lcddev
.
dœ
 =ð1 ) 
x
 =†cddev.
width
 - 1 - x;

485 
	`LCD_Wr™eReg
 ( 
lcddev
.
£txcmd
, 
x
 );

486 
	`LCD_Wr™eReg
 ( 
lcddev
.
£tycmd
, 
y
 );

488 
LCD
->
LCD_REG
 = 
lcddev
.
w¿mcmd
;

489 
LCD
->
LCD_RAM
 = 
cÞÜ
;

490 
	}
}

493 
	$LCD_SSD_BackLightS‘
 ( 
u8
 
pwm
 )

495 
	`LCD_WR_REG
 ( 0xBE );

496 
	`LCD_WR_DATA
 ( 0x05 );

497 
	`LCD_WR_DATA
 ( 
pwm
 * 2.55 );

498 
	`LCD_WR_DATA
 ( 0x01 );

499 
	`LCD_WR_DATA
 ( 0xFF );

500 
	`LCD_WR_DATA
 ( 0x00 );

501 
	`LCD_WR_DATA
 ( 0x00 );

502 
	}
}

506 
	$LCD_Di¥Ïy_Dœ
 ( 
u8
 
dœ
 )

508 iàÐ
dœ
 == 0 )

510 
lcddev
.
dœ
 = 0;

511 
lcddev
.
width
 = 240;

512 
lcddev
.
height
 = 320;

513 iàÐ
lcddev
.
id
 == 0X9341 ||†cddev.id == 0X6804 ||†cddev.id == 0X5310 )

515 
lcddev
.
w¿mcmd
 = 0X2C;

516 
lcddev
.
£txcmd
 = 0X2A;

517 
lcddev
.
£tycmd
 = 0X2B;

518 iàÐ
lcddev
.
id
 == 0X6804 ||†cddev.id == 0X5310 )

520 
lcddev
.
width
 = 320;

521 
lcddev
.
height
 = 480;

524 iàÐ
lcddev
.
id
 == 0x5510 )

526 
lcddev
.
w¿mcmd
 = 0X2C00;

527 
lcddev
.
£txcmd
 = 0X2A00;

528 
lcddev
.
£tycmd
 = 0X2B00;

529 
lcddev
.
width
 = 480;

530 
lcddev
.
height
 = 800;

532 iàÐ
lcddev
.
id
 == 0X1963 )

534 
lcddev
.
w¿mcmd
 = 0X2C;

535 
lcddev
.
£txcmd
 = 0X2B;

536 
lcddev
.
£tycmd
 = 0X2A;

537 
lcddev
.
width
 = 480;

538 
lcddev
.
height
 = 800;

542 
lcddev
.
w¿mcmd
 = 0X22;

543 
lcddev
.
£txcmd
 = 0X20;

544 
lcddev
.
£tycmd
 = 0X21;

549 
lcddev
.
dœ
 = 1;

550 
lcddev
.
width
 = 320;

551 
lcddev
.
height
 = 240;

552 iàÐ
lcddev
.
id
 == 0X9341 ||†cddev.id == 0X5310 )

554 
lcddev
.
w¿mcmd
 = 0X2C;

555 
lcddev
.
£txcmd
 = 0X2A;

556 
lcddev
.
£tycmd
 = 0X2B;

558 iàÐ
lcddev
.
id
 == 0X6804 )

560 
lcddev
.
w¿mcmd
 = 0X2C;

561 
lcddev
.
£txcmd
 = 0X2B;

562 
lcddev
.
£tycmd
 = 0X2A;

564 iàÐ
lcddev
.
id
 == 0x5510 )

566 
lcddev
.
w¿mcmd
 = 0X2C00;

567 
lcddev
.
£txcmd
 = 0X2A00;

568 
lcddev
.
£tycmd
 = 0X2B00;

569 
lcddev
.
width
 = 800;

570 
lcddev
.
height
 = 480;

572 iàÐ
lcddev
.
id
 == 0X1963 )

574 
lcddev
.
w¿mcmd
 = 0X2C;

575 
lcddev
.
£txcmd
 = 0X2A;

576 
lcddev
.
£tycmd
 = 0X2B;

577 
lcddev
.
width
 = 800;

578 
lcddev
.
height
 = 480;

582 
lcddev
.
w¿mcmd
 = 0X22;

583 
lcddev
.
£txcmd
 = 0X21;

584 
lcddev
.
£tycmd
 = 0X20;

586 iàÐ
lcddev
.
id
 == 0X6804 ||†cddev.id == 0X5310 )

588 
lcddev
.
width
 = 480;

589 
lcddev
.
height
 = 320;

592 
	`LCD_Sÿn_Dœ
 ( 
DFT_SCAN_DIR
 );

593 
	}
}

598 
	$LCD_S‘_Wšdow
 ( 
u16
 
sx
, u16 
sy
, u16 
width
, u16 
height
 )

600 
u8
 
h§»g
, 
h—»g
, 
v§»g
, 
v—»g
;

601 
u16
 
h§v®
, 
h—v®
, 
v§v®
, 
v—v®
;

602 
u16
 
twidth
, 
theight
;

603 
twidth
 = 
sx
 + 
width
 - 1;

604 
theight
 = 
sy
 + 
height
 - 1;

605 iàÐ
lcddev
.
id
 =ð0X9341 ||†cddev.id =ð0X5310 ||†cddev.id =ð0X6804 || (†cddev.
dœ
 == 1 &&†cddev.id == 0X1963 ) )

607 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

608 
	`LCD_WR_DATA
 ( 
sx
 >> 8 );

609 
	`LCD_WR_DATA
 ( 
sx
 & 0XFF );

610 
	`LCD_WR_DATA
 ( 
twidth
 >> 8 );

611 
	`LCD_WR_DATA
 ( 
twidth
 & 0XFF );

612 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

613 
	`LCD_WR_DATA
 ( 
sy
 >> 8 );

614 
	`LCD_WR_DATA
 ( 
sy
 & 0XFF );

615 
	`LCD_WR_DATA
 ( 
theight
 >> 8 );

616 
	`LCD_WR_DATA
 ( 
theight
 & 0XFF );

618 iàÐ
lcddev
.
id
 == 0X1963 )

620 
sx
 = 
lcddev
.
width
 - width - sx;

621 
height
 = 
sy
 + height - 1;

622 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

623 
	`LCD_WR_DATA
 ( 
sx
 >> 8 );

624 
	`LCD_WR_DATA
 ( 
sx
 & 0XFF );

625 
	`LCD_WR_DATA
 ( ( 
sx
 + 
width
 - 1 ) >> 8 );

626 
	`LCD_WR_DATA
 ( ( 
sx
 + 
width
 - 1 ) & 0XFF );

627 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

628 
	`LCD_WR_DATA
 ( 
sy
 >> 8 );

629 
	`LCD_WR_DATA
 ( 
sy
 & 0XFF );

630 
	`LCD_WR_DATA
 ( 
height
 >> 8 );

631 
	`LCD_WR_DATA
 ( 
height
 & 0XFF );

633 iàÐ
lcddev
.
id
 == 0X5510 )

635 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 );

636 
	`LCD_WR_DATA
 ( 
sx
 >> 8 );

637 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 1 );

638 
	`LCD_WR_DATA
 ( 
sx
 & 0XFF );

639 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 2 );

640 
	`LCD_WR_DATA
 ( 
twidth
 >> 8 );

641 
	`LCD_WR_REG
 ( 
lcddev
.
£txcmd
 + 3 );

642 
	`LCD_WR_DATA
 ( 
twidth
 & 0XFF );

643 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 );

644 
	`LCD_WR_DATA
 ( 
sy
 >> 8 );

645 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 1 );

646 
	`LCD_WR_DATA
 ( 
sy
 & 0XFF );

647 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 2 );

648 
	`LCD_WR_DATA
 ( 
theight
 >> 8 );

649 
	`LCD_WR_REG
 ( 
lcddev
.
£tycmd
 + 3 );

650 
	`LCD_WR_DATA
 ( 
theight
 & 0XFF );

654 iàÐ
lcddev
.
dœ
 == 1 )

657 
h§v®
 = 
sy
;

658 
h—v®
 = 
theight
;

659 
v§v®
 = 
lcddev
.
width
 - 
twidth
 - 1;

660 
v—v®
 = 
lcddev
.
width
 - 
sx
 - 1;

664 
h§v®
 = 
sx
;

665 
h—v®
 = 
twidth
;

666 
v§v®
 = 
sy
;

667 
v—v®
 = 
theight
;

669 
h§»g
 = 0X50;

670 
h—»g
 = 0X51;

671 
v§»g
 = 0X52;

672 
v—»g
 = 0X53;

674 
	`LCD_Wr™eReg
 ( 
h§»g
, 
h§v®
 );

675 
	`LCD_Wr™eReg
 ( 
h—»g
, 
h—v®
 );

676 
	`LCD_Wr™eReg
 ( 
v§»g
, 
v§v®
 );

677 
	`LCD_Wr™eReg
 ( 
v—»g
, 
v—v®
 );

678 
	`LCD_S‘CursÜ
 ( 
sx
, 
sy
 );

680 
	}
}

684 
	$LCD_In™
 ( )

686 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

687 
FSMC_NORSRAMIn™Ty³Def
 
FSMC_NORSRAMIn™SŒuùu»
;

688 
FSMC_NORSRAMTimšgIn™Ty³Def
 
»adWr™eTimšg
;

689 
FSMC_NORSRAMTimšgIn™Ty³Def
 
wr™eTimšg
;

691 
	`RCC_AHBP”hClockCmd
 ( 
RCC_AHBP”h_FSMC
, 
ENABLE
 );

692 
	`RCC_APB2P”hClockCmd
 ( 
RCC_APB2P”h_GPIOB
 | 
RCC_APB2P”h_GPIOD
 | 
RCC_APB2P”h_GPIOE
 | 
RCC_APB2P”h_GPIOG
, 
ENABLE
 );

695 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_0
;

696 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

697 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

698 
	`GPIO_In™
 ( 
GPIOB
, &
GPIO_In™SŒuùu»
 );

701 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_0
 | 
GPIO_Pš_1
 | 
GPIO_Pš_4
 | 
GPIO_Pš_5
 | 
GPIO_Pš_8
 | 
GPIO_Pš_9
 | 
GPIO_Pš_10
 | 
GPIO_Pš_14
 | 
GPIO_Pš_15
;

702 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

703 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

704 
	`GPIO_In™
 ( 
GPIOD
, &
GPIO_In™SŒuùu»
 );

707 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_7
 | 
GPIO_Pš_8
 | 
GPIO_Pš_9
 | 
GPIO_Pš_10
 | 
GPIO_Pš_11
 | 
GPIO_Pš_12
 | 
GPIO_Pš_13
 | 
GPIO_Pš_14
 | 
GPIO_Pš_15
;

708 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

709 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

710 
	`GPIO_In™
 ( 
GPIOE
, &
GPIO_In™SŒuùu»
 );

713 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_0
 | 
GPIO_Pš_12
;

714 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

715 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

716 
	`GPIO_In™
 ( 
GPIOG
, &
GPIO_In™SŒuùu»
 );

718 
»adWr™eTimšg
.
FSMC_Add»ssS‘upTime
 = 0x01;

719 
»adWr™eTimšg
.
FSMC_Add»ssHÞdTime
 = 0x00;

720 
»adWr™eTimšg
.
FSMC_D©aS‘upTime
 = 0x0f;

721 
»adWr™eTimšg
.
FSMC_BusTuºAroundDu¿tiÚ
 = 0x00;

722 
»adWr™eTimšg
.
FSMC_CLKDivisiÚ
 = 0x00;

723 
»adWr™eTimšg
.
FSMC_D©aL©’cy
 = 0x00;

724 
»adWr™eTimšg
.
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

727 
wr™eTimšg
.
FSMC_Add»ssS‘upTime
 = 0x00;

728 
wr™eTimšg
.
FSMC_Add»ssHÞdTime
 = 0x00;

729 
wr™eTimšg
.
FSMC_D©aS‘upTime
 = 0x03;

730 
wr™eTimšg
.
FSMC_BusTuºAroundDu¿tiÚ
 = 0x00;

731 
wr™eTimšg
.
FSMC_CLKDivisiÚ
 = 0x00;

732 
wr™eTimšg
.
FSMC_D©aL©’cy
 = 0x00;

733 
wr™eTimšg
.
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

736 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM4
;

737 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_Di§bË
;

738 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

739 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_16b
;

740 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

741 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wa™SigÇlPÞ¬™y
 = 
FSMC_Wa™SigÇlPÞ¬™y_Low
;

742 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

743 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

744 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

745 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

746 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_Di§bË
;

747 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_EÇbË
;

748 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

749 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_R—dWr™eTimšgSŒuù
 = &
»adWr™eTimšg
;

750 
FSMC_NORSRAMIn™SŒuùu»
.
FSMC_Wr™eTimšgSŒuù
 = &
wr™eTimšg
;

752 
	`FSMC_NORSRAMIn™
 ( &
FSMC_NORSRAMIn™SŒuùu»
 );

754 
	`FSMC_NORSRAMCmd
 ( 
FSMC_Bªk1_NORSRAM4
, 
ENABLE
 );

757 
	`d–ay_ms
 ( 50 );

758 
lcddev
.
id
 = 
	`LCD_R—dReg
 ( 0x0000 );

759 iàÐ
lcddev
.
id
 < 0XFF ||†cddev.id == 0XFFFF ||†cddev.id == 0X9300 )

762 
	`LCD_WR_REG
 ( 0XD3 );

763 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

764 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

765 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

766 
lcddev
.
id
 <<= 8;

767 
lcddev
.
id
 |ð
	`LCD_RD_DATA
();

768 iàÐ
lcddev
.
id
 != 0X9341 )

770 
	`LCD_WR_REG
 ( 0XBF );

771 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

772 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

773 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

774 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

775 
lcddev
.
id
 <<= 8;

776 
lcddev
.
id
 |ð
	`LCD_RD_DATA
();

777 iàÐ
lcddev
.
id
 != 0X6804 )

779 
	`LCD_WR_REG
 ( 0XD4 );

780 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

781 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

782 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

783 
lcddev
.
id
 <<= 8;

784 
lcddev
.
id
 |ð
	`LCD_RD_DATA
();

785 iàÐ
lcddev
.
id
 != 0X5310 )

787 
	`LCD_WR_REG
 ( 0XDA00 );

788 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

789 
	`LCD_WR_REG
 ( 0XDB00 );

790 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

791 
lcddev
.
id
 <<= 8;

792 
	`LCD_WR_REG
 ( 0XDC00 );

793 
lcddev
.
id
 |ð
	`LCD_RD_DATA
();

794 iàÐ
lcddev
.
id
 == 0x8000 )†cddev.id = 0x5510;

795 iàÐ
lcddev
.
id
 != 0X5510 )

797 
	`LCD_WR_REG
 ( 0XA1 );

798 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

799 
lcddev
.
id
 = 
	`LCD_RD_DATA
();

800 
lcddev
.
id
 <<= 8;

801 
lcddev
.
id
 |ð
	`LCD_RD_DATA
();

802 iàÐ
lcddev
.
id
 == 0X5761 )†cddev.id = 0X1963;

808 
	`´štf
 ( " LCD ID:%x\r\n", 
lcddev
.
id
 );

809 iàÐ
lcddev
.
id
 == 0X9341 )

811 
	`LCD_WR_REG
 ( 0xCF );

812 
	`LCD_WR_DATA
 ( 0x00 );

813 
	`LCD_WR_DATA
 ( 0xC1 );

814 
	`LCD_WR_DATA
 ( 0X30 );

815 
	`LCD_WR_REG
 ( 0xED );

816 
	`LCD_WR_DATA
 ( 0x64 );

817 
	`LCD_WR_DATA
 ( 0x03 );

818 
	`LCD_WR_DATA
 ( 0X12 );

819 
	`LCD_WR_DATA
 ( 0X81 );

820 
	`LCD_WR_REG
 ( 0xE8 );

821 
	`LCD_WR_DATA
 ( 0x85 );

822 
	`LCD_WR_DATA
 ( 0x10 );

823 
	`LCD_WR_DATA
 ( 0x7A );

824 
	`LCD_WR_REG
 ( 0xCB );

825 
	`LCD_WR_DATA
 ( 0x39 );

826 
	`LCD_WR_DATA
 ( 0x2C );

827 
	`LCD_WR_DATA
 ( 0x00 );

828 
	`LCD_WR_DATA
 ( 0x34 );

829 
	`LCD_WR_DATA
 ( 0x02 );

830 
	`LCD_WR_REG
 ( 0xF7 );

831 
	`LCD_WR_DATA
 ( 0x20 );

832 
	`LCD_WR_REG
 ( 0xEA );

833 
	`LCD_WR_DATA
 ( 0x00 );

834 
	`LCD_WR_DATA
 ( 0x00 );

835 
	`LCD_WR_REG
 ( 0xC0 );

836 
	`LCD_WR_DATA
 ( 0x1B );

837 
	`LCD_WR_REG
 ( 0xC1 );

838 
	`LCD_WR_DATA
 ( 0x01 );

839 
	`LCD_WR_REG
 ( 0xC5 );

840 
	`LCD_WR_DATA
 ( 0x30 );

841 
	`LCD_WR_DATA
 ( 0x30 );

842 
	`LCD_WR_REG
 ( 0xC7 );

843 
	`LCD_WR_DATA
 ( 0XB7 );

844 
	`LCD_WR_REG
 ( 0x36 );

845 
	`LCD_WR_DATA
 ( 0x48 );

846 
	`LCD_WR_REG
 ( 0x3A );

847 
	`LCD_WR_DATA
 ( 0x55 );

848 
	`LCD_WR_REG
 ( 0xB1 );

849 
	`LCD_WR_DATA
 ( 0x00 );

850 
	`LCD_WR_DATA
 ( 0x1A );

851 
	`LCD_WR_REG
 ( 0xB6 );

852 
	`LCD_WR_DATA
 ( 0x0A );

853 
	`LCD_WR_DATA
 ( 0xA2 );

854 
	`LCD_WR_REG
 ( 0xF2 );

855 
	`LCD_WR_DATA
 ( 0x00 );

856 
	`LCD_WR_REG
 ( 0x26 );

857 
	`LCD_WR_DATA
 ( 0x01 );

858 
	`LCD_WR_REG
 ( 0xE0 );

859 
	`LCD_WR_DATA
 ( 0x0F );

860 
	`LCD_WR_DATA
 ( 0x2A );

861 
	`LCD_WR_DATA
 ( 0x28 );

862 
	`LCD_WR_DATA
 ( 0x08 );

863 
	`LCD_WR_DATA
 ( 0x0E );

864 
	`LCD_WR_DATA
 ( 0x08 );

865 
	`LCD_WR_DATA
 ( 0x54 );

866 
	`LCD_WR_DATA
 ( 0XA9 );

867 
	`LCD_WR_DATA
 ( 0x43 );

868 
	`LCD_WR_DATA
 ( 0x0A );

869 
	`LCD_WR_DATA
 ( 0x0F );

870 
	`LCD_WR_DATA
 ( 0x00 );

871 
	`LCD_WR_DATA
 ( 0x00 );

872 
	`LCD_WR_DATA
 ( 0x00 );

873 
	`LCD_WR_DATA
 ( 0x00 );

874 
	`LCD_WR_REG
 ( 0XE1 );

875 
	`LCD_WR_DATA
 ( 0x00 );

876 
	`LCD_WR_DATA
 ( 0x15 );

877 
	`LCD_WR_DATA
 ( 0x17 );

878 
	`LCD_WR_DATA
 ( 0x07 );

879 
	`LCD_WR_DATA
 ( 0x11 );

880 
	`LCD_WR_DATA
 ( 0x06 );

881 
	`LCD_WR_DATA
 ( 0x2B );

882 
	`LCD_WR_DATA
 ( 0x56 );

883 
	`LCD_WR_DATA
 ( 0x3C );

884 
	`LCD_WR_DATA
 ( 0x05 );

885 
	`LCD_WR_DATA
 ( 0x10 );

886 
	`LCD_WR_DATA
 ( 0x0F );

887 
	`LCD_WR_DATA
 ( 0x3F );

888 
	`LCD_WR_DATA
 ( 0x3F );

889 
	`LCD_WR_DATA
 ( 0x0F );

890 
	`LCD_WR_REG
 ( 0x2B );

891 
	`LCD_WR_DATA
 ( 0x00 );

892 
	`LCD_WR_DATA
 ( 0x00 );

893 
	`LCD_WR_DATA
 ( 0x01 );

894 
	`LCD_WR_DATA
 ( 0x3f );

895 
	`LCD_WR_REG
 ( 0x2A );

896 
	`LCD_WR_DATA
 ( 0x00 );

897 
	`LCD_WR_DATA
 ( 0x00 );

898 
	`LCD_WR_DATA
 ( 0x00 );

899 
	`LCD_WR_DATA
 ( 0xef );

900 
	`LCD_WR_REG
 ( 0x11 );

901 
	`d–ay_ms
 ( 120 );

902 
	`LCD_WR_REG
 ( 0x29 );

904 iàÐ
lcddev
.
id
 == 0x6804 )

906 
	`LCD_WR_REG
 ( 0X11 );

907 
	`d–ay_ms
 ( 20 );

908 
	`LCD_WR_REG
 ( 0XD0 );

909 
	`LCD_WR_DATA
 ( 0X07 );

910 
	`LCD_WR_DATA
 ( 0X42 );

911 
	`LCD_WR_DATA
 ( 0X1D );

912 
	`LCD_WR_REG
 ( 0XD1 );

913 
	`LCD_WR_DATA
 ( 0X00 );

914 
	`LCD_WR_DATA
 ( 0X1a );

915 
	`LCD_WR_DATA
 ( 0X09 );

916 
	`LCD_WR_REG
 ( 0XD2 );

917 
	`LCD_WR_DATA
 ( 0X01 );

918 
	`LCD_WR_DATA
 ( 0X22 );

919 
	`LCD_WR_REG
 ( 0XC0 );

920 
	`LCD_WR_DATA
 ( 0X10 );

921 
	`LCD_WR_DATA
 ( 0X3B );

922 
	`LCD_WR_DATA
 ( 0X00 );

923 
	`LCD_WR_DATA
 ( 0X02 );

924 
	`LCD_WR_DATA
 ( 0X11 );

926 
	`LCD_WR_REG
 ( 0XC5 );

927 
	`LCD_WR_DATA
 ( 0X03 );

929 
	`LCD_WR_REG
 ( 0XC8 );

930 
	`LCD_WR_DATA
 ( 0X00 );

931 
	`LCD_WR_DATA
 ( 0X25 );

932 
	`LCD_WR_DATA
 ( 0X21 );

933 
	`LCD_WR_DATA
 ( 0X05 );

934 
	`LCD_WR_DATA
 ( 0X00 );

935 
	`LCD_WR_DATA
 ( 0X0a );

936 
	`LCD_WR_DATA
 ( 0X65 );

937 
	`LCD_WR_DATA
 ( 0X25 );

938 
	`LCD_WR_DATA
 ( 0X77 );

939 
	`LCD_WR_DATA
 ( 0X50 );

940 
	`LCD_WR_DATA
 ( 0X0f );

941 
	`LCD_WR_DATA
 ( 0X00 );

943 
	`LCD_WR_REG
 ( 0XF8 );

944 
	`LCD_WR_DATA
 ( 0X01 );

946 
	`LCD_WR_REG
 ( 0XFE );

947 
	`LCD_WR_DATA
 ( 0X00 );

948 
	`LCD_WR_DATA
 ( 0X02 );

950 
	`LCD_WR_REG
 ( 0X20 );

952 
	`LCD_WR_REG
 ( 0X36 );

953 
	`LCD_WR_DATA
 ( 0X08 );

955 
	`LCD_WR_REG
 ( 0X3A );

956 
	`LCD_WR_DATA
 ( 0X55 );

957 
	`LCD_WR_REG
 ( 0X2B );

958 
	`LCD_WR_DATA
 ( 0X00 );

959 
	`LCD_WR_DATA
 ( 0X00 );

960 
	`LCD_WR_DATA
 ( 0X01 );

961 
	`LCD_WR_DATA
 ( 0X3F );

963 
	`LCD_WR_REG
 ( 0X2A );

964 
	`LCD_WR_DATA
 ( 0X00 );

965 
	`LCD_WR_DATA
 ( 0X00 );

966 
	`LCD_WR_DATA
 ( 0X01 );

967 
	`LCD_WR_DATA
 ( 0XDF );

968 
	`d–ay_ms
 ( 120 );

969 
	`LCD_WR_REG
 ( 0X29 );

971 iàÐ
lcddev
.
id
 == 0x5310 )

973 
	`LCD_WR_REG
 ( 0xED );

974 
	`LCD_WR_DATA
 ( 0x01 );

975 
	`LCD_WR_DATA
 ( 0xFE );

977 
	`LCD_WR_REG
 ( 0xEE );

978 
	`LCD_WR_DATA
 ( 0xDE );

979 
	`LCD_WR_DATA
 ( 0x21 );

981 
	`LCD_WR_REG
 ( 0xF1 );

982 
	`LCD_WR_DATA
 ( 0x01 );

983 
	`LCD_WR_REG
 ( 0xDF );

984 
	`LCD_WR_DATA
 ( 0x10 );

987 
	`LCD_WR_REG
 ( 0xC4 );

988 
	`LCD_WR_DATA
 ( 0x8F );

990 
	`LCD_WR_REG
 ( 0xC6 );

991 
	`LCD_WR_DATA
 ( 0x00 );

992 
	`LCD_WR_DATA
 ( 0xE2 );

993 
	`LCD_WR_DATA
 ( 0xE2 );

994 
	`LCD_WR_DATA
 ( 0xE2 );

995 
	`LCD_WR_REG
 ( 0xBF );

996 
	`LCD_WR_DATA
 ( 0xAA );

998 
	`LCD_WR_REG
 ( 0xB0 );

999 
	`LCD_WR_DATA
 ( 0x0D );

1000 
	`LCD_WR_DATA
 ( 0x00 );

1001 
	`LCD_WR_DATA
 ( 0x0D );

1002 
	`LCD_WR_DATA
 ( 0x00 );

1003 
	`LCD_WR_DATA
 ( 0x11 );

1004 
	`LCD_WR_DATA
 ( 0x00 );

1005 
	`LCD_WR_DATA
 ( 0x19 );

1006 
	`LCD_WR_DATA
 ( 0x00 );

1007 
	`LCD_WR_DATA
 ( 0x21 );

1008 
	`LCD_WR_DATA
 ( 0x00 );

1009 
	`LCD_WR_DATA
 ( 0x2D );

1010 
	`LCD_WR_DATA
 ( 0x00 );

1011 
	`LCD_WR_DATA
 ( 0x3D );

1012 
	`LCD_WR_DATA
 ( 0x00 );

1013 
	`LCD_WR_DATA
 ( 0x5D );

1014 
	`LCD_WR_DATA
 ( 0x00 );

1015 
	`LCD_WR_DATA
 ( 0x5D );

1016 
	`LCD_WR_DATA
 ( 0x00 );

1018 
	`LCD_WR_REG
 ( 0xB1 );

1019 
	`LCD_WR_DATA
 ( 0x80 );

1020 
	`LCD_WR_DATA
 ( 0x00 );

1021 
	`LCD_WR_DATA
 ( 0x8B );

1022 
	`LCD_WR_DATA
 ( 0x00 );

1023 
	`LCD_WR_DATA
 ( 0x96 );

1024 
	`LCD_WR_DATA
 ( 0x00 );

1026 
	`LCD_WR_REG
 ( 0xB2 );

1027 
	`LCD_WR_DATA
 ( 0x00 );

1028 
	`LCD_WR_DATA
 ( 0x00 );

1029 
	`LCD_WR_DATA
 ( 0x02 );

1030 
	`LCD_WR_DATA
 ( 0x00 );

1031 
	`LCD_WR_DATA
 ( 0x03 );

1032 
	`LCD_WR_DATA
 ( 0x00 );

1034 
	`LCD_WR_REG
 ( 0xB3 );

1035 
	`LCD_WR_DATA
 ( 0x00 );

1036 
	`LCD_WR_DATA
 ( 0x00 );

1037 
	`LCD_WR_DATA
 ( 0x00 );

1038 
	`LCD_WR_DATA
 ( 0x00 );

1039 
	`LCD_WR_DATA
 ( 0x00 );

1040 
	`LCD_WR_DATA
 ( 0x00 );

1041 
	`LCD_WR_DATA
 ( 0x00 );

1042 
	`LCD_WR_DATA
 ( 0x00 );

1043 
	`LCD_WR_DATA
 ( 0x00 );

1044 
	`LCD_WR_DATA
 ( 0x00 );

1045 
	`LCD_WR_DATA
 ( 0x00 );

1046 
	`LCD_WR_DATA
 ( 0x00 );

1047 
	`LCD_WR_DATA
 ( 0x00 );

1048 
	`LCD_WR_DATA
 ( 0x00 );

1049 
	`LCD_WR_DATA
 ( 0x00 );

1050 
	`LCD_WR_DATA
 ( 0x00 );

1051 
	`LCD_WR_DATA
 ( 0x00 );

1052 
	`LCD_WR_DATA
 ( 0x00 );

1053 
	`LCD_WR_DATA
 ( 0x00 );

1054 
	`LCD_WR_DATA
 ( 0x00 );

1055 
	`LCD_WR_DATA
 ( 0x00 );

1056 
	`LCD_WR_DATA
 ( 0x00 );

1057 
	`LCD_WR_DATA
 ( 0x00 );

1058 
	`LCD_WR_DATA
 ( 0x00 );

1060 
	`LCD_WR_REG
 ( 0xB4 );

1061 
	`LCD_WR_DATA
 ( 0x8B );

1062 
	`LCD_WR_DATA
 ( 0x00 );

1063 
	`LCD_WR_DATA
 ( 0x96 );

1064 
	`LCD_WR_DATA
 ( 0x00 );

1065 
	`LCD_WR_DATA
 ( 0xA1 );

1066 
	`LCD_WR_DATA
 ( 0x00 );

1068 
	`LCD_WR_REG
 ( 0xB5 );

1069 
	`LCD_WR_DATA
 ( 0x02 );

1070 
	`LCD_WR_DATA
 ( 0x00 );

1071 
	`LCD_WR_DATA
 ( 0x03 );

1072 
	`LCD_WR_DATA
 ( 0x00 );

1073 
	`LCD_WR_DATA
 ( 0x04 );

1074 
	`LCD_WR_DATA
 ( 0x00 );

1076 
	`LCD_WR_REG
 ( 0xB6 );

1077 
	`LCD_WR_DATA
 ( 0x00 );

1078 
	`LCD_WR_DATA
 ( 0x00 );

1080 
	`LCD_WR_REG
 ( 0xB7 );

1081 
	`LCD_WR_DATA
 ( 0x00 );

1082 
	`LCD_WR_DATA
 ( 0x00 );

1083 
	`LCD_WR_DATA
 ( 0x3F );

1084 
	`LCD_WR_DATA
 ( 0x00 );

1085 
	`LCD_WR_DATA
 ( 0x5E );

1086 
	`LCD_WR_DATA
 ( 0x00 );

1087 
	`LCD_WR_DATA
 ( 0x64 );

1088 
	`LCD_WR_DATA
 ( 0x00 );

1089 
	`LCD_WR_DATA
 ( 0x8C );

1090 
	`LCD_WR_DATA
 ( 0x00 );

1091 
	`LCD_WR_DATA
 ( 0xAC );

1092 
	`LCD_WR_DATA
 ( 0x00 );

1093 
	`LCD_WR_DATA
 ( 0xDC );

1094 
	`LCD_WR_DATA
 ( 0x00 );

1095 
	`LCD_WR_DATA
 ( 0x70 );

1096 
	`LCD_WR_DATA
 ( 0x00 );

1097 
	`LCD_WR_DATA
 ( 0x90 );

1098 
	`LCD_WR_DATA
 ( 0x00 );

1099 
	`LCD_WR_DATA
 ( 0xEB );

1100 
	`LCD_WR_DATA
 ( 0x00 );

1101 
	`LCD_WR_DATA
 ( 0xDC );

1102 
	`LCD_WR_DATA
 ( 0x00 );

1104 
	`LCD_WR_REG
 ( 0xB8 );

1105 
	`LCD_WR_DATA
 ( 0x00 );

1106 
	`LCD_WR_DATA
 ( 0x00 );

1107 
	`LCD_WR_DATA
 ( 0x00 );

1108 
	`LCD_WR_DATA
 ( 0x00 );

1109 
	`LCD_WR_DATA
 ( 0x00 );

1110 
	`LCD_WR_DATA
 ( 0x00 );

1111 
	`LCD_WR_DATA
 ( 0x00 );

1112 
	`LCD_WR_DATA
 ( 0x00 );

1114 
	`LCD_WR_REG
 ( 0xBA );

1115 
	`LCD_WR_DATA
 ( 0x24 );

1116 
	`LCD_WR_DATA
 ( 0x00 );

1117 
	`LCD_WR_DATA
 ( 0x00 );

1118 
	`LCD_WR_DATA
 ( 0x00 );

1120 
	`LCD_WR_REG
 ( 0xC1 );

1121 
	`LCD_WR_DATA
 ( 0x20 );

1122 
	`LCD_WR_DATA
 ( 0x00 );

1123 
	`LCD_WR_DATA
 ( 0x54 );

1124 
	`LCD_WR_DATA
 ( 0x00 );

1125 
	`LCD_WR_DATA
 ( 0xFF );

1126 
	`LCD_WR_DATA
 ( 0x00 );

1128 
	`LCD_WR_REG
 ( 0xC2 );

1129 
	`LCD_WR_DATA
 ( 0x0A );

1130 
	`LCD_WR_DATA
 ( 0x00 );

1131 
	`LCD_WR_DATA
 ( 0x04 );

1132 
	`LCD_WR_DATA
 ( 0x00 );

1134 
	`LCD_WR_REG
 ( 0xC3 );

1135 
	`LCD_WR_DATA
 ( 0x3C );

1136 
	`LCD_WR_DATA
 ( 0x00 );

1137 
	`LCD_WR_DATA
 ( 0x3A );

1138 
	`LCD_WR_DATA
 ( 0x00 );

1139 
	`LCD_WR_DATA
 ( 0x39 );

1140 
	`LCD_WR_DATA
 ( 0x00 );

1141 
	`LCD_WR_DATA
 ( 0x37 );

1142 
	`LCD_WR_DATA
 ( 0x00 );

1143 
	`LCD_WR_DATA
 ( 0x3C );

1144 
	`LCD_WR_DATA
 ( 0x00 );

1145 
	`LCD_WR_DATA
 ( 0x36 );

1146 
	`LCD_WR_DATA
 ( 0x00 );

1147 
	`LCD_WR_DATA
 ( 0x32 );

1148 
	`LCD_WR_DATA
 ( 0x00 );

1149 
	`LCD_WR_DATA
 ( 0x2F );

1150 
	`LCD_WR_DATA
 ( 0x00 );

1151 
	`LCD_WR_DATA
 ( 0x2C );

1152 
	`LCD_WR_DATA
 ( 0x00 );

1153 
	`LCD_WR_DATA
 ( 0x29 );

1154 
	`LCD_WR_DATA
 ( 0x00 );

1155 
	`LCD_WR_DATA
 ( 0x26 );

1156 
	`LCD_WR_DATA
 ( 0x00 );

1157 
	`LCD_WR_DATA
 ( 0x24 );

1158 
	`LCD_WR_DATA
 ( 0x00 );

1159 
	`LCD_WR_DATA
 ( 0x24 );

1160 
	`LCD_WR_DATA
 ( 0x00 );

1161 
	`LCD_WR_DATA
 ( 0x23 );

1162 
	`LCD_WR_DATA
 ( 0x00 );

1163 
	`LCD_WR_DATA
 ( 0x3C );

1164 
	`LCD_WR_DATA
 ( 0x00 );

1165 
	`LCD_WR_DATA
 ( 0x36 );

1166 
	`LCD_WR_DATA
 ( 0x00 );

1167 
	`LCD_WR_DATA
 ( 0x32 );

1168 
	`LCD_WR_DATA
 ( 0x00 );

1169 
	`LCD_WR_DATA
 ( 0x2F );

1170 
	`LCD_WR_DATA
 ( 0x00 );

1171 
	`LCD_WR_DATA
 ( 0x2C );

1172 
	`LCD_WR_DATA
 ( 0x00 );

1173 
	`LCD_WR_DATA
 ( 0x29 );

1174 
	`LCD_WR_DATA
 ( 0x00 );

1175 
	`LCD_WR_DATA
 ( 0x26 );

1176 
	`LCD_WR_DATA
 ( 0x00 );

1177 
	`LCD_WR_DATA
 ( 0x24 );

1178 
	`LCD_WR_DATA
 ( 0x00 );

1179 
	`LCD_WR_DATA
 ( 0x24 );

1180 
	`LCD_WR_DATA
 ( 0x00 );

1181 
	`LCD_WR_DATA
 ( 0x23 );

1182 
	`LCD_WR_DATA
 ( 0x00 );

1184 
	`LCD_WR_REG
 ( 0xC4 );

1185 
	`LCD_WR_DATA
 ( 0x62 );

1186 
	`LCD_WR_DATA
 ( 0x00 );

1187 
	`LCD_WR_DATA
 ( 0x05 );

1188 
	`LCD_WR_DATA
 ( 0x00 );

1189 
	`LCD_WR_DATA
 ( 0x84 );

1190 
	`LCD_WR_DATA
 ( 0x00 );

1191 
	`LCD_WR_DATA
 ( 0xF0 );

1192 
	`LCD_WR_DATA
 ( 0x00 );

1193 
	`LCD_WR_DATA
 ( 0x18 );

1194 
	`LCD_WR_DATA
 ( 0x00 );

1195 
	`LCD_WR_DATA
 ( 0xA4 );

1196 
	`LCD_WR_DATA
 ( 0x00 );

1197 
	`LCD_WR_DATA
 ( 0x18 );

1198 
	`LCD_WR_DATA
 ( 0x00 );

1199 
	`LCD_WR_DATA
 ( 0x50 );

1200 
	`LCD_WR_DATA
 ( 0x00 );

1201 
	`LCD_WR_DATA
 ( 0x0C );

1202 
	`LCD_WR_DATA
 ( 0x00 );

1203 
	`LCD_WR_DATA
 ( 0x17 );

1204 
	`LCD_WR_DATA
 ( 0x00 );

1205 
	`LCD_WR_DATA
 ( 0x95 );

1206 
	`LCD_WR_DATA
 ( 0x00 );

1207 
	`LCD_WR_DATA
 ( 0xF3 );

1208 
	`LCD_WR_DATA
 ( 0x00 );

1209 
	`LCD_WR_DATA
 ( 0xE6 );

1210 
	`LCD_WR_DATA
 ( 0x00 );

1212 
	`LCD_WR_REG
 ( 0xC5 );

1213 
	`LCD_WR_DATA
 ( 0x32 );

1214 
	`LCD_WR_DATA
 ( 0x00 );

1215 
	`LCD_WR_DATA
 ( 0x44 );

1216 
	`LCD_WR_DATA
 ( 0x00 );

1217 
	`LCD_WR_DATA
 ( 0x65 );

1218 
	`LCD_WR_DATA
 ( 0x00 );

1219 
	`LCD_WR_DATA
 ( 0x76 );

1220 
	`LCD_WR_DATA
 ( 0x00 );

1221 
	`LCD_WR_DATA
 ( 0x88 );

1222 
	`LCD_WR_DATA
 ( 0x00 );

1224 
	`LCD_WR_REG
 ( 0xC6 );

1225 
	`LCD_WR_DATA
 ( 0x20 );

1226 
	`LCD_WR_DATA
 ( 0x00 );

1227 
	`LCD_WR_DATA
 ( 0x17 );

1228 
	`LCD_WR_DATA
 ( 0x00 );

1229 
	`LCD_WR_DATA
 ( 0x01 );

1230 
	`LCD_WR_DATA
 ( 0x00 );

1232 
	`LCD_WR_REG
 ( 0xC7 );

1233 
	`LCD_WR_DATA
 ( 0x00 );

1234 
	`LCD_WR_DATA
 ( 0x00 );

1235 
	`LCD_WR_DATA
 ( 0x00 );

1236 
	`LCD_WR_DATA
 ( 0x00 );

1238 
	`LCD_WR_REG
 ( 0xC8 );

1239 
	`LCD_WR_DATA
 ( 0x00 );

1240 
	`LCD_WR_DATA
 ( 0x00 );

1241 
	`LCD_WR_DATA
 ( 0x00 );

1242 
	`LCD_WR_DATA
 ( 0x00 );

1244 
	`LCD_WR_REG
 ( 0xC9 );

1245 
	`LCD_WR_DATA
 ( 0x00 );

1246 
	`LCD_WR_DATA
 ( 0x00 );

1247 
	`LCD_WR_DATA
 ( 0x00 );

1248 
	`LCD_WR_DATA
 ( 0x00 );

1249 
	`LCD_WR_DATA
 ( 0x00 );

1250 
	`LCD_WR_DATA
 ( 0x00 );

1251 
	`LCD_WR_DATA
 ( 0x00 );

1252 
	`LCD_WR_DATA
 ( 0x00 );

1253 
	`LCD_WR_DATA
 ( 0x00 );

1254 
	`LCD_WR_DATA
 ( 0x00 );

1255 
	`LCD_WR_DATA
 ( 0x00 );

1256 
	`LCD_WR_DATA
 ( 0x00 );

1257 
	`LCD_WR_DATA
 ( 0x00 );

1258 
	`LCD_WR_DATA
 ( 0x00 );

1259 
	`LCD_WR_DATA
 ( 0x00 );

1260 
	`LCD_WR_DATA
 ( 0x00 );

1262 
	`LCD_WR_REG
 ( 0xE0 );

1263 
	`LCD_WR_DATA
 ( 0x16 );

1264 
	`LCD_WR_DATA
 ( 0x00 );

1265 
	`LCD_WR_DATA
 ( 0x1C );

1266 
	`LCD_WR_DATA
 ( 0x00 );

1267 
	`LCD_WR_DATA
 ( 0x21 );

1268 
	`LCD_WR_DATA
 ( 0x00 );

1269 
	`LCD_WR_DATA
 ( 0x36 );

1270 
	`LCD_WR_DATA
 ( 0x00 );

1271 
	`LCD_WR_DATA
 ( 0x46 );

1272 
	`LCD_WR_DATA
 ( 0x00 );

1273 
	`LCD_WR_DATA
 ( 0x52 );

1274 
	`LCD_WR_DATA
 ( 0x00 );

1275 
	`LCD_WR_DATA
 ( 0x64 );

1276 
	`LCD_WR_DATA
 ( 0x00 );

1277 
	`LCD_WR_DATA
 ( 0x7A );

1278 
	`LCD_WR_DATA
 ( 0x00 );

1279 
	`LCD_WR_DATA
 ( 0x8B );

1280 
	`LCD_WR_DATA
 ( 0x00 );

1281 
	`LCD_WR_DATA
 ( 0x99 );

1282 
	`LCD_WR_DATA
 ( 0x00 );

1283 
	`LCD_WR_DATA
 ( 0xA8 );

1284 
	`LCD_WR_DATA
 ( 0x00 );

1285 
	`LCD_WR_DATA
 ( 0xB9 );

1286 
	`LCD_WR_DATA
 ( 0x00 );

1287 
	`LCD_WR_DATA
 ( 0xC4 );

1288 
	`LCD_WR_DATA
 ( 0x00 );

1289 
	`LCD_WR_DATA
 ( 0xCA );

1290 
	`LCD_WR_DATA
 ( 0x00 );

1291 
	`LCD_WR_DATA
 ( 0xD2 );

1292 
	`LCD_WR_DATA
 ( 0x00 );

1293 
	`LCD_WR_DATA
 ( 0xD9 );

1294 
	`LCD_WR_DATA
 ( 0x00 );

1295 
	`LCD_WR_DATA
 ( 0xE0 );

1296 
	`LCD_WR_DATA
 ( 0x00 );

1297 
	`LCD_WR_DATA
 ( 0xF3 );

1298 
	`LCD_WR_DATA
 ( 0x00 );

1300 
	`LCD_WR_REG
 ( 0xE1 );

1301 
	`LCD_WR_DATA
 ( 0x16 );

1302 
	`LCD_WR_DATA
 ( 0x00 );

1303 
	`LCD_WR_DATA
 ( 0x1C );

1304 
	`LCD_WR_DATA
 ( 0x00 );

1305 
	`LCD_WR_DATA
 ( 0x22 );

1306 
	`LCD_WR_DATA
 ( 0x00 );

1307 
	`LCD_WR_DATA
 ( 0x36 );

1308 
	`LCD_WR_DATA
 ( 0x00 );

1309 
	`LCD_WR_DATA
 ( 0x45 );

1310 
	`LCD_WR_DATA
 ( 0x00 );

1311 
	`LCD_WR_DATA
 ( 0x52 );

1312 
	`LCD_WR_DATA
 ( 0x00 );

1313 
	`LCD_WR_DATA
 ( 0x64 );

1314 
	`LCD_WR_DATA
 ( 0x00 );

1315 
	`LCD_WR_DATA
 ( 0x7A );

1316 
	`LCD_WR_DATA
 ( 0x00 );

1317 
	`LCD_WR_DATA
 ( 0x8B );

1318 
	`LCD_WR_DATA
 ( 0x00 );

1319 
	`LCD_WR_DATA
 ( 0x99 );

1320 
	`LCD_WR_DATA
 ( 0x00 );

1321 
	`LCD_WR_DATA
 ( 0xA8 );

1322 
	`LCD_WR_DATA
 ( 0x00 );

1323 
	`LCD_WR_DATA
 ( 0xB9 );

1324 
	`LCD_WR_DATA
 ( 0x00 );

1325 
	`LCD_WR_DATA
 ( 0xC4 );

1326 
	`LCD_WR_DATA
 ( 0x00 );

1327 
	`LCD_WR_DATA
 ( 0xCA );

1328 
	`LCD_WR_DATA
 ( 0x00 );

1329 
	`LCD_WR_DATA
 ( 0xD2 );

1330 
	`LCD_WR_DATA
 ( 0x00 );

1331 
	`LCD_WR_DATA
 ( 0xD8 );

1332 
	`LCD_WR_DATA
 ( 0x00 );

1333 
	`LCD_WR_DATA
 ( 0xE0 );

1334 
	`LCD_WR_DATA
 ( 0x00 );

1335 
	`LCD_WR_DATA
 ( 0xF3 );

1336 
	`LCD_WR_DATA
 ( 0x00 );

1338 
	`LCD_WR_REG
 ( 0xE2 );

1339 
	`LCD_WR_DATA
 ( 0x05 );

1340 
	`LCD_WR_DATA
 ( 0x00 );

1341 
	`LCD_WR_DATA
 ( 0x0B );

1342 
	`LCD_WR_DATA
 ( 0x00 );

1343 
	`LCD_WR_DATA
 ( 0x1B );

1344 
	`LCD_WR_DATA
 ( 0x00 );

1345 
	`LCD_WR_DATA
 ( 0x34 );

1346 
	`LCD_WR_DATA
 ( 0x00 );

1347 
	`LCD_WR_DATA
 ( 0x44 );

1348 
	`LCD_WR_DATA
 ( 0x00 );

1349 
	`LCD_WR_DATA
 ( 0x4F );

1350 
	`LCD_WR_DATA
 ( 0x00 );

1351 
	`LCD_WR_DATA
 ( 0x61 );

1352 
	`LCD_WR_DATA
 ( 0x00 );

1353 
	`LCD_WR_DATA
 ( 0x79 );

1354 
	`LCD_WR_DATA
 ( 0x00 );

1355 
	`LCD_WR_DATA
 ( 0x88 );

1356 
	`LCD_WR_DATA
 ( 0x00 );

1357 
	`LCD_WR_DATA
 ( 0x97 );

1358 
	`LCD_WR_DATA
 ( 0x00 );

1359 
	`LCD_WR_DATA
 ( 0xA6 );

1360 
	`LCD_WR_DATA
 ( 0x00 );

1361 
	`LCD_WR_DATA
 ( 0xB7 );

1362 
	`LCD_WR_DATA
 ( 0x00 );

1363 
	`LCD_WR_DATA
 ( 0xC2 );

1364 
	`LCD_WR_DATA
 ( 0x00 );

1365 
	`LCD_WR_DATA
 ( 0xC7 );

1366 
	`LCD_WR_DATA
 ( 0x00 );

1367 
	`LCD_WR_DATA
 ( 0xD1 );

1368 
	`LCD_WR_DATA
 ( 0x00 );

1369 
	`LCD_WR_DATA
 ( 0xD6 );

1370 
	`LCD_WR_DATA
 ( 0x00 );

1371 
	`LCD_WR_DATA
 ( 0xDD );

1372 
	`LCD_WR_DATA
 ( 0x00 );

1373 
	`LCD_WR_DATA
 ( 0xF3 );

1374 
	`LCD_WR_DATA
 ( 0x00 );

1375 
	`LCD_WR_REG
 ( 0xE3 );

1376 
	`LCD_WR_DATA
 ( 0x05 );

1377 
	`LCD_WR_DATA
 ( 0x00 );

1378 
	`LCD_WR_DATA
 ( 0xA );

1379 
	`LCD_WR_DATA
 ( 0x00 );

1380 
	`LCD_WR_DATA
 ( 0x1C );

1381 
	`LCD_WR_DATA
 ( 0x00 );

1382 
	`LCD_WR_DATA
 ( 0x33 );

1383 
	`LCD_WR_DATA
 ( 0x00 );

1384 
	`LCD_WR_DATA
 ( 0x44 );

1385 
	`LCD_WR_DATA
 ( 0x00 );

1386 
	`LCD_WR_DATA
 ( 0x50 );

1387 
	`LCD_WR_DATA
 ( 0x00 );

1388 
	`LCD_WR_DATA
 ( 0x62 );

1389 
	`LCD_WR_DATA
 ( 0x00 );

1390 
	`LCD_WR_DATA
 ( 0x78 );

1391 
	`LCD_WR_DATA
 ( 0x00 );

1392 
	`LCD_WR_DATA
 ( 0x88 );

1393 
	`LCD_WR_DATA
 ( 0x00 );

1394 
	`LCD_WR_DATA
 ( 0x97 );

1395 
	`LCD_WR_DATA
 ( 0x00 );

1396 
	`LCD_WR_DATA
 ( 0xA6 );

1397 
	`LCD_WR_DATA
 ( 0x00 );

1398 
	`LCD_WR_DATA
 ( 0xB7 );

1399 
	`LCD_WR_DATA
 ( 0x00 );

1400 
	`LCD_WR_DATA
 ( 0xC2 );

1401 
	`LCD_WR_DATA
 ( 0x00 );

1402 
	`LCD_WR_DATA
 ( 0xC7 );

1403 
	`LCD_WR_DATA
 ( 0x00 );

1404 
	`LCD_WR_DATA
 ( 0xD1 );

1405 
	`LCD_WR_DATA
 ( 0x00 );

1406 
	`LCD_WR_DATA
 ( 0xD5 );

1407 
	`LCD_WR_DATA
 ( 0x00 );

1408 
	`LCD_WR_DATA
 ( 0xDD );

1409 
	`LCD_WR_DATA
 ( 0x00 );

1410 
	`LCD_WR_DATA
 ( 0xF3 );

1411 
	`LCD_WR_DATA
 ( 0x00 );

1413 
	`LCD_WR_REG
 ( 0xE4 );

1414 
	`LCD_WR_DATA
 ( 0x01 );

1415 
	`LCD_WR_DATA
 ( 0x00 );

1416 
	`LCD_WR_DATA
 ( 0x01 );

1417 
	`LCD_WR_DATA
 ( 0x00 );

1418 
	`LCD_WR_DATA
 ( 0x02 );

1419 
	`LCD_WR_DATA
 ( 0x00 );

1420 
	`LCD_WR_DATA
 ( 0x2A );

1421 
	`LCD_WR_DATA
 ( 0x00 );

1422 
	`LCD_WR_DATA
 ( 0x3C );

1423 
	`LCD_WR_DATA
 ( 0x00 );

1424 
	`LCD_WR_DATA
 ( 0x4B );

1425 
	`LCD_WR_DATA
 ( 0x00 );

1426 
	`LCD_WR_DATA
 ( 0x5D );

1427 
	`LCD_WR_DATA
 ( 0x00 );

1428 
	`LCD_WR_DATA
 ( 0x74 );

1429 
	`LCD_WR_DATA
 ( 0x00 );

1430 
	`LCD_WR_DATA
 ( 0x84 );

1431 
	`LCD_WR_DATA
 ( 0x00 );

1432 
	`LCD_WR_DATA
 ( 0x93 );

1433 
	`LCD_WR_DATA
 ( 0x00 );

1434 
	`LCD_WR_DATA
 ( 0xA2 );

1435 
	`LCD_WR_DATA
 ( 0x00 );

1436 
	`LCD_WR_DATA
 ( 0xB3 );

1437 
	`LCD_WR_DATA
 ( 0x00 );

1438 
	`LCD_WR_DATA
 ( 0xBE );

1439 
	`LCD_WR_DATA
 ( 0x00 );

1440 
	`LCD_WR_DATA
 ( 0xC4 );

1441 
	`LCD_WR_DATA
 ( 0x00 );

1442 
	`LCD_WR_DATA
 ( 0xCD );

1443 
	`LCD_WR_DATA
 ( 0x00 );

1444 
	`LCD_WR_DATA
 ( 0xD3 );

1445 
	`LCD_WR_DATA
 ( 0x00 );

1446 
	`LCD_WR_DATA
 ( 0xDD );

1447 
	`LCD_WR_DATA
 ( 0x00 );

1448 
	`LCD_WR_DATA
 ( 0xF3 );

1449 
	`LCD_WR_DATA
 ( 0x00 );

1450 
	`LCD_WR_REG
 ( 0xE5 );

1451 
	`LCD_WR_DATA
 ( 0x00 );

1452 
	`LCD_WR_DATA
 ( 0x00 );

1453 
	`LCD_WR_DATA
 ( 0x00 );

1454 
	`LCD_WR_DATA
 ( 0x00 );

1455 
	`LCD_WR_DATA
 ( 0x02 );

1456 
	`LCD_WR_DATA
 ( 0x00 );

1457 
	`LCD_WR_DATA
 ( 0x29 );

1458 
	`LCD_WR_DATA
 ( 0x00 );

1459 
	`LCD_WR_DATA
 ( 0x3C );

1460 
	`LCD_WR_DATA
 ( 0x00 );

1461 
	`LCD_WR_DATA
 ( 0x4B );

1462 
	`LCD_WR_DATA
 ( 0x00 );

1463 
	`LCD_WR_DATA
 ( 0x5D );

1464 
	`LCD_WR_DATA
 ( 0x00 );

1465 
	`LCD_WR_DATA
 ( 0x74 );

1466 
	`LCD_WR_DATA
 ( 0x00 );

1467 
	`LCD_WR_DATA
 ( 0x84 );

1468 
	`LCD_WR_DATA
 ( 0x00 );

1469 
	`LCD_WR_DATA
 ( 0x93 );

1470 
	`LCD_WR_DATA
 ( 0x00 );

1471 
	`LCD_WR_DATA
 ( 0xA2 );

1472 
	`LCD_WR_DATA
 ( 0x00 );

1473 
	`LCD_WR_DATA
 ( 0xB3 );

1474 
	`LCD_WR_DATA
 ( 0x00 );

1475 
	`LCD_WR_DATA
 ( 0xBE );

1476 
	`LCD_WR_DATA
 ( 0x00 );

1477 
	`LCD_WR_DATA
 ( 0xC4 );

1478 
	`LCD_WR_DATA
 ( 0x00 );

1479 
	`LCD_WR_DATA
 ( 0xCD );

1480 
	`LCD_WR_DATA
 ( 0x00 );

1481 
	`LCD_WR_DATA
 ( 0xD3 );

1482 
	`LCD_WR_DATA
 ( 0x00 );

1483 
	`LCD_WR_DATA
 ( 0xDC );

1484 
	`LCD_WR_DATA
 ( 0x00 );

1485 
	`LCD_WR_DATA
 ( 0xF3 );

1486 
	`LCD_WR_DATA
 ( 0x00 );

1488 
	`LCD_WR_REG
 ( 0xE6 );

1489 
	`LCD_WR_DATA
 ( 0x11 );

1490 
	`LCD_WR_DATA
 ( 0x00 );

1491 
	`LCD_WR_DATA
 ( 0x34 );

1492 
	`LCD_WR_DATA
 ( 0x00 );

1493 
	`LCD_WR_DATA
 ( 0x56 );

1494 
	`LCD_WR_DATA
 ( 0x00 );

1495 
	`LCD_WR_DATA
 ( 0x76 );

1496 
	`LCD_WR_DATA
 ( 0x00 );

1497 
	`LCD_WR_DATA
 ( 0x77 );

1498 
	`LCD_WR_DATA
 ( 0x00 );

1499 
	`LCD_WR_DATA
 ( 0x66 );

1500 
	`LCD_WR_DATA
 ( 0x00 );

1501 
	`LCD_WR_DATA
 ( 0x88 );

1502 
	`LCD_WR_DATA
 ( 0x00 );

1503 
	`LCD_WR_DATA
 ( 0x99 );

1504 
	`LCD_WR_DATA
 ( 0x00 );

1505 
	`LCD_WR_DATA
 ( 0xBB );

1506 
	`LCD_WR_DATA
 ( 0x00 );

1507 
	`LCD_WR_DATA
 ( 0x99 );

1508 
	`LCD_WR_DATA
 ( 0x00 );

1509 
	`LCD_WR_DATA
 ( 0x66 );

1510 
	`LCD_WR_DATA
 ( 0x00 );

1511 
	`LCD_WR_DATA
 ( 0x55 );

1512 
	`LCD_WR_DATA
 ( 0x00 );

1513 
	`LCD_WR_DATA
 ( 0x55 );

1514 
	`LCD_WR_DATA
 ( 0x00 );

1515 
	`LCD_WR_DATA
 ( 0x45 );

1516 
	`LCD_WR_DATA
 ( 0x00 );

1517 
	`LCD_WR_DATA
 ( 0x43 );

1518 
	`LCD_WR_DATA
 ( 0x00 );

1519 
	`LCD_WR_DATA
 ( 0x44 );

1520 
	`LCD_WR_DATA
 ( 0x00 );

1522 
	`LCD_WR_REG
 ( 0xE7 );

1523 
	`LCD_WR_DATA
 ( 0x32 );

1524 
	`LCD_WR_DATA
 ( 0x00 );

1525 
	`LCD_WR_DATA
 ( 0x55 );

1526 
	`LCD_WR_DATA
 ( 0x00 );

1527 
	`LCD_WR_DATA
 ( 0x76 );

1528 
	`LCD_WR_DATA
 ( 0x00 );

1529 
	`LCD_WR_DATA
 ( 0x66 );

1530 
	`LCD_WR_DATA
 ( 0x00 );

1531 
	`LCD_WR_DATA
 ( 0x67 );

1532 
	`LCD_WR_DATA
 ( 0x00 );

1533 
	`LCD_WR_DATA
 ( 0x67 );

1534 
	`LCD_WR_DATA
 ( 0x00 );

1535 
	`LCD_WR_DATA
 ( 0x87 );

1536 
	`LCD_WR_DATA
 ( 0x00 );

1537 
	`LCD_WR_DATA
 ( 0x99 );

1538 
	`LCD_WR_DATA
 ( 0x00 );

1539 
	`LCD_WR_DATA
 ( 0xBB );

1540 
	`LCD_WR_DATA
 ( 0x00 );

1541 
	`LCD_WR_DATA
 ( 0x99 );

1542 
	`LCD_WR_DATA
 ( 0x00 );

1543 
	`LCD_WR_DATA
 ( 0x77 );

1544 
	`LCD_WR_DATA
 ( 0x00 );

1545 
	`LCD_WR_DATA
 ( 0x44 );

1546 
	`LCD_WR_DATA
 ( 0x00 );

1547 
	`LCD_WR_DATA
 ( 0x56 );

1548 
	`LCD_WR_DATA
 ( 0x00 );

1549 
	`LCD_WR_DATA
 ( 0x23 );

1550 
	`LCD_WR_DATA
 ( 0x00 );

1551 
	`LCD_WR_DATA
 ( 0x33 );

1552 
	`LCD_WR_DATA
 ( 0x00 );

1553 
	`LCD_WR_DATA
 ( 0x45 );

1554 
	`LCD_WR_DATA
 ( 0x00 );

1556 
	`LCD_WR_REG
 ( 0xE8 );

1557 
	`LCD_WR_DATA
 ( 0x00 );

1558 
	`LCD_WR_DATA
 ( 0x00 );

1559 
	`LCD_WR_DATA
 ( 0x99 );

1560 
	`LCD_WR_DATA
 ( 0x00 );

1561 
	`LCD_WR_DATA
 ( 0x87 );

1562 
	`LCD_WR_DATA
 ( 0x00 );

1563 
	`LCD_WR_DATA
 ( 0x88 );

1564 
	`LCD_WR_DATA
 ( 0x00 );

1565 
	`LCD_WR_DATA
 ( 0x77 );

1566 
	`LCD_WR_DATA
 ( 0x00 );

1567 
	`LCD_WR_DATA
 ( 0x66 );

1568 
	`LCD_WR_DATA
 ( 0x00 );

1569 
	`LCD_WR_DATA
 ( 0x88 );

1570 
	`LCD_WR_DATA
 ( 0x00 );

1571 
	`LCD_WR_DATA
 ( 0xAA );

1572 
	`LCD_WR_DATA
 ( 0x00 );

1573 
	`LCD_WR_DATA
 ( 0xBB );

1574 
	`LCD_WR_DATA
 ( 0x00 );

1575 
	`LCD_WR_DATA
 ( 0x99 );

1576 
	`LCD_WR_DATA
 ( 0x00 );

1577 
	`LCD_WR_DATA
 ( 0x66 );

1578 
	`LCD_WR_DATA
 ( 0x00 );

1579 
	`LCD_WR_DATA
 ( 0x55 );

1580 
	`LCD_WR_DATA
 ( 0x00 );

1581 
	`LCD_WR_DATA
 ( 0x55 );

1582 
	`LCD_WR_DATA
 ( 0x00 );

1583 
	`LCD_WR_DATA
 ( 0x44 );

1584 
	`LCD_WR_DATA
 ( 0x00 );

1585 
	`LCD_WR_DATA
 ( 0x44 );

1586 
	`LCD_WR_DATA
 ( 0x00 );

1587 
	`LCD_WR_DATA
 ( 0x55 );

1588 
	`LCD_WR_DATA
 ( 0x00 );

1590 
	`LCD_WR_REG
 ( 0xE9 );

1591 
	`LCD_WR_DATA
 ( 0xAA );

1592 
	`LCD_WR_DATA
 ( 0x00 );

1593 
	`LCD_WR_DATA
 ( 0x00 );

1594 
	`LCD_WR_DATA
 ( 0x00 );

1596 
	`LCD_WR_REG
 ( 0x00 );

1597 
	`LCD_WR_DATA
 ( 0xAA );

1599 
	`LCD_WR_REG
 ( 0xCF );

1600 
	`LCD_WR_DATA
 ( 0x00 );

1601 
	`LCD_WR_DATA
 ( 0x00 );

1602 
	`LCD_WR_DATA
 ( 0x00 );

1603 
	`LCD_WR_DATA
 ( 0x00 );

1604 
	`LCD_WR_DATA
 ( 0x00 );

1605 
	`LCD_WR_DATA
 ( 0x00 );

1606 
	`LCD_WR_DATA
 ( 0x00 );

1607 
	`LCD_WR_DATA
 ( 0x00 );

1608 
	`LCD_WR_DATA
 ( 0x00 );

1609 
	`LCD_WR_DATA
 ( 0x00 );

1610 
	`LCD_WR_DATA
 ( 0x00 );

1611 
	`LCD_WR_DATA
 ( 0x00 );

1612 
	`LCD_WR_DATA
 ( 0x00 );

1613 
	`LCD_WR_DATA
 ( 0x00 );

1614 
	`LCD_WR_DATA
 ( 0x00 );

1615 
	`LCD_WR_DATA
 ( 0x00 );

1616 
	`LCD_WR_DATA
 ( 0x00 );

1618 
	`LCD_WR_REG
 ( 0xF0 );

1619 
	`LCD_WR_DATA
 ( 0x00 );

1620 
	`LCD_WR_DATA
 ( 0x50 );

1621 
	`LCD_WR_DATA
 ( 0x00 );

1622 
	`LCD_WR_DATA
 ( 0x00 );

1623 
	`LCD_WR_DATA
 ( 0x00 );

1625 
	`LCD_WR_REG
 ( 0xF3 );

1626 
	`LCD_WR_DATA
 ( 0x00 );

1628 
	`LCD_WR_REG
 ( 0xF9 );

1629 
	`LCD_WR_DATA
 ( 0x06 );

1630 
	`LCD_WR_DATA
 ( 0x10 );

1631 
	`LCD_WR_DATA
 ( 0x29 );

1632 
	`LCD_WR_DATA
 ( 0x00 );

1634 
	`LCD_WR_REG
 ( 0x3A );

1635 
	`LCD_WR_DATA
 ( 0x55 );

1637 
	`LCD_WR_REG
 ( 0x11 );

1638 
	`d–ay_ms
 ( 100 );

1639 
	`LCD_WR_REG
 ( 0x29 );

1640 
	`LCD_WR_REG
 ( 0x35 );

1641 
	`LCD_WR_DATA
 ( 0x00 );

1643 
	`LCD_WR_REG
 ( 0x51 );

1644 
	`LCD_WR_DATA
 ( 0xFF );

1645 
	`LCD_WR_REG
 ( 0x53 );

1646 
	`LCD_WR_DATA
 ( 0x2C );

1647 
	`LCD_WR_REG
 ( 0x55 );

1648 
	`LCD_WR_DATA
 ( 0x82 );

1649 
	`LCD_WR_REG
 ( 0x2c );

1651 iàÐ
lcddev
.
id
 == 0x5510 )

1653 
	`LCD_Wr™eReg
 ( 0xF000, 0x55 );

1654 
	`LCD_Wr™eReg
 ( 0xF001, 0xAA );

1655 
	`LCD_Wr™eReg
 ( 0xF002, 0x52 );

1656 
	`LCD_Wr™eReg
 ( 0xF003, 0x08 );

1657 
	`LCD_Wr™eReg
 ( 0xF004, 0x01 );

1659 
	`LCD_Wr™eReg
 ( 0xB000, 0x0D );

1660 
	`LCD_Wr™eReg
 ( 0xB001, 0x0D );

1661 
	`LCD_Wr™eReg
 ( 0xB002, 0x0D );

1663 
	`LCD_Wr™eReg
 ( 0xB600, 0x34 );

1664 
	`LCD_Wr™eReg
 ( 0xB601, 0x34 );

1665 
	`LCD_Wr™eReg
 ( 0xB602, 0x34 );

1667 
	`LCD_Wr™eReg
 ( 0xB100, 0x0D );

1668 
	`LCD_Wr™eReg
 ( 0xB101, 0x0D );

1669 
	`LCD_Wr™eReg
 ( 0xB102, 0x0D );

1671 
	`LCD_Wr™eReg
 ( 0xB700, 0x34 );

1672 
	`LCD_Wr™eReg
 ( 0xB701, 0x34 );

1673 
	`LCD_Wr™eReg
 ( 0xB702, 0x34 );

1675 
	`LCD_Wr™eReg
 ( 0xB200, 0x00 );

1676 
	`LCD_Wr™eReg
 ( 0xB201, 0x00 );

1677 
	`LCD_Wr™eReg
 ( 0xB202, 0x00 );

1679 
	`LCD_Wr™eReg
 ( 0xB800, 0x24 );

1680 
	`LCD_Wr™eReg
 ( 0xB801, 0x24 );

1681 
	`LCD_Wr™eReg
 ( 0xB802, 0x24 );

1683 
	`LCD_Wr™eReg
 ( 0xBF00, 0x01 );

1684 
	`LCD_Wr™eReg
 ( 0xB300, 0x0F );

1685 
	`LCD_Wr™eReg
 ( 0xB301, 0x0F );

1686 
	`LCD_Wr™eReg
 ( 0xB302, 0x0F );

1688 
	`LCD_Wr™eReg
 ( 0xB900, 0x34 );

1689 
	`LCD_Wr™eReg
 ( 0xB901, 0x34 );

1690 
	`LCD_Wr™eReg
 ( 0xB902, 0x34 );

1692 
	`LCD_Wr™eReg
 ( 0xB500, 0x08 );

1693 
	`LCD_Wr™eReg
 ( 0xB501, 0x08 );

1694 
	`LCD_Wr™eReg
 ( 0xB502, 0x08 );

1695 
	`LCD_Wr™eReg
 ( 0xC200, 0x03 );

1697 
	`LCD_Wr™eReg
 ( 0xBA00, 0x24 );

1698 
	`LCD_Wr™eReg
 ( 0xBA01, 0x24 );

1699 
	`LCD_Wr™eReg
 ( 0xBA02, 0x24 );

1701 
	`LCD_Wr™eReg
 ( 0xBC00, 0x00 );

1702 
	`LCD_Wr™eReg
 ( 0xBC01, 0x78 );

1703 
	`LCD_Wr™eReg
 ( 0xBC02, 0x00 );

1705 
	`LCD_Wr™eReg
 ( 0xBD00, 0x00 );

1706 
	`LCD_Wr™eReg
 ( 0xBD01, 0x78 );

1707 
	`LCD_Wr™eReg
 ( 0xBD02, 0x00 );

1709 
	`LCD_Wr™eReg
 ( 0xBE00, 0x00 );

1710 
	`LCD_Wr™eReg
 ( 0xBE01, 0x64 );

1712 
	`LCD_Wr™eReg
 ( 0xD100, 0x00 );

1713 
	`LCD_Wr™eReg
 ( 0xD101, 0x33 );

1714 
	`LCD_Wr™eReg
 ( 0xD102, 0x00 );

1715 
	`LCD_Wr™eReg
 ( 0xD103, 0x34 );

1716 
	`LCD_Wr™eReg
 ( 0xD104, 0x00 );

1717 
	`LCD_Wr™eReg
 ( 0xD105, 0x3A );

1718 
	`LCD_Wr™eReg
 ( 0xD106, 0x00 );

1719 
	`LCD_Wr™eReg
 ( 0xD107, 0x4A );

1720 
	`LCD_Wr™eReg
 ( 0xD108, 0x00 );

1721 
	`LCD_Wr™eReg
 ( 0xD109, 0x5C );

1722 
	`LCD_Wr™eReg
 ( 0xD10A, 0x00 );

1723 
	`LCD_Wr™eReg
 ( 0xD10B, 0x81 );

1724 
	`LCD_Wr™eReg
 ( 0xD10C, 0x00 );

1725 
	`LCD_Wr™eReg
 ( 0xD10D, 0xA6 );

1726 
	`LCD_Wr™eReg
 ( 0xD10E, 0x00 );

1727 
	`LCD_Wr™eReg
 ( 0xD10F, 0xE5 );

1728 
	`LCD_Wr™eReg
 ( 0xD110, 0x01 );

1729 
	`LCD_Wr™eReg
 ( 0xD111, 0x13 );

1730 
	`LCD_Wr™eReg
 ( 0xD112, 0x01 );

1731 
	`LCD_Wr™eReg
 ( 0xD113, 0x54 );

1732 
	`LCD_Wr™eReg
 ( 0xD114, 0x01 );

1733 
	`LCD_Wr™eReg
 ( 0xD115, 0x82 );

1734 
	`LCD_Wr™eReg
 ( 0xD116, 0x01 );

1735 
	`LCD_Wr™eReg
 ( 0xD117, 0xCA );

1736 
	`LCD_Wr™eReg
 ( 0xD118, 0x02 );

1737 
	`LCD_Wr™eReg
 ( 0xD119, 0x00 );

1738 
	`LCD_Wr™eReg
 ( 0xD11A, 0x02 );

1739 
	`LCD_Wr™eReg
 ( 0xD11B, 0x01 );

1740 
	`LCD_Wr™eReg
 ( 0xD11C, 0x02 );

1741 
	`LCD_Wr™eReg
 ( 0xD11D, 0x34 );

1742 
	`LCD_Wr™eReg
 ( 0xD11E, 0x02 );

1743 
	`LCD_Wr™eReg
 ( 0xD11F, 0x67 );

1744 
	`LCD_Wr™eReg
 ( 0xD120, 0x02 );

1745 
	`LCD_Wr™eReg
 ( 0xD121, 0x84 );

1746 
	`LCD_Wr™eReg
 ( 0xD122, 0x02 );

1747 
	`LCD_Wr™eReg
 ( 0xD123, 0xA4 );

1748 
	`LCD_Wr™eReg
 ( 0xD124, 0x02 );

1749 
	`LCD_Wr™eReg
 ( 0xD125, 0xB7 );

1750 
	`LCD_Wr™eReg
 ( 0xD126, 0x02 );

1751 
	`LCD_Wr™eReg
 ( 0xD127, 0xCF );

1752 
	`LCD_Wr™eReg
 ( 0xD128, 0x02 );

1753 
	`LCD_Wr™eReg
 ( 0xD129, 0xDE );

1754 
	`LCD_Wr™eReg
 ( 0xD12A, 0x02 );

1755 
	`LCD_Wr™eReg
 ( 0xD12B, 0xF2 );

1756 
	`LCD_Wr™eReg
 ( 0xD12C, 0x02 );

1757 
	`LCD_Wr™eReg
 ( 0xD12D, 0xFE );

1758 
	`LCD_Wr™eReg
 ( 0xD12E, 0x03 );

1759 
	`LCD_Wr™eReg
 ( 0xD12F, 0x10 );

1760 
	`LCD_Wr™eReg
 ( 0xD130, 0x03 );

1761 
	`LCD_Wr™eReg
 ( 0xD131, 0x33 );

1762 
	`LCD_Wr™eReg
 ( 0xD132, 0x03 );

1763 
	`LCD_Wr™eReg
 ( 0xD133, 0x6D );

1764 
	`LCD_Wr™eReg
 ( 0xD200, 0x00 );

1765 
	`LCD_Wr™eReg
 ( 0xD201, 0x33 );

1766 
	`LCD_Wr™eReg
 ( 0xD202, 0x00 );

1767 
	`LCD_Wr™eReg
 ( 0xD203, 0x34 );

1768 
	`LCD_Wr™eReg
 ( 0xD204, 0x00 );

1769 
	`LCD_Wr™eReg
 ( 0xD205, 0x3A );

1770 
	`LCD_Wr™eReg
 ( 0xD206, 0x00 );

1771 
	`LCD_Wr™eReg
 ( 0xD207, 0x4A );

1772 
	`LCD_Wr™eReg
 ( 0xD208, 0x00 );

1773 
	`LCD_Wr™eReg
 ( 0xD209, 0x5C );

1774 
	`LCD_Wr™eReg
 ( 0xD20A, 0x00 );

1776 
	`LCD_Wr™eReg
 ( 0xD20B, 0x81 );

1777 
	`LCD_Wr™eReg
 ( 0xD20C, 0x00 );

1778 
	`LCD_Wr™eReg
 ( 0xD20D, 0xA6 );

1779 
	`LCD_Wr™eReg
 ( 0xD20E, 0x00 );

1780 
	`LCD_Wr™eReg
 ( 0xD20F, 0xE5 );

1781 
	`LCD_Wr™eReg
 ( 0xD210, 0x01 );

1782 
	`LCD_Wr™eReg
 ( 0xD211, 0x13 );

1783 
	`LCD_Wr™eReg
 ( 0xD212, 0x01 );

1784 
	`LCD_Wr™eReg
 ( 0xD213, 0x54 );

1785 
	`LCD_Wr™eReg
 ( 0xD214, 0x01 );

1786 
	`LCD_Wr™eReg
 ( 0xD215, 0x82 );

1787 
	`LCD_Wr™eReg
 ( 0xD216, 0x01 );

1788 
	`LCD_Wr™eReg
 ( 0xD217, 0xCA );

1789 
	`LCD_Wr™eReg
 ( 0xD218, 0x02 );

1790 
	`LCD_Wr™eReg
 ( 0xD219, 0x00 );

1791 
	`LCD_Wr™eReg
 ( 0xD21A, 0x02 );

1792 
	`LCD_Wr™eReg
 ( 0xD21B, 0x01 );

1793 
	`LCD_Wr™eReg
 ( 0xD21C, 0x02 );

1794 
	`LCD_Wr™eReg
 ( 0xD21D, 0x34 );

1795 
	`LCD_Wr™eReg
 ( 0xD21E, 0x02 );

1796 
	`LCD_Wr™eReg
 ( 0xD21F, 0x67 );

1797 
	`LCD_Wr™eReg
 ( 0xD220, 0x02 );

1798 
	`LCD_Wr™eReg
 ( 0xD221, 0x84 );

1799 
	`LCD_Wr™eReg
 ( 0xD222, 0x02 );

1800 
	`LCD_Wr™eReg
 ( 0xD223, 0xA4 );

1801 
	`LCD_Wr™eReg
 ( 0xD224, 0x02 );

1802 
	`LCD_Wr™eReg
 ( 0xD225, 0xB7 );

1803 
	`LCD_Wr™eReg
 ( 0xD226, 0x02 );

1804 
	`LCD_Wr™eReg
 ( 0xD227, 0xCF );

1805 
	`LCD_Wr™eReg
 ( 0xD228, 0x02 );

1806 
	`LCD_Wr™eReg
 ( 0xD229, 0xDE );

1807 
	`LCD_Wr™eReg
 ( 0xD22A, 0x02 );

1808 
	`LCD_Wr™eReg
 ( 0xD22B, 0xF2 );

1809 
	`LCD_Wr™eReg
 ( 0xD22C, 0x02 );

1810 
	`LCD_Wr™eReg
 ( 0xD22D, 0xFE );

1811 
	`LCD_Wr™eReg
 ( 0xD22E, 0x03 );

1812 
	`LCD_Wr™eReg
 ( 0xD22F, 0x10 );

1813 
	`LCD_Wr™eReg
 ( 0xD230, 0x03 );

1814 
	`LCD_Wr™eReg
 ( 0xD231, 0x33 );

1815 
	`LCD_Wr™eReg
 ( 0xD232, 0x03 );

1816 
	`LCD_Wr™eReg
 ( 0xD233, 0x6D );

1817 
	`LCD_Wr™eReg
 ( 0xD300, 0x00 );

1818 
	`LCD_Wr™eReg
 ( 0xD301, 0x33 );

1819 
	`LCD_Wr™eReg
 ( 0xD302, 0x00 );

1820 
	`LCD_Wr™eReg
 ( 0xD303, 0x34 );

1821 
	`LCD_Wr™eReg
 ( 0xD304, 0x00 );

1822 
	`LCD_Wr™eReg
 ( 0xD305, 0x3A );

1823 
	`LCD_Wr™eReg
 ( 0xD306, 0x00 );

1824 
	`LCD_Wr™eReg
 ( 0xD307, 0x4A );

1825 
	`LCD_Wr™eReg
 ( 0xD308, 0x00 );

1826 
	`LCD_Wr™eReg
 ( 0xD309, 0x5C );

1827 
	`LCD_Wr™eReg
 ( 0xD30A, 0x00 );

1829 
	`LCD_Wr™eReg
 ( 0xD30B, 0x81 );

1830 
	`LCD_Wr™eReg
 ( 0xD30C, 0x00 );

1831 
	`LCD_Wr™eReg
 ( 0xD30D, 0xA6 );

1832 
	`LCD_Wr™eReg
 ( 0xD30E, 0x00 );

1833 
	`LCD_Wr™eReg
 ( 0xD30F, 0xE5 );

1834 
	`LCD_Wr™eReg
 ( 0xD310, 0x01 );

1835 
	`LCD_Wr™eReg
 ( 0xD311, 0x13 );

1836 
	`LCD_Wr™eReg
 ( 0xD312, 0x01 );

1837 
	`LCD_Wr™eReg
 ( 0xD313, 0x54 );

1838 
	`LCD_Wr™eReg
 ( 0xD314, 0x01 );

1839 
	`LCD_Wr™eReg
 ( 0xD315, 0x82 );

1840 
	`LCD_Wr™eReg
 ( 0xD316, 0x01 );

1841 
	`LCD_Wr™eReg
 ( 0xD317, 0xCA );

1842 
	`LCD_Wr™eReg
 ( 0xD318, 0x02 );

1843 
	`LCD_Wr™eReg
 ( 0xD319, 0x00 );

1844 
	`LCD_Wr™eReg
 ( 0xD31A, 0x02 );

1845 
	`LCD_Wr™eReg
 ( 0xD31B, 0x01 );

1846 
	`LCD_Wr™eReg
 ( 0xD31C, 0x02 );

1847 
	`LCD_Wr™eReg
 ( 0xD31D, 0x34 );

1848 
	`LCD_Wr™eReg
 ( 0xD31E, 0x02 );

1849 
	`LCD_Wr™eReg
 ( 0xD31F, 0x67 );

1850 
	`LCD_Wr™eReg
 ( 0xD320, 0x02 );

1851 
	`LCD_Wr™eReg
 ( 0xD321, 0x84 );

1852 
	`LCD_Wr™eReg
 ( 0xD322, 0x02 );

1853 
	`LCD_Wr™eReg
 ( 0xD323, 0xA4 );

1854 
	`LCD_Wr™eReg
 ( 0xD324, 0x02 );

1855 
	`LCD_Wr™eReg
 ( 0xD325, 0xB7 );

1856 
	`LCD_Wr™eReg
 ( 0xD326, 0x02 );

1857 
	`LCD_Wr™eReg
 ( 0xD327, 0xCF );

1858 
	`LCD_Wr™eReg
 ( 0xD328, 0x02 );

1859 
	`LCD_Wr™eReg
 ( 0xD329, 0xDE );

1860 
	`LCD_Wr™eReg
 ( 0xD32A, 0x02 );

1861 
	`LCD_Wr™eReg
 ( 0xD32B, 0xF2 );

1862 
	`LCD_Wr™eReg
 ( 0xD32C, 0x02 );

1863 
	`LCD_Wr™eReg
 ( 0xD32D, 0xFE );

1864 
	`LCD_Wr™eReg
 ( 0xD32E, 0x03 );

1865 
	`LCD_Wr™eReg
 ( 0xD32F, 0x10 );

1866 
	`LCD_Wr™eReg
 ( 0xD330, 0x03 );

1867 
	`LCD_Wr™eReg
 ( 0xD331, 0x33 );

1868 
	`LCD_Wr™eReg
 ( 0xD332, 0x03 );

1869 
	`LCD_Wr™eReg
 ( 0xD333, 0x6D );

1870 
	`LCD_Wr™eReg
 ( 0xD400, 0x00 );

1871 
	`LCD_Wr™eReg
 ( 0xD401, 0x33 );

1872 
	`LCD_Wr™eReg
 ( 0xD402, 0x00 );

1873 
	`LCD_Wr™eReg
 ( 0xD403, 0x34 );

1874 
	`LCD_Wr™eReg
 ( 0xD404, 0x00 );

1875 
	`LCD_Wr™eReg
 ( 0xD405, 0x3A );

1876 
	`LCD_Wr™eReg
 ( 0xD406, 0x00 );

1877 
	`LCD_Wr™eReg
 ( 0xD407, 0x4A );

1878 
	`LCD_Wr™eReg
 ( 0xD408, 0x00 );

1879 
	`LCD_Wr™eReg
 ( 0xD409, 0x5C );

1880 
	`LCD_Wr™eReg
 ( 0xD40A, 0x00 );

1881 
	`LCD_Wr™eReg
 ( 0xD40B, 0x81 );

1883 
	`LCD_Wr™eReg
 ( 0xD40C, 0x00 );

1884 
	`LCD_Wr™eReg
 ( 0xD40D, 0xA6 );

1885 
	`LCD_Wr™eReg
 ( 0xD40E, 0x00 );

1886 
	`LCD_Wr™eReg
 ( 0xD40F, 0xE5 );

1887 
	`LCD_Wr™eReg
 ( 0xD410, 0x01 );

1888 
	`LCD_Wr™eReg
 ( 0xD411, 0x13 );

1889 
	`LCD_Wr™eReg
 ( 0xD412, 0x01 );

1890 
	`LCD_Wr™eReg
 ( 0xD413, 0x54 );

1891 
	`LCD_Wr™eReg
 ( 0xD414, 0x01 );

1892 
	`LCD_Wr™eReg
 ( 0xD415, 0x82 );

1893 
	`LCD_Wr™eReg
 ( 0xD416, 0x01 );

1894 
	`LCD_Wr™eReg
 ( 0xD417, 0xCA );

1895 
	`LCD_Wr™eReg
 ( 0xD418, 0x02 );

1896 
	`LCD_Wr™eReg
 ( 0xD419, 0x00 );

1897 
	`LCD_Wr™eReg
 ( 0xD41A, 0x02 );

1898 
	`LCD_Wr™eReg
 ( 0xD41B, 0x01 );

1899 
	`LCD_Wr™eReg
 ( 0xD41C, 0x02 );

1900 
	`LCD_Wr™eReg
 ( 0xD41D, 0x34 );

1901 
	`LCD_Wr™eReg
 ( 0xD41E, 0x02 );

1902 
	`LCD_Wr™eReg
 ( 0xD41F, 0x67 );

1903 
	`LCD_Wr™eReg
 ( 0xD420, 0x02 );

1904 
	`LCD_Wr™eReg
 ( 0xD421, 0x84 );

1905 
	`LCD_Wr™eReg
 ( 0xD422, 0x02 );

1906 
	`LCD_Wr™eReg
 ( 0xD423, 0xA4 );

1907 
	`LCD_Wr™eReg
 ( 0xD424, 0x02 );

1908 
	`LCD_Wr™eReg
 ( 0xD425, 0xB7 );

1909 
	`LCD_Wr™eReg
 ( 0xD426, 0x02 );

1910 
	`LCD_Wr™eReg
 ( 0xD427, 0xCF );

1911 
	`LCD_Wr™eReg
 ( 0xD428, 0x02 );

1912 
	`LCD_Wr™eReg
 ( 0xD429, 0xDE );

1913 
	`LCD_Wr™eReg
 ( 0xD42A, 0x02 );

1914 
	`LCD_Wr™eReg
 ( 0xD42B, 0xF2 );

1915 
	`LCD_Wr™eReg
 ( 0xD42C, 0x02 );

1916 
	`LCD_Wr™eReg
 ( 0xD42D, 0xFE );

1917 
	`LCD_Wr™eReg
 ( 0xD42E, 0x03 );

1918 
	`LCD_Wr™eReg
 ( 0xD42F, 0x10 );

1919 
	`LCD_Wr™eReg
 ( 0xD430, 0x03 );

1920 
	`LCD_Wr™eReg
 ( 0xD431, 0x33 );

1921 
	`LCD_Wr™eReg
 ( 0xD432, 0x03 );

1922 
	`LCD_Wr™eReg
 ( 0xD433, 0x6D );

1923 
	`LCD_Wr™eReg
 ( 0xD500, 0x00 );

1924 
	`LCD_Wr™eReg
 ( 0xD501, 0x33 );

1925 
	`LCD_Wr™eReg
 ( 0xD502, 0x00 );

1926 
	`LCD_Wr™eReg
 ( 0xD503, 0x34 );

1927 
	`LCD_Wr™eReg
 ( 0xD504, 0x00 );

1928 
	`LCD_Wr™eReg
 ( 0xD505, 0x3A );

1929 
	`LCD_Wr™eReg
 ( 0xD506, 0x00 );

1930 
	`LCD_Wr™eReg
 ( 0xD507, 0x4A );

1931 
	`LCD_Wr™eReg
 ( 0xD508, 0x00 );

1932 
	`LCD_Wr™eReg
 ( 0xD509, 0x5C );

1933 
	`LCD_Wr™eReg
 ( 0xD50A, 0x00 );

1934 
	`LCD_Wr™eReg
 ( 0xD50B, 0x81 );

1936 
	`LCD_Wr™eReg
 ( 0xD50C, 0x00 );

1937 
	`LCD_Wr™eReg
 ( 0xD50D, 0xA6 );

1938 
	`LCD_Wr™eReg
 ( 0xD50E, 0x00 );

1939 
	`LCD_Wr™eReg
 ( 0xD50F, 0xE5 );

1940 
	`LCD_Wr™eReg
 ( 0xD510, 0x01 );

1941 
	`LCD_Wr™eReg
 ( 0xD511, 0x13 );

1942 
	`LCD_Wr™eReg
 ( 0xD512, 0x01 );

1943 
	`LCD_Wr™eReg
 ( 0xD513, 0x54 );

1944 
	`LCD_Wr™eReg
 ( 0xD514, 0x01 );

1945 
	`LCD_Wr™eReg
 ( 0xD515, 0x82 );

1946 
	`LCD_Wr™eReg
 ( 0xD516, 0x01 );

1947 
	`LCD_Wr™eReg
 ( 0xD517, 0xCA );

1948 
	`LCD_Wr™eReg
 ( 0xD518, 0x02 );

1949 
	`LCD_Wr™eReg
 ( 0xD519, 0x00 );

1950 
	`LCD_Wr™eReg
 ( 0xD51A, 0x02 );

1951 
	`LCD_Wr™eReg
 ( 0xD51B, 0x01 );

1952 
	`LCD_Wr™eReg
 ( 0xD51C, 0x02 );

1953 
	`LCD_Wr™eReg
 ( 0xD51D, 0x34 );

1954 
	`LCD_Wr™eReg
 ( 0xD51E, 0x02 );

1955 
	`LCD_Wr™eReg
 ( 0xD51F, 0x67 );

1956 
	`LCD_Wr™eReg
 ( 0xD520, 0x02 );

1957 
	`LCD_Wr™eReg
 ( 0xD521, 0x84 );

1958 
	`LCD_Wr™eReg
 ( 0xD522, 0x02 );

1959 
	`LCD_Wr™eReg
 ( 0xD523, 0xA4 );

1960 
	`LCD_Wr™eReg
 ( 0xD524, 0x02 );

1961 
	`LCD_Wr™eReg
 ( 0xD525, 0xB7 );

1962 
	`LCD_Wr™eReg
 ( 0xD526, 0x02 );

1963 
	`LCD_Wr™eReg
 ( 0xD527, 0xCF );

1964 
	`LCD_Wr™eReg
 ( 0xD528, 0x02 );

1965 
	`LCD_Wr™eReg
 ( 0xD529, 0xDE );

1966 
	`LCD_Wr™eReg
 ( 0xD52A, 0x02 );

1967 
	`LCD_Wr™eReg
 ( 0xD52B, 0xF2 );

1968 
	`LCD_Wr™eReg
 ( 0xD52C, 0x02 );

1969 
	`LCD_Wr™eReg
 ( 0xD52D, 0xFE );

1970 
	`LCD_Wr™eReg
 ( 0xD52E, 0x03 );

1971 
	`LCD_Wr™eReg
 ( 0xD52F, 0x10 );

1972 
	`LCD_Wr™eReg
 ( 0xD530, 0x03 );

1973 
	`LCD_Wr™eReg
 ( 0xD531, 0x33 );

1974 
	`LCD_Wr™eReg
 ( 0xD532, 0x03 );

1975 
	`LCD_Wr™eReg
 ( 0xD533, 0x6D );

1976 
	`LCD_Wr™eReg
 ( 0xD600, 0x00 );

1977 
	`LCD_Wr™eReg
 ( 0xD601, 0x33 );

1978 
	`LCD_Wr™eReg
 ( 0xD602, 0x00 );

1979 
	`LCD_Wr™eReg
 ( 0xD603, 0x34 );

1980 
	`LCD_Wr™eReg
 ( 0xD604, 0x00 );

1981 
	`LCD_Wr™eReg
 ( 0xD605, 0x3A );

1982 
	`LCD_Wr™eReg
 ( 0xD606, 0x00 );

1983 
	`LCD_Wr™eReg
 ( 0xD607, 0x4A );

1984 
	`LCD_Wr™eReg
 ( 0xD608, 0x00 );

1985 
	`LCD_Wr™eReg
 ( 0xD609, 0x5C );

1986 
	`LCD_Wr™eReg
 ( 0xD60A, 0x00 );

1987 
	`LCD_Wr™eReg
 ( 0xD60B, 0x81 );

1989 
	`LCD_Wr™eReg
 ( 0xD60C, 0x00 );

1990 
	`LCD_Wr™eReg
 ( 0xD60D, 0xA6 );

1991 
	`LCD_Wr™eReg
 ( 0xD60E, 0x00 );

1992 
	`LCD_Wr™eReg
 ( 0xD60F, 0xE5 );

1993 
	`LCD_Wr™eReg
 ( 0xD610, 0x01 );

1994 
	`LCD_Wr™eReg
 ( 0xD611, 0x13 );

1995 
	`LCD_Wr™eReg
 ( 0xD612, 0x01 );

1996 
	`LCD_Wr™eReg
 ( 0xD613, 0x54 );

1997 
	`LCD_Wr™eReg
 ( 0xD614, 0x01 );

1998 
	`LCD_Wr™eReg
 ( 0xD615, 0x82 );

1999 
	`LCD_Wr™eReg
 ( 0xD616, 0x01 );

2000 
	`LCD_Wr™eReg
 ( 0xD617, 0xCA );

2001 
	`LCD_Wr™eReg
 ( 0xD618, 0x02 );

2002 
	`LCD_Wr™eReg
 ( 0xD619, 0x00 );

2003 
	`LCD_Wr™eReg
 ( 0xD61A, 0x02 );

2004 
	`LCD_Wr™eReg
 ( 0xD61B, 0x01 );

2005 
	`LCD_Wr™eReg
 ( 0xD61C, 0x02 );

2006 
	`LCD_Wr™eReg
 ( 0xD61D, 0x34 );

2007 
	`LCD_Wr™eReg
 ( 0xD61E, 0x02 );

2008 
	`LCD_Wr™eReg
 ( 0xD61F, 0x67 );

2009 
	`LCD_Wr™eReg
 ( 0xD620, 0x02 );

2010 
	`LCD_Wr™eReg
 ( 0xD621, 0x84 );

2011 
	`LCD_Wr™eReg
 ( 0xD622, 0x02 );

2012 
	`LCD_Wr™eReg
 ( 0xD623, 0xA4 );

2013 
	`LCD_Wr™eReg
 ( 0xD624, 0x02 );

2014 
	`LCD_Wr™eReg
 ( 0xD625, 0xB7 );

2015 
	`LCD_Wr™eReg
 ( 0xD626, 0x02 );

2016 
	`LCD_Wr™eReg
 ( 0xD627, 0xCF );

2017 
	`LCD_Wr™eReg
 ( 0xD628, 0x02 );

2018 
	`LCD_Wr™eReg
 ( 0xD629, 0xDE );

2019 
	`LCD_Wr™eReg
 ( 0xD62A, 0x02 );

2020 
	`LCD_Wr™eReg
 ( 0xD62B, 0xF2 );

2021 
	`LCD_Wr™eReg
 ( 0xD62C, 0x02 );

2022 
	`LCD_Wr™eReg
 ( 0xD62D, 0xFE );

2023 
	`LCD_Wr™eReg
 ( 0xD62E, 0x03 );

2024 
	`LCD_Wr™eReg
 ( 0xD62F, 0x10 );

2025 
	`LCD_Wr™eReg
 ( 0xD630, 0x03 );

2026 
	`LCD_Wr™eReg
 ( 0xD631, 0x33 );

2027 
	`LCD_Wr™eReg
 ( 0xD632, 0x03 );

2028 
	`LCD_Wr™eReg
 ( 0xD633, 0x6D );

2030 
	`LCD_Wr™eReg
 ( 0xF000, 0x55 );

2031 
	`LCD_Wr™eReg
 ( 0xF001, 0xAA );

2032 
	`LCD_Wr™eReg
 ( 0xF002, 0x52 );

2033 
	`LCD_Wr™eReg
 ( 0xF003, 0x08 );

2034 
	`LCD_Wr™eReg
 ( 0xF004, 0x00 );

2036 
	`LCD_Wr™eReg
 ( 0xB100, 0xCC );

2037 
	`LCD_Wr™eReg
 ( 0xB101, 0x00 );

2039 
	`LCD_Wr™eReg
 ( 0xB600, 0x05 );

2041 
	`LCD_Wr™eReg
 ( 0xB700, 0x70 );

2042 
	`LCD_Wr™eReg
 ( 0xB701, 0x70 );

2044 
	`LCD_Wr™eReg
 ( 0xB800, 0x01 );

2045 
	`LCD_Wr™eReg
 ( 0xB801, 0x03 );

2046 
	`LCD_Wr™eReg
 ( 0xB802, 0x03 );

2047 
	`LCD_Wr™eReg
 ( 0xB803, 0x03 );

2049 
	`LCD_Wr™eReg
 ( 0xBC00, 0x02 );

2050 
	`LCD_Wr™eReg
 ( 0xBC01, 0x00 );

2051 
	`LCD_Wr™eReg
 ( 0xBC02, 0x00 );

2053 
	`LCD_Wr™eReg
 ( 0xC900, 0xD0 );

2054 
	`LCD_Wr™eReg
 ( 0xC901, 0x02 );

2055 
	`LCD_Wr™eReg
 ( 0xC902, 0x50 );

2056 
	`LCD_Wr™eReg
 ( 0xC903, 0x50 );

2057 
	`LCD_Wr™eReg
 ( 0xC904, 0x50 );

2058 
	`LCD_Wr™eReg
 ( 0x3500, 0x00 );

2059 
	`LCD_Wr™eReg
 ( 0x3A00, 0x55 );

2060 
	`LCD_WR_REG
 ( 0x1100 );

2061 
	`d–ay_us
 ( 120 );

2062 
	`LCD_WR_REG
 ( 0x2900 );

2064 iàÐ
lcddev
.
id
 == 0x9325 )

2066 
	`LCD_Wr™eReg
 ( 0x00E5, 0x78F0 );

2067 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2068 
	`LCD_Wr™eReg
 ( 0x0002, 0x0700 );

2069 
	`LCD_Wr™eReg
 ( 0x0003, 0x1030 );

2070 
	`LCD_Wr™eReg
 ( 0x0004, 0x0000 );

2071 
	`LCD_Wr™eReg
 ( 0x0008, 0x0202 );

2072 
	`LCD_Wr™eReg
 ( 0x0009, 0x0000 );

2073 
	`LCD_Wr™eReg
 ( 0x000A, 0x0000 );

2074 
	`LCD_Wr™eReg
 ( 0x000C, 0x0000 );

2075 
	`LCD_Wr™eReg
 ( 0x000D, 0x0000 );

2076 
	`LCD_Wr™eReg
 ( 0x000F, 0x0000 );

2078 
	`LCD_Wr™eReg
 ( 0x0010, 0x0000 );

2079 
	`LCD_Wr™eReg
 ( 0x0011, 0x0007 );

2080 
	`LCD_Wr™eReg
 ( 0x0012, 0x0000 );

2081 
	`LCD_Wr™eReg
 ( 0x0013, 0x0000 );

2082 
	`LCD_Wr™eReg
 ( 0x0007, 0x0000 );

2084 
	`LCD_Wr™eReg
 ( 0x0010, 0x1690 );

2085 
	`LCD_Wr™eReg
 ( 0x0011, 0x0227 );

2088 
	`LCD_Wr™eReg
 ( 0x0012, 0x009D );

2091 
	`LCD_Wr™eReg
 ( 0x0013, 0x1900 );

2094 
	`LCD_Wr™eReg
 ( 0x0029, 0x0025 );

2095 
	`LCD_Wr™eReg
 ( 0x002B, 0x000D );

2097 
	`LCD_Wr™eReg
 ( 0x0030, 0x0007 );

2098 
	`LCD_Wr™eReg
 ( 0x0031, 0x0303 );

2099 
	`LCD_Wr™eReg
 ( 0x0032, 0x0003 );

2100 
	`LCD_Wr™eReg
 ( 0x0035, 0x0206 );

2101 
	`LCD_Wr™eReg
 ( 0x0036, 0x0008 );

2102 
	`LCD_Wr™eReg
 ( 0x0037, 0x0406 );

2103 
	`LCD_Wr™eReg
 ( 0x0038, 0x0304 );

2104 
	`LCD_Wr™eReg
 ( 0x0039, 0x0007 );

2105 
	`LCD_Wr™eReg
 ( 0x003C, 0x0602 );

2106 
	`LCD_Wr™eReg
 ( 0x003D, 0x0008 );

2108 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2109 
	`LCD_Wr™eReg
 ( 0x0051, 0x00EF );

2110 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2111 
	`LCD_Wr™eReg
 ( 0x0053, 0x013F );

2112 
	`LCD_Wr™eReg
 ( 0x0060, 0xA700 );

2113 
	`LCD_Wr™eReg
 ( 0x0061, 0x0001 );

2114 
	`LCD_Wr™eReg
 ( 0x006A, 0x0000 );

2116 
	`LCD_Wr™eReg
 ( 0x0080, 0x0000 );

2117 
	`LCD_Wr™eReg
 ( 0x0081, 0x0000 );

2118 
	`LCD_Wr™eReg
 ( 0x0082, 0x0000 );

2119 
	`LCD_Wr™eReg
 ( 0x0083, 0x0000 );

2120 
	`LCD_Wr™eReg
 ( 0x0084, 0x0000 );

2121 
	`LCD_Wr™eReg
 ( 0x0085, 0x0000 );

2123 
	`LCD_Wr™eReg
 ( 0x0090, 0x0010 );

2124 
	`LCD_Wr™eReg
 ( 0x0092, 0x0600 );

2126 
	`LCD_Wr™eReg
 ( 0x0007, 0x0133 );

2127 
	`LCD_Wr™eReg
 ( 0x00, 0x0022 );

2129 iàÐ
lcddev
.
id
 == 0x9328 )

2131 
	`LCD_Wr™eReg
 ( 0x00EC, 0x108F );

2132 
	`LCD_Wr™eReg
 ( 0x00EF, 0x1234 );

2135 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2136 
	`LCD_Wr™eReg
 ( 0x0002, 0x0700 );

2149 
	`LCD_Wr™eReg
 ( 0x0003, ( 1 << 12 ) | ( 3 << 4 ) | ( 0 << 3 ) );

2150 
	`LCD_Wr™eReg
 ( 0x0004, 0x0000 );

2151 
	`LCD_Wr™eReg
 ( 0x0008, 0x0202 );

2152 
	`LCD_Wr™eReg
 ( 0x0009, 0x0000 );

2153 
	`LCD_Wr™eReg
 ( 0x000a, 0x0000 );

2154 
	`LCD_Wr™eReg
 ( 0x000c, 0x0001 );

2155 
	`LCD_Wr™eReg
 ( 0x000d, 0x0000 );

2156 
	`LCD_Wr™eReg
 ( 0x000f, 0x0000 );

2158 
	`LCD_Wr™eReg
 ( 0x0010, 0x0000 );

2159 
	`LCD_Wr™eReg
 ( 0x0011, 0x0007 );

2160 
	`LCD_Wr™eReg
 ( 0x0012, 0x0000 );

2161 
	`LCD_Wr™eReg
 ( 0x0013, 0x0000 );

2162 
	`LCD_Wr™eReg
 ( 0x0007, 0x0001 );

2163 
	`d–ay_ms
 ( 50 );

2164 
	`LCD_Wr™eReg
 ( 0x0010, 0x1490 );

2165 
	`LCD_Wr™eReg
 ( 0x0011, 0x0227 );

2166 
	`d–ay_ms
 ( 50 );

2167 
	`LCD_Wr™eReg
 ( 0x0012, 0x008A );

2168 
	`d–ay_ms
 ( 50 );

2169 
	`LCD_Wr™eReg
 ( 0x0013, 0x1a00 );

2170 
	`LCD_Wr™eReg
 ( 0x0029, 0x0006 );

2171 
	`LCD_Wr™eReg
 ( 0x002b, 0x000d );

2172 
	`d–ay_ms
 ( 50 );

2173 
	`LCD_Wr™eReg
 ( 0x0020, 0x0000 );

2174 
	`LCD_Wr™eReg
 ( 0x0021, 0x0000 );

2175 
	`d–ay_ms
 ( 50 );

2177 
	`LCD_Wr™eReg
 ( 0x0030, 0x0000 );

2178 
	`LCD_Wr™eReg
 ( 0x0031, 0x0604 );

2179 
	`LCD_Wr™eReg
 ( 0x0032, 0x0305 );

2180 
	`LCD_Wr™eReg
 ( 0x0035, 0x0000 );

2181 
	`LCD_Wr™eReg
 ( 0x0036, 0x0C09 );

2182 
	`LCD_Wr™eReg
 ( 0x0037, 0x0204 );

2183 
	`LCD_Wr™eReg
 ( 0x0038, 0x0301 );

2184 
	`LCD_Wr™eReg
 ( 0x0039, 0x0707 );

2185 
	`LCD_Wr™eReg
 ( 0x003c, 0x0000 );

2186 
	`LCD_Wr™eReg
 ( 0x003d, 0x0a0a );

2187 
	`d–ay_ms
 ( 50 );

2188 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2189 
	`LCD_Wr™eReg
 ( 0x0051, 0x00ef );

2190 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2191 
	`LCD_Wr™eReg
 ( 0x0053, 0x013f );

2193 
	`LCD_Wr™eReg
 ( 0x0060, 0xa700 );

2194 
	`LCD_Wr™eReg
 ( 0x0061, 0x0001 );

2195 
	`LCD_Wr™eReg
 ( 0x006a, 0x0000 );

2196 
	`LCD_Wr™eReg
 ( 0x0080, 0x0000 );

2197 
	`LCD_Wr™eReg
 ( 0x0081, 0x0000 );

2198 
	`LCD_Wr™eReg
 ( 0x0082, 0x0000 );

2199 
	`LCD_Wr™eReg
 ( 0x0083, 0x0000 );

2200 
	`LCD_Wr™eReg
 ( 0x0084, 0x0000 );

2201 
	`LCD_Wr™eReg
 ( 0x0085, 0x0000 );

2203 
	`LCD_Wr™eReg
 ( 0x0090, 0x0010 );

2204 
	`LCD_Wr™eReg
 ( 0x0092, 0x0600 );

2206 
	`LCD_Wr™eReg
 ( 0x0007, 0x0133 );

2208 iàÐ
lcddev
.
id
 == 0x9320 )

2210 
	`LCD_Wr™eReg
 ( 0x00, 0x0000 );

2211 
	`LCD_Wr™eReg
 ( 0x01, 0x0100 );

2212 
	`LCD_Wr™eReg
 ( 0x02, 0x0700 );

2213 
	`LCD_Wr™eReg
 ( 0x03, 0x1030 );

2216 
	`LCD_Wr™eReg
 ( 0x04, 0x0000 );

2217 
	`LCD_Wr™eReg
 ( 0x08, 0x0202 );

2218 
	`LCD_Wr™eReg
 ( 0x09, 0x0000 );

2219 
	`LCD_Wr™eReg
 ( 0x0a, 0x0000 );

2220 
	`LCD_Wr™eReg
 ( 0x0c, ( 1 << 0 ) );

2221 
	`LCD_Wr™eReg
 ( 0x0d, 0x0000 );

2222 
	`LCD_Wr™eReg
 ( 0x0f, 0x0000 );

2223 
	`d–ay_ms
 ( 50 );

2224 
	`LCD_Wr™eReg
 ( 0x07, 0x0101 );

2225 
	`d–ay_ms
 ( 50 );

2226 
	`LCD_Wr™eReg
 ( 0x10, ( 1 << 12 ) | ( 0 << 8 ) | ( 1 << 7 ) | ( 1 << 6 ) | ( 0 << 4 ) );

2227 
	`LCD_Wr™eReg
 ( 0x11, 0x0007 );

2228 
	`LCD_Wr™eReg
 ( 0x12, ( 1 << 8 ) | ( 1 << 4 ) | ( 0 << 0 ) );

2229 
	`LCD_Wr™eReg
 ( 0x13, 0x0b00 );

2230 
	`LCD_Wr™eReg
 ( 0x29, 0x0000 );

2232 
	`LCD_Wr™eReg
 ( 0x2b, ( 1 << 14 ) | ( 1 << 4 ) );

2233 
	`LCD_Wr™eReg
 ( 0x50, 0 );

2235 
	`LCD_Wr™eReg
 ( 0x51, 239 );

2236 
	`LCD_Wr™eReg
 ( 0x52, 0 );

2237 
	`LCD_Wr™eReg
 ( 0x53, 319 );

2239 
	`LCD_Wr™eReg
 ( 0x60, 0x2700 );

2240 
	`LCD_Wr™eReg
 ( 0x61, 0x0001 );

2241 
	`LCD_Wr™eReg
 ( 0x6a, 0x0000 );

2243 
	`LCD_Wr™eReg
 ( 0x80, 0x0000 );

2244 
	`LCD_Wr™eReg
 ( 0x81, 0x0000 );

2245 
	`LCD_Wr™eReg
 ( 0x82, 0x0000 );

2246 
	`LCD_Wr™eReg
 ( 0x83, 0x0000 );

2247 
	`LCD_Wr™eReg
 ( 0x84, 0x0000 );

2248 
	`LCD_Wr™eReg
 ( 0x85, 0x0000 );

2250 
	`LCD_Wr™eReg
 ( 0x90, ( 0 << 7 ) | ( 16 << 0 ) );

2251 
	`LCD_Wr™eReg
 ( 0x92, 0x0000 );

2252 
	`LCD_Wr™eReg
 ( 0x93, 0x0001 );

2253 
	`LCD_Wr™eReg
 ( 0x95, 0x0110 );

2254 
	`LCD_Wr™eReg
 ( 0x97, ( 0 << 8 ) );

2255 
	`LCD_Wr™eReg
 ( 0x98, 0x0000 );

2256 
	`LCD_Wr™eReg
 ( 0x07, 0x0173 );

2258 iàÐ
lcddev
.
id
 == 0X9331 )

2260 
	`LCD_Wr™eReg
 ( 0x00E7, 0x1014 );

2261 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2262 
	`LCD_Wr™eReg
 ( 0x0002, 0x0200 );

2263 
	`LCD_Wr™eReg
 ( 0x0003, ( 1 << 12 ) | ( 3 << 4 ) | ( 1 << 3 ) );

2265 
	`LCD_Wr™eReg
 ( 0x0008, 0x0202 );

2266 
	`LCD_Wr™eReg
 ( 0x0009, 0x0000 );

2267 
	`LCD_Wr™eReg
 ( 0x000A, 0x0000 );

2268 
	`LCD_Wr™eReg
 ( 0x000C, 0x0000 );

2269 
	`LCD_Wr™eReg
 ( 0x000D, 0x0000 );

2270 
	`LCD_Wr™eReg
 ( 0x000F, 0x0000 );

2272 
	`LCD_Wr™eReg
 ( 0x0010, 0x0000 );

2273 
	`LCD_Wr™eReg
 ( 0x0011, 0x0007 );

2274 
	`LCD_Wr™eReg
 ( 0x0012, 0x0000 );

2275 
	`LCD_Wr™eReg
 ( 0x0013, 0x0000 );

2276 
	`d–ay_ms
 ( 200 );

2277 
	`LCD_Wr™eReg
 ( 0x0010, 0x1690 );

2278 
	`LCD_Wr™eReg
 ( 0x0011, 0x0227 );

2279 
	`d–ay_ms
 ( 50 );

2280 
	`LCD_Wr™eReg
 ( 0x0012, 0x000C );

2281 
	`d–ay_ms
 ( 50 );

2282 
	`LCD_Wr™eReg
 ( 0x0013, 0x0800 );

2283 
	`LCD_Wr™eReg
 ( 0x0029, 0x0011 );

2284 
	`LCD_Wr™eReg
 ( 0x002B, 0x000B );

2285 
	`d–ay_ms
 ( 50 );

2286 
	`LCD_Wr™eReg
 ( 0x0020, 0x0000 );

2287 
	`LCD_Wr™eReg
 ( 0x0021, 0x013f );

2289 
	`LCD_Wr™eReg
 ( 0x0030, 0x0000 );

2290 
	`LCD_Wr™eReg
 ( 0x0031, 0x0106 );

2291 
	`LCD_Wr™eReg
 ( 0x0032, 0x0000 );

2292 
	`LCD_Wr™eReg
 ( 0x0035, 0x0204 );

2293 
	`LCD_Wr™eReg
 ( 0x0036, 0x160A );

2294 
	`LCD_Wr™eReg
 ( 0x0037, 0x0707 );

2295 
	`LCD_Wr™eReg
 ( 0x0038, 0x0106 );

2296 
	`LCD_Wr™eReg
 ( 0x0039, 0x0707 );

2297 
	`LCD_Wr™eReg
 ( 0x003C, 0x0402 );

2298 
	`LCD_Wr™eReg
 ( 0x003D, 0x0C0F );

2300 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2301 
	`LCD_Wr™eReg
 ( 0x0051, 0x00EF );

2302 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2303 
	`LCD_Wr™eReg
 ( 0x0053, 0x013F );

2304 
	`LCD_Wr™eReg
 ( 0x0060, 0x2700 );

2305 
	`LCD_Wr™eReg
 ( 0x0061, 0x0001 );

2306 
	`LCD_Wr™eReg
 ( 0x006A, 0x0000 );

2308 
	`LCD_Wr™eReg
 ( 0x0080, 0x0000 );

2309 
	`LCD_Wr™eReg
 ( 0x0081, 0x0000 );

2310 
	`LCD_Wr™eReg
 ( 0x0082, 0x0000 );

2311 
	`LCD_Wr™eReg
 ( 0x0083, 0x0000 );

2312 
	`LCD_Wr™eReg
 ( 0x0084, 0x0000 );

2313 
	`LCD_Wr™eReg
 ( 0x0085, 0x0000 );

2315 
	`LCD_Wr™eReg
 ( 0x0090, 0x0010 );

2316 
	`LCD_Wr™eReg
 ( 0x0092, 0x0600 );

2317 
	`LCD_Wr™eReg
 ( 0x0007, 0x0133 );

2319 iàÐ
lcddev
.
id
 == 0x5408 )

2321 
	`LCD_Wr™eReg
 ( 0x01, 0x0100 );

2322 
	`LCD_Wr™eReg
 ( 0x02, 0x0700 );

2323 
	`LCD_Wr™eReg
 ( 0x03, 0x1030 );

2328 
	`LCD_Wr™eReg
 ( 0x04, 0x0000 );

2329 
	`LCD_Wr™eReg
 ( 0x08, 0x0207 );

2330 
	`LCD_Wr™eReg
 ( 0x09, 0x0000 );

2331 
	`LCD_Wr™eReg
 ( 0x0A, 0x0000 );

2332 
	`LCD_Wr™eReg
 ( 0x0C, 0x0000 );

2333 
	`LCD_Wr™eReg
 ( 0x0D, 0x0000 );

2334 
	`LCD_Wr™eReg
 ( 0x0F, 0x0000 );

2335 
	`d–ay_ms
 ( 20 );

2337 
	`LCD_Wr™eReg
 ( 0x10, 0x16B0 );

2338 
	`LCD_Wr™eReg
 ( 0x11, 0x0001 );

2339 
	`LCD_Wr™eReg
 ( 0x17, 0x0001 );

2340 
	`LCD_Wr™eReg
 ( 0x12, 0x0138 );

2341 
	`LCD_Wr™eReg
 ( 0x13, 0x0800 );

2342 
	`LCD_Wr™eReg
 ( 0x29, 0x0009 );

2343 
	`LCD_Wr™eReg
 ( 0x2a, 0x0009 );

2344 
	`LCD_Wr™eReg
 ( 0xa4, 0x0000 );

2345 
	`LCD_Wr™eReg
 ( 0x50, 0x0000 );

2346 
	`LCD_Wr™eReg
 ( 0x51, 0x00EF );

2347 
	`LCD_Wr™eReg
 ( 0x52, 0x0000 );

2348 
	`LCD_Wr™eReg
 ( 0x53, 0x013F );

2349 
	`LCD_Wr™eReg
 ( 0x60, 0x2700 );

2351 
	`LCD_Wr™eReg
 ( 0x61, 0x0001 );

2352 
	`LCD_Wr™eReg
 ( 0x6A, 0x0000 );

2353 
	`LCD_Wr™eReg
 ( 0x80, 0x0000 );

2354 
	`LCD_Wr™eReg
 ( 0x81, 0x0000 );

2355 
	`LCD_Wr™eReg
 ( 0x82, 0x0000 );

2356 
	`LCD_Wr™eReg
 ( 0x83, 0x0000 );

2357 
	`LCD_Wr™eReg
 ( 0x84, 0x0000 );

2358 
	`LCD_Wr™eReg
 ( 0x85, 0x0000 );

2359 
	`LCD_Wr™eReg
 ( 0x90, 0x0013 );

2360 
	`LCD_Wr™eReg
 ( 0x92, 0x0000 );

2361 
	`LCD_Wr™eReg
 ( 0x93, 0x0003 );

2362 
	`LCD_Wr™eReg
 ( 0x95, 0x0110 );

2363 
	`LCD_Wr™eReg
 ( 0x07, 0x0173 );

2364 
	`d–ay_ms
 ( 50 );

2366 iàÐ
lcddev
.
id
 == 0x1505 )

2369 
	`LCD_Wr™eReg
 ( 0x0007, 0x0000 );

2370 
	`d–ay_ms
 ( 50 );

2371 
	`LCD_Wr™eReg
 ( 0x0012, 0x011C );

2372 
	`LCD_Wr™eReg
 ( 0x00A4, 0x0001 );

2373 
	`LCD_Wr™eReg
 ( 0x0008, 0x000F );

2374 
	`LCD_Wr™eReg
 ( 0x000A, 0x0008 );

2375 
	`LCD_Wr™eReg
 ( 0x000D, 0x0008 );

2377 
	`LCD_Wr™eReg
 ( 0x0030, 0x0707 );

2378 
	`LCD_Wr™eReg
 ( 0x0031, 0x0007 );

2379 
	`LCD_Wr™eReg
 ( 0x0032, 0x0603 );

2380 
	`LCD_Wr™eReg
 ( 0x0033, 0x0700 );

2381 
	`LCD_Wr™eReg
 ( 0x0034, 0x0202 );

2382 
	`LCD_Wr™eReg
 ( 0x0035, 0x0002 );

2383 
	`LCD_Wr™eReg
 ( 0x0036, 0x1F0F );

2384 
	`LCD_Wr™eReg
 ( 0x0037, 0x0707 );

2385 
	`LCD_Wr™eReg
 ( 0x0038, 0x0000 );

2386 
	`LCD_Wr™eReg
 ( 0x0039, 0x0000 );

2387 
	`LCD_Wr™eReg
 ( 0x003A, 0x0707 );

2388 
	`LCD_Wr™eReg
 ( 0x003B, 0x0000 );

2389 
	`LCD_Wr™eReg
 ( 0x003C, 0x0007 );

2390 
	`LCD_Wr™eReg
 ( 0x003D, 0x0000 );

2391 
	`d–ay_ms
 ( 50 );

2392 
	`LCD_Wr™eReg
 ( 0x0007, 0x0001 );

2393 
	`LCD_Wr™eReg
 ( 0x0017, 0x0001 );

2394 
	`d–ay_ms
 ( 50 );

2396 
	`LCD_Wr™eReg
 ( 0x0010, 0x17A0 );

2397 
	`LCD_Wr™eReg
 ( 0x0011, 0x0217 );

2398 
	`LCD_Wr™eReg
 ( 0x0012, 0x011E );

2399 
	`LCD_Wr™eReg
 ( 0x0013, 0x0F00 );

2400 
	`LCD_Wr™eReg
 ( 0x002A, 0x0000 );

2401 
	`LCD_Wr™eReg
 ( 0x0029, 0x000A );

2402 
	`LCD_Wr™eReg
 ( 0x0012, 0x013E );

2404 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2405 
	`LCD_Wr™eReg
 ( 0x0051, 0x00EF );

2406 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2407 
	`LCD_Wr™eReg
 ( 0x0053, 0x013F );

2409 
	`LCD_Wr™eReg
 ( 0x0060, 0x2700 );

2410 
	`LCD_Wr™eReg
 ( 0x0061, 0x0001 );

2411 
	`LCD_Wr™eReg
 ( 0x006A, 0x0000 );

2412 
	`LCD_Wr™eReg
 ( 0x0080, 0x0000 );

2414 
	`LCD_Wr™eReg
 ( 0x0081, 0x0000 );

2415 
	`LCD_Wr™eReg
 ( 0x0082, 0x0000 );

2416 
	`LCD_Wr™eReg
 ( 0x0083, 0x0000 );

2417 
	`LCD_Wr™eReg
 ( 0x0084, 0x0000 );

2418 
	`LCD_Wr™eReg
 ( 0x0085, 0x0000 );

2420 
	`LCD_Wr™eReg
 ( 0x0090, 0x0013 );

2421 
	`LCD_Wr™eReg
 ( 0x0092, 0x0300 );

2422 
	`LCD_Wr™eReg
 ( 0x0093, 0x0005 );

2423 
	`LCD_Wr™eReg
 ( 0x0095, 0x0000 );

2424 
	`LCD_Wr™eReg
 ( 0x0097, 0x0000 );

2425 
	`LCD_Wr™eReg
 ( 0x0098, 0x0000 );

2427 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2428 
	`LCD_Wr™eReg
 ( 0x0002, 0x0700 );

2429 
	`LCD_Wr™eReg
 ( 0x0003, 0x1038 );

2430 
	`LCD_Wr™eReg
 ( 0x0004, 0x0000 );

2431 
	`LCD_Wr™eReg
 ( 0x000C, 0x0000 );

2432 
	`LCD_Wr™eReg
 ( 0x000F, 0x0000 );

2433 
	`LCD_Wr™eReg
 ( 0x0020, 0x0000 );

2434 
	`LCD_Wr™eReg
 ( 0x0021, 0x0000 );

2435 
	`LCD_Wr™eReg
 ( 0x0007, 0x0021 );

2436 
	`d–ay_ms
 ( 20 );

2437 
	`LCD_Wr™eReg
 ( 0x0007, 0x0061 );

2438 
	`d–ay_ms
 ( 20 );

2439 
	`LCD_Wr™eReg
 ( 0x0007, 0x0173 );

2440 
	`d–ay_ms
 ( 20 );

2442 iàÐ
lcddev
.
id
 == 0xB505 )

2444 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2445 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2446 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2447 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2449 
	`LCD_Wr™eReg
 ( 0x00a4, 0x0001 );

2450 
	`d–ay_ms
 ( 20 );

2451 
	`LCD_Wr™eReg
 ( 0x0060, 0x2700 );

2452 
	`LCD_Wr™eReg
 ( 0x0008, 0x0202 );

2454 
	`LCD_Wr™eReg
 ( 0x0030, 0x0214 );

2455 
	`LCD_Wr™eReg
 ( 0x0031, 0x3715 );

2456 
	`LCD_Wr™eReg
 ( 0x0032, 0x0604 );

2457 
	`LCD_Wr™eReg
 ( 0x0033, 0x0e16 );

2458 
	`LCD_Wr™eReg
 ( 0x0034, 0x2211 );

2459 
	`LCD_Wr™eReg
 ( 0x0035, 0x1500 );

2460 
	`LCD_Wr™eReg
 ( 0x0036, 0x8507 );

2461 
	`LCD_Wr™eReg
 ( 0x0037, 0x1407 );

2462 
	`LCD_Wr™eReg
 ( 0x0038, 0x1403 );

2463 
	`LCD_Wr™eReg
 ( 0x0039, 0x0020 );

2465 
	`LCD_Wr™eReg
 ( 0x0090, 0x001a );

2466 
	`LCD_Wr™eReg
 ( 0x0010, 0x0000 );

2467 
	`LCD_Wr™eReg
 ( 0x0011, 0x0007 );

2468 
	`LCD_Wr™eReg
 ( 0x0012, 0x0000 );

2469 
	`LCD_Wr™eReg
 ( 0x0013, 0x0000 );

2470 
	`d–ay_ms
 ( 20 );

2472 
	`LCD_Wr™eReg
 ( 0x0010, 0x0730 );

2473 
	`LCD_Wr™eReg
 ( 0x0011, 0x0137 );

2474 
	`d–ay_ms
 ( 20 );

2476 
	`LCD_Wr™eReg
 ( 0x0012, 0x01b8 );

2477 
	`d–ay_ms
 ( 20 );

2479 
	`LCD_Wr™eReg
 ( 0x0013, 0x0f00 );

2480 
	`LCD_Wr™eReg
 ( 0x002a, 0x0080 );

2481 
	`LCD_Wr™eReg
 ( 0x0029, 0x0048 );

2482 
	`d–ay_ms
 ( 20 );

2484 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2485 
	`LCD_Wr™eReg
 ( 0x0002, 0x0700 );

2486 
	`LCD_Wr™eReg
 ( 0x0003, 0x1038 );

2487 
	`LCD_Wr™eReg
 ( 0x0008, 0x0202 );

2488 
	`LCD_Wr™eReg
 ( 0x000a, 0x0000 );

2489 
	`LCD_Wr™eReg
 ( 0x000c, 0x0000 );

2490 
	`LCD_Wr™eReg
 ( 0x000d, 0x0000 );

2491 
	`LCD_Wr™eReg
 ( 0x000e, 0x0030 );

2492 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2493 
	`LCD_Wr™eReg
 ( 0x0051, 0x00ef );

2494 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2495 
	`LCD_Wr™eReg
 ( 0x0053, 0x013f );

2496 
	`LCD_Wr™eReg
 ( 0x0060, 0x2700 );

2497 
	`LCD_Wr™eReg
 ( 0x0061, 0x0001 );

2498 
	`LCD_Wr™eReg
 ( 0x006a, 0x0000 );

2501 
	`LCD_Wr™eReg
 ( 0x0090, 0X0011 );

2502 
	`LCD_Wr™eReg
 ( 0x0092, 0x0600 );

2503 
	`LCD_Wr™eReg
 ( 0x0093, 0x0402 );

2504 
	`LCD_Wr™eReg
 ( 0x0094, 0x0002 );

2505 
	`d–ay_ms
 ( 20 );

2507 
	`LCD_Wr™eReg
 ( 0x0007, 0x0001 );

2508 
	`d–ay_ms
 ( 20 );

2509 
	`LCD_Wr™eReg
 ( 0x0007, 0x0061 );

2510 
	`LCD_Wr™eReg
 ( 0x0007, 0x0173 );

2512 
	`LCD_Wr™eReg
 ( 0x0020, 0x0000 );

2513 
	`LCD_Wr™eReg
 ( 0x0021, 0x0000 );

2514 
	`LCD_Wr™eReg
 ( 0x00, 0x22 );

2516 iàÐ
lcddev
.
id
 == 0xC505 )

2518 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2519 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2520 
	`d–ay_ms
 ( 20 );

2521 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2522 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2523 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2524 
	`LCD_Wr™eReg
 ( 0x0000, 0x0000 );

2525 
	`LCD_Wr™eReg
 ( 0x00a4, 0x0001 );

2526 
	`d–ay_ms
 ( 20 );

2527 
	`LCD_Wr™eReg
 ( 0x0060, 0x2700 );

2528 
	`LCD_Wr™eReg
 ( 0x0008, 0x0806 );

2530 
	`LCD_Wr™eReg
 ( 0x0030, 0x0703 );

2531 
	`LCD_Wr™eReg
 ( 0x0031, 0x0001 );

2532 
	`LCD_Wr™eReg
 ( 0x0032, 0x0004 );

2533 
	`LCD_Wr™eReg
 ( 0x0033, 0x0102 );

2534 
	`LCD_Wr™eReg
 ( 0x0034, 0x0300 );

2535 
	`LCD_Wr™eReg
 ( 0x0035, 0x0103 );

2536 
	`LCD_Wr™eReg
 ( 0x0036, 0x001F );

2537 
	`LCD_Wr™eReg
 ( 0x0037, 0x0703 );

2538 
	`LCD_Wr™eReg
 ( 0x0038, 0x0001 );

2539 
	`LCD_Wr™eReg
 ( 0x0039, 0x0004 );

2543 
	`LCD_Wr™eReg
 ( 0x0090, 0x0015 );

2544 
	`LCD_Wr™eReg
 ( 0x0010, 0X0410 );

2545 
	`LCD_Wr™eReg
 ( 0x0011, 0x0247 );

2546 
	`LCD_Wr™eReg
 ( 0x0012, 0x01BC );

2547 
	`LCD_Wr™eReg
 ( 0x0013, 0x0e00 );

2548 
	`d–ay_ms
 ( 120 );

2549 
	`LCD_Wr™eReg
 ( 0x0001, 0x0100 );

2550 
	`LCD_Wr™eReg
 ( 0x0002, 0x0200 );

2551 
	`LCD_Wr™eReg
 ( 0x0003, 0x1030 );

2553 
	`LCD_Wr™eReg
 ( 0x000A, 0x0008 );

2554 
	`LCD_Wr™eReg
 ( 0x000C, 0x0000 );

2556 
	`LCD_Wr™eReg
 ( 0x000E, 0x0020 );

2557 
	`LCD_Wr™eReg
 ( 0x000F, 0x0000 );

2558 
	`LCD_Wr™eReg
 ( 0x0020, 0x0000 );

2559 
	`LCD_Wr™eReg
 ( 0x0021, 0x0000 );

2560 
	`LCD_Wr™eReg
 ( 0x002A, 0x003D );

2561 
	`d–ay_ms
 ( 20 );

2562 
	`LCD_Wr™eReg
 ( 0x0029, 0x002d );

2563 
	`LCD_Wr™eReg
 ( 0x0050, 0x0000 );

2564 
	`LCD_Wr™eReg
 ( 0x0051, 0xD0EF );

2565 
	`LCD_Wr™eReg
 ( 0x0052, 0x0000 );

2566 
	`LCD_Wr™eReg
 ( 0x0053, 0x013F );

2567 
	`LCD_Wr™eReg
 ( 0x0061, 0x0000 );

2568 
	`LCD_Wr™eReg
 ( 0x006A, 0x0000 );

2569 
	`LCD_Wr™eReg
 ( 0x0092, 0x0300 );

2571 
	`LCD_Wr™eReg
 ( 0x0093, 0x0005 );

2572 
	`LCD_Wr™eReg
 ( 0x0007, 0x0100 );

2574 iàÐ
lcddev
.
id
 == 0x4531 )

2576 
	`LCD_Wr™eReg
 ( 0X00, 0X0001 );

2577 
	`d–ay_ms
 ( 10 );

2578 
	`LCD_Wr™eReg
 ( 0X10, 0X1628 );

2579 
	`LCD_Wr™eReg
 ( 0X12, 0X000e );

2580 
	`LCD_Wr™eReg
 ( 0X13, 0X0A39 );

2581 
	`d–ay_ms
 ( 10 );

2582 
	`LCD_Wr™eReg
 ( 0X11, 0X0040 );

2583 
	`LCD_Wr™eReg
 ( 0X15, 0X0050 );

2584 
	`d–ay_ms
 ( 10 );

2585 
	`LCD_Wr™eReg
 ( 0X12, 0X001e );

2586 
	`d–ay_ms
 ( 10 );

2587 
	`LCD_Wr™eReg
 ( 0X10, 0X1620 );

2588 
	`LCD_Wr™eReg
 ( 0X13, 0X2A39 );

2589 
	`d–ay_ms
 ( 10 );

2590 
	`LCD_Wr™eReg
 ( 0X01, 0X0100 );

2591 
	`LCD_Wr™eReg
 ( 0X02, 0X0300 );

2592 
	`LCD_Wr™eReg
 ( 0X03, 0X1038 );

2593 
	`LCD_Wr™eReg
 ( 0X08, 0X0202 );

2594 
	`LCD_Wr™eReg
 ( 0X0A, 0X0008 );

2595 
	`LCD_Wr™eReg
 ( 0X30, 0X0000 );

2596 
	`LCD_Wr™eReg
 ( 0X31, 0X0402 );

2597 
	`LCD_Wr™eReg
 ( 0X32, 0X0106 );

2598 
	`LCD_Wr™eReg
 ( 0X33, 0X0503 );

2599 
	`LCD_Wr™eReg
 ( 0X34, 0X0104 );

2600 
	`LCD_Wr™eReg
 ( 0X35, 0X0301 );

2601 
	`LCD_Wr™eReg
 ( 0X36, 0X0707 );

2602 
	`LCD_Wr™eReg
 ( 0X37, 0X0305 );

2603 
	`LCD_Wr™eReg
 ( 0X38, 0X0208 );

2604 
	`LCD_Wr™eReg
 ( 0X39, 0X0F0B );

2605 
	`LCD_Wr™eReg
 ( 0X41, 0X0002 );

2606 
	`LCD_Wr™eReg
 ( 0X60, 0X2700 );

2607 
	`LCD_Wr™eReg
 ( 0X61, 0X0001 );

2608 
	`LCD_Wr™eReg
 ( 0X90, 0X0210 );

2609 
	`LCD_Wr™eReg
 ( 0X92, 0X010A );

2610 
	`LCD_Wr™eReg
 ( 0X93, 0X0004 );

2611 
	`LCD_Wr™eReg
 ( 0XA0, 0X0100 );

2612 
	`LCD_Wr™eReg
 ( 0X07, 0X0001 );

2613 
	`LCD_Wr™eReg
 ( 0X07, 0X0021 );

2614 
	`LCD_Wr™eReg
 ( 0X07, 0X0023 );

2615 
	`LCD_Wr™eReg
 ( 0X07, 0X0033 );

2616 
	`LCD_Wr™eReg
 ( 0X07, 0X0133 );

2617 
	`LCD_Wr™eReg
 ( 0XA0, 0X0000 );

2619 iàÐ
lcddev
.
id
 == 0x4535 )

2621 
	`LCD_Wr™eReg
 ( 0X15, 0X0030 );

2622 
	`LCD_Wr™eReg
 ( 0X9A, 0X0010 );

2623 
	`LCD_Wr™eReg
 ( 0X11, 0X0020 );

2624 
	`LCD_Wr™eReg
 ( 0X10, 0X3428 );

2625 
	`LCD_Wr™eReg
 ( 0X12, 0X0002 );

2626 
	`LCD_Wr™eReg
 ( 0X13, 0X1038 );

2627 
	`d–ay_ms
 ( 40 );

2628 
	`LCD_Wr™eReg
 ( 0X12, 0X0012 );

2629 
	`d–ay_ms
 ( 40 );

2630 
	`LCD_Wr™eReg
 ( 0X10, 0X3420 );

2631 
	`LCD_Wr™eReg
 ( 0X13, 0X3038 );

2632 
	`d–ay_ms
 ( 70 );

2633 
	`LCD_Wr™eReg
 ( 0X30, 0X0000 );

2634 
	`LCD_Wr™eReg
 ( 0X31, 0X0402 );

2635 
	`LCD_Wr™eReg
 ( 0X32, 0X0307 );

2636 
	`LCD_Wr™eReg
 ( 0X33, 0X0304 );

2637 
	`LCD_Wr™eReg
 ( 0X34, 0X0004 );

2638 
	`LCD_Wr™eReg
 ( 0X35, 0X0401 );

2639 
	`LCD_Wr™eReg
 ( 0X36, 0X0707 );

2640 
	`LCD_Wr™eReg
 ( 0X37, 0X0305 );

2641 
	`LCD_Wr™eReg
 ( 0X38, 0X0610 );

2642 
	`LCD_Wr™eReg
 ( 0X39, 0X0610 );

2644 
	`LCD_Wr™eReg
 ( 0X01, 0X0100 );

2645 
	`LCD_Wr™eReg
 ( 0X02, 0X0300 );

2646 
	`LCD_Wr™eReg
 ( 0X03, 0X1030 );

2647 
	`LCD_Wr™eReg
 ( 0X08, 0X0808 );

2648 
	`LCD_Wr™eReg
 ( 0X0A, 0X0008 );

2649 
	`LCD_Wr™eReg
 ( 0X60, 0X2700 );

2650 
	`LCD_Wr™eReg
 ( 0X61, 0X0001 );

2651 
	`LCD_Wr™eReg
 ( 0X90, 0X013E );

2652 
	`LCD_Wr™eReg
 ( 0X92, 0X0100 );

2653 
	`LCD_Wr™eReg
 ( 0X93, 0X0100 );

2654 
	`LCD_Wr™eReg
 ( 0XA0, 0X3000 );

2655 
	`LCD_Wr™eReg
 ( 0XA3, 0X0010 );

2656 
	`LCD_Wr™eReg
 ( 0X07, 0X0001 );

2657 
	`LCD_Wr™eReg
 ( 0X07, 0X0021 );

2658 
	`LCD_Wr™eReg
 ( 0X07, 0X0023 );

2659 
	`LCD_Wr™eReg
 ( 0X07, 0X0033 );

2660 
	`LCD_Wr™eReg
 ( 0X07, 0X0133 );

2662 iàÐ
lcddev
.
id
 == 0X1963 )

2664 
	`LCD_WR_REG
 ( 0xE2 );

2665 
	`LCD_WR_DATA
 ( 0x1D );

2666 
	`LCD_WR_DATA
 ( 0x02 );

2667 
	`LCD_WR_DATA
 ( 0x04 );

2668 
	`d–ay_us
 ( 100 );

2669 
	`LCD_WR_REG
 ( 0xE0 );

2670 
	`LCD_WR_DATA
 ( 0x01 );

2671 
	`d–ay_ms
 ( 10 );

2672 
	`LCD_WR_REG
 ( 0xE0 );

2673 
	`LCD_WR_DATA
 ( 0x03 );

2674 
	`d–ay_ms
 ( 12 );

2675 
	`LCD_WR_REG
 ( 0x01 );

2676 
	`d–ay_ms
 ( 10 );

2678 
	`LCD_WR_REG
 ( 0xE6 );

2679 
	`LCD_WR_DATA
 ( 0x2F );

2680 
	`LCD_WR_DATA
 ( 0xFF );

2681 
	`LCD_WR_DATA
 ( 0xFF );

2683 
	`LCD_WR_REG
 ( 0xB0 );

2684 
	`LCD_WR_DATA
 ( 0x20 );

2685 
	`LCD_WR_DATA
 ( 0x00 );

2687 
	`LCD_WR_DATA
 ( ( 
SSD_HOR_RESOLUTION
 - 1 ) >> 8 );

2688 
	`LCD_WR_DATA
 ( 
SSD_HOR_RESOLUTION
 - 1 );

2689 
	`LCD_WR_DATA
 ( ( 
SSD_VER_RESOLUTION
 - 1 ) >> 8 );

2690 
	`LCD_WR_DATA
 ( 
SSD_VER_RESOLUTION
 - 1 );

2691 
	`LCD_WR_DATA
 ( 0x00 );

2693 
	`LCD_WR_REG
 ( 0xB4 );

2694 
	`LCD_WR_DATA
 ( ( 
SSD_HT
 - 1 ) >> 8 );

2695 
	`LCD_WR_DATA
 ( 
SSD_HT
 - 1 );

2696 
	`LCD_WR_DATA
 ( 
SSD_HPS
 >> 8 );

2697 
	`LCD_WR_DATA
 ( 
SSD_HPS
 );

2698 
	`LCD_WR_DATA
 ( 
SSD_HOR_PULSE_WIDTH
 - 1 );

2699 
	`LCD_WR_DATA
 ( 0x00 );

2700 
	`LCD_WR_DATA
 ( 0x00 );

2701 
	`LCD_WR_DATA
 ( 0x00 );

2702 
	`LCD_WR_REG
 ( 0xB6 );

2703 
	`LCD_WR_DATA
 ( ( 
SSD_VT
 - 1 ) >> 8 );

2704 
	`LCD_WR_DATA
 ( 
SSD_VT
 - 1 );

2705 
	`LCD_WR_DATA
 ( 
SSD_VPS
 >> 8 );

2706 
	`LCD_WR_DATA
 ( 
SSD_VPS
 );

2707 
	`LCD_WR_DATA
 ( 
SSD_VER_FRONT_PORCH
 - 1 );

2708 
	`LCD_WR_DATA
 ( 0x00 );

2709 
	`LCD_WR_DATA
 ( 0x00 );

2711 
	`LCD_WR_REG
 ( 0xF0 );

2712 
	`LCD_WR_DATA
 ( 0x03 );

2714 
	`LCD_WR_REG
 ( 0x29 );

2716 
	`LCD_WR_REG
 ( 0xD0 );

2717 
	`LCD_WR_DATA
 ( 0x00 );

2719 
	`LCD_WR_REG
 ( 0xBE );

2720 
	`LCD_WR_DATA
 ( 0x05 );

2721 
	`LCD_WR_DATA
 ( 0xFE );

2722 
	`LCD_WR_DATA
 ( 0x01 );

2723 
	`LCD_WR_DATA
 ( 0x00 );

2724 
	`LCD_WR_DATA
 ( 0x00 );

2725 
	`LCD_WR_DATA
 ( 0x00 );

2727 
	`LCD_WR_REG
 ( 0xB8 );

2728 
	`LCD_WR_DATA
 ( 0x03 );

2729 
	`LCD_WR_DATA
 ( 0x01 );

2730 
	`LCD_WR_REG
 ( 0xBA );

2731 
	`LCD_WR_DATA
 ( 0X01 );

2733 
	`LCD_SSD_BackLightS‘
 ( 100 );

2735 
	`LCD_Di¥Ïy_Dœ
 ( 0 );

2736 
LCD_LED
 = 1;

2737 
	`LCD_CË¬
 ( 
WHITE
 );

2738 
	}
}

2741 
	$LCD_CË¬
 ( 
u16
 
cÞÜ
 )

2743 
u32
 
šdex
 = 0;

2744 
u32
 
tÙ®pošt
 = 
lcddev
.
width
;

2745 
tÙ®pošt
 *ð
lcddev
.
height
;

2746 iàÐÐ
lcddev
.
id
 =ð0X6804 ) && (†cddev.
dœ
 == 1 ) )

2748 
lcddev
.
dœ
 = 0;

2749 
lcddev
.
£txcmd
 = 0X2A;

2750 
lcddev
.
£tycmd
 = 0X2B;

2751 
	`LCD_S‘CursÜ
 ( 0x00, 0x0000 );

2752 
lcddev
.
dœ
 = 1;

2753 
lcddev
.
£txcmd
 = 0X2B;

2754 
lcddev
.
£tycmd
 = 0X2A;

2756 
	`LCD_S‘CursÜ
 ( 0x00, 0x0000 );

2757 
	`LCD_Wr™eRAM_P»·»
();

2758  
šdex
 = 0; index < 
tÙ®pošt
; index++ )

2760 
LCD
->
LCD_RAM
 = 
cÞÜ
;

2762 
	}
}

2766 
	$LCD_Fžl
 ( 
u16
 
sx
, u16 
sy
, u16 
ex
, u16 
ey
, u16 
cÞÜ
 )

2768 
u16
 
i
, 
j
;

2769 
u16
 
xËn
 = 0;

2770 
u16
 
‹mp
;

2771 iàÐÐ
lcddev
.
id
 =ð0X6804 ) && (†cddev.
dœ
 == 1 ) )

2773 
‹mp
 = 
sx
;

2774 
sx
 = 
sy
;

2775 
sy
 = 
lcddev
.
width
 - 
ex
 - 1;

2776 
ex
 = 
ey
;

2777 
ey
 = 
lcddev
.
width
 - 
‹mp
 - 1;

2778 
lcddev
.
dœ
 = 0;

2779 
lcddev
.
£txcmd
 = 0X2A;

2780 
lcddev
.
£tycmd
 = 0X2B;

2781 
	`LCD_Fžl
 ( 
sx
, 
sy
, 
ex
, 
ey
, 
cÞÜ
 );

2782 
lcddev
.
dœ
 = 1;

2783 
lcddev
.
£txcmd
 = 0X2B;

2784 
lcddev
.
£tycmd
 = 0X2A;

2788 
xËn
 = 
ex
 - 
sx
 + 1;

2789  
i
 = 
sy
; i <ð
ey
; i++ )

2791 
	`LCD_S‘CursÜ
 ( 
sx
, 
i
 );

2792 
	`LCD_Wr™eRAM_P»·»
();

2793  
j
 = 0; j < 
xËn
; j++ ) 
LCD
->
LCD_RAM
 = 
cÞÜ
;

2796 
	}
}

2800 
	$LCD_CÞÜ_Fžl
 ( 
u16
 
sx
, u16 
sy
, u16 
ex
, u16 
ey
, u16 *
cÞÜ
 )

2802 
u16
 
height
, 
width
;

2803 
u16
 
i
, 
j
;

2804 
width
 = 
ex
 - 
sx
 + 1;

2805 
height
 = 
ey
 - 
sy
 + 1;

2806  
i
 = 0; i < 
height
; i++ )

2808 
	`LCD_S‘CursÜ
 ( 
sx
, 
sy
 + 
i
 );

2809 
	`LCD_Wr™eRAM_P»·»
();

2810  
j
 = 0; j < 
width
; j++ ) 
LCD
->
LCD_RAM
 = 
cÞÜ
[
i
 * width + j];

2812 
	}
}

2816 
	$LCD_D¿wLše
 ( 
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
 )

2818 
u16
 
t
;

2819 
x”r
 = 0, 
y”r
 = 0, 
d–_x
, 
d–_y
, 
di¡ªû
;

2820 
šcx
, 
šcy
, 
uRow
, 
uCÞ
;

2821 
d–_x
 = 
x2
 - 
x1
;

2822 
d–_y
 = 
y2
 - 
y1
;

2823 
uRow
 = 
x1
;

2824 
uCÞ
 = 
y1
;

2825 iàÐ
d–_x
 > 0 ) 
šcx
 = 1;

2826 iàÐ
d–_x
 =ð0 ) 
šcx
 = 0;

2829 
šcx
 = -1;

2830 
d–_x
 = -delta_x;

2832 iàÐ
d–_y
 > 0 ) 
šcy
 = 1;

2833 iàÐ
d–_y
 =ð0 ) 
šcy
 = 0;

2836 
šcy
 = -1;

2837 
d–_y
 = -delta_y;

2839 iàÐ
d–_x
 > 
d–_y
 ) 
di¡ªû
 = delta_x;

2840 
di¡ªû
 = 
d–_y
;

2841  
t
 = 0; <ð
di¡ªû
 + 1;++ )

2843 
	`LCD_D¿wPošt
 ( 
uRow
, 
uCÞ
 );

2844 
x”r
 +ð
d–_x
 ;

2845 
y”r
 +ð
d–_y
 ;

2846 iàÐ
x”r
 > 
di¡ªû
 )

2848 
x”r
 -ð
di¡ªû
;

2849 
uRow
 +ð
šcx
;

2851 iàÐ
y”r
 > 
di¡ªû
 )

2853 
y”r
 -ð
di¡ªû
;

2854 
uCÞ
 +ð
šcy
;

2857 
	}
}

2860 
	$LCD_D¿wReùªgË
 ( 
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
 )

2862 
	`LCD_D¿wLše
 ( 
x1
, 
y1
, 
x2
, y1 );

2863 
	`LCD_D¿wLše
 ( 
x1
, 
y1
, x1, 
y2
 );

2864 
	`LCD_D¿wLše
 ( 
x1
, 
y2
, 
x2
, y2 );

2865 
	`LCD_D¿wLše
 ( 
x2
, 
y1
, x2, 
y2
 );

2866 
	}
}

2870 
	$LCD_D¿w_Cœþe
 ( 
u16
 
x0
, u16 
y0
, 
u8
 
r
 )

2872 
a
, 
b
;

2873 
di
;

2874 
a
 = 0;

2875 
b
 = 
r
;

2876 
di
 = 3 - ( 
r
 << 1 );

2877  
a
 <ð
b
 )

2879 
	`LCD_D¿wPošt
 ( 
x0
 + 
a
, 
y0
 - 
b
 );

2880 
	`LCD_D¿wPošt
 ( 
x0
 + 
b
, 
y0
 - 
a
 );

2881 
	`LCD_D¿wPošt
 ( 
x0
 + 
b
, 
y0
 + 
a
 );

2882 
	`LCD_D¿wPošt
 ( 
x0
 + 
a
, 
y0
 + 
b
 );

2883 
	`LCD_D¿wPošt
 ( 
x0
 - 
a
, 
y0
 + 
b
 );

2884 
	`LCD_D¿wPošt
 ( 
x0
 - 
b
, 
y0
 + 
a
 );

2885 
	`LCD_D¿wPošt
 ( 
x0
 - 
a
, 
y0
 - 
b
 );

2886 
	`LCD_D¿wPošt
 ( 
x0
 - 
b
, 
y0
 - 
a
 );

2887 
a
++;

2889 iàÐ
di
 < 0 ) d˜+ð4 * 
a
 + 6;

2892 
di
 +ð10 + 4 * ( 
a
 - 
b
 );

2893 
b
--;

2896 
	}
}

2902 
	$LCD_ShowCh¬
 ( 
u16
 
x
, u16 
y
, 
u8
 
num
, u8 
size
, u8 
mode
 )

2904 
u8
 
‹mp
, 
t1
, 
t
;

2905 
u16
 
y0
 = 
y
;

2906 
u8
 
csize
 = ( 
size
 / 8 + ( ( size % 8 ) ? 1 : 0 ) ) * ( size / 2 );

2907 
num
 =‚um - ' ';

2908  
t
 = 0; < 
csize
;++ )

2910 iàÐ
size
 =ð12 ) 
‹mp
 = 
asc2_1206
[
num
][
t
];

2911 iàÐ
size
 =ð16 ) 
‹mp
 = 
asc2_1608
[
num
][
t
];

2912 iàÐ
size
 =ð24 ) 
‹mp
 = 
asc2_2412
[
num
][
t
];

2914  
t1
 = 0;1 < 8;1++ )

2916 iàÐ
‹mp
 & 0x80 ) 
	`LCD_Fa¡_D¿wPošt
 ( 
x
, 
y
, 
POINT_COLOR
 );

2917 iàÐ
mode
 =ð0 ) 
	`LCD_Fa¡_D¿wPošt
 ( 
x
, 
y
, 
BACK_COLOR
 );

2918 
‹mp
 <<= 1;

2919 
y
++;

2920 iàÐ
y
 >ð
lcddev
.
height
 ) ;

2921 iàÐÐ
y
 - 
y0
 ) =ð
size
 )

2923 
y
 = 
y0
;

2924 
x
++;

2925 iàÐ
x
 >ð
lcddev
.
width
 ) ;

2930 
	}
}

2933 
u32
 
	$LCD_Pow
 ( 
u8
 
m
, u8 
n
 )

2935 
u32
 
»suÉ
 = 1;

2936  
n
-- ) 
»suÉ
 *ð
m
;

2937  
»suÉ
;

2938 
	}
}

2945 
	$LCD_ShowNum
 ( 
u16
 
x
, u16 
y
, 
u32
 
num
, 
u8
 
Ën
, u8 
size
 )

2947 
u8
 
t
, 
‹mp
;

2948 
u8
 
’show
 = 0;

2949  
t
 = 0; < 
Ën
;++ )

2951 
‹mp
 = ( 
num
 / 
	`LCD_Pow
 ( 10, 
Ën
 - 
t
 - 1 ) ) % 10;

2952 iàÐ
’show
 =ð0 && 
t
 < ( 
Ën
 - 1 ) )

2954 iàÐ
‹mp
 == 0 )

2956 
	`LCD_ShowCh¬
 ( 
x
 + ( 
size
 / 2 ) *
t
, 
y
, ' ', size, 0 );

2959 
’show
 = 1;

2962 
	`LCD_ShowCh¬
 ( 
x
 + ( 
size
 / 2 ) *
t
, 
y
, 
‹mp
 + '0', size, 0 );

2964 
	}
}

2974 
	$LCD_ShowxNum
 ( 
u16
 
x
, u16 
y
, 
u32
 
num
, 
u8
 
Ën
, u8 
size
, u8 
mode
 )

2976 
u8
 
t
, 
‹mp
;

2977 
u8
 
’show
 = 0;

2978  
t
 = 0; < 
Ën
;++ )

2980 
‹mp
 = ( 
num
 / 
	`LCD_Pow
 ( 10, 
Ën
 - 
t
 - 1 ) ) % 10;

2981 iàÐ
’show
 =ð0 && 
t
 < ( 
Ën
 - 1 ) )

2983 iàÐ
‹mp
 == 0 )

2985 iàÐ
mode
 & 0X80 ) 
	`LCD_ShowCh¬
 ( 
x
 + ( 
size
 / 2 ) *
t
, 
y
, '0', size, mode & 0X01 );

2986 
	`LCD_ShowCh¬
 ( 
x
 + ( 
size
 / 2 ) *
t
, 
y
, ' ', size, 
mode
 & 0X01 );

2989 
’show
 = 1;

2992 
	`LCD_ShowCh¬
 ( 
x
 + ( 
size
 / 2 ) *
t
, 
y
, 
‹mp
 + '0', size, 
mode
 & 0X01 );

2994 
	}
}

3000 
	$LCD_ShowSŒšg
 ( 
u16
 
x
, u16 
y
, u16 
width
, u16 
height
, 
u8
 
size
, u8 *
p
 )

3002 
u8
 
x0
 = 
x
;

3003 
width
 +ð
x
;

3004 
height
 +ð
y
;

3005  ( *
p
 <= '~' ) && ( *p >= ' ' ) )

3007 iàÐ
x
 >ð
width
 )

3009 
x
 = 
x0
;

3010 
y
 +ð
size
;

3012 iàÐ
y
 >ð
height
 ) ;

3013 
	`LCD_ShowCh¬
 ( 
x
, 
y
, *
p
, 
size
, 0 );

3014 
x
 +ð
size
 / 2;

3015 
p
++;

3017 
	}
}

	@D:\work\touchPrint\lcd.h

1 #iâdeà
__LCD_H


2 
	#__LCD_H


	)

3 
	~"sys.h
"

4 
	~"¡dlib.h
"

83 
u16
 
	mwidth
;

84 
u16
 
	mheight
;

85 
u16
 
	mid
;

86 
u8
 
	mdœ
;

87 
u16
 
	mw¿mcmd
;

88 
u16
 
	m£txcmd
;

89 
u16
 
	m£tycmd
;

90 }
	t_lcd_dev
;

93 
_lcd_dev
 
lcddev
;

95 
u16
 
POINT_COLOR
;

96 
u16
 
BACK_COLOR
;

101 
	#LCD_LED
 
	`PBout
(0)

103 ¡ruù

	)

105 
vu16
 
	mLCD_REG
;

106 
vu16
 
	mLCD_RAM
;

107 } 
	tLCD_Ty³Def
;

110 
	#LCD_BASE
 ((
u32
)(0x6C000000 | 0x000007FE))

	)

111 
	#LCD
 ((
LCD_Ty³Def
 *è
LCD_BASE
)

	)

115 
	#L2R_U2D
 0

116 
	#L2R_D2U
 1

117 
	#R2L_U2D
 2

118 
	#R2L_D2U
 3

119 

	)

120 
	#U2D_L2R
 4

121 
	#U2D_R2L
 5

122 
	#D2U_L2R
 6

123 
	#D2U_R2L
 7

124 

	)

125 
	#DFT_SCAN_DIR
 
L2R_U2D


126 

	)

128 
	#WHITE
 0xFFFF

	)

129 
	#BLACK
 0x0000

	)

130 
	#BLUE
 0x001F

	)

131 
	#BRED
 0XF81F

	)

132 
	#GRED
 0XFFE0

	)

133 
	#GBLUE
 0X07FF

	)

134 
	#RED
 0xF800

	)

135 
	#MAGENTA
 0xF81F

	)

136 
	#GREEN
 0x07E0

	)

137 
	#CYAN
 0x7FFF

	)

138 
	#YELLOW
 0xFFE0

	)

139 
	#BROWN
 0XBC40

140 
	#BRRED
 0XFC07

141 
	#GRAY
 0X8430

143 

	)

144 
	#DARKBLUE
 0X01CF

145 
	#LIGHTBLUE
 0X7D7C

146 
	#GRAYBLUE
 0X5458

148 

	)

149 
	#LIGHTGREEN
 0X841F

151 
	#LGRAY
 0XC618

152 

	)

153 
	#LGRAYBLUE
 0XA651

154 
	#LBBLUE
 0X2B12

155 

	)

156 
LCD_In™
();

157 
LCD_Di¥ÏyOn
();

158 
LCD_Di¥ÏyOff
();

159 
LCD_CË¬
(
u16
 
CÞÜ
);

160 
LCD_S‘CursÜ
(
u16
 
Xpos
, u16 
Ypos
);

161 
LCD_D¿wPošt
(
u16
 
x
,u16 
y
);

162 
LCD_Fa¡_D¿wPošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

163 
u16
 
LCD_R—dPošt
(u16 
x
,u16 
y
);

164 
LCD_D¿w_Cœþe
(
u16
 
x0
,u16 
y0
,
u8
 
r
);

165 
LCD_D¿wLše
(
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
);

166 
LCD_D¿wReùªgË
(
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
);

167 
LCD_Fžl
(
u16
 
sx
,u16 
sy
,u16 
ex
,u16 
ey
,u16 
cÞÜ
);

168 
LCD_CÞÜ_Fžl
(
u16
 
sx
,u16 
sy
,u16 
ex
,u16 
ey
,u16 *
cÞÜ
);

169 
LCD_ShowCh¬
(
u16
 
x
,u16 
y
,
u8
 
num
,u8 
size
,u8 
mode
);

170 
LCD_ShowNum
(
u16
 
x
,u16 
y
,
u32
 
num
,
u8
 
Ën
,u8 
size
);

171 
LCD_ShowxNum
(
u16
 
x
,u16 
y
,
u32
 
num
,
u8
 
Ën
,u8 
size
,u8 
mode
);

172 
LCD_ShowSŒšg
(
u16
 
x
,u16 
y
,u16 
width
,u16 
height
,
u8
 
size
,u8 *
p
);

174 
LCD_Wr™eReg
(
u16
 
LCD_Reg
, u16 
LCD_RegV®ue
);

175 
u16
 
LCD_R—dReg
(u16 
LCD_Reg
);

176 
LCD_Wr™eRAM_P»·»
();

177 
LCD_Wr™eRAM
(
u16
 
RGB_Code
);

178 
LCD_SSD_BackLightS‘
(
u8
 
pwm
);

179 
LCD_Sÿn_Dœ
(
u8
 
dœ
);

180 
LCD_Di¥Ïy_Dœ
(
u8
 
dœ
);

181 
LCD_S‘_Wšdow
(
u16
 
sx
,u16 
sy
,u16 
width
,u16 
height
);

183 
	#SSD_HOR_RESOLUTION
 800

184 
	#SSD_VER_RESOLUTION
 480

186 
	#SSD_HOR_PULSE_WIDTH
 1

187 
	#SSD_HOR_BACK_PORCH
 46

188 
	#SSD_HOR_FRONT_PORCH
 210

189 

	)

190 
	#SSD_VER_PULSE_WIDTH
 1

191 
	#SSD_VER_BACK_PORCH
 23

192 
	#SSD_VER_FRONT_PORCH
 22

194 
	#SSD_HT
 (
SSD_HOR_RESOLUTION
+
SSD_HOR_BACK_PORCH
+
SSD_HOR_FRONT_PORCH
)

	)

195 
	#SSD_HPS
 (
SSD_HOR_BACK_PORCH
)

	)

196 
	#SSD_VT
 (
SSD_VER_RESOLUTION
+
SSD_VER_BACK_PORCH
+
SSD_VER_FRONT_PORCH
)

	)

197 
	#SSD_VPS
 (
SSD_VER_BACK_PORCH
)

	)

	@D:\work\touchPrint\led.c

1 
	~"Ëd.h
"

18 
	$LED_In™
()

21 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

23 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
|
RCC_APB2P”h_GPIOE
, 
ENABLE
);

25 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_5
;

26 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

27 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

28 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

29 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_5
);

31 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_5
;

32 
	`GPIO_In™
(
GPIOE
, &
GPIO_In™SŒuùu»
);

33 
	`GPIO_S‘B™s
(
GPIOE
,
GPIO_Pš_5
);

34 
	}
}

	@D:\work\touchPrint\led.h

1 #iâdeà
__LED_H


2 
	#__LED_H


	)

3 
	~"sys.h
"

16 
	#LED0
 
	`PBout
(5)

17 
	#LED1
 
	`PEout
(5)

18 

	)

19 
LED_In™
();

	@D:\work\touchPrint\main.c

1 
	~"Ëd.h
"

2 
	~"d–ay.h
"

3 
	~"key.h
"

4 
	~"sys.h
"

5 
	~"lcd.h
"

6 
	~"u§¹.h
"

7 
	~"24cxx.h
"

8 
	~"w25qxx.h
"

9 
	~"touch.h
"

24 
	$Lßd_Drow_DŸlog
 ( )

26 
	`LCD_CË¬
 ( 
WHITE
 );

27 
POINT_COLOR
 = 
RED
;

28 
	`LCD_ShowSŒšg
 ( 
lcddev
.
width
 - 40, 0, 200, 24, 24, "RST" );

29 
POINT_COLOR
 = 
RED
;

30 
	}
}

37 
	$gui_d¿w_hlše
 ( 
u16
 
x0
, u16 
y0
, u16 
Ën
, u16 
cÞÜ
 )

39 iàÐ
Ën
 == 0 ) ;

40 
	`LCD_Fžl
 ( 
x0
, 
y0
, x0 + 
Ën
 - 1, y0, 
cÞÜ
 );

41 
	}
}

46 
	$gui_fžl_cœþe
 ( 
u16
 
x0
, u16 
y0
, u16 
r
, u16 
cÞÜ
 )

48 
u32
 
i
;

49 
u32
 
imax
 = ( ( u32 ) 
r
 * 707 ) / 1000 + 1;

50 
u32
 
sqmax
 = ( u32 ) 
r
 * ( u32 )„ + ( u32 )„ / 2;

51 
u32
 
x
 = 
r
;

52 
	`gui_d¿w_hlše
 ( 
x0
 - 
r
, 
y0
, 2 *„, 
cÞÜ
 );

53  
i
 = 1; i <ð
imax
; i++ )

55 iàÐÐ
i
 * i + 
x
 * x ) > 
sqmax
 )

57 iàÐ
x
 > 
imax
 )

59 
	`gui_d¿w_hlše
 ( 
x0
 - 
i
 + 1, 
y0
 + 
x
, 2 * ( i - 1 ), 
cÞÜ
 );

60 
	`gui_d¿w_hlše
 ( 
x0
 - 
i
 + 1, 
y0
 - 
x
, 2 * ( i - 1 ), 
cÞÜ
 );

62 
x
--;

65 
	`gui_d¿w_hlše
 ( 
x0
 - 
x
, 
y0
 + 
i
, 2 * x, 
cÞÜ
 );

66 
	`gui_d¿w_hlše
 ( 
x0
 - 
x
, 
y0
 - 
i
, 2 * x, 
cÞÜ
 );

68 
	}
}

72 
u16
 
	$my_abs
 ( 
u16
 
x1
, u16 
x2
 )

74 iàÐ
x1
 > 
x2
 )  x1 - x2;

75  
x2
 - 
x1
;

76 
	}
}

81 
	$lcd_d¿w_blše
 ( 
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
, 
u8
 
size
, u16 
cÞÜ
 )

83 
u16
 
t
;

84 
x”r
 = 0, 
y”r
 = 0, 
d–_x
, 
d–_y
, 
di¡ªû
;

85 
šcx
, 
šcy
, 
uRow
, 
uCÞ
;

86 iàÐ
x1
 < 
size
 || 
x2
 < siz|| 
y1
 < siz|| 
y2
 < size ) ;

87 
d–_x
 = 
x2
 - 
x1
;

88 
d–_y
 = 
y2
 - 
y1
;

89 
uRow
 = 
x1
;

90 
uCÞ
 = 
y1
;

91 iàÐ
d–_x
 > 0 ) 
šcx
 = 1;

92 iàÐ
d–_x
 =ð0 ) 
šcx
 = 0;

95 
šcx
 = -1;

96 
d–_x
 = -delta_x;

98 iàÐ
d–_y
 > 0 ) 
šcy
 = 1;

99 iàÐ
d–_y
 =ð0 ) 
šcy
 = 0;

102 
šcy
 = -1;

103 
d–_y
 = -delta_y;

105 iàÐ
d–_x
 > 
d–_y
 ) 
di¡ªû
 = delta_x;

106 
di¡ªû
 = 
d–_y
;

107  
t
 = 0; <ð
di¡ªû
 + 1;++ )

109 
	`gui_fžl_cœþe
 ( 
uRow
, 
uCÞ
, 
size
, 
cÞÜ
 );

110 
x”r
 +ð
d–_x
 ;

111 
y”r
 +ð
d–_y
 ;

112 iàÐ
x”r
 > 
di¡ªû
 )

114 
x”r
 -ð
di¡ªû
;

115 
uRow
 +ð
šcx
;

117 iàÐ
y”r
 > 
di¡ªû
 )

119 
y”r
 -ð
di¡ªû
;

120 
uCÞ
 +ð
šcy
;

123 
	}
}

126 cÚ¡ 
u16
 
	gPOINT_COLOR_TBL
[
CT_MAX_TOUCH
] = {
RED
, 
GREEN
, 
BLUE
, 
BROWN
, 
GRED
};

128 
	$¹p_‹¡
 ( )

130 
u8
 
key
;

131 
u8
 
i
 = 0;

134 
key
 = 
	`KEY_Sÿn
 ( 0 );

135 
_dev
.
	`sÿn
 ( 0 );

136 iàÐ
_dev
.
¡a
 & 
TP_PRES_DOWN
 )

138 iàÐ
_dev
.
x
[0] < 
lcddev
.
width
 &&p_dev.
y
[0] <†cddev.
height
 )

140 iàÐ
_dev
.
x
[0] > ( 
lcddev
.
width
 - 24 ) &&p_dev.
y
[0] < 16 ) 
	`Lßd_Drow_DŸlog
();

141 
	`TP_D¿w_Big_Pošt
 ( 
_dev
.
x
[0],p_dev.
y
[0], 
RED
 );

144 
	`d–ay_ms
 ( 10 );

145 iàÐ
key
 =ð
KEY0_PRES
 )

147 
	`LCD_CË¬
 ( 
WHITE
 );

148 
	`TP_Adju¡
();

149 
	`Lßd_Drow_DŸlog
();

151 
i
++;

152 iàÐ
i
 % 20 =ð0 ) 
LED0
 = !LED0;

154 
	}
}

156 
	$my__sÿn
()

158 
_dev
.
	`sÿn
 ( 0 );

159 
	}
}

162 
	$ùp_‹¡
 ( )

164 
u8
 
t
 = 0;

165 
u8
 
i
 = 0;

166 
u16
 
Ï¡pos
[5][2];

167 
	`b¥_’abË_gt9147_ex™_i¤
();

171  
t
 = 0; < 
CT_MAX_TOUCH
;++ )

173 iàÐÐ
_dev
.
¡a
 ) & ( 1 << 
t
 ) )

175 iàÐ
_dev
.
x
[
t
] < 
lcddev
.
width
 &&p_dev.
y
[t] <†cddev.
height
 )

177 iàÐ
Ï¡pos
[
t
][0] == 0XFFFF )

179 
Ï¡pos
[
t
][0] = 
_dev
.
x
[t];

180 
Ï¡pos
[
t
][1] = 
_dev
.
y
[t];

182 
	`lcd_d¿w_blše
 ( 
Ï¡pos
[
t
][0],†a¡pos[t][1], 
_dev
.
x
[t],p_dev.
y
[t], 2, 
POINT_COLOR_TBL
[t] );

183 
Ï¡pos
[
t
][0] = 
_dev
.
x
[t];

184 
Ï¡pos
[
t
][1] = 
_dev
.
y
[t];

185 iàÐ
_dev
.
x
[
t
] > ( 
lcddev
.
width
 - 40 ) &&p_dev.
y
[t] < 16 )

187 
	`Lßd_Drow_DŸlog
();

191 
Ï¡pos
[
t
][0] = 0XFFFF;

194 
	`d–ay_ms
 ( 5 );

195 
i
++;

196 iàÐ
i
 % 20 =ð0 ) 
LED0
 = !LED0;

198 
	}
}

202 
	$maš
 ( )

204 
	`d–ay_š™
();

205 
	`NVIC_PriÜ™yGroupCÚfig
 ( 
NVIC_PriÜ™yGroup_2
 );

208 
	`u¬t_š™
 ( 2000000);

210 
	`LED_In™
();

211 
	`LCD_In™
();

212 
	`KEY_In™
();

213 
_dev
.
	`š™
();

215 
POINT_COLOR
 = 
RED
;

216 
	`LCD_ShowSŒšg
 ( 60, 50, 200, 16, 16, "WarShip STM32" );

217 
	`LCD_ShowSŒšg
 ( 60, 70, 200, 16, 16, "TOUCH TEST" );

218 
	`LCD_ShowSŒšg
 ( 60, 90, 200, 16, 16, "ATOM@ALIENTEK" );

219 
	`LCD_ShowSŒšg
 ( 60, 110, 200, 16, 16, "2015/1/15" );

220 
	`LCD_ShowSŒšg
 ( 60, 130, 200, 16, 16, "Press KEY0o Adjust" );

221 iàÐ
_dev
.
touchty³
 !ð0XFF ) 
	`LCD_ShowSŒšg
 ( 60, 130, 200, 16, 16, "Press KEY0o Adjust" );

222 
	`d–ay_ms
 ( 1500 );

223 
	`Lßd_Drow_DŸlog
();

224 iàÐ
_dev
.
touchty³
 & 0X80 ) 
	`ùp_‹¡
();

225 
	`¹p_‹¡
();

226 
	}
}

	@D:\work\touchPrint\myiic.c

1 
	~"myiic.h
"

2 
	~"d–ay.h
"

17 
	$IIC_In™
()

19 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

20 
	`RCC_APB2P”hClockCmd
Ð
RCC_APB2P”h_GPIOB
, 
ENABLE
 );

22 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_6
|
GPIO_Pš_7
;

23 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
 ;

24 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

25 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

26 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_6
|
GPIO_Pš_7
);

27 
	}
}

29 
	$IIC_S¹
()

31 
	`SDA_OUT
();

32 
IIC_SDA
=1;

33 
IIC_SCL
=1;

34 
	`d–ay_us
(4);

35 
IIC_SDA
=0;

36 
	`d–ay_us
(4);

37 
IIC_SCL
=0;

38 
	}
}

40 
	$IIC_StÝ
()

42 
	`SDA_OUT
();

43 
IIC_SCL
=0;

44 
IIC_SDA
=0;

45 
	`d–ay_us
(4);

46 
IIC_SCL
=1;

47 
IIC_SDA
=1;

48 
	`d–ay_us
(4);

49 
	}
}

53 
u8
 
	$IIC_Wa™_Ack
()

55 
u8
 
ucE¼Time
=0;

56 
	`SDA_IN
();

57 
IIC_SDA
=1;
	`d–ay_us
(1);

58 
IIC_SCL
=1;
	`d–ay_us
(1);

59 
READ_SDA
)

61 
ucE¼Time
++;

62 if(
ucE¼Time
>250)

64 
	`IIC_StÝ
();

68 
IIC_SCL
=0;

70 
	}
}

72 
	$IIC_Ack
()

74 
IIC_SCL
=0;

75 
	`SDA_OUT
();

76 
IIC_SDA
=0;

77 
	`d–ay_us
(2);

78 
IIC_SCL
=1;

79 
	`d–ay_us
(2);

80 
IIC_SCL
=0;

81 
	}
}

83 
	$IIC_NAck
()

85 
IIC_SCL
=0;

86 
	`SDA_OUT
();

87 
IIC_SDA
=1;

88 
	`d–ay_us
(2);

89 
IIC_SCL
=1;

90 
	`d–ay_us
(2);

91 
IIC_SCL
=0;

92 
	}
}

97 
	$IIC_S’d_By‹
(
u8
 
txd
)

99 
u8
 
t
;

100 
	`SDA_OUT
();

101 
IIC_SCL
=0;

102 
t
=0;t<8;t++)

105 if((
txd
&0x80)>>7)

106 
IIC_SDA
=1;

108 
IIC_SDA
=0;

109 
txd
<<=1;

110 
	`d–ay_us
(2);

111 
IIC_SCL
=1;

112 
	`d–ay_us
(2);

113 
IIC_SCL
=0;

114 
	`d–ay_us
(2);

116 
	}
}

118 
u8
 
	$IIC_R—d_By‹
(
ack
)

120 
i
,
»ûive
=0;

121 
	`SDA_IN
();

122 
i
=0;i<8;i++ )

124 
IIC_SCL
=0;

125 
	`d–ay_us
(2);

126 
IIC_SCL
=1;

127 
»ûive
<<=1;

128 if(
READ_SDA
)
»ûive
++;

129 
	`d–ay_us
(1);

131 ià(!
ack
)

132 
	`IIC_NAck
();

134 
	`IIC_Ack
();

135  
»ûive
;

136 
	}
}

	@D:\work\touchPrint\myiic.h

1 #iâdeà
__MYIIC_H


2 
	#__MYIIC_H


	)

3 
	~"sys.h
"

18 
	#SDA_IN
(è{
GPIOB
->
CRL
&=0X0FFFFFFF;GPIOB->CRL|=(
u32
)8<<28;}

	)

19 
	#SDA_OUT
(è{
GPIOB
->
CRL
&=0X0FFFFFFF;GPIOB->CRL|=(
u32
)3<<28;}

	)

22 
	#IIC_SCL
 
	`PBout
(6)

23 
	#IIC_SDA
 
	`PBout
(7)

24 
	#READ_SDA
 
	`PBš
(7)

25 

	)

27 
IIC_In™
();

28 
IIC_S¹
();

29 
IIC_StÝ
();

30 
IIC_S’d_By‹
(
u8
 
txd
);

31 
u8
 
IIC_R—d_By‹
(
ack
);

32 
u8
 
IIC_Wa™_Ack
();

33 
IIC_Ack
();

34 
IIC_NAck
();

36 
IIC_Wr™e_OÃ_By‹
(
u8
 
daddr
,u8 
addr
,u8 
d©a
);

37 
u8
 
IIC_R—d_OÃ_By‹
(u8 
daddr
,u8 
addr
);

	@D:\work\touchPrint\ott2001a.c

1 
	~"Ùt2001a.h
"

2 
	~"touch.h
"

3 
	~"ùiic.h
"

4 
	~"u§¹.h
"

5 
	~"d–ay.h
"

27 
u8
 
	$OTT2001A_WR_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
)

29 
u8
 
i
;

30 
u8
 
»t
=0;

31 
	`CT_IIC_S¹
();

32 
	`CT_IIC_S’d_By‹
(
OTT_CMD_WR
);

33 
	`CT_IIC_Wa™_Ack
();

34 
	`CT_IIC_S’d_By‹
(
»g
>>8);

35 
	`CT_IIC_Wa™_Ack
();

36 
	`CT_IIC_S’d_By‹
(
»g
&0XFF);

37 
	`CT_IIC_Wa™_Ack
();

38 
i
=0;i<
Ën
;i++)

40 
	`CT_IIC_S’d_By‹
(
buf
[
i
]);

41 
»t
=
	`CT_IIC_Wa™_Ack
();

42 if(
»t
);

44 
	`CT_IIC_StÝ
();

45  
»t
;

46 
	}
}

51 
	$OTT2001A_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
)

53 
u8
 
i
;

54 
	`CT_IIC_S¹
();

55 
	`CT_IIC_S’d_By‹
(
OTT_CMD_WR
);

56 
	`CT_IIC_Wa™_Ack
();

57 
	`CT_IIC_S’d_By‹
(
»g
>>8);

58 
	`CT_IIC_Wa™_Ack
();

59 
	`CT_IIC_S’d_By‹
(
»g
&0XFF);

60 
	`CT_IIC_Wa™_Ack
();

61 
	`CT_IIC_S¹
();

62 
	`CT_IIC_S’d_By‹
(
OTT_CMD_RD
);

63 
	`CT_IIC_Wa™_Ack
();

64 
i
=0;i<
Ën
;i++)

66 
buf
[
i
]=
	`CT_IIC_R—d_By‹
(i==(
Ën
-1)?0:1);

68 
	`CT_IIC_StÝ
();

69 
	}
}

72 
	$OTT2001A_S’sÜCÚŒÞ
(
u8
 
cmd
)

74 
u8
 
»gv®
=0X00;

75 if(
cmd
)
»gv®
=0X80;

76 
	`OTT2001A_WR_Reg
(
OTT_CTRL_REG
,&
»gv®
,1);

77 
	}
}

80 
u8
 
	$OTT2001A_In™
()

82 
u8
 
»gv®
=0;

83 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

84 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOF
, 
ENABLE
);

86 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_11
;

87 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

88 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

89 
	`GPIO_In™
(
GPIOF
, &
GPIO_In™SŒuùu»
);

90 
	`GPIO_S‘B™s
(
GPIOF
,
GPIO_Pš_1
);

92 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

93 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

94 
	`GPIO_In™
(
GPIOF
, &
GPIO_In™SŒuùu»
);

95 
	`GPIO_S‘B™s
(
GPIOF
,
GPIO_Pš_10
);

98 
	`CT_IIC_In™
();

99 
OTT_RST
=0;

100 
	`d–ay_ms
(100);

101 
OTT_RST
=1;

102 
	`d–ay_ms
(100);

103 
	`OTT2001A_S’sÜCÚŒÞ
(1);

104 
	`OTT2001A_RD_Reg
(
OTT_CTRL_REG
,&
»gv®
,1);

105 
	`´štf
("CTP ID:%x\r\n",
»gv®
);

106 if(
»gv®
==0x80) 0;

108 
	}
}

110 cÚ¡ 
u16
 
	gOTT_TPX_TBL
[5]={
OTT_TP1_REG
,
OTT_TP2_REG
,
OTT_TP3_REG
,
OTT_TP4_REG
,
OTT_TP5_REG
};

115 
u8
 
	$OTT2001A_Sÿn
(
u8
 
mode
)

117 
u8
 
buf
[4];

118 
u8
 
i
=0;

119 
u8
 
»s
=0;

120 
u8
 
t
=0;

121 
t
++;

122 if((
t
%10)==0||t<10)

124 
	`OTT2001A_RD_Reg
(
OTT_GSTID_REG
,&
mode
,1);

125 if(
mode
&0X1F)

127 
_dev
.
¡a
=(
mode
&0X1F)|
TP_PRES_DOWN
|
TP_CATH_PRES
;

128 
i
=0;i<5;i++)

130 if(
_dev
.
¡a
&(1<<
i
))

132 
	`OTT2001A_RD_Reg
(
OTT_TPX_TBL
[
i
],
buf
,4);

133 if(
_dev
.
touchty³
&0X01)

135 
_dev
.
y
[
i
]=(((
u16
)
buf
[2]<<8)+buf[3])*
OTT_SCAL_Y
;

136 
_dev
.
x
[
i
]=800-((((
u16
)
buf
[0]<<8)+buf[1])*
OTT_SCAL_X
);

139 
_dev
.
x
[
i
]=(((
u16
)
buf
[2]<<8)+buf[3])*
OTT_SCAL_Y
;

140 
_dev
.
y
[
i
]=(((
u16
)
buf
[0]<<8)+buf[1])*
OTT_SCAL_X
;

145 
»s
=1;

146 if(
_dev
.
x
[0]==0 &&p_dev.
y
[0]==0)
mode
=0;

147 
t
=0;

150 if((
mode
&0X1F)==0)

152 if(
_dev
.
¡a
&
TP_PRES_DOWN
)

154 
_dev
.
¡a
&=~(1<<7);

157 
_dev
.
x
[0]=0xffff;

158 
_dev
.
y
[0]=0xffff;

159 
_dev
.
¡a
&=0XE0;

162 if(
t
>240)t=10;

163  
»s
;

164 
	}
}

	@D:\work\touchPrint\ott2001a.h

1 #iâdeà
__OTT2001A_H


2 
	#__OTT2001A_H


	)

3 
	~"sys.h
"

21 
	#OTT_RST
 
	`PFout
(11)

22 
	#OTT_INT
 
	`PFš
(10)

23 

	)

26 
	#OTT_MAX_X
 2700

27 
	#OTT_MAX_Y
 1500

28 

	)

30 
	#OTT_SCAL_X
 0.2963

31 
	#OTT_SCAL_Y
 0.32

32 

	)

34 
	#OTT_CMD_WR
 0XB2

35 
	#OTT_CMD_RD
 0XB3

36 

	)

38 
	#OTT_GSTID_REG
 0X0000

39 
	#OTT_TP1_REG
 0X0100

40 
	#OTT_TP2_REG
 0X0500

41 
	#OTT_TP3_REG
 0X1000

42 
	#OTT_TP4_REG
 0X1400

43 
	#OTT_TP5_REG
 0X1800

44 
	#OTT_SET_REG
 0X0900

45 
	#OTT_CTRL_REG
 0X0D00

46 

	)

49 
u8
 
OTT2001A_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

50 
OTT2001A_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

51 
OTT2001A_S’sÜCÚŒÞ
(
u8
 
cmd
);

52 
u8
 
OTT2001A_In™
();

53 
u8
 
OTT2001A_Sÿn
(u8 
mode
);

	@D:\work\touchPrint\spi.c

1 
	~"¥i.h
"

2 
	~"u§¹.h
"

23 
	$SPI2_In™
()

25 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

26 
SPI_In™Ty³Def
 
SPI_In™SŒuùu»
;

28 
	`RCC_APB2P”hClockCmd
Ð
RCC_APB2P”h_GPIOB
, 
ENABLE
 );

29 
	`RCC_APB1P”hClockCmd
Ð
RCC_APB1P”h_SPI2
, 
ENABLE
 );

31 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_13
 | 
GPIO_Pš_14
 | 
GPIO_Pš_15
;

32 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

33 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

34 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

36 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_13
|
GPIO_Pš_14
|
GPIO_Pš_15
);

38 
SPI_In™SŒuùu»
.
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

39 
SPI_In™SŒuùu»
.
SPI_Mode
 = 
SPI_Mode_Ma¡”
;

40 
SPI_In™SŒuùu»
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

41 
SPI_In™SŒuùu»
.
SPI_CPOL
 = 
SPI_CPOL_High
;

42 
SPI_In™SŒuùu»
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

43 
SPI_In™SŒuùu»
.
SPI_NSS
 = 
SPI_NSS_Soá
;

44 
SPI_In™SŒuùu»
.
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_16
;

45 
SPI_In™SŒuùu»
.
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

46 
SPI_In™SŒuùu»
.
SPI_CRCPÞynomŸl
 = 7;

47 
	`SPI_In™
(
SPI2
, &
SPI_In™SŒuùu»
);

49 
	`SPI_Cmd
(
SPI2
, 
ENABLE
);

51 
	`SPI2_R—dWr™eBy‹
(0xff);

53 
	}
}

61 
	$SPI2_S‘S³ed
(
u8
 
S³edS‘
)

63 
SPI2
->
CR1
&=0XFFC7;

64 
SPI2
->
CR1
|=
S³edS‘
;

65 
	`SPI_Cmd
(
SPI2
,
ENABLE
);

66 
	}
}

71 
u8
 
	$SPI2_R—dWr™eBy‹
(
u8
 
TxD©a
)

73 
u8
 
»Œy
=0;

74 
	`SPI_I2S_G‘FÏgStus
(
SPI2
, 
SPI_I2S_FLAG_TXE
è=ð
RESET
)

76 
»Œy
++;

77 if(
»Œy
>200) 0;

79 
	`SPI_I2S_S’dD©a
(
SPI2
, 
TxD©a
);

80 
»Œy
=0;

82 
	`SPI_I2S_G‘FÏgStus
(
SPI2
, 
SPI_I2S_FLAG_RXNE
è=ð
RESET
)

84 
»Œy
++;

85 if(
»Œy
>200) 0;

87  
	`SPI_I2S_ReûiveD©a
(
SPI2
);

88 
	}
}

	@D:\work\touchPrint\spi.h

1 #iâdeà
__SPI_H


2 
	#__SPI_H


	)

3 
	~"sys.h
"

17 
SPI2_In™
();

18 
SPI2_S‘S³ed
(
u8
 
S³edS‘
);

19 
u8
 
SPI2_R—dWr™eBy‹
(u8 
TxD©a
);

	@D:\work\touchPrint\stm32f10x.h

50 #iâdeà
__STM32F10x_H


51 
	#__STM32F10x_H


	)

53 #ifdeà
__ýlu¥lus


65 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

95 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

99 #ià!
defšed
 
USE_STDPERIPH_DRIVER


115 #ià!
defšed
 
HSE_VALUE


116 #ifdeà
STM32F10X_CL


117 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

119 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

128 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

130 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

135 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03è

	)

136 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x05è

	)

137 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x00è

	)

138 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00è

	)

139 
	#__STM32F10X_STDPERIPH_VERSION
 ( (
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

140 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

141 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

142 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

155 #ifdeà
STM32F10X_XL


156 
	#__MPU_PRESENT
 1

	)

158 
	#__MPU_PRESENT
 0

	)

160 
	#__NVIC_PRIO_BITS
 4

	)

161 
	#__V’dÜ_SysTickCÚfig
 0

	)

167 
	eIRQn


170 
NÚMaskabËIÁ_IRQn
 = -14,

171 
MemÜyMªagem’t_IRQn
 = -12,

172 
BusFauÉ_IRQn
 = -11,

173 
U§geFauÉ_IRQn
 = -10,

174 
SVC®l_IRQn
 = -5,

175 
DebugMÚ™Ü_IRQn
 = -4,

176 
P’dSV_IRQn
 = -2,

177 
SysTick_IRQn
 = -1,

180 
WWDG_IRQn
 = 0,

181 
PVD_IRQn
 = 1,

182 
TAMPER_IRQn
 = 2,

183 
RTC_IRQn
 = 3,

184 
FLASH_IRQn
 = 4,

185 
RCC_IRQn
 = 5,

186 
EXTI0_IRQn
 = 6,

187 
EXTI1_IRQn
 = 7,

188 
EXTI2_IRQn
 = 8,

189 
EXTI3_IRQn
 = 9,

190 
EXTI4_IRQn
 = 10,

191 
DMA1_ChªÃl1_IRQn
 = 11,

192 
DMA1_ChªÃl2_IRQn
 = 12,

193 
DMA1_ChªÃl3_IRQn
 = 13,

194 
DMA1_ChªÃl4_IRQn
 = 14,

195 
DMA1_ChªÃl5_IRQn
 = 15,

196 
DMA1_ChªÃl6_IRQn
 = 16,

197 
DMA1_ChªÃl7_IRQn
 = 17,

199 #ifdeà
STM32F10X_LD


200 
ADC1_2_IRQn
 = 18,

201 
USB_HP_CAN1_TX_IRQn
 = 19,

202 
USB_LP_CAN1_RX0_IRQn
 = 20,

203 
CAN1_RX1_IRQn
 = 21,

204 
CAN1_SCE_IRQn
 = 22,

205 
EXTI9_5_IRQn
 = 23,

206 
TIM1_BRK_IRQn
 = 24,

207 
TIM1_UP_IRQn
 = 25,

208 
TIM1_TRG_COM_IRQn
 = 26,

209 
TIM1_CC_IRQn
 = 27,

210 
TIM2_IRQn
 = 28,

211 
TIM3_IRQn
 = 29,

212 
I2C1_EV_IRQn
 = 31,

213 
I2C1_ER_IRQn
 = 32,

214 
SPI1_IRQn
 = 35,

215 
USART1_IRQn
 = 37,

216 
USART2_IRQn
 = 38,

217 
EXTI15_10_IRQn
 = 40,

218 
RTCAÏrm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42

222 #ifdeà
STM32F10X_LD_VL


223 
ADC1_IRQn
 = 18,

224 
EXTI9_5_IRQn
 = 23,

225 
TIM1_BRK_TIM15_IRQn
 = 24,

226 
TIM1_UP_TIM16_IRQn
 = 25,

227 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

228 
TIM1_CC_IRQn
 = 27,

229 
TIM2_IRQn
 = 28,

230 
TIM3_IRQn
 = 29,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
SPI1_IRQn
 = 35,

234 
USART1_IRQn
 = 37,

235 
USART2_IRQn
 = 38,

236 
EXTI15_10_IRQn
 = 40,

237 
RTCAÏrm_IRQn
 = 41,

238 
CEC_IRQn
 = 42,

239 
TIM6_DAC_IRQn
 = 54,

240 
TIM7_IRQn
 = 55

243 #ifdeà
STM32F10X_MD


244 
ADC1_2_IRQn
 = 18,

245 
USB_HP_CAN1_TX_IRQn
 = 19,

246 
USB_LP_CAN1_RX0_IRQn
 = 20,

247 
CAN1_RX1_IRQn
 = 21,

248 
CAN1_SCE_IRQn
 = 22,

249 
EXTI9_5_IRQn
 = 23,

250 
TIM1_BRK_IRQn
 = 24,

251 
TIM1_UP_IRQn
 = 25,

252 
TIM1_TRG_COM_IRQn
 = 26,

253 
TIM1_CC_IRQn
 = 27,

254 
TIM2_IRQn
 = 28,

255 
TIM3_IRQn
 = 29,

256 
TIM4_IRQn
 = 30,

257 
I2C1_EV_IRQn
 = 31,

258 
I2C1_ER_IRQn
 = 32,

259 
I2C2_EV_IRQn
 = 33,

260 
I2C2_ER_IRQn
 = 34,

261 
SPI1_IRQn
 = 35,

262 
SPI2_IRQn
 = 36,

263 
USART1_IRQn
 = 37,

264 
USART2_IRQn
 = 38,

265 
USART3_IRQn
 = 39,

266 
EXTI15_10_IRQn
 = 40,

267 
RTCAÏrm_IRQn
 = 41,

268 
USBWakeUp_IRQn
 = 42

271 #ifdeà
STM32F10X_MD_VL


272 
ADC1_IRQn
 = 18,

273 
EXTI9_5_IRQn
 = 23,

274 
TIM1_BRK_TIM15_IRQn
 = 24,

275 
TIM1_UP_TIM16_IRQn
 = 25,

276 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

277 
TIM1_CC_IRQn
 = 27,

278 
TIM2_IRQn
 = 28,

279 
TIM3_IRQn
 = 29,

280 
TIM4_IRQn
 = 30,

281 
I2C1_EV_IRQn
 = 31,

282 
I2C1_ER_IRQn
 = 32,

283 
I2C2_EV_IRQn
 = 33,

284 
I2C2_ER_IRQn
 = 34,

285 
SPI1_IRQn
 = 35,

286 
SPI2_IRQn
 = 36,

287 
USART1_IRQn
 = 37,

288 
USART2_IRQn
 = 38,

289 
USART3_IRQn
 = 39,

290 
EXTI15_10_IRQn
 = 40,

291 
RTCAÏrm_IRQn
 = 41,

292 
CEC_IRQn
 = 42,

293 
TIM6_DAC_IRQn
 = 54,

294 
TIM7_IRQn
 = 55

297 #ifdeà
STM32F10X_HD


298 
ADC1_2_IRQn
 = 18,

299 
USB_HP_CAN1_TX_IRQn
 = 19,

300 
USB_LP_CAN1_RX0_IRQn
 = 20,

301 
CAN1_RX1_IRQn
 = 21,

302 
CAN1_SCE_IRQn
 = 22,

303 
EXTI9_5_IRQn
 = 23,

304 
TIM1_BRK_IRQn
 = 24,

305 
TIM1_UP_IRQn
 = 25,

306 
TIM1_TRG_COM_IRQn
 = 26,

307 
TIM1_CC_IRQn
 = 27,

308 
TIM2_IRQn
 = 28,

309 
TIM3_IRQn
 = 29,

310 
TIM4_IRQn
 = 30,

311 
I2C1_EV_IRQn
 = 31,

312 
I2C1_ER_IRQn
 = 32,

313 
I2C2_EV_IRQn
 = 33,

314 
I2C2_ER_IRQn
 = 34,

315 
SPI1_IRQn
 = 35,

316 
SPI2_IRQn
 = 36,

317 
USART1_IRQn
 = 37,

318 
USART2_IRQn
 = 38,

319 
USART3_IRQn
 = 39,

320 
EXTI15_10_IRQn
 = 40,

321 
RTCAÏrm_IRQn
 = 41,

322 
USBWakeUp_IRQn
 = 42,

323 
TIM8_BRK_IRQn
 = 43,

324 
TIM8_UP_IRQn
 = 44,

325 
TIM8_TRG_COM_IRQn
 = 45,

326 
TIM8_CC_IRQn
 = 46,

327 
ADC3_IRQn
 = 47,

328 
FSMC_IRQn
 = 48,

329 
SDIO_IRQn
 = 49,

330 
TIM5_IRQn
 = 50,

331 
SPI3_IRQn
 = 51,

332 
UART4_IRQn
 = 52,

333 
UART5_IRQn
 = 53,

334 
TIM6_IRQn
 = 54,

335 
TIM7_IRQn
 = 55,

336 
DMA2_ChªÃl1_IRQn
 = 56,

337 
DMA2_ChªÃl2_IRQn
 = 57,

338 
DMA2_ChªÃl3_IRQn
 = 58,

339 
DMA2_ChªÃl4_5_IRQn
 = 59

342 #ifdeà
STM32F10X_HD_VL


343 
ADC1_IRQn
 = 18,

344 
EXTI9_5_IRQn
 = 23,

345 
TIM1_BRK_TIM15_IRQn
 = 24,

346 
TIM1_UP_TIM16_IRQn
 = 25,

347 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

348 
TIM1_CC_IRQn
 = 27,

349 
TIM2_IRQn
 = 28,

350 
TIM3_IRQn
 = 29,

351 
TIM4_IRQn
 = 30,

352 
I2C1_EV_IRQn
 = 31,

353 
I2C1_ER_IRQn
 = 32,

354 
I2C2_EV_IRQn
 = 33,

355 
I2C2_ER_IRQn
 = 34,

356 
SPI1_IRQn
 = 35,

357 
SPI2_IRQn
 = 36,

358 
USART1_IRQn
 = 37,

359 
USART2_IRQn
 = 38,

360 
USART3_IRQn
 = 39,

361 
EXTI15_10_IRQn
 = 40,

362 
RTCAÏrm_IRQn
 = 41,

363 
CEC_IRQn
 = 42,

364 
TIM12_IRQn
 = 43,

365 
TIM13_IRQn
 = 44,

366 
TIM14_IRQn
 = 45,

367 
TIM5_IRQn
 = 50,

368 
SPI3_IRQn
 = 51,

369 
UART4_IRQn
 = 52,

370 
UART5_IRQn
 = 53,

371 
TIM6_DAC_IRQn
 = 54,

372 
TIM7_IRQn
 = 55,

373 
DMA2_ChªÃl1_IRQn
 = 56,

374 
DMA2_ChªÃl2_IRQn
 = 57,

375 
DMA2_ChªÃl3_IRQn
 = 58,

376 
DMA2_ChªÃl4_5_IRQn
 = 59,

377 
DMA2_ChªÃl5_IRQn
 = 60

382 #ifdeà
STM32F10X_XL


383 
ADC1_2_IRQn
 = 18,

384 
USB_HP_CAN1_TX_IRQn
 = 19,

385 
USB_LP_CAN1_RX0_IRQn
 = 20,

386 
CAN1_RX1_IRQn
 = 21,

387 
CAN1_SCE_IRQn
 = 22,

388 
EXTI9_5_IRQn
 = 23,

389 
TIM1_BRK_TIM9_IRQn
 = 24,

390 
TIM1_UP_TIM10_IRQn
 = 25,

391 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

392 
TIM1_CC_IRQn
 = 27,

393 
TIM2_IRQn
 = 28,

394 
TIM3_IRQn
 = 29,

395 
TIM4_IRQn
 = 30,

396 
I2C1_EV_IRQn
 = 31,

397 
I2C1_ER_IRQn
 = 32,

398 
I2C2_EV_IRQn
 = 33,

399 
I2C2_ER_IRQn
 = 34,

400 
SPI1_IRQn
 = 35,

401 
SPI2_IRQn
 = 36,

402 
USART1_IRQn
 = 37,

403 
USART2_IRQn
 = 38,

404 
USART3_IRQn
 = 39,

405 
EXTI15_10_IRQn
 = 40,

406 
RTCAÏrm_IRQn
 = 41,

407 
USBWakeUp_IRQn
 = 42,

408 
TIM8_BRK_TIM12_IRQn
 = 43,

409 
TIM8_UP_TIM13_IRQn
 = 44,

410 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

411 
TIM8_CC_IRQn
 = 46,

412 
ADC3_IRQn
 = 47,

413 
FSMC_IRQn
 = 48,

414 
SDIO_IRQn
 = 49,

415 
TIM5_IRQn
 = 50,

416 
SPI3_IRQn
 = 51,

417 
UART4_IRQn
 = 52,

418 
UART5_IRQn
 = 53,

419 
TIM6_IRQn
 = 54,

420 
TIM7_IRQn
 = 55,

421 
DMA2_ChªÃl1_IRQn
 = 56,

422 
DMA2_ChªÃl2_IRQn
 = 57,

423 
DMA2_ChªÃl3_IRQn
 = 58,

424 
DMA2_ChªÃl4_5_IRQn
 = 59

427 #ifdeà
STM32F10X_CL


428 
ADC1_2_IRQn
 = 18,

429 
CAN1_TX_IRQn
 = 19,

430 
CAN1_RX0_IRQn
 = 20,

431 
CAN1_RX1_IRQn
 = 21,

432 
CAN1_SCE_IRQn
 = 22,

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
TIM2_IRQn
 = 28,

439 
TIM3_IRQn
 = 29,

440 
TIM4_IRQn
 = 30,

441 
I2C1_EV_IRQn
 = 31,

442 
I2C1_ER_IRQn
 = 32,

443 
I2C2_EV_IRQn
 = 33,

444 
I2C2_ER_IRQn
 = 34,

445 
SPI1_IRQn
 = 35,

446 
SPI2_IRQn
 = 36,

447 
USART1_IRQn
 = 37,

448 
USART2_IRQn
 = 38,

449 
USART3_IRQn
 = 39,

450 
EXTI15_10_IRQn
 = 40,

451 
RTCAÏrm_IRQn
 = 41,

452 
OTG_FS_WKUP_IRQn
 = 42,

453 
TIM5_IRQn
 = 50,

454 
SPI3_IRQn
 = 51,

455 
UART4_IRQn
 = 52,

456 
UART5_IRQn
 = 53,

457 
TIM6_IRQn
 = 54,

458 
TIM7_IRQn
 = 55,

459 
DMA2_ChªÃl1_IRQn
 = 56,

460 
DMA2_ChªÃl2_IRQn
 = 57,

461 
DMA2_ChªÃl3_IRQn
 = 58,

462 
DMA2_ChªÃl4_IRQn
 = 59,

463 
DMA2_ChªÃl5_IRQn
 = 60,

464 
ETH_IRQn
 = 61,

465 
ETH_WKUP_IRQn
 = 62,

466 
CAN2_TX_IRQn
 = 63,

467 
CAN2_RX0_IRQn
 = 64,

468 
CAN2_RX1_IRQn
 = 65,

469 
CAN2_SCE_IRQn
 = 66,

470 
OTG_FS_IRQn
 = 67

472 } 
	tIRQn_Ty³
;

478 
	~"cÜe_cm3.h
"

479 
	~"sy¡em_¡m32f10x.h
"

480 
	~<¡dšt.h
>

487 
št32_t
 
	ts32
;

488 
št16_t
 
	ts16
;

489 
št8_t
 
	ts8
;

491 cÚ¡ 
	tšt32_t
 
	tsc32
;

492 cÚ¡ 
	tšt16_t
 
	tsc16
;

493 cÚ¡ 
	tšt8_t
 
	tsc8
;

495 
__IO
 
	tšt32_t
 
	tvs32
;

496 
__IO
 
	tšt16_t
 
	tvs16
;

497 
__IO
 
	tšt8_t
 
	tvs8
;

499 
__I
 
	tšt32_t
 
	tvsc32
;

500 
__I
 
	tšt16_t
 
	tvsc16
;

501 
__I
 
	tšt8_t
 
	tvsc8
;

503 
ušt32_t
 
	tu32
;

504 
ušt16_t
 
	tu16
;

505 
ušt8_t
 
	tu8
;

507 cÚ¡ 
	tušt32_t
 
	tuc32
;

508 cÚ¡ 
	tušt16_t
 
	tuc16
;

509 cÚ¡ 
	tušt8_t
 
	tuc8
;

511 
__IO
 
	tušt32_t
 
	tvu32
;

512 
__IO
 
	tušt16_t
 
	tvu16
;

513 
__IO
 
	tušt8_t
 
	tvu8
;

515 
__I
 
	tušt32_t
 
	tvuc32
;

516 
__I
 
	tušt16_t
 
	tvuc16
;

517 
__I
 
	tušt8_t
 
	tvuc8
;

519 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

521 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

522 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

524 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

527 
	#HSES¹Up_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

528 
	#HSE_V®ue
 
HSE_VALUE


	)

529 
	#HSI_V®ue
 
HSI_VALUE


	)

544 
__IO
 
ušt32_t
 
SR
;

545 
__IO
 
ušt32_t
 
CR1
;

546 
__IO
 
ušt32_t
 
CR2
;

547 
__IO
 
ušt32_t
 
SMPR1
;

548 
__IO
 
ušt32_t
 
SMPR2
;

549 
__IO
 
ušt32_t
 
JOFR1
;

550 
__IO
 
ušt32_t
 
JOFR2
;

551 
__IO
 
ušt32_t
 
JOFR3
;

552 
__IO
 
ušt32_t
 
JOFR4
;

553 
__IO
 
ušt32_t
 
HTR
;

554 
__IO
 
ušt32_t
 
LTR
;

555 
__IO
 
ušt32_t
 
SQR1
;

556 
__IO
 
ušt32_t
 
SQR2
;

557 
__IO
 
ušt32_t
 
SQR3
;

558 
__IO
 
ušt32_t
 
JSQR
;

559 
__IO
 
ušt32_t
 
JDR1
;

560 
__IO
 
ušt32_t
 
JDR2
;

561 
__IO
 
ušt32_t
 
JDR3
;

562 
__IO
 
ušt32_t
 
JDR4
;

563 
__IO
 
ušt32_t
 
DR
;

564 } 
	tADC_Ty³Def
;

572 
ušt32_t
 
RESERVED0
;

573 
__IO
 
ušt16_t
 
DR1
;

574 
ušt16_t
 
RESERVED1
;

575 
__IO
 
ušt16_t
 
DR2
;

576 
ušt16_t
 
RESERVED2
;

577 
__IO
 
ušt16_t
 
DR3
;

578 
ušt16_t
 
RESERVED3
;

579 
__IO
 
ušt16_t
 
DR4
;

580 
ušt16_t
 
RESERVED4
;

581 
__IO
 
ušt16_t
 
DR5
;

582 
ušt16_t
 
RESERVED5
;

583 
__IO
 
ušt16_t
 
DR6
;

584 
ušt16_t
 
RESERVED6
;

585 
__IO
 
ušt16_t
 
DR7
;

586 
ušt16_t
 
RESERVED7
;

587 
__IO
 
ušt16_t
 
DR8
;

588 
ušt16_t
 
RESERVED8
;

589 
__IO
 
ušt16_t
 
DR9
;

590 
ušt16_t
 
RESERVED9
;

591 
__IO
 
ušt16_t
 
DR10
;

592 
ušt16_t
 
RESERVED10
;

593 
__IO
 
ušt16_t
 
RTCCR
;

594 
ušt16_t
 
RESERVED11
;

595 
__IO
 
ušt16_t
 
CR
;

596 
ušt16_t
 
RESERVED12
;

597 
__IO
 
ušt16_t
 
CSR
;

598 
ušt16_t
 
RESERVED13
[5];

599 
__IO
 
ušt16_t
 
DR11
;

600 
ušt16_t
 
RESERVED14
;

601 
__IO
 
ušt16_t
 
DR12
;

602 
ušt16_t
 
RESERVED15
;

603 
__IO
 
ušt16_t
 
DR13
;

604 
ušt16_t
 
RESERVED16
;

605 
__IO
 
ušt16_t
 
DR14
;

606 
ušt16_t
 
RESERVED17
;

607 
__IO
 
ušt16_t
 
DR15
;

608 
ušt16_t
 
RESERVED18
;

609 
__IO
 
ušt16_t
 
DR16
;

610 
ušt16_t
 
RESERVED19
;

611 
__IO
 
ušt16_t
 
DR17
;

612 
ušt16_t
 
RESERVED20
;

613 
__IO
 
ušt16_t
 
DR18
;

614 
ušt16_t
 
RESERVED21
;

615 
__IO
 
ušt16_t
 
DR19
;

616 
ušt16_t
 
RESERVED22
;

617 
__IO
 
ušt16_t
 
DR20
;

618 
ušt16_t
 
RESERVED23
;

619 
__IO
 
ušt16_t
 
DR21
;

620 
ušt16_t
 
RESERVED24
;

621 
__IO
 
ušt16_t
 
DR22
;

622 
ušt16_t
 
RESERVED25
;

623 
__IO
 
ušt16_t
 
DR23
;

624 
ušt16_t
 
RESERVED26
;

625 
__IO
 
ušt16_t
 
DR24
;

626 
ušt16_t
 
RESERVED27
;

627 
__IO
 
ušt16_t
 
DR25
;

628 
ušt16_t
 
RESERVED28
;

629 
__IO
 
ušt16_t
 
DR26
;

630 
ušt16_t
 
RESERVED29
;

631 
__IO
 
ušt16_t
 
DR27
;

632 
ušt16_t
 
RESERVED30
;

633 
__IO
 
ušt16_t
 
DR28
;

634 
ušt16_t
 
RESERVED31
;

635 
__IO
 
ušt16_t
 
DR29
;

636 
ušt16_t
 
RESERVED32
;

637 
__IO
 
ušt16_t
 
DR30
;

638 
ušt16_t
 
RESERVED33
;

639 
__IO
 
ušt16_t
 
DR31
;

640 
ušt16_t
 
RESERVED34
;

641 
__IO
 
ušt16_t
 
DR32
;

642 
ušt16_t
 
RESERVED35
;

643 
__IO
 
ušt16_t
 
DR33
;

644 
ušt16_t
 
RESERVED36
;

645 
__IO
 
ušt16_t
 
DR34
;

646 
ušt16_t
 
RESERVED37
;

647 
__IO
 
ušt16_t
 
DR35
;

648 
ušt16_t
 
RESERVED38
;

649 
__IO
 
ušt16_t
 
DR36
;

650 
ušt16_t
 
RESERVED39
;

651 
__IO
 
ušt16_t
 
DR37
;

652 
ušt16_t
 
RESERVED40
;

653 
__IO
 
ušt16_t
 
DR38
;

654 
ušt16_t
 
RESERVED41
;

655 
__IO
 
ušt16_t
 
DR39
;

656 
ušt16_t
 
RESERVED42
;

657 
__IO
 
ušt16_t
 
DR40
;

658 
ušt16_t
 
RESERVED43
;

659 
__IO
 
ušt16_t
 
DR41
;

660 
ušt16_t
 
RESERVED44
;

661 
__IO
 
ušt16_t
 
DR42
;

662 
ušt16_t
 
RESERVED45
;

663 } 
	tBKP_Ty³Def
;

671 
__IO
 
ušt32_t
 
TIR
;

672 
__IO
 
ušt32_t
 
TDTR
;

673 
__IO
 
ušt32_t
 
TDLR
;

674 
__IO
 
ušt32_t
 
TDHR
;

675 } 
	tCAN_TxMažBox_Ty³Def
;

683 
__IO
 
ušt32_t
 
RIR
;

684 
__IO
 
ušt32_t
 
RDTR
;

685 
__IO
 
ušt32_t
 
RDLR
;

686 
__IO
 
ušt32_t
 
RDHR
;

687 } 
	tCAN_FIFOMažBox_Ty³Def
;

695 
__IO
 
ušt32_t
 
FR1
;

696 
__IO
 
ušt32_t
 
FR2
;

697 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

705 
__IO
 
ušt32_t
 
MCR
;

706 
__IO
 
ušt32_t
 
MSR
;

707 
__IO
 
ušt32_t
 
TSR
;

708 
__IO
 
ušt32_t
 
RF0R
;

709 
__IO
 
ušt32_t
 
RF1R
;

710 
__IO
 
ušt32_t
 
IER
;

711 
__IO
 
ušt32_t
 
ESR
;

712 
__IO
 
ušt32_t
 
BTR
;

713 
ušt32_t
 
RESERVED0
[88];

714 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

715 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

716 
ušt32_t
 
RESERVED1
[12];

717 
__IO
 
ušt32_t
 
FMR
;

718 
__IO
 
ušt32_t
 
FM1R
;

719 
ušt32_t
 
RESERVED2
;

720 
__IO
 
ušt32_t
 
FS1R
;

721 
ušt32_t
 
RESERVED3
;

722 
__IO
 
ušt32_t
 
FFA1R
;

723 
ušt32_t
 
RESERVED4
;

724 
__IO
 
ušt32_t
 
FA1R
;

725 
ušt32_t
 
RESERVED5
[8];

726 #iâdeà
STM32F10X_CL


727 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

729 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

731 } 
	tCAN_Ty³Def
;

738 
__IO
 
ušt32_t
 
CFGR
;

739 
__IO
 
ušt32_t
 
OAR
;

740 
__IO
 
ušt32_t
 
PRES
;

741 
__IO
 
ušt32_t
 
ESR
;

742 
__IO
 
ušt32_t
 
CSR
;

743 
__IO
 
ušt32_t
 
TXD
;

744 
__IO
 
ušt32_t
 
RXD
;

745 } 
	tCEC_Ty³Def
;

753 
__IO
 
ušt32_t
 
DR
;

754 
__IO
 
ušt8_t
 
IDR
;

755 
ušt8_t
 
RESERVED0
;

756 
ušt16_t
 
RESERVED1
;

757 
__IO
 
ušt32_t
 
CR
;

758 } 
	tCRC_Ty³Def
;

766 
__IO
 
ušt32_t
 
CR
;

767 
__IO
 
ušt32_t
 
SWTRIGR
;

768 
__IO
 
ušt32_t
 
DHR12R1
;

769 
__IO
 
ušt32_t
 
DHR12L1
;

770 
__IO
 
ušt32_t
 
DHR8R1
;

771 
__IO
 
ušt32_t
 
DHR12R2
;

772 
__IO
 
ušt32_t
 
DHR12L2
;

773 
__IO
 
ušt32_t
 
DHR8R2
;

774 
__IO
 
ušt32_t
 
DHR12RD
;

775 
__IO
 
ušt32_t
 
DHR12LD
;

776 
__IO
 
ušt32_t
 
DHR8RD
;

777 
__IO
 
ušt32_t
 
DOR1
;

778 
__IO
 
ušt32_t
 
DOR2
;

779 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

780 
__IO
 
ušt32_t
 
SR
;

782 } 
	tDAC_Ty³Def
;

790 
__IO
 
ušt32_t
 
IDCODE
;

791 
__IO
 
ušt32_t
 
CR
;

792 }
	tDBGMCU_Ty³Def
;

800 
__IO
 
ušt32_t
 
CCR
;

801 
__IO
 
ušt32_t
 
CNDTR
;

802 
__IO
 
ušt32_t
 
CPAR
;

803 
__IO
 
ušt32_t
 
CMAR
;

804 } 
	tDMA_ChªÃl_Ty³Def
;

808 
__IO
 
ušt32_t
 
ISR
;

809 
__IO
 
ušt32_t
 
IFCR
;

810 } 
	tDMA_Ty³Def
;

818 
__IO
 
ušt32_t
 
MACCR
;

819 
__IO
 
ušt32_t
 
MACFFR
;

820 
__IO
 
ušt32_t
 
MACHTHR
;

821 
__IO
 
ušt32_t
 
MACHTLR
;

822 
__IO
 
ušt32_t
 
MACMIIAR
;

823 
__IO
 
ušt32_t
 
MACMIIDR
;

824 
__IO
 
ušt32_t
 
MACFCR
;

825 
__IO
 
ušt32_t
 
MACVLANTR
;

826 
ušt32_t
 
RESERVED0
[2];

827 
__IO
 
ušt32_t
 
MACRWUFFR
;

828 
__IO
 
ušt32_t
 
MACPMTCSR
;

829 
ušt32_t
 
RESERVED1
[2];

830 
__IO
 
ušt32_t
 
MACSR
;

831 
__IO
 
ušt32_t
 
MACIMR
;

832 
__IO
 
ušt32_t
 
MACA0HR
;

833 
__IO
 
ušt32_t
 
MACA0LR
;

834 
__IO
 
ušt32_t
 
MACA1HR
;

835 
__IO
 
ušt32_t
 
MACA1LR
;

836 
__IO
 
ušt32_t
 
MACA2HR
;

837 
__IO
 
ušt32_t
 
MACA2LR
;

838 
__IO
 
ušt32_t
 
MACA3HR
;

839 
__IO
 
ušt32_t
 
MACA3LR
;

840 
ušt32_t
 
RESERVED2
[40];

841 
__IO
 
ušt32_t
 
MMCCR
;

842 
__IO
 
ušt32_t
 
MMCRIR
;

843 
__IO
 
ušt32_t
 
MMCTIR
;

844 
__IO
 
ušt32_t
 
MMCRIMR
;

845 
__IO
 
ušt32_t
 
MMCTIMR
;

846 
ušt32_t
 
RESERVED3
[14];

847 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

848 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

849 
ušt32_t
 
RESERVED4
[5];

850 
__IO
 
ušt32_t
 
MMCTGFCR
;

851 
ušt32_t
 
RESERVED5
[10];

852 
__IO
 
ušt32_t
 
MMCRFCECR
;

853 
__IO
 
ušt32_t
 
MMCRFAECR
;

854 
ušt32_t
 
RESERVED6
[10];

855 
__IO
 
ušt32_t
 
MMCRGUFCR
;

856 
ušt32_t
 
RESERVED7
[334];

857 
__IO
 
ušt32_t
 
PTPTSCR
;

858 
__IO
 
ušt32_t
 
PTPSSIR
;

859 
__IO
 
ušt32_t
 
PTPTSHR
;

860 
__IO
 
ušt32_t
 
PTPTSLR
;

861 
__IO
 
ušt32_t
 
PTPTSHUR
;

862 
__IO
 
ušt32_t
 
PTPTSLUR
;

863 
__IO
 
ušt32_t
 
PTPTSAR
;

864 
__IO
 
ušt32_t
 
PTPTTHR
;

865 
__IO
 
ušt32_t
 
PTPTTLR
;

866 
ušt32_t
 
RESERVED8
[567];

867 
__IO
 
ušt32_t
 
DMABMR
;

868 
__IO
 
ušt32_t
 
DMATPDR
;

869 
__IO
 
ušt32_t
 
DMARPDR
;

870 
__IO
 
ušt32_t
 
DMARDLAR
;

871 
__IO
 
ušt32_t
 
DMATDLAR
;

872 
__IO
 
ušt32_t
 
DMASR
;

873 
__IO
 
ušt32_t
 
DMAOMR
;

874 
__IO
 
ušt32_t
 
DMAIER
;

875 
__IO
 
ušt32_t
 
DMAMFBOCR
;

876 
ušt32_t
 
RESERVED9
[9];

877 
__IO
 
ušt32_t
 
DMACHTDR
;

878 
__IO
 
ušt32_t
 
DMACHRDR
;

879 
__IO
 
ušt32_t
 
DMACHTBAR
;

880 
__IO
 
ušt32_t
 
DMACHRBAR
;

881 } 
	tETH_Ty³Def
;

889 
__IO
 
ušt32_t
 
IMR
;

890 
__IO
 
ušt32_t
 
EMR
;

891 
__IO
 
ušt32_t
 
RTSR
;

892 
__IO
 
ušt32_t
 
FTSR
;

893 
__IO
 
ušt32_t
 
SWIER
;

894 
__IO
 
ušt32_t
 
PR
;

895 } 
	tEXTI_Ty³Def
;

903 
__IO
 
ušt32_t
 
ACR
;

904 
__IO
 
ušt32_t
 
KEYR
;

905 
__IO
 
ušt32_t
 
OPTKEYR
;

906 
__IO
 
ušt32_t
 
SR
;

907 
__IO
 
ušt32_t
 
CR
;

908 
__IO
 
ušt32_t
 
AR
;

909 
__IO
 
ušt32_t
 
RESERVED
;

910 
__IO
 
ušt32_t
 
OBR
;

911 
__IO
 
ušt32_t
 
WRPR
;

912 #ifdeà
STM32F10X_XL


913 
ušt32_t
 
RESERVED1
[8];

914 
__IO
 
ušt32_t
 
KEYR2
;

915 
ušt32_t
 
RESERVED2
;

916 
__IO
 
ušt32_t
 
SR2
;

917 
__IO
 
ušt32_t
 
CR2
;

918 
__IO
 
ušt32_t
 
AR2
;

920 } 
	tFLASH_Ty³Def
;

928 
__IO
 
ušt16_t
 
RDP
;

929 
__IO
 
ušt16_t
 
USER
;

930 
__IO
 
ušt16_t
 
D©a0
;

931 
__IO
 
ušt16_t
 
D©a1
;

932 
__IO
 
ušt16_t
 
WRP0
;

933 
__IO
 
ušt16_t
 
WRP1
;

934 
__IO
 
ušt16_t
 
WRP2
;

935 
__IO
 
ušt16_t
 
WRP3
;

936 } 
	tOB_Ty³Def
;

944 
__IO
 
ušt32_t
 
BTCR
[8];

945 } 
	tFSMC_Bªk1_Ty³Def
;

953 
__IO
 
ušt32_t
 
BWTR
[7];

954 } 
	tFSMC_Bªk1E_Ty³Def
;

962 
__IO
 
ušt32_t
 
PCR2
;

963 
__IO
 
ušt32_t
 
SR2
;

964 
__IO
 
ušt32_t
 
PMEM2
;

965 
__IO
 
ušt32_t
 
PATT2
;

966 
ušt32_t
 
RESERVED0
;

967 
__IO
 
ušt32_t
 
ECCR2
;

968 } 
	tFSMC_Bªk2_Ty³Def
;

976 
__IO
 
ušt32_t
 
PCR3
;

977 
__IO
 
ušt32_t
 
SR3
;

978 
__IO
 
ušt32_t
 
PMEM3
;

979 
__IO
 
ušt32_t
 
PATT3
;

980 
ušt32_t
 
RESERVED0
;

981 
__IO
 
ušt32_t
 
ECCR3
;

982 } 
	tFSMC_Bªk3_Ty³Def
;

990 
__IO
 
ušt32_t
 
PCR4
;

991 
__IO
 
ušt32_t
 
SR4
;

992 
__IO
 
ušt32_t
 
PMEM4
;

993 
__IO
 
ušt32_t
 
PATT4
;

994 
__IO
 
ušt32_t
 
PIO4
;

995 } 
	tFSMC_Bªk4_Ty³Def
;

1003 
__IO
 
ušt32_t
 
CRL
;

1004 
__IO
 
ušt32_t
 
CRH
;

1005 
__IO
 
ušt32_t
 
IDR
;

1006 
__IO
 
ušt32_t
 
ODR
;

1007 
__IO
 
ušt32_t
 
BSRR
;

1008 
__IO
 
ušt32_t
 
BRR
;

1009 
__IO
 
ušt32_t
 
LCKR
;

1010 } 
	tGPIO_Ty³Def
;

1018 
__IO
 
ušt32_t
 
EVCR
;

1019 
__IO
 
ušt32_t
 
MAPR
;

1020 
__IO
 
ušt32_t
 
EXTICR
[4];

1021 
ušt32_t
 
RESERVED0
;

1022 
__IO
 
ušt32_t
 
MAPR2
;

1023 } 
	tAFIO_Ty³Def
;

1030 
__IO
 
ušt16_t
 
CR1
;

1031 
ušt16_t
 
RESERVED0
;

1032 
__IO
 
ušt16_t
 
CR2
;

1033 
ušt16_t
 
RESERVED1
;

1034 
__IO
 
ušt16_t
 
OAR1
;

1035 
ušt16_t
 
RESERVED2
;

1036 
__IO
 
ušt16_t
 
OAR2
;

1037 
ušt16_t
 
RESERVED3
;

1038 
__IO
 
ušt16_t
 
DR
;

1039 
ušt16_t
 
RESERVED4
;

1040 
__IO
 
ušt16_t
 
SR1
;

1041 
ušt16_t
 
RESERVED5
;

1042 
__IO
 
ušt16_t
 
SR2
;

1043 
ušt16_t
 
RESERVED6
;

1044 
__IO
 
ušt16_t
 
CCR
;

1045 
ušt16_t
 
RESERVED7
;

1046 
__IO
 
ušt16_t
 
TRISE
;

1047 
ušt16_t
 
RESERVED8
;

1048 } 
	tI2C_Ty³Def
;

1056 
__IO
 
ušt32_t
 
KR
;

1057 
__IO
 
ušt32_t
 
PR
;

1058 
__IO
 
ušt32_t
 
RLR
;

1059 
__IO
 
ušt32_t
 
SR
;

1060 } 
	tIWDG_Ty³Def
;

1068 
__IO
 
ušt32_t
 
CR
;

1069 
__IO
 
ušt32_t
 
CSR
;

1070 } 
	tPWR_Ty³Def
;

1078 
__IO
 
ušt32_t
 
CR
;

1079 
__IO
 
ušt32_t
 
CFGR
;

1080 
__IO
 
ušt32_t
 
CIR
;

1081 
__IO
 
ušt32_t
 
APB2RSTR
;

1082 
__IO
 
ušt32_t
 
APB1RSTR
;

1083 
__IO
 
ušt32_t
 
AHBENR
;

1084 
__IO
 
ušt32_t
 
APB2ENR
;

1085 
__IO
 
ušt32_t
 
APB1ENR
;

1086 
__IO
 
ušt32_t
 
BDCR
;

1087 
__IO
 
ušt32_t
 
CSR
;

1089 #ifdeà
STM32F10X_CL


1090 
__IO
 
ušt32_t
 
AHBRSTR
;

1091 
__IO
 
ušt32_t
 
CFGR2
;

1094 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1095 
ušt32_t
 
RESERVED0
;

1096 
__IO
 
ušt32_t
 
CFGR2
;

1098 } 
	tRCC_Ty³Def
;

1106 
__IO
 
ušt16_t
 
CRH
;

1107 
ušt16_t
 
RESERVED0
;

1108 
__IO
 
ušt16_t
 
CRL
;

1109 
ušt16_t
 
RESERVED1
;

1110 
__IO
 
ušt16_t
 
PRLH
;

1111 
ušt16_t
 
RESERVED2
;

1112 
__IO
 
ušt16_t
 
PRLL
;

1113 
ušt16_t
 
RESERVED3
;

1114 
__IO
 
ušt16_t
 
DIVH
;

1115 
ušt16_t
 
RESERVED4
;

1116 
__IO
 
ušt16_t
 
DIVL
;

1117 
ušt16_t
 
RESERVED5
;

1118 
__IO
 
ušt16_t
 
CNTH
;

1119 
ušt16_t
 
RESERVED6
;

1120 
__IO
 
ušt16_t
 
CNTL
;

1121 
ušt16_t
 
RESERVED7
;

1122 
__IO
 
ušt16_t
 
ALRH
;

1123 
ušt16_t
 
RESERVED8
;

1124 
__IO
 
ušt16_t
 
ALRL
;

1125 
ušt16_t
 
RESERVED9
;

1126 } 
	tRTC_Ty³Def
;

1134 
__IO
 
ušt32_t
 
POWER
;

1135 
__IO
 
ušt32_t
 
CLKCR
;

1136 
__IO
 
ušt32_t
 
ARG
;

1137 
__IO
 
ušt32_t
 
CMD
;

1138 
__I
 
ušt32_t
 
RESPCMD
;

1139 
__I
 
ušt32_t
 
RESP1
;

1140 
__I
 
ušt32_t
 
RESP2
;

1141 
__I
 
ušt32_t
 
RESP3
;

1142 
__I
 
ušt32_t
 
RESP4
;

1143 
__IO
 
ušt32_t
 
DTIMER
;

1144 
__IO
 
ušt32_t
 
DLEN
;

1145 
__IO
 
ušt32_t
 
DCTRL
;

1146 
__I
 
ušt32_t
 
DCOUNT
;

1147 
__I
 
ušt32_t
 
STA
;

1148 
__IO
 
ušt32_t
 
ICR
;

1149 
__IO
 
ušt32_t
 
MASK
;

1150 
ušt32_t
 
RESERVED0
[2];

1151 
__I
 
ušt32_t
 
FIFOCNT
;

1152 
ušt32_t
 
RESERVED1
[13];

1153 
__IO
 
ušt32_t
 
FIFO
;

1154 } 
	tSDIO_Ty³Def
;

1162 
__IO
 
ušt16_t
 
CR1
;

1163 
ušt16_t
 
RESERVED0
;

1164 
__IO
 
ušt16_t
 
CR2
;

1165 
ušt16_t
 
RESERVED1
;

1166 
__IO
 
ušt16_t
 
SR
;

1167 
ušt16_t
 
RESERVED2
;

1168 
__IO
 
ušt16_t
 
DR
;

1169 
ušt16_t
 
RESERVED3
;

1170 
__IO
 
ušt16_t
 
CRCPR
;

1171 
ušt16_t
 
RESERVED4
;

1172 
__IO
 
ušt16_t
 
RXCRCR
;

1173 
ušt16_t
 
RESERVED5
;

1174 
__IO
 
ušt16_t
 
TXCRCR
;

1175 
ušt16_t
 
RESERVED6
;

1176 
__IO
 
ušt16_t
 
I2SCFGR
;

1177 
ušt16_t
 
RESERVED7
;

1178 
__IO
 
ušt16_t
 
I2SPR
;

1179 
ušt16_t
 
RESERVED8
;

1180 } 
	tSPI_Ty³Def
;

1188 
__IO
 
ušt16_t
 
CR1
;

1189 
ušt16_t
 
RESERVED0
;

1190 
__IO
 
ušt16_t
 
CR2
;

1191 
ušt16_t
 
RESERVED1
;

1192 
__IO
 
ušt16_t
 
SMCR
;

1193 
ušt16_t
 
RESERVED2
;

1194 
__IO
 
ušt16_t
 
DIER
;

1195 
ušt16_t
 
RESERVED3
;

1196 
__IO
 
ušt16_t
 
SR
;

1197 
ušt16_t
 
RESERVED4
;

1198 
__IO
 
ušt16_t
 
EGR
;

1199 
ušt16_t
 
RESERVED5
;

1200 
__IO
 
ušt16_t
 
CCMR1
;

1201 
ušt16_t
 
RESERVED6
;

1202 
__IO
 
ušt16_t
 
CCMR2
;

1203 
ušt16_t
 
RESERVED7
;

1204 
__IO
 
ušt16_t
 
CCER
;

1205 
ušt16_t
 
RESERVED8
;

1206 
__IO
 
ušt16_t
 
CNT
;

1207 
ušt16_t
 
RESERVED9
;

1208 
__IO
 
ušt16_t
 
PSC
;

1209 
ušt16_t
 
RESERVED10
;

1210 
__IO
 
ušt16_t
 
ARR
;

1211 
ušt16_t
 
RESERVED11
;

1212 
__IO
 
ušt16_t
 
RCR
;

1213 
ušt16_t
 
RESERVED12
;

1214 
__IO
 
ušt16_t
 
CCR1
;

1215 
ušt16_t
 
RESERVED13
;

1216 
__IO
 
ušt16_t
 
CCR2
;

1217 
ušt16_t
 
RESERVED14
;

1218 
__IO
 
ušt16_t
 
CCR3
;

1219 
ušt16_t
 
RESERVED15
;

1220 
__IO
 
ušt16_t
 
CCR4
;

1221 
ušt16_t
 
RESERVED16
;

1222 
__IO
 
ušt16_t
 
BDTR
;

1223 
ušt16_t
 
RESERVED17
;

1224 
__IO
 
ušt16_t
 
DCR
;

1225 
ušt16_t
 
RESERVED18
;

1226 
__IO
 
ušt16_t
 
DMAR
;

1227 
ušt16_t
 
RESERVED19
;

1228 } 
	tTIM_Ty³Def
;

1236 
__IO
 
ušt16_t
 
SR
;

1237 
ušt16_t
 
RESERVED0
;

1238 
__IO
 
ušt16_t
 
DR
;

1239 
ušt16_t
 
RESERVED1
;

1240 
__IO
 
ušt16_t
 
BRR
;

1241 
ušt16_t
 
RESERVED2
;

1242 
__IO
 
ušt16_t
 
CR1
;

1243 
ušt16_t
 
RESERVED3
;

1244 
__IO
 
ušt16_t
 
CR2
;

1245 
ušt16_t
 
RESERVED4
;

1246 
__IO
 
ušt16_t
 
CR3
;

1247 
ušt16_t
 
RESERVED5
;

1248 
__IO
 
ušt16_t
 
GTPR
;

1249 
ušt16_t
 
RESERVED6
;

1250 } 
	tUSART_Ty³Def
;

1258 
__IO
 
ušt32_t
 
CR
;

1259 
__IO
 
ušt32_t
 
CFR
;

1260 
__IO
 
ušt32_t
 
SR
;

1261 } 
	tWWDG_Ty³Def
;

1272 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1273 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

1274 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1276 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1277 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1279 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1282 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1283 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1284 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1286 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1287 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1288 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1289 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1290 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1291 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1292 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1293 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1294 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1295 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1296 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1297 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1298 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1299 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1300 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1301 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1302 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1303 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1304 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1305 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1306 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1307 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1308 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1309 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1310 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1311 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1313 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1314 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1315 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1316 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1317 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1318 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1319 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1320 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1321 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1322 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1323 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1324 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1325 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1326 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1327 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1328 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1329 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1330 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1331 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1332 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1333 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1334 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1336 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1338 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1339 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1340 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1341 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1342 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1343 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1344 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1345 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1346 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1347 
	#DMA2_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1348 
	#DMA2_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1349 
	#DMA2_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1350 
	#DMA2_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1351 
	#DMA2_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1352 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1353 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1355 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000è

	)

1356 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

1358 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1359 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1360 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1361 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1362 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1364 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000è

	)

1365 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104è

	)

1366 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060è

	)

1367 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080è

	)

1368 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0è

	)

1370 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

1380 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1381 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1382 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1383 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1384 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1385 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1386 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1387 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1388 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1389 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1390 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1391 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1392 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1393 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1394 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1395 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1396 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1397 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1398 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1399 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1400 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1401 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1402 
	#BKP
 ((
BKP_Ty³Def
 *è
BKP_BASE
)

	)

1403 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1404 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1405 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

1406 
	#AFIO
 ((
AFIO_Ty³Def
 *è
AFIO_BASE
)

	)

1407 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1408 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1409 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1410 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1411 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1412 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1413 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1414 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1415 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1416 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1417 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1418 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1419 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1420 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1421 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1422 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1423 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1424 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1425 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1426 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1427 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1428 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1429 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1430 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1431 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1432 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1433 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1434 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1435 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1436 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1437 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

1438 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1439 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1440 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1441 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1442 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1443 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1444 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1445 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1446 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

1447 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1448 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1449 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1450 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1451 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1452 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1453 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1478 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1482 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1486 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

1495 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

1496 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1497 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1498 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1499 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1501 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1502 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1503 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1504 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1507 
	#PWR_CR_PLS_2V2
 ((
ušt16_t
)0x0000è

	)

1508 
	#PWR_CR_PLS_2V3
 ((
ušt16_t
)0x0020è

	)

1509 
	#PWR_CR_PLS_2V4
 ((
ušt16_t
)0x0040è

	)

1510 
	#PWR_CR_PLS_2V5
 ((
ušt16_t
)0x0060è

	)

1511 
	#PWR_CR_PLS_2V6
 ((
ušt16_t
)0x0080è

	)

1512 
	#PWR_CR_PLS_2V7
 ((
ušt16_t
)0x00A0è

	)

1513 
	#PWR_CR_PLS_2V8
 ((
ušt16_t
)0x00C0è

	)

1514 
	#PWR_CR_PLS_2V9
 ((
ušt16_t
)0x00E0è

	)

1516 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1520 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1521 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1522 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1523 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

1532 
	#BKP_DR1_D
 ((
ušt16_t
)0xFFFFè

	)

1535 
	#BKP_DR2_D
 ((
ušt16_t
)0xFFFFè

	)

1538 
	#BKP_DR3_D
 ((
ušt16_t
)0xFFFFè

	)

1541 
	#BKP_DR4_D
 ((
ušt16_t
)0xFFFFè

	)

1544 
	#BKP_DR5_D
 ((
ušt16_t
)0xFFFFè

	)

1547 
	#BKP_DR6_D
 ((
ušt16_t
)0xFFFFè

	)

1550 
	#BKP_DR7_D
 ((
ušt16_t
)0xFFFFè

	)

1553 
	#BKP_DR8_D
 ((
ušt16_t
)0xFFFFè

	)

1556 
	#BKP_DR9_D
 ((
ušt16_t
)0xFFFFè

	)

1559 
	#BKP_DR10_D
 ((
ušt16_t
)0xFFFFè

	)

1562 
	#BKP_DR11_D
 ((
ušt16_t
)0xFFFFè

	)

1565 
	#BKP_DR12_D
 ((
ušt16_t
)0xFFFFè

	)

1568 
	#BKP_DR13_D
 ((
ušt16_t
)0xFFFFè

	)

1571 
	#BKP_DR14_D
 ((
ušt16_t
)0xFFFFè

	)

1574 
	#BKP_DR15_D
 ((
ušt16_t
)0xFFFFè

	)

1577 
	#BKP_DR16_D
 ((
ušt16_t
)0xFFFFè

	)

1580 
	#BKP_DR17_D
 ((
ušt16_t
)0xFFFFè

	)

1583 
	#BKP_DR18_D
 ((
ušt16_t
)0xFFFFè

	)

1586 
	#BKP_DR19_D
 ((
ušt16_t
)0xFFFFè

	)

1589 
	#BKP_DR20_D
 ((
ušt16_t
)0xFFFFè

	)

1592 
	#BKP_DR21_D
 ((
ušt16_t
)0xFFFFè

	)

1595 
	#BKP_DR22_D
 ((
ušt16_t
)0xFFFFè

	)

1598 
	#BKP_DR23_D
 ((
ušt16_t
)0xFFFFè

	)

1601 
	#BKP_DR24_D
 ((
ušt16_t
)0xFFFFè

	)

1604 
	#BKP_DR25_D
 ((
ušt16_t
)0xFFFFè

	)

1607 
	#BKP_DR26_D
 ((
ušt16_t
)0xFFFFè

	)

1610 
	#BKP_DR27_D
 ((
ušt16_t
)0xFFFFè

	)

1613 
	#BKP_DR28_D
 ((
ušt16_t
)0xFFFFè

	)

1616 
	#BKP_DR29_D
 ((
ušt16_t
)0xFFFFè

	)

1619 
	#BKP_DR30_D
 ((
ušt16_t
)0xFFFFè

	)

1622 
	#BKP_DR31_D
 ((
ušt16_t
)0xFFFFè

	)

1625 
	#BKP_DR32_D
 ((
ušt16_t
)0xFFFFè

	)

1628 
	#BKP_DR33_D
 ((
ušt16_t
)0xFFFFè

	)

1631 
	#BKP_DR34_D
 ((
ušt16_t
)0xFFFFè

	)

1634 
	#BKP_DR35_D
 ((
ušt16_t
)0xFFFFè

	)

1637 
	#BKP_DR36_D
 ((
ušt16_t
)0xFFFFè

	)

1640 
	#BKP_DR37_D
 ((
ušt16_t
)0xFFFFè

	)

1643 
	#BKP_DR38_D
 ((
ušt16_t
)0xFFFFè

	)

1646 
	#BKP_DR39_D
 ((
ušt16_t
)0xFFFFè

	)

1649 
	#BKP_DR40_D
 ((
ušt16_t
)0xFFFFè

	)

1652 
	#BKP_DR41_D
 ((
ušt16_t
)0xFFFFè

	)

1655 
	#BKP_DR42_D
 ((
ušt16_t
)0xFFFFè

	)

1658 
	#BKP_RTCCR_CAL
 ((
ušt16_t
)0x007Fè

	)

1659 
	#BKP_RTCCR_CCO
 ((
ušt16_t
)0x0080è

	)

1660 
	#BKP_RTCCR_ASOE
 ((
ušt16_t
)0x0100è

	)

1661 
	#BKP_RTCCR_ASOS
 ((
ušt16_t
)0x0200è

	)

1664 
	#BKP_CR_TPE
 ((
ušt8_t
)0x01è

	)

1665 
	#BKP_CR_TPAL
 ((
ušt8_t
)0x02è

	)

1668 
	#BKP_CSR_CTE
 ((
ušt16_t
)0x0001è

	)

1669 
	#BKP_CSR_CTI
 ((
ušt16_t
)0x0002è

	)

1670 
	#BKP_CSR_TPIE
 ((
ušt16_t
)0x0004è

	)

1671 
	#BKP_CSR_TEF
 ((
ušt16_t
)0x0100è

	)

1672 
	#BKP_CSR_TIF
 ((
ušt16_t
)0x0200è

	)

1681 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1682 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1683 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1684 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1685 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1686 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1687 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1688 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1689 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1690 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1692 #ifdeà
STM32F10X_CL


1693 
	#RCC_CR_PLL2ON
 ((
ušt32_t
)0x04000000è

	)

1694 
	#RCC_CR_PLL2RDY
 ((
ušt32_t
)0x08000000è

	)

1695 
	#RCC_CR_PLL3ON
 ((
ušt32_t
)0x10000000è

	)

1696 
	#RCC_CR_PLL3RDY
 ((
ušt32_t
)0x20000000è

	)

1701 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1702 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1703 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1705 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1706 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1707 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1710 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1711 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1712 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1714 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1715 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1716 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1719 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1720 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1721 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1722 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1723 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1725 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1726 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1727 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1728 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1729 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1730 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1731 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1732 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1733 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1736 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

1737 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

1738 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

1739 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

1741 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

1742 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

1743 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

1744 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

1745 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

1748 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

1749 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

1750 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

1751 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

1753 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

1754 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

1755 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

1756 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

1757 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

1760 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x0000C000è

	)

1761 
	#RCC_CFGR_ADCPRE_0
 ((
ušt32_t
)0x00004000è

	)

1762 
	#RCC_CFGR_ADCPRE_1
 ((
ušt32_t
)0x00008000è

	)

1764 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1765 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1766 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ušt32_t
)0x00008000è

	)

1767 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ušt32_t
)0x0000C000è

	)

1769 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1771 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1774 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1775 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1776 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1777 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1778 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

1780 #ifdeà
STM32F10X_CL


1781 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1782 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1784 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1785 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1787 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1788 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1789 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1790 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1791 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1792 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1793 
	#RCC_CFGR_PLLMULL6_5
 ((
ušt32_t
)0x00340000è

	)

1795 
	#RCC_CFGR_OTGFSPRE
 ((
ušt32_t
)0x00400000è

	)

1798 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x0F000000è

	)

1799 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1800 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1801 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1802 
	#RCC_CFGR_MCO_3
 ((
ušt32_t
)0x08000000è

	)

1804 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1805 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1806 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1807 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1808 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ušt32_t
)0x07000000è

	)

1809 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ušt32_t
)0x08000000è

	)

1810 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ušt32_t
)0x09000000è

	)

1811 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ušt32_t
)0x0A000000è

	)

1812 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ušt32_t
)0x0B000000è

	)

1813 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1814 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1815 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1817 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1818 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1820 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1821 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1822 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1823 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1824 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1825 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1826 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1827 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1828 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1829 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1830 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1831 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1832 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1833 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1834 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1837 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1838 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1839 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1840 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1842 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1843 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1844 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1845 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1846 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1848 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1849 
	#RCC_CFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00010000è

	)

1851 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ušt32_t
)0x00000000è

	)

1852 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ušt32_t
)0x00020000è

	)

1854 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1855 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1856 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1857 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1858 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1859 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1860 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1861 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1862 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1863 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1864 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1865 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1866 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1867 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1868 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1869 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

1872 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1873 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1874 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1875 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1877 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1878 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1879 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1880 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1881 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1885 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

1886 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

1887 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

1888 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

1889 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

1890 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

1891 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

1892 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

1893 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

1894 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

1895 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

1896 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

1897 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

1898 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

1899 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

1900 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

1901 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

1903 #ifdeà
STM32F10X_CL


1904 
	#RCC_CIR_PLL2RDYF
 ((
ušt32_t
)0x00000020è

	)

1905 
	#RCC_CIR_PLL3RDYF
 ((
ušt32_t
)0x00000040è

	)

1906 
	#RCC_CIR_PLL2RDYIE
 ((
ušt32_t
)0x00002000è

	)

1907 
	#RCC_CIR_PLL3RDYIE
 ((
ušt32_t
)0x00004000è

	)

1908 
	#RCC_CIR_PLL2RDYC
 ((
ušt32_t
)0x00200000è

	)

1909 
	#RCC_CIR_PLL3RDYC
 ((
ušt32_t
)0x00400000è

	)

1913 
	#RCC_APB2RSTR_AFIORST
 ((
ušt32_t
)0x00000001è

	)

1914 
	#RCC_APB2RSTR_IOPARST
 ((
ušt32_t
)0x00000004è

	)

1915 
	#RCC_APB2RSTR_IOPBRST
 ((
ušt32_t
)0x00000008è

	)

1916 
	#RCC_APB2RSTR_IOPCRST
 ((
ušt32_t
)0x00000010è

	)

1917 
	#RCC_APB2RSTR_IOPDRST
 ((
ušt32_t
)0x00000020è

	)

1918 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

1920 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1921 
	#RCC_APB2RSTR_ADC2RST
 ((
ušt32_t
)0x00000400è

	)

1924 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

1925 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

1926 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

1928 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1929 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

1930 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

1931 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

1934 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1935 
	#RCC_APB2RSTR_IOPERST
 ((
ušt32_t
)0x00000040è

	)

1938 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

1939 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1940 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1941 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00002000è

	)

1942 
	#RCC_APB2RSTR_ADC3RST
 ((
ušt32_t
)0x00008000è

	)

1945 #ià
defšed
 (
STM32F10X_HD_VL
)

1946 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1947 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1950 #ifdeà
STM32F10X_XL


1951 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00080000è

	)

1952 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00100000è

	)

1953 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00200000è

	)

1957 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

1958 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

1959 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

1960 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

1961 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

1963 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1964 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

1967 
	#RCC_APB1RSTR_BKPRST
 ((
ušt32_t
)0x08000000è

	)

1968 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

1970 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1971 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

1972 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

1973 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

1974 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

1977 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
è|| defšed (
STM32F10X_XL
)

1978 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

1981 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_XL
)

1982 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

1983 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1984 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1985 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

1986 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

1987 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

1988 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1991 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1992 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1993 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1994 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1995 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

1998 #ià
defšed
 (
STM32F10X_HD_VL
)

1999 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

2000 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2001 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2002 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2003 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

2004 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

2005 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

2008 #ifdeà
STM32F10X_CL


2009 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000è

	)

2012 #ifdeà
STM32F10X_XL


2013 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2014 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2015 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2019 
	#RCC_AHBENR_DMA1EN
 ((
ušt16_t
)0x0001è

	)

2020 
	#RCC_AHBENR_SRAMEN
 ((
ušt16_t
)0x0004è

	)

2021 
	#RCC_AHBENR_FLITFEN
 ((
ušt16_t
)0x0010è

	)

2022 
	#RCC_AHBENR_CRCEN
 ((
ušt16_t
)0x0040è

	)

2024 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_HD_VL
)

2025 
	#RCC_AHBENR_DMA2EN
 ((
ušt16_t
)0x0002è

	)

2028 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2029 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2030 
	#RCC_AHBENR_SDIOEN
 ((
ušt16_t
)0x0400è

	)

2033 #ià
defšed
 (
STM32F10X_HD_VL
)

2034 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2037 #ifdeà
STM32F10X_CL


2038 
	#RCC_AHBENR_OTGFSEN
 ((
ušt32_t
)0x00001000è

	)

2039 
	#RCC_AHBENR_ETHMACEN
 ((
ušt32_t
)0x00004000è

	)

2040 
	#RCC_AHBENR_ETHMACTXEN
 ((
ušt32_t
)0x00008000è

	)

2041 
	#RCC_AHBENR_ETHMACRXEN
 ((
ušt32_t
)0x00010000è

	)

2045 
	#RCC_APB2ENR_AFIOEN
 ((
ušt32_t
)0x00000001è

	)

2046 
	#RCC_APB2ENR_IOPAEN
 ((
ušt32_t
)0x00000004è

	)

2047 
	#RCC_APB2ENR_IOPBEN
 ((
ušt32_t
)0x00000008è

	)

2048 
	#RCC_APB2ENR_IOPCEN
 ((
ušt32_t
)0x00000010è

	)

2049 
	#RCC_APB2ENR_IOPDEN
 ((
ušt32_t
)0x00000020è

	)

2050 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2052 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2053 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000400è

	)

2056 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2057 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2058 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2060 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2061 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2062 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2063 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2066 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2067 
	#RCC_APB2ENR_IOPEEN
 ((
ušt32_t
)0x00000040è

	)

2070 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2071 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2072 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2073 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

2074 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00008000è

	)

2077 #ià
defšed
 (
STM32F10X_HD_VL
)

2078 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2079 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2082 #ifdeà
STM32F10X_XL


2083 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00080000è

	)

2084 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00100000è

	)

2085 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00200000è

	)

2089 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2090 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2091 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2092 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2093 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2095 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2096 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

2099 
	#RCC_APB1ENR_BKPEN
 ((
ušt32_t
)0x08000000è

	)

2100 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2102 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2103 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

2104 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2105 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

2106 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2109 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
)

2110 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

2113 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
)

2114 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2115 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2116 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2117 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2118 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2119 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2120 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2123 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2124 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2125 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2126 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2127 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2130 #ifdeà
STM32F10X_HD_VL


2131 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2132 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2133 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2134 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2135 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2136 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2137 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2140 #ifdeà
STM32F10X_CL


2141 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000è

	)

2144 #ifdeà
STM32F10X_XL


2145 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2146 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2147 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2151 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2152 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2153 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2155 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2156 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2157 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2160 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2161 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2162 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2163 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2165 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2166 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2169 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2170 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2171 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2172 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2173 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2174 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2175 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2176 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2177 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2179 #ifdeà
STM32F10X_CL


2181 
	#RCC_AHBRSTR_OTGFSRST
 ((
ušt32_t
)0x00001000è

	)

2182 
	#RCC_AHBRSTR_ETHMACRST
 ((
ušt32_t
)0x00004000è

	)

2186 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2187 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2188 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2189 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2190 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2192 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2193 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2194 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2195 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2196 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2197 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2198 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2199 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2200 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2201 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2210 
	#RCC_CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0è

	)

2211 
	#RCC_CFGR2_PREDIV2_0
 ((
ušt32_t
)0x00000010è

	)

2212 
	#RCC_CFGR2_PREDIV2_1
 ((
ušt32_t
)0x00000020è

	)

2213 
	#RCC_CFGR2_PREDIV2_2
 ((
ušt32_t
)0x00000040è

	)

2214 
	#RCC_CFGR2_PREDIV2_3
 ((
ušt32_t
)0x00000080è

	)

2216 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2217 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ušt32_t
)0x00000010è

	)

2218 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ušt32_t
)0x00000020è

	)

2219 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ušt32_t
)0x00000030è

	)

2220 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ušt32_t
)0x00000040è

	)

2221 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ušt32_t
)0x00000050è

	)

2222 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ušt32_t
)0x00000060è

	)

2223 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ušt32_t
)0x00000070è

	)

2224 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ušt32_t
)0x00000080è

	)

2225 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ušt32_t
)0x00000090è

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ušt32_t
)0x000000A0è

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ušt32_t
)0x000000B0è

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ušt32_t
)0x000000C0è

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ušt32_t
)0x000000D0è

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ušt32_t
)0x000000E0è

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ušt32_t
)0x000000F0è

	)

2234 
	#RCC_CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00è

	)

2235 
	#RCC_CFGR2_PLL2MUL_0
 ((
ušt32_t
)0x00000100è

	)

2236 
	#RCC_CFGR2_PLL2MUL_1
 ((
ušt32_t
)0x00000200è

	)

2237 
	#RCC_CFGR2_PLL2MUL_2
 ((
ušt32_t
)0x00000400è

	)

2238 
	#RCC_CFGR2_PLL2MUL_3
 ((
ušt32_t
)0x00000800è

	)

2240 
	#RCC_CFGR2_PLL2MUL8
 ((
ušt32_t
)0x00000600è

	)

2241 
	#RCC_CFGR2_PLL2MUL9
 ((
ušt32_t
)0x00000700è

	)

2242 
	#RCC_CFGR2_PLL2MUL10
 ((
ušt32_t
)0x00000800è

	)

2243 
	#RCC_CFGR2_PLL2MUL11
 ((
ušt32_t
)0x00000900è

	)

2244 
	#RCC_CFGR2_PLL2MUL12
 ((
ušt32_t
)0x00000A00è

	)

2245 
	#RCC_CFGR2_PLL2MUL13
 ((
ušt32_t
)0x00000B00è

	)

2246 
	#RCC_CFGR2_PLL2MUL14
 ((
ušt32_t
)0x00000C00è

	)

2247 
	#RCC_CFGR2_PLL2MUL16
 ((
ušt32_t
)0x00000E00è

	)

2248 
	#RCC_CFGR2_PLL2MUL20
 ((
ušt32_t
)0x00000F00è

	)

2251 
	#RCC_CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000è

	)

2252 
	#RCC_CFGR2_PLL3MUL_0
 ((
ušt32_t
)0x00001000è

	)

2253 
	#RCC_CFGR2_PLL3MUL_1
 ((
ušt32_t
)0x00002000è

	)

2254 
	#RCC_CFGR2_PLL3MUL_2
 ((
ušt32_t
)0x00004000è

	)

2255 
	#RCC_CFGR2_PLL3MUL_3
 ((
ušt32_t
)0x00008000è

	)

2257 
	#RCC_CFGR2_PLL3MUL8
 ((
ušt32_t
)0x00006000è

	)

2258 
	#RCC_CFGR2_PLL3MUL9
 ((
ušt32_t
)0x00007000è

	)

2259 
	#RCC_CFGR2_PLL3MUL10
 ((
ušt32_t
)0x00008000è

	)

2260 
	#RCC_CFGR2_PLL3MUL11
 ((
ušt32_t
)0x00009000è

	)

2261 
	#RCC_CFGR2_PLL3MUL12
 ((
ušt32_t
)0x0000A000è

	)

2262 
	#RCC_CFGR2_PLL3MUL13
 ((
ušt32_t
)0x0000B000è

	)

2263 
	#RCC_CFGR2_PLL3MUL14
 ((
ušt32_t
)0x0000C000è

	)

2264 
	#RCC_CFGR2_PLL3MUL16
 ((
ušt32_t
)0x0000E000è

	)

2265 
	#RCC_CFGR2_PLL3MUL20
 ((
ušt32_t
)0x0000F000è

	)

2267 
	#RCC_CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000è

	)

2268 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ušt32_t
)0x00010000è

	)

2269 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ušt32_t
)0x00000000è

	)

2270 
	#RCC_CFGR2_I2S2SRC
 ((
ušt32_t
)0x00020000è

	)

2271 
	#RCC_CFGR2_I2S3SRC
 ((
ušt32_t
)0x00040000è

	)

2274 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2277 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2278 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2279 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2280 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2281 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2283 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2284 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2285 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2286 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2287 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2288 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2289 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2290 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2291 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2292 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2308 
	#GPIO_CRL_MODE
 ((
ušt32_t
)0x33333333è

	)

2310 
	#GPIO_CRL_MODE0
 ((
ušt32_t
)0x00000003è

	)

2311 
	#GPIO_CRL_MODE0_0
 ((
ušt32_t
)0x00000001è

	)

2312 
	#GPIO_CRL_MODE0_1
 ((
ušt32_t
)0x00000002è

	)

2314 
	#GPIO_CRL_MODE1
 ((
ušt32_t
)0x00000030è

	)

2315 
	#GPIO_CRL_MODE1_0
 ((
ušt32_t
)0x00000010è

	)

2316 
	#GPIO_CRL_MODE1_1
 ((
ušt32_t
)0x00000020è

	)

2318 
	#GPIO_CRL_MODE2
 ((
ušt32_t
)0x00000300è

	)

2319 
	#GPIO_CRL_MODE2_0
 ((
ušt32_t
)0x00000100è

	)

2320 
	#GPIO_CRL_MODE2_1
 ((
ušt32_t
)0x00000200è

	)

2322 
	#GPIO_CRL_MODE3
 ((
ušt32_t
)0x00003000è

	)

2323 
	#GPIO_CRL_MODE3_0
 ((
ušt32_t
)0x00001000è

	)

2324 
	#GPIO_CRL_MODE3_1
 ((
ušt32_t
)0x00002000è

	)

2326 
	#GPIO_CRL_MODE4
 ((
ušt32_t
)0x00030000è

	)

2327 
	#GPIO_CRL_MODE4_0
 ((
ušt32_t
)0x00010000è

	)

2328 
	#GPIO_CRL_MODE4_1
 ((
ušt32_t
)0x00020000è

	)

2330 
	#GPIO_CRL_MODE5
 ((
ušt32_t
)0x00300000è

	)

2331 
	#GPIO_CRL_MODE5_0
 ((
ušt32_t
)0x00100000è

	)

2332 
	#GPIO_CRL_MODE5_1
 ((
ušt32_t
)0x00200000è

	)

2334 
	#GPIO_CRL_MODE6
 ((
ušt32_t
)0x03000000è

	)

2335 
	#GPIO_CRL_MODE6_0
 ((
ušt32_t
)0x01000000è

	)

2336 
	#GPIO_CRL_MODE6_1
 ((
ušt32_t
)0x02000000è

	)

2338 
	#GPIO_CRL_MODE7
 ((
ušt32_t
)0x30000000è

	)

2339 
	#GPIO_CRL_MODE7_0
 ((
ušt32_t
)0x10000000è

	)

2340 
	#GPIO_CRL_MODE7_1
 ((
ušt32_t
)0x20000000è

	)

2342 
	#GPIO_CRL_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2344 
	#GPIO_CRL_CNF0
 ((
ušt32_t
)0x0000000Cè

	)

2345 
	#GPIO_CRL_CNF0_0
 ((
ušt32_t
)0x00000004è

	)

2346 
	#GPIO_CRL_CNF0_1
 ((
ušt32_t
)0x00000008è

	)

2348 
	#GPIO_CRL_CNF1
 ((
ušt32_t
)0x000000C0è

	)

2349 
	#GPIO_CRL_CNF1_0
 ((
ušt32_t
)0x00000040è

	)

2350 
	#GPIO_CRL_CNF1_1
 ((
ušt32_t
)0x00000080è

	)

2352 
	#GPIO_CRL_CNF2
 ((
ušt32_t
)0x00000C00è

	)

2353 
	#GPIO_CRL_CNF2_0
 ((
ušt32_t
)0x00000400è

	)

2354 
	#GPIO_CRL_CNF2_1
 ((
ušt32_t
)0x00000800è

	)

2356 
	#GPIO_CRL_CNF3
 ((
ušt32_t
)0x0000C000è

	)

2357 
	#GPIO_CRL_CNF3_0
 ((
ušt32_t
)0x00004000è

	)

2358 
	#GPIO_CRL_CNF3_1
 ((
ušt32_t
)0x00008000è

	)

2360 
	#GPIO_CRL_CNF4
 ((
ušt32_t
)0x000C0000è

	)

2361 
	#GPIO_CRL_CNF4_0
 ((
ušt32_t
)0x00040000è

	)

2362 
	#GPIO_CRL_CNF4_1
 ((
ušt32_t
)0x00080000è

	)

2364 
	#GPIO_CRL_CNF5
 ((
ušt32_t
)0x00C00000è

	)

2365 
	#GPIO_CRL_CNF5_0
 ((
ušt32_t
)0x00400000è

	)

2366 
	#GPIO_CRL_CNF5_1
 ((
ušt32_t
)0x00800000è

	)

2368 
	#GPIO_CRL_CNF6
 ((
ušt32_t
)0x0C000000è

	)

2369 
	#GPIO_CRL_CNF6_0
 ((
ušt32_t
)0x04000000è

	)

2370 
	#GPIO_CRL_CNF6_1
 ((
ušt32_t
)0x08000000è

	)

2372 
	#GPIO_CRL_CNF7
 ((
ušt32_t
)0xC0000000è

	)

2373 
	#GPIO_CRL_CNF7_0
 ((
ušt32_t
)0x40000000è

	)

2374 
	#GPIO_CRL_CNF7_1
 ((
ušt32_t
)0x80000000è

	)

2377 
	#GPIO_CRH_MODE
 ((
ušt32_t
)0x33333333è

	)

2379 
	#GPIO_CRH_MODE8
 ((
ušt32_t
)0x00000003è

	)

2380 
	#GPIO_CRH_MODE8_0
 ((
ušt32_t
)0x00000001è

	)

2381 
	#GPIO_CRH_MODE8_1
 ((
ušt32_t
)0x00000002è

	)

2383 
	#GPIO_CRH_MODE9
 ((
ušt32_t
)0x00000030è

	)

2384 
	#GPIO_CRH_MODE9_0
 ((
ušt32_t
)0x00000010è

	)

2385 
	#GPIO_CRH_MODE9_1
 ((
ušt32_t
)0x00000020è

	)

2387 
	#GPIO_CRH_MODE10
 ((
ušt32_t
)0x00000300è

	)

2388 
	#GPIO_CRH_MODE10_0
 ((
ušt32_t
)0x00000100è

	)

2389 
	#GPIO_CRH_MODE10_1
 ((
ušt32_t
)0x00000200è

	)

2391 
	#GPIO_CRH_MODE11
 ((
ušt32_t
)0x00003000è

	)

2392 
	#GPIO_CRH_MODE11_0
 ((
ušt32_t
)0x00001000è

	)

2393 
	#GPIO_CRH_MODE11_1
 ((
ušt32_t
)0x00002000è

	)

2395 
	#GPIO_CRH_MODE12
 ((
ušt32_t
)0x00030000è

	)

2396 
	#GPIO_CRH_MODE12_0
 ((
ušt32_t
)0x00010000è

	)

2397 
	#GPIO_CRH_MODE12_1
 ((
ušt32_t
)0x00020000è

	)

2399 
	#GPIO_CRH_MODE13
 ((
ušt32_t
)0x00300000è

	)

2400 
	#GPIO_CRH_MODE13_0
 ((
ušt32_t
)0x00100000è

	)

2401 
	#GPIO_CRH_MODE13_1
 ((
ušt32_t
)0x00200000è

	)

2403 
	#GPIO_CRH_MODE14
 ((
ušt32_t
)0x03000000è

	)

2404 
	#GPIO_CRH_MODE14_0
 ((
ušt32_t
)0x01000000è

	)

2405 
	#GPIO_CRH_MODE14_1
 ((
ušt32_t
)0x02000000è

	)

2407 
	#GPIO_CRH_MODE15
 ((
ušt32_t
)0x30000000è

	)

2408 
	#GPIO_CRH_MODE15_0
 ((
ušt32_t
)0x10000000è

	)

2409 
	#GPIO_CRH_MODE15_1
 ((
ušt32_t
)0x20000000è

	)

2411 
	#GPIO_CRH_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2413 
	#GPIO_CRH_CNF8
 ((
ušt32_t
)0x0000000Cè

	)

2414 
	#GPIO_CRH_CNF8_0
 ((
ušt32_t
)0x00000004è

	)

2415 
	#GPIO_CRH_CNF8_1
 ((
ušt32_t
)0x00000008è

	)

2417 
	#GPIO_CRH_CNF9
 ((
ušt32_t
)0x000000C0è

	)

2418 
	#GPIO_CRH_CNF9_0
 ((
ušt32_t
)0x00000040è

	)

2419 
	#GPIO_CRH_CNF9_1
 ((
ušt32_t
)0x00000080è

	)

2421 
	#GPIO_CRH_CNF10
 ((
ušt32_t
)0x00000C00è

	)

2422 
	#GPIO_CRH_CNF10_0
 ((
ušt32_t
)0x00000400è

	)

2423 
	#GPIO_CRH_CNF10_1
 ((
ušt32_t
)0x00000800è

	)

2425 
	#GPIO_CRH_CNF11
 ((
ušt32_t
)0x0000C000è

	)

2426 
	#GPIO_CRH_CNF11_0
 ((
ušt32_t
)0x00004000è

	)

2427 
	#GPIO_CRH_CNF11_1
 ((
ušt32_t
)0x00008000è

	)

2429 
	#GPIO_CRH_CNF12
 ((
ušt32_t
)0x000C0000è

	)

2430 
	#GPIO_CRH_CNF12_0
 ((
ušt32_t
)0x00040000è

	)

2431 
	#GPIO_CRH_CNF12_1
 ((
ušt32_t
)0x00080000è

	)

2433 
	#GPIO_CRH_CNF13
 ((
ušt32_t
)0x00C00000è

	)

2434 
	#GPIO_CRH_CNF13_0
 ((
ušt32_t
)0x00400000è

	)

2435 
	#GPIO_CRH_CNF13_1
 ((
ušt32_t
)0x00800000è

	)

2437 
	#GPIO_CRH_CNF14
 ((
ušt32_t
)0x0C000000è

	)

2438 
	#GPIO_CRH_CNF14_0
 ((
ušt32_t
)0x04000000è

	)

2439 
	#GPIO_CRH_CNF14_1
 ((
ušt32_t
)0x08000000è

	)

2441 
	#GPIO_CRH_CNF15
 ((
ušt32_t
)0xC0000000è

	)

2442 
	#GPIO_CRH_CNF15_0
 ((
ušt32_t
)0x40000000è

	)

2443 
	#GPIO_CRH_CNF15_1
 ((
ušt32_t
)0x80000000è

	)

2446 
	#GPIO_IDR_IDR0
 ((
ušt16_t
)0x0001è

	)

2447 
	#GPIO_IDR_IDR1
 ((
ušt16_t
)0x0002è

	)

2448 
	#GPIO_IDR_IDR2
 ((
ušt16_t
)0x0004è

	)

2449 
	#GPIO_IDR_IDR3
 ((
ušt16_t
)0x0008è

	)

2450 
	#GPIO_IDR_IDR4
 ((
ušt16_t
)0x0010è

	)

2451 
	#GPIO_IDR_IDR5
 ((
ušt16_t
)0x0020è

	)

2452 
	#GPIO_IDR_IDR6
 ((
ušt16_t
)0x0040è

	)

2453 
	#GPIO_IDR_IDR7
 ((
ušt16_t
)0x0080è

	)

2454 
	#GPIO_IDR_IDR8
 ((
ušt16_t
)0x0100è

	)

2455 
	#GPIO_IDR_IDR9
 ((
ušt16_t
)0x0200è

	)

2456 
	#GPIO_IDR_IDR10
 ((
ušt16_t
)0x0400è

	)

2457 
	#GPIO_IDR_IDR11
 ((
ušt16_t
)0x0800è

	)

2458 
	#GPIO_IDR_IDR12
 ((
ušt16_t
)0x1000è

	)

2459 
	#GPIO_IDR_IDR13
 ((
ušt16_t
)0x2000è

	)

2460 
	#GPIO_IDR_IDR14
 ((
ušt16_t
)0x4000è

	)

2461 
	#GPIO_IDR_IDR15
 ((
ušt16_t
)0x8000è

	)

2464 
	#GPIO_ODR_ODR0
 ((
ušt16_t
)0x0001è

	)

2465 
	#GPIO_ODR_ODR1
 ((
ušt16_t
)0x0002è

	)

2466 
	#GPIO_ODR_ODR2
 ((
ušt16_t
)0x0004è

	)

2467 
	#GPIO_ODR_ODR3
 ((
ušt16_t
)0x0008è

	)

2468 
	#GPIO_ODR_ODR4
 ((
ušt16_t
)0x0010è

	)

2469 
	#GPIO_ODR_ODR5
 ((
ušt16_t
)0x0020è

	)

2470 
	#GPIO_ODR_ODR6
 ((
ušt16_t
)0x0040è

	)

2471 
	#GPIO_ODR_ODR7
 ((
ušt16_t
)0x0080è

	)

2472 
	#GPIO_ODR_ODR8
 ((
ušt16_t
)0x0100è

	)

2473 
	#GPIO_ODR_ODR9
 ((
ušt16_t
)0x0200è

	)

2474 
	#GPIO_ODR_ODR10
 ((
ušt16_t
)0x0400è

	)

2475 
	#GPIO_ODR_ODR11
 ((
ušt16_t
)0x0800è

	)

2476 
	#GPIO_ODR_ODR12
 ((
ušt16_t
)0x1000è

	)

2477 
	#GPIO_ODR_ODR13
 ((
ušt16_t
)0x2000è

	)

2478 
	#GPIO_ODR_ODR14
 ((
ušt16_t
)0x4000è

	)

2479 
	#GPIO_ODR_ODR15
 ((
ušt16_t
)0x8000è

	)

2482 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001è

	)

2483 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002è

	)

2484 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004è

	)

2485 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008è

	)

2486 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010è

	)

2487 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020è

	)

2488 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040è

	)

2489 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080è

	)

2490 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100è

	)

2491 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200è

	)

2492 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400è

	)

2493 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800è

	)

2494 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000è

	)

2495 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000è

	)

2496 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000è

	)

2497 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000è

	)

2499 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000è

	)

2500 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000è

	)

2501 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000è

	)

2502 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000è

	)

2503 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000è

	)

2504 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000è

	)

2505 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000è

	)

2506 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000è

	)

2507 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000è

	)

2508 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000è

	)

2509 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000è

	)

2510 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000è

	)

2511 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000è

	)

2512 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000è

	)

2513 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000è

	)

2514 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000è

	)

2517 
	#GPIO_BRR_BR0
 ((
ušt16_t
)0x0001è

	)

2518 
	#GPIO_BRR_BR1
 ((
ušt16_t
)0x0002è

	)

2519 
	#GPIO_BRR_BR2
 ((
ušt16_t
)0x0004è

	)

2520 
	#GPIO_BRR_BR3
 ((
ušt16_t
)0x0008è

	)

2521 
	#GPIO_BRR_BR4
 ((
ušt16_t
)0x0010è

	)

2522 
	#GPIO_BRR_BR5
 ((
ušt16_t
)0x0020è

	)

2523 
	#GPIO_BRR_BR6
 ((
ušt16_t
)0x0040è

	)

2524 
	#GPIO_BRR_BR7
 ((
ušt16_t
)0x0080è

	)

2525 
	#GPIO_BRR_BR8
 ((
ušt16_t
)0x0100è

	)

2526 
	#GPIO_BRR_BR9
 ((
ušt16_t
)0x0200è

	)

2527 
	#GPIO_BRR_BR10
 ((
ušt16_t
)0x0400è

	)

2528 
	#GPIO_BRR_BR11
 ((
ušt16_t
)0x0800è

	)

2529 
	#GPIO_BRR_BR12
 ((
ušt16_t
)0x1000è

	)

2530 
	#GPIO_BRR_BR13
 ((
ušt16_t
)0x2000è

	)

2531 
	#GPIO_BRR_BR14
 ((
ušt16_t
)0x4000è

	)

2532 
	#GPIO_BRR_BR15
 ((
ušt16_t
)0x8000è

	)

2535 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001è

	)

2536 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002è

	)

2537 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004è

	)

2538 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008è

	)

2539 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010è

	)

2540 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020è

	)

2541 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040è

	)

2542 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080è

	)

2543 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100è

	)

2544 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200è

	)

2545 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400è

	)

2546 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800è

	)

2547 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000è

	)

2548 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000è

	)

2549 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000è

	)

2550 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000è

	)

2551 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000è

	)

2556 
	#AFIO_EVCR_PIN
 ((
ušt8_t
)0x0Fè

	)

2557 
	#AFIO_EVCR_PIN_0
 ((
ušt8_t
)0x01è

	)

2558 
	#AFIO_EVCR_PIN_1
 ((
ušt8_t
)0x02è

	)

2559 
	#AFIO_EVCR_PIN_2
 ((
ušt8_t
)0x04è

	)

2560 
	#AFIO_EVCR_PIN_3
 ((
ušt8_t
)0x08è

	)

2563 
	#AFIO_EVCR_PIN_PX0
 ((
ušt8_t
)0x00è

	)

2564 
	#AFIO_EVCR_PIN_PX1
 ((
ušt8_t
)0x01è

	)

2565 
	#AFIO_EVCR_PIN_PX2
 ((
ušt8_t
)0x02è

	)

2566 
	#AFIO_EVCR_PIN_PX3
 ((
ušt8_t
)0x03è

	)

2567 
	#AFIO_EVCR_PIN_PX4
 ((
ušt8_t
)0x04è

	)

2568 
	#AFIO_EVCR_PIN_PX5
 ((
ušt8_t
)0x05è

	)

2569 
	#AFIO_EVCR_PIN_PX6
 ((
ušt8_t
)0x06è

	)

2570 
	#AFIO_EVCR_PIN_PX7
 ((
ušt8_t
)0x07è

	)

2571 
	#AFIO_EVCR_PIN_PX8
 ((
ušt8_t
)0x08è

	)

2572 
	#AFIO_EVCR_PIN_PX9
 ((
ušt8_t
)0x09è

	)

2573 
	#AFIO_EVCR_PIN_PX10
 ((
ušt8_t
)0x0Aè

	)

2574 
	#AFIO_EVCR_PIN_PX11
 ((
ušt8_t
)0x0Bè

	)

2575 
	#AFIO_EVCR_PIN_PX12
 ((
ušt8_t
)0x0Cè

	)

2576 
	#AFIO_EVCR_PIN_PX13
 ((
ušt8_t
)0x0Dè

	)

2577 
	#AFIO_EVCR_PIN_PX14
 ((
ušt8_t
)0x0Eè

	)

2578 
	#AFIO_EVCR_PIN_PX15
 ((
ušt8_t
)0x0Fè

	)

2580 
	#AFIO_EVCR_PORT
 ((
ušt8_t
)0x70è

	)

2581 
	#AFIO_EVCR_PORT_0
 ((
ušt8_t
)0x10è

	)

2582 
	#AFIO_EVCR_PORT_1
 ((
ušt8_t
)0x20è

	)

2583 
	#AFIO_EVCR_PORT_2
 ((
ušt8_t
)0x40è

	)

2586 
	#AFIO_EVCR_PORT_PA
 ((
ušt8_t
)0x00è

	)

2587 
	#AFIO_EVCR_PORT_PB
 ((
ušt8_t
)0x10è

	)

2588 
	#AFIO_EVCR_PORT_PC
 ((
ušt8_t
)0x20è

	)

2589 
	#AFIO_EVCR_PORT_PD
 ((
ušt8_t
)0x30è

	)

2590 
	#AFIO_EVCR_PORT_PE
 ((
ušt8_t
)0x40è

	)

2592 
	#AFIO_EVCR_EVOE
 ((
ušt8_t
)0x80è

	)

2595 
	#AFIO_MAPR_SPI1_REMAP
 ((
ušt32_t
)0x00000001è

	)

2596 
	#AFIO_MAPR_I2C1_REMAP
 ((
ušt32_t
)0x00000002è

	)

2597 
	#AFIO_MAPR_USART1_REMAP
 ((
ušt32_t
)0x00000004è

	)

2598 
	#AFIO_MAPR_USART2_REMAP
 ((
ušt32_t
)0x00000008è

	)

2600 
	#AFIO_MAPR_USART3_REMAP
 ((
ušt32_t
)0x00000030è

	)

2601 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ušt32_t
)0x00000010è

	)

2602 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ušt32_t
)0x00000020è

	)

2605 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2606 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000010è

	)

2607 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000030è

	)

2609 
	#AFIO_MAPR_TIM1_REMAP
 ((
ušt32_t
)0x000000C0è

	)

2610 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ušt32_t
)0x00000040è

	)

2611 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ušt32_t
)0x00000080è

	)

2614 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2615 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000040è

	)

2616 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ušt32_t
)0x000000C0è

	)

2618 
	#AFIO_MAPR_TIM2_REMAP
 ((
ušt32_t
)0x00000300è

	)

2619 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ušt32_t
)0x00000100è

	)

2620 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ušt32_t
)0x00000200è

	)

2623 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2624 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ušt32_t
)0x00000100è

	)

2625 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ušt32_t
)0x00000200è

	)

2626 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000300è

	)

2628 
	#AFIO_MAPR_TIM3_REMAP
 ((
ušt32_t
)0x00000C00è

	)

2629 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ušt32_t
)0x00000400è

	)

2630 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ušt32_t
)0x00000800è

	)

2633 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2634 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000800è

	)

2635 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000C00è

	)

2637 
	#AFIO_MAPR_TIM4_REMAP
 ((
ušt32_t
)0x00001000è

	)

2639 
	#AFIO_MAPR_CAN_REMAP
 ((
ušt32_t
)0x00006000è

	)

2640 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ušt32_t
)0x00002000è

	)

2641 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ušt32_t
)0x00004000è

	)

2644 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ušt32_t
)0x00000000è

	)

2645 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ušt32_t
)0x00004000è

	)

2646 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ušt32_t
)0x00006000è

	)

2648 
	#AFIO_MAPR_PD01_REMAP
 ((
ušt32_t
)0x00008000è

	)

2649 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ušt32_t
)0x00010000è

	)

2650 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ušt32_t
)0x00020000è

	)

2651 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ušt32_t
)0x00040000è

	)

2652 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ušt32_t
)0x00080000è

	)

2653 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ušt32_t
)0x00100000è

	)

2656 
	#AFIO_MAPR_SWJ_CFG
 ((
ušt32_t
)0x07000000è

	)

2657 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ušt32_t
)0x01000000è

	)

2658 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ušt32_t
)0x02000000è

	)

2659 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ušt32_t
)0x04000000è

	)

2661 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ušt32_t
)0x00000000è

	)

2662 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ušt32_t
)0x01000000è

	)

2663 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ušt32_t
)0x02000000è

	)

2664 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ušt32_t
)0x04000000è

	)

2666 #ifdeà
STM32F10X_CL


2668 
	#AFIO_MAPR_ETH_REMAP
 ((
ušt32_t
)0x00200000è

	)

2671 
	#AFIO_MAPR_CAN2_REMAP
 ((
ušt32_t
)0x00400000è

	)

2674 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

2677 
	#AFIO_MAPR_SPI3_REMAP
 ((
ušt32_t
)0x10000000è

	)

2680 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ušt32_t
)0x20000000è

	)

2683 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ušt32_t
)0x40000000è

	)

2687 
	#AFIO_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2688 
	#AFIO_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2689 
	#AFIO_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2690 
	#AFIO_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2693 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2694 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2695 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2696 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

2697 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

2698 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

2699 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

2702 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2703 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2704 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2705 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

2706 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

2707 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

2708 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

2711 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2712 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2713 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2714 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2715 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

2716 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

2717 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

2720 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2721 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2722 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2723 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

2724 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

2725 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

2726 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

2729 
	#AFIO_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2730 
	#AFIO_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2731 
	#AFIO_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2732 
	#AFIO_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2735 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2736 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2737 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2738 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

2739 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

2740 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

2741 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

2744 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2745 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2746 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2747 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

2748 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

2749 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

2750 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

2753 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2754 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2755 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2756 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

2757 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

2758 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

2759 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

2762 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2763 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2764 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2765 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

2766 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

2767 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

2768 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

2771 
	#AFIO_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2772 
	#AFIO_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2773 
	#AFIO_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2774 
	#AFIO_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2777 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2778 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2779 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2780 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

2781 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

2782 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

2783 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

2786 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2787 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2788 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2789 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

2790 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

2791 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

2792 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

2795 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2796 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2797 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2798 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

2799 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

2800 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

2801 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

2804 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2805 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2806 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2807 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

2808 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

2809 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

2810 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

2813 
	#AFIO_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2814 
	#AFIO_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2815 
	#AFIO_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2816 
	#AFIO_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2819 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2820 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2821 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2822 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

2823 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

2824 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

2825 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

2828 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2829 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2830 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2831 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

2832 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

2833 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

2834 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

2837 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2838 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2839 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2840 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

2841 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

2842 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

2843 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

2846 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2847 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2848 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2849 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

2850 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

2851 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

2852 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

2854 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2856 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ušt32_t
)0x00000001è

	)

2857 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ušt32_t
)0x00000002è

	)

2858 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ušt32_t
)0x00000004è

	)

2859 
	#AFIO_MAPR2_CEC_REMAP
 ((
ušt32_t
)0x00000008è

	)

2860 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ušt32_t
)0x00000010è

	)

2863 #ifdeà
STM32F10X_HD_VL


2864 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2865 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2866 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2867 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ušt32_t
)0x00000800è

	)

2868 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ušt32_t
)0x00001000è

	)

2869 
	#AFIO_MAPR2_MISC_REMAP
 ((
ušt32_t
)0x00002000è

	)

2872 #ifdeà
STM32F10X_XL


2874 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ušt32_t
)0x00000020è

	)

2875 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ušt32_t
)0x00000040è

	)

2876 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ušt32_t
)0x00000080è

	)

2877 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2878 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2879 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2889 
	#SysTick_CTRL_ENABLE
 ((
ušt32_t
)0x00000001è

	)

2890 
	#SysTick_CTRL_TICKINT
 ((
ušt32_t
)0x00000002è

	)

2891 
	#SysTick_CTRL_CLKSOURCE
 ((
ušt32_t
)0x00000004è

	)

2892 
	#SysTick_CTRL_COUNTFLAG
 ((
ušt32_t
)0x00010000è

	)

2895 
	#SysTick_LOAD_RELOAD
 ((
ušt32_t
)0x00FFFFFFè

	)

2898 
	#SysTick_VAL_CURRENT
 ((
ušt32_t
)0x00FFFFFFè

	)

2901 
	#SysTick_CALIB_TENMS
 ((
ušt32_t
)0x00FFFFFFè

	)

2902 
	#SysTick_CALIB_SKEW
 ((
ušt32_t
)0x40000000è

	)

2903 
	#SysTick_CALIB_NOREF
 ((
ušt32_t
)0x80000000è

	)

2912 
	#NVIC_ISER_SETENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2913 
	#NVIC_ISER_SETENA_0
 ((
ušt32_t
)0x00000001è

	)

2914 
	#NVIC_ISER_SETENA_1
 ((
ušt32_t
)0x00000002è

	)

2915 
	#NVIC_ISER_SETENA_2
 ((
ušt32_t
)0x00000004è

	)

2916 
	#NVIC_ISER_SETENA_3
 ((
ušt32_t
)0x00000008è

	)

2917 
	#NVIC_ISER_SETENA_4
 ((
ušt32_t
)0x00000010è

	)

2918 
	#NVIC_ISER_SETENA_5
 ((
ušt32_t
)0x00000020è

	)

2919 
	#NVIC_ISER_SETENA_6
 ((
ušt32_t
)0x00000040è

	)

2920 
	#NVIC_ISER_SETENA_7
 ((
ušt32_t
)0x00000080è

	)

2921 
	#NVIC_ISER_SETENA_8
 ((
ušt32_t
)0x00000100è

	)

2922 
	#NVIC_ISER_SETENA_9
 ((
ušt32_t
)0x00000200è

	)

2923 
	#NVIC_ISER_SETENA_10
 ((
ušt32_t
)0x00000400è

	)

2924 
	#NVIC_ISER_SETENA_11
 ((
ušt32_t
)0x00000800è

	)

2925 
	#NVIC_ISER_SETENA_12
 ((
ušt32_t
)0x00001000è

	)

2926 
	#NVIC_ISER_SETENA_13
 ((
ušt32_t
)0x00002000è

	)

2927 
	#NVIC_ISER_SETENA_14
 ((
ušt32_t
)0x00004000è

	)

2928 
	#NVIC_ISER_SETENA_15
 ((
ušt32_t
)0x00008000è

	)

2929 
	#NVIC_ISER_SETENA_16
 ((
ušt32_t
)0x00010000è

	)

2930 
	#NVIC_ISER_SETENA_17
 ((
ušt32_t
)0x00020000è

	)

2931 
	#NVIC_ISER_SETENA_18
 ((
ušt32_t
)0x00040000è

	)

2932 
	#NVIC_ISER_SETENA_19
 ((
ušt32_t
)0x00080000è

	)

2933 
	#NVIC_ISER_SETENA_20
 ((
ušt32_t
)0x00100000è

	)

2934 
	#NVIC_ISER_SETENA_21
 ((
ušt32_t
)0x00200000è

	)

2935 
	#NVIC_ISER_SETENA_22
 ((
ušt32_t
)0x00400000è

	)

2936 
	#NVIC_ISER_SETENA_23
 ((
ušt32_t
)0x00800000è

	)

2937 
	#NVIC_ISER_SETENA_24
 ((
ušt32_t
)0x01000000è

	)

2938 
	#NVIC_ISER_SETENA_25
 ((
ušt32_t
)0x02000000è

	)

2939 
	#NVIC_ISER_SETENA_26
 ((
ušt32_t
)0x04000000è

	)

2940 
	#NVIC_ISER_SETENA_27
 ((
ušt32_t
)0x08000000è

	)

2941 
	#NVIC_ISER_SETENA_28
 ((
ušt32_t
)0x10000000è

	)

2942 
	#NVIC_ISER_SETENA_29
 ((
ušt32_t
)0x20000000è

	)

2943 
	#NVIC_ISER_SETENA_30
 ((
ušt32_t
)0x40000000è

	)

2944 
	#NVIC_ISER_SETENA_31
 ((
ušt32_t
)0x80000000è

	)

2947 
	#NVIC_ICER_CLRENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2948 
	#NVIC_ICER_CLRENA_0
 ((
ušt32_t
)0x00000001è

	)

2949 
	#NVIC_ICER_CLRENA_1
 ((
ušt32_t
)0x00000002è

	)

2950 
	#NVIC_ICER_CLRENA_2
 ((
ušt32_t
)0x00000004è

	)

2951 
	#NVIC_ICER_CLRENA_3
 ((
ušt32_t
)0x00000008è

	)

2952 
	#NVIC_ICER_CLRENA_4
 ((
ušt32_t
)0x00000010è

	)

2953 
	#NVIC_ICER_CLRENA_5
 ((
ušt32_t
)0x00000020è

	)

2954 
	#NVIC_ICER_CLRENA_6
 ((
ušt32_t
)0x00000040è

	)

2955 
	#NVIC_ICER_CLRENA_7
 ((
ušt32_t
)0x00000080è

	)

2956 
	#NVIC_ICER_CLRENA_8
 ((
ušt32_t
)0x00000100è

	)

2957 
	#NVIC_ICER_CLRENA_9
 ((
ušt32_t
)0x00000200è

	)

2958 
	#NVIC_ICER_CLRENA_10
 ((
ušt32_t
)0x00000400è

	)

2959 
	#NVIC_ICER_CLRENA_11
 ((
ušt32_t
)0x00000800è

	)

2960 
	#NVIC_ICER_CLRENA_12
 ((
ušt32_t
)0x00001000è

	)

2961 
	#NVIC_ICER_CLRENA_13
 ((
ušt32_t
)0x00002000è

	)

2962 
	#NVIC_ICER_CLRENA_14
 ((
ušt32_t
)0x00004000è

	)

2963 
	#NVIC_ICER_CLRENA_15
 ((
ušt32_t
)0x00008000è

	)

2964 
	#NVIC_ICER_CLRENA_16
 ((
ušt32_t
)0x00010000è

	)

2965 
	#NVIC_ICER_CLRENA_17
 ((
ušt32_t
)0x00020000è

	)

2966 
	#NVIC_ICER_CLRENA_18
 ((
ušt32_t
)0x00040000è

	)

2967 
	#NVIC_ICER_CLRENA_19
 ((
ušt32_t
)0x00080000è

	)

2968 
	#NVIC_ICER_CLRENA_20
 ((
ušt32_t
)0x00100000è

	)

2969 
	#NVIC_ICER_CLRENA_21
 ((
ušt32_t
)0x00200000è

	)

2970 
	#NVIC_ICER_CLRENA_22
 ((
ušt32_t
)0x00400000è

	)

2971 
	#NVIC_ICER_CLRENA_23
 ((
ušt32_t
)0x00800000è

	)

2972 
	#NVIC_ICER_CLRENA_24
 ((
ušt32_t
)0x01000000è

	)

2973 
	#NVIC_ICER_CLRENA_25
 ((
ušt32_t
)0x02000000è

	)

2974 
	#NVIC_ICER_CLRENA_26
 ((
ušt32_t
)0x04000000è

	)

2975 
	#NVIC_ICER_CLRENA_27
 ((
ušt32_t
)0x08000000è

	)

2976 
	#NVIC_ICER_CLRENA_28
 ((
ušt32_t
)0x10000000è

	)

2977 
	#NVIC_ICER_CLRENA_29
 ((
ušt32_t
)0x20000000è

	)

2978 
	#NVIC_ICER_CLRENA_30
 ((
ušt32_t
)0x40000000è

	)

2979 
	#NVIC_ICER_CLRENA_31
 ((
ušt32_t
)0x80000000è

	)

2982 
	#NVIC_ISPR_SETPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

2983 
	#NVIC_ISPR_SETPEND_0
 ((
ušt32_t
)0x00000001è

	)

2984 
	#NVIC_ISPR_SETPEND_1
 ((
ušt32_t
)0x00000002è

	)

2985 
	#NVIC_ISPR_SETPEND_2
 ((
ušt32_t
)0x00000004è

	)

2986 
	#NVIC_ISPR_SETPEND_3
 ((
ušt32_t
)0x00000008è

	)

2987 
	#NVIC_ISPR_SETPEND_4
 ((
ušt32_t
)0x00000010è

	)

2988 
	#NVIC_ISPR_SETPEND_5
 ((
ušt32_t
)0x00000020è

	)

2989 
	#NVIC_ISPR_SETPEND_6
 ((
ušt32_t
)0x00000040è

	)

2990 
	#NVIC_ISPR_SETPEND_7
 ((
ušt32_t
)0x00000080è

	)

2991 
	#NVIC_ISPR_SETPEND_8
 ((
ušt32_t
)0x00000100è

	)

2992 
	#NVIC_ISPR_SETPEND_9
 ((
ušt32_t
)0x00000200è

	)

2993 
	#NVIC_ISPR_SETPEND_10
 ((
ušt32_t
)0x00000400è

	)

2994 
	#NVIC_ISPR_SETPEND_11
 ((
ušt32_t
)0x00000800è

	)

2995 
	#NVIC_ISPR_SETPEND_12
 ((
ušt32_t
)0x00001000è

	)

2996 
	#NVIC_ISPR_SETPEND_13
 ((
ušt32_t
)0x00002000è

	)

2997 
	#NVIC_ISPR_SETPEND_14
 ((
ušt32_t
)0x00004000è

	)

2998 
	#NVIC_ISPR_SETPEND_15
 ((
ušt32_t
)0x00008000è

	)

2999 
	#NVIC_ISPR_SETPEND_16
 ((
ušt32_t
)0x00010000è

	)

3000 
	#NVIC_ISPR_SETPEND_17
 ((
ušt32_t
)0x00020000è

	)

3001 
	#NVIC_ISPR_SETPEND_18
 ((
ušt32_t
)0x00040000è

	)

3002 
	#NVIC_ISPR_SETPEND_19
 ((
ušt32_t
)0x00080000è

	)

3003 
	#NVIC_ISPR_SETPEND_20
 ((
ušt32_t
)0x00100000è

	)

3004 
	#NVIC_ISPR_SETPEND_21
 ((
ušt32_t
)0x00200000è

	)

3005 
	#NVIC_ISPR_SETPEND_22
 ((
ušt32_t
)0x00400000è

	)

3006 
	#NVIC_ISPR_SETPEND_23
 ((
ušt32_t
)0x00800000è

	)

3007 
	#NVIC_ISPR_SETPEND_24
 ((
ušt32_t
)0x01000000è

	)

3008 
	#NVIC_ISPR_SETPEND_25
 ((
ušt32_t
)0x02000000è

	)

3009 
	#NVIC_ISPR_SETPEND_26
 ((
ušt32_t
)0x04000000è

	)

3010 
	#NVIC_ISPR_SETPEND_27
 ((
ušt32_t
)0x08000000è

	)

3011 
	#NVIC_ISPR_SETPEND_28
 ((
ušt32_t
)0x10000000è

	)

3012 
	#NVIC_ISPR_SETPEND_29
 ((
ušt32_t
)0x20000000è

	)

3013 
	#NVIC_ISPR_SETPEND_30
 ((
ušt32_t
)0x40000000è

	)

3014 
	#NVIC_ISPR_SETPEND_31
 ((
ušt32_t
)0x80000000è

	)

3017 
	#NVIC_ICPR_CLRPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

3018 
	#NVIC_ICPR_CLRPEND_0
 ((
ušt32_t
)0x00000001è

	)

3019 
	#NVIC_ICPR_CLRPEND_1
 ((
ušt32_t
)0x00000002è

	)

3020 
	#NVIC_ICPR_CLRPEND_2
 ((
ušt32_t
)0x00000004è

	)

3021 
	#NVIC_ICPR_CLRPEND_3
 ((
ušt32_t
)0x00000008è

	)

3022 
	#NVIC_ICPR_CLRPEND_4
 ((
ušt32_t
)0x00000010è

	)

3023 
	#NVIC_ICPR_CLRPEND_5
 ((
ušt32_t
)0x00000020è

	)

3024 
	#NVIC_ICPR_CLRPEND_6
 ((
ušt32_t
)0x00000040è

	)

3025 
	#NVIC_ICPR_CLRPEND_7
 ((
ušt32_t
)0x00000080è

	)

3026 
	#NVIC_ICPR_CLRPEND_8
 ((
ušt32_t
)0x00000100è

	)

3027 
	#NVIC_ICPR_CLRPEND_9
 ((
ušt32_t
)0x00000200è

	)

3028 
	#NVIC_ICPR_CLRPEND_10
 ((
ušt32_t
)0x00000400è

	)

3029 
	#NVIC_ICPR_CLRPEND_11
 ((
ušt32_t
)0x00000800è

	)

3030 
	#NVIC_ICPR_CLRPEND_12
 ((
ušt32_t
)0x00001000è

	)

3031 
	#NVIC_ICPR_CLRPEND_13
 ((
ušt32_t
)0x00002000è

	)

3032 
	#NVIC_ICPR_CLRPEND_14
 ((
ušt32_t
)0x00004000è

	)

3033 
	#NVIC_ICPR_CLRPEND_15
 ((
ušt32_t
)0x00008000è

	)

3034 
	#NVIC_ICPR_CLRPEND_16
 ((
ušt32_t
)0x00010000è

	)

3035 
	#NVIC_ICPR_CLRPEND_17
 ((
ušt32_t
)0x00020000è

	)

3036 
	#NVIC_ICPR_CLRPEND_18
 ((
ušt32_t
)0x00040000è

	)

3037 
	#NVIC_ICPR_CLRPEND_19
 ((
ušt32_t
)0x00080000è

	)

3038 
	#NVIC_ICPR_CLRPEND_20
 ((
ušt32_t
)0x00100000è

	)

3039 
	#NVIC_ICPR_CLRPEND_21
 ((
ušt32_t
)0x00200000è

	)

3040 
	#NVIC_ICPR_CLRPEND_22
 ((
ušt32_t
)0x00400000è

	)

3041 
	#NVIC_ICPR_CLRPEND_23
 ((
ušt32_t
)0x00800000è

	)

3042 
	#NVIC_ICPR_CLRPEND_24
 ((
ušt32_t
)0x01000000è

	)

3043 
	#NVIC_ICPR_CLRPEND_25
 ((
ušt32_t
)0x02000000è

	)

3044 
	#NVIC_ICPR_CLRPEND_26
 ((
ušt32_t
)0x04000000è

	)

3045 
	#NVIC_ICPR_CLRPEND_27
 ((
ušt32_t
)0x08000000è

	)

3046 
	#NVIC_ICPR_CLRPEND_28
 ((
ušt32_t
)0x10000000è

	)

3047 
	#NVIC_ICPR_CLRPEND_29
 ((
ušt32_t
)0x20000000è

	)

3048 
	#NVIC_ICPR_CLRPEND_30
 ((
ušt32_t
)0x40000000è

	)

3049 
	#NVIC_ICPR_CLRPEND_31
 ((
ušt32_t
)0x80000000è

	)

3052 
	#NVIC_IABR_ACTIVE
 ((
ušt32_t
)0xFFFFFFFFè

	)

3053 
	#NVIC_IABR_ACTIVE_0
 ((
ušt32_t
)0x00000001è

	)

3054 
	#NVIC_IABR_ACTIVE_1
 ((
ušt32_t
)0x00000002è

	)

3055 
	#NVIC_IABR_ACTIVE_2
 ((
ušt32_t
)0x00000004è

	)

3056 
	#NVIC_IABR_ACTIVE_3
 ((
ušt32_t
)0x00000008è

	)

3057 
	#NVIC_IABR_ACTIVE_4
 ((
ušt32_t
)0x00000010è

	)

3058 
	#NVIC_IABR_ACTIVE_5
 ((
ušt32_t
)0x00000020è

	)

3059 
	#NVIC_IABR_ACTIVE_6
 ((
ušt32_t
)0x00000040è

	)

3060 
	#NVIC_IABR_ACTIVE_7
 ((
ušt32_t
)0x00000080è

	)

3061 
	#NVIC_IABR_ACTIVE_8
 ((
ušt32_t
)0x00000100è

	)

3062 
	#NVIC_IABR_ACTIVE_9
 ((
ušt32_t
)0x00000200è

	)

3063 
	#NVIC_IABR_ACTIVE_10
 ((
ušt32_t
)0x00000400è

	)

3064 
	#NVIC_IABR_ACTIVE_11
 ((
ušt32_t
)0x00000800è

	)

3065 
	#NVIC_IABR_ACTIVE_12
 ((
ušt32_t
)0x00001000è

	)

3066 
	#NVIC_IABR_ACTIVE_13
 ((
ušt32_t
)0x00002000è

	)

3067 
	#NVIC_IABR_ACTIVE_14
 ((
ušt32_t
)0x00004000è

	)

3068 
	#NVIC_IABR_ACTIVE_15
 ((
ušt32_t
)0x00008000è

	)

3069 
	#NVIC_IABR_ACTIVE_16
 ((
ušt32_t
)0x00010000è

	)

3070 
	#NVIC_IABR_ACTIVE_17
 ((
ušt32_t
)0x00020000è

	)

3071 
	#NVIC_IABR_ACTIVE_18
 ((
ušt32_t
)0x00040000è

	)

3072 
	#NVIC_IABR_ACTIVE_19
 ((
ušt32_t
)0x00080000è

	)

3073 
	#NVIC_IABR_ACTIVE_20
 ((
ušt32_t
)0x00100000è

	)

3074 
	#NVIC_IABR_ACTIVE_21
 ((
ušt32_t
)0x00200000è

	)

3075 
	#NVIC_IABR_ACTIVE_22
 ((
ušt32_t
)0x00400000è

	)

3076 
	#NVIC_IABR_ACTIVE_23
 ((
ušt32_t
)0x00800000è

	)

3077 
	#NVIC_IABR_ACTIVE_24
 ((
ušt32_t
)0x01000000è

	)

3078 
	#NVIC_IABR_ACTIVE_25
 ((
ušt32_t
)0x02000000è

	)

3079 
	#NVIC_IABR_ACTIVE_26
 ((
ušt32_t
)0x04000000è

	)

3080 
	#NVIC_IABR_ACTIVE_27
 ((
ušt32_t
)0x08000000è

	)

3081 
	#NVIC_IABR_ACTIVE_28
 ((
ušt32_t
)0x10000000è

	)

3082 
	#NVIC_IABR_ACTIVE_29
 ((
ušt32_t
)0x20000000è

	)

3083 
	#NVIC_IABR_ACTIVE_30
 ((
ušt32_t
)0x40000000è

	)

3084 
	#NVIC_IABR_ACTIVE_31
 ((
ušt32_t
)0x80000000è

	)

3087 
	#NVIC_IPR0_PRI_0
 ((
ušt32_t
)0x000000FFè

	)

3088 
	#NVIC_IPR0_PRI_1
 ((
ušt32_t
)0x0000FF00è

	)

3089 
	#NVIC_IPR0_PRI_2
 ((
ušt32_t
)0x00FF0000è

	)

3090 
	#NVIC_IPR0_PRI_3
 ((
ušt32_t
)0xFF000000è

	)

3093 
	#NVIC_IPR1_PRI_4
 ((
ušt32_t
)0x000000FFè

	)

3094 
	#NVIC_IPR1_PRI_5
 ((
ušt32_t
)0x0000FF00è

	)

3095 
	#NVIC_IPR1_PRI_6
 ((
ušt32_t
)0x00FF0000è

	)

3096 
	#NVIC_IPR1_PRI_7
 ((
ušt32_t
)0xFF000000è

	)

3099 
	#NVIC_IPR2_PRI_8
 ((
ušt32_t
)0x000000FFè

	)

3100 
	#NVIC_IPR2_PRI_9
 ((
ušt32_t
)0x0000FF00è

	)

3101 
	#NVIC_IPR2_PRI_10
 ((
ušt32_t
)0x00FF0000è

	)

3102 
	#NVIC_IPR2_PRI_11
 ((
ušt32_t
)0xFF000000è

	)

3105 
	#NVIC_IPR3_PRI_12
 ((
ušt32_t
)0x000000FFè

	)

3106 
	#NVIC_IPR3_PRI_13
 ((
ušt32_t
)0x0000FF00è

	)

3107 
	#NVIC_IPR3_PRI_14
 ((
ušt32_t
)0x00FF0000è

	)

3108 
	#NVIC_IPR3_PRI_15
 ((
ušt32_t
)0xFF000000è

	)

3111 
	#NVIC_IPR4_PRI_16
 ((
ušt32_t
)0x000000FFè

	)

3112 
	#NVIC_IPR4_PRI_17
 ((
ušt32_t
)0x0000FF00è

	)

3113 
	#NVIC_IPR4_PRI_18
 ((
ušt32_t
)0x00FF0000è

	)

3114 
	#NVIC_IPR4_PRI_19
 ((
ušt32_t
)0xFF000000è

	)

3117 
	#NVIC_IPR5_PRI_20
 ((
ušt32_t
)0x000000FFè

	)

3118 
	#NVIC_IPR5_PRI_21
 ((
ušt32_t
)0x0000FF00è

	)

3119 
	#NVIC_IPR5_PRI_22
 ((
ušt32_t
)0x00FF0000è

	)

3120 
	#NVIC_IPR5_PRI_23
 ((
ušt32_t
)0xFF000000è

	)

3123 
	#NVIC_IPR6_PRI_24
 ((
ušt32_t
)0x000000FFè

	)

3124 
	#NVIC_IPR6_PRI_25
 ((
ušt32_t
)0x0000FF00è

	)

3125 
	#NVIC_IPR6_PRI_26
 ((
ušt32_t
)0x00FF0000è

	)

3126 
	#NVIC_IPR6_PRI_27
 ((
ušt32_t
)0xFF000000è

	)

3129 
	#NVIC_IPR7_PRI_28
 ((
ušt32_t
)0x000000FFè

	)

3130 
	#NVIC_IPR7_PRI_29
 ((
ušt32_t
)0x0000FF00è

	)

3131 
	#NVIC_IPR7_PRI_30
 ((
ušt32_t
)0x00FF0000è

	)

3132 
	#NVIC_IPR7_PRI_31
 ((
ušt32_t
)0xFF000000è

	)

3135 
	#SCB_CPUID_REVISION
 ((
ušt32_t
)0x0000000Fè

	)

3136 
	#SCB_CPUID_PARTNO
 ((
ušt32_t
)0x0000FFF0è

	)

3137 
	#SCB_CPUID_CÚ¡ªt
 ((
ušt32_t
)0x000F0000è

	)

3138 
	#SCB_CPUID_VARIANT
 ((
ušt32_t
)0x00F00000è

	)

3139 
	#SCB_CPUID_IMPLEMENTER
 ((
ušt32_t
)0xFF000000è

	)

3142 
	#SCB_ICSR_VECTACTIVE
 ((
ušt32_t
)0x000001FFè

	)

3143 
	#SCB_ICSR_RETTOBASE
 ((
ušt32_t
)0x00000800è

	)

3144 
	#SCB_ICSR_VECTPENDING
 ((
ušt32_t
)0x003FF000è

	)

3145 
	#SCB_ICSR_ISRPENDING
 ((
ušt32_t
)0x00400000è

	)

3146 
	#SCB_ICSR_ISRPREEMPT
 ((
ušt32_t
)0x00800000è

	)

3147 
	#SCB_ICSR_PENDSTCLR
 ((
ušt32_t
)0x02000000è

	)

3148 
	#SCB_ICSR_PENDSTSET
 ((
ušt32_t
)0x04000000è

	)

3149 
	#SCB_ICSR_PENDSVCLR
 ((
ušt32_t
)0x08000000è

	)

3150 
	#SCB_ICSR_PENDSVSET
 ((
ušt32_t
)0x10000000è

	)

3151 
	#SCB_ICSR_NMIPENDSET
 ((
ušt32_t
)0x80000000è

	)

3154 
	#SCB_VTOR_TBLOFF
 ((
ušt32_t
)0x1FFFFF80è

	)

3155 
	#SCB_VTOR_TBLBASE
 ((
ušt32_t
)0x20000000è

	)

3158 
	#SCB_AIRCR_VECTRESET
 ((
ušt32_t
)0x00000001è

	)

3159 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ušt32_t
)0x00000002è

	)

3160 
	#SCB_AIRCR_SYSRESETREQ
 ((
ušt32_t
)0x00000004è

	)

3162 
	#SCB_AIRCR_PRIGROUP
 ((
ušt32_t
)0x00000700è

	)

3163 
	#SCB_AIRCR_PRIGROUP_0
 ((
ušt32_t
)0x00000100è

	)

3164 
	#SCB_AIRCR_PRIGROUP_1
 ((
ušt32_t
)0x00000200è

	)

3165 
	#SCB_AIRCR_PRIGROUP_2
 ((
ušt32_t
)0x00000400è

	)

3168 
	#SCB_AIRCR_PRIGROUP0
 ((
ušt32_t
)0x00000000è

	)

3169 
	#SCB_AIRCR_PRIGROUP1
 ((
ušt32_t
)0x00000100è

	)

3170 
	#SCB_AIRCR_PRIGROUP2
 ((
ušt32_t
)0x00000200è

	)

3171 
	#SCB_AIRCR_PRIGROUP3
 ((
ušt32_t
)0x00000300è

	)

3172 
	#SCB_AIRCR_PRIGROUP4
 ((
ušt32_t
)0x00000400è

	)

3173 
	#SCB_AIRCR_PRIGROUP5
 ((
ušt32_t
)0x00000500è

	)

3174 
	#SCB_AIRCR_PRIGROUP6
 ((
ušt32_t
)0x00000600è

	)

3175 
	#SCB_AIRCR_PRIGROUP7
 ((
ušt32_t
)0x00000700è

	)

3177 
	#SCB_AIRCR_ENDIANESS
 ((
ušt32_t
)0x00008000è

	)

3178 
	#SCB_AIRCR_VECTKEY
 ((
ušt32_t
)0xFFFF0000è

	)

3181 
	#SCB_SCR_SLEEPONEXIT
 ((
ušt8_t
)0x02è

	)

3182 
	#SCB_SCR_SLEEPDEEP
 ((
ušt8_t
)0x04è

	)

3183 
	#SCB_SCR_SEVONPEND
 ((
ušt8_t
)0x10è

	)

3186 
	#SCB_CCR_NONBASETHRDENA
 ((
ušt16_t
)0x0001è

	)

3187 
	#SCB_CCR_USERSETMPEND
 ((
ušt16_t
)0x0002è

	)

3188 
	#SCB_CCR_UNALIGN_TRP
 ((
ušt16_t
)0x0008è

	)

3189 
	#SCB_CCR_DIV_0_TRP
 ((
ušt16_t
)0x0010è

	)

3190 
	#SCB_CCR_BFHFNMIGN
 ((
ušt16_t
)0x0100è

	)

3191 
	#SCB_CCR_STKALIGN
 ((
ušt16_t
)0x0200è

	)

3194 
	#SCB_SHPR_PRI_N
 ((
ušt32_t
)0x000000FFè

	)

3195 
	#SCB_SHPR_PRI_N1
 ((
ušt32_t
)0x0000FF00è

	)

3196 
	#SCB_SHPR_PRI_N2
 ((
ušt32_t
)0x00FF0000è

	)

3197 
	#SCB_SHPR_PRI_N3
 ((
ušt32_t
)0xFF000000è

	)

3200 
	#SCB_SHCSR_MEMFAULTACT
 ((
ušt32_t
)0x00000001è

	)

3201 
	#SCB_SHCSR_BUSFAULTACT
 ((
ušt32_t
)0x00000002è

	)

3202 
	#SCB_SHCSR_USGFAULTACT
 ((
ušt32_t
)0x00000008è

	)

3203 
	#SCB_SHCSR_SVCALLACT
 ((
ušt32_t
)0x00000080è

	)

3204 
	#SCB_SHCSR_MONITORACT
 ((
ušt32_t
)0x00000100è

	)

3205 
	#SCB_SHCSR_PENDSVACT
 ((
ušt32_t
)0x00000400è

	)

3206 
	#SCB_SHCSR_SYSTICKACT
 ((
ušt32_t
)0x00000800è

	)

3207 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ušt32_t
)0x00001000è

	)

3208 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ušt32_t
)0x00002000è

	)

3209 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ušt32_t
)0x00004000è

	)

3210 
	#SCB_SHCSR_SVCALLPENDED
 ((
ušt32_t
)0x00008000è

	)

3211 
	#SCB_SHCSR_MEMFAULTENA
 ((
ušt32_t
)0x00010000è

	)

3212 
	#SCB_SHCSR_BUSFAULTENA
 ((
ušt32_t
)0x00020000è

	)

3213 
	#SCB_SHCSR_USGFAULTENA
 ((
ušt32_t
)0x00040000è

	)

3217 
	#SCB_CFSR_IACCVIOL
 ((
ušt32_t
)0x00000001è

	)

3218 
	#SCB_CFSR_DACCVIOL
 ((
ušt32_t
)0x00000002è

	)

3219 
	#SCB_CFSR_MUNSTKERR
 ((
ušt32_t
)0x00000008è

	)

3220 
	#SCB_CFSR_MSTKERR
 ((
ušt32_t
)0x00000010è

	)

3221 
	#SCB_CFSR_MMARVALID
 ((
ušt32_t
)0x00000080è

	)

3223 
	#SCB_CFSR_IBUSERR
 ((
ušt32_t
)0x00000100è

	)

3224 
	#SCB_CFSR_PRECISERR
 ((
ušt32_t
)0x00000200è

	)

3225 
	#SCB_CFSR_IMPRECISERR
 ((
ušt32_t
)0x00000400è

	)

3226 
	#SCB_CFSR_UNSTKERR
 ((
ušt32_t
)0x00000800è

	)

3227 
	#SCB_CFSR_STKERR
 ((
ušt32_t
)0x00001000è

	)

3228 
	#SCB_CFSR_BFARVALID
 ((
ušt32_t
)0x00008000è

	)

3230 
	#SCB_CFSR_UNDEFINSTR
 ((
ušt32_t
)0x00010000è

	)

3231 
	#SCB_CFSR_INVSTATE
 ((
ušt32_t
)0x00020000è

	)

3232 
	#SCB_CFSR_INVPC
 ((
ušt32_t
)0x00040000è

	)

3233 
	#SCB_CFSR_NOCP
 ((
ušt32_t
)0x00080000è

	)

3234 
	#SCB_CFSR_UNALIGNED
 ((
ušt32_t
)0x01000000è

	)

3235 
	#SCB_CFSR_DIVBYZERO
 ((
ušt32_t
)0x02000000è

	)

3238 
	#SCB_HFSR_VECTTBL
 ((
ušt32_t
)0x00000002è

	)

3239 
	#SCB_HFSR_FORCED
 ((
ušt32_t
)0x40000000è

	)

3240 
	#SCB_HFSR_DEBUGEVT
 ((
ušt32_t
)0x80000000è

	)

3243 
	#SCB_DFSR_HALTED
 ((
ušt8_t
)0x01è

	)

3244 
	#SCB_DFSR_BKPT
 ((
ušt8_t
)0x02è

	)

3245 
	#SCB_DFSR_DWTTRAP
 ((
ušt8_t
)0x04è

	)

3246 
	#SCB_DFSR_VCATCH
 ((
ušt8_t
)0x08è

	)

3247 
	#SCB_DFSR_EXTERNAL
 ((
ušt8_t
)0x10è

	)

3250 
	#SCB_MMFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3253 
	#SCB_BFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3256 
	#SCB_AFSR_IMPDEF
 ((
ušt32_t
)0xFFFFFFFFè

	)

3265 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3266 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3267 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3268 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3269 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3270 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3271 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3272 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3273 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3274 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3275 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3276 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3277 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3278 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3279 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3280 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3281 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3282 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3283 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3284 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3287 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3288 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3289 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3290 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3291 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3292 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3293 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3294 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3295 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3296 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3297 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3298 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3299 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3300 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3301 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3302 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3303 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3304 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3305 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3306 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3309 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3310 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3311 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3312 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3313 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3314 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3315 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3316 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3317 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3318 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3319 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3320 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3321 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3322 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3323 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3324 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3325 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3326 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3327 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3328 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3331 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3332 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3333 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3334 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3335 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3336 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3337 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3338 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3339 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3340 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3341 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3342 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3343 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3344 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3345 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3346 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3347 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3348 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3349 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3350 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3353 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3354 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3355 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3356 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3357 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3358 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3359 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3360 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3361 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3362 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3363 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3364 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3365 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3366 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3367 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3368 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3369 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3370 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3371 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3372 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3375 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3376 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3377 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3378 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3379 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3380 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3381 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3382 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3383 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3384 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3385 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3386 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3387 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3388 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3389 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3390 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3391 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3392 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3393 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3394 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3403 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3404 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3405 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3406 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3407 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3408 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3409 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3410 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3411 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3412 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3413 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3414 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3415 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3416 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3417 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3418 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3419 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3420 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3421 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3422 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3423 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3424 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3425 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3426 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3427 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3428 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3429 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3430 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3433 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3434 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3435 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3436 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3437 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3438 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3439 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3440 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3441 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3442 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3443 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3444 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3445 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3446 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3447 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3448 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3449 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3450 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3451 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3452 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3453 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3454 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3455 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3456 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3457 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3458 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3459 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3460 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3463 
	#DMA_CCR1_EN
 ((
ušt16_t
)0x0001è

	)

3464 
	#DMA_CCR1_TCIE
 ((
ušt16_t
)0x0002è

	)

3465 
	#DMA_CCR1_HTIE
 ((
ušt16_t
)0x0004è

	)

3466 
	#DMA_CCR1_TEIE
 ((
ušt16_t
)0x0008è

	)

3467 
	#DMA_CCR1_DIR
 ((
ušt16_t
)0x0010è

	)

3468 
	#DMA_CCR1_CIRC
 ((
ušt16_t
)0x0020è

	)

3469 
	#DMA_CCR1_PINC
 ((
ušt16_t
)0x0040è

	)

3470 
	#DMA_CCR1_MINC
 ((
ušt16_t
)0x0080è

	)

3472 
	#DMA_CCR1_PSIZE
 ((
ušt16_t
)0x0300è

	)

3473 
	#DMA_CCR1_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3474 
	#DMA_CCR1_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3476 
	#DMA_CCR1_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3477 
	#DMA_CCR1_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3478 
	#DMA_CCR1_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3480 
	#DMA_CCR1_PL
 ((
ušt16_t
)0x3000è

	)

3481 
	#DMA_CCR1_PL_0
 ((
ušt16_t
)0x1000è

	)

3482 
	#DMA_CCR1_PL_1
 ((
ušt16_t
)0x2000è

	)

3484 
	#DMA_CCR1_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3487 
	#DMA_CCR2_EN
 ((
ušt16_t
)0x0001è

	)

3488 
	#DMA_CCR2_TCIE
 ((
ušt16_t
)0x0002è

	)

3489 
	#DMA_CCR2_HTIE
 ((
ušt16_t
)0x0004è

	)

3490 
	#DMA_CCR2_TEIE
 ((
ušt16_t
)0x0008è

	)

3491 
	#DMA_CCR2_DIR
 ((
ušt16_t
)0x0010è

	)

3492 
	#DMA_CCR2_CIRC
 ((
ušt16_t
)0x0020è

	)

3493 
	#DMA_CCR2_PINC
 ((
ušt16_t
)0x0040è

	)

3494 
	#DMA_CCR2_MINC
 ((
ušt16_t
)0x0080è

	)

3496 
	#DMA_CCR2_PSIZE
 ((
ušt16_t
)0x0300è

	)

3497 
	#DMA_CCR2_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3498 
	#DMA_CCR2_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3500 
	#DMA_CCR2_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3501 
	#DMA_CCR2_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3502 
	#DMA_CCR2_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3504 
	#DMA_CCR2_PL
 ((
ušt16_t
)0x3000è

	)

3505 
	#DMA_CCR2_PL_0
 ((
ušt16_t
)0x1000è

	)

3506 
	#DMA_CCR2_PL_1
 ((
ušt16_t
)0x2000è

	)

3508 
	#DMA_CCR2_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3511 
	#DMA_CCR3_EN
 ((
ušt16_t
)0x0001è

	)

3512 
	#DMA_CCR3_TCIE
 ((
ušt16_t
)0x0002è

	)

3513 
	#DMA_CCR3_HTIE
 ((
ušt16_t
)0x0004è

	)

3514 
	#DMA_CCR3_TEIE
 ((
ušt16_t
)0x0008è

	)

3515 
	#DMA_CCR3_DIR
 ((
ušt16_t
)0x0010è

	)

3516 
	#DMA_CCR3_CIRC
 ((
ušt16_t
)0x0020è

	)

3517 
	#DMA_CCR3_PINC
 ((
ušt16_t
)0x0040è

	)

3518 
	#DMA_CCR3_MINC
 ((
ušt16_t
)0x0080è

	)

3520 
	#DMA_CCR3_PSIZE
 ((
ušt16_t
)0x0300è

	)

3521 
	#DMA_CCR3_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3522 
	#DMA_CCR3_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3524 
	#DMA_CCR3_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3525 
	#DMA_CCR3_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3526 
	#DMA_CCR3_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3528 
	#DMA_CCR3_PL
 ((
ušt16_t
)0x3000è

	)

3529 
	#DMA_CCR3_PL_0
 ((
ušt16_t
)0x1000è

	)

3530 
	#DMA_CCR3_PL_1
 ((
ušt16_t
)0x2000è

	)

3532 
	#DMA_CCR3_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3535 
	#DMA_CCR4_EN
 ((
ušt16_t
)0x0001è

	)

3536 
	#DMA_CCR4_TCIE
 ((
ušt16_t
)0x0002è

	)

3537 
	#DMA_CCR4_HTIE
 ((
ušt16_t
)0x0004è

	)

3538 
	#DMA_CCR4_TEIE
 ((
ušt16_t
)0x0008è

	)

3539 
	#DMA_CCR4_DIR
 ((
ušt16_t
)0x0010è

	)

3540 
	#DMA_CCR4_CIRC
 ((
ušt16_t
)0x0020è

	)

3541 
	#DMA_CCR4_PINC
 ((
ušt16_t
)0x0040è

	)

3542 
	#DMA_CCR4_MINC
 ((
ušt16_t
)0x0080è

	)

3544 
	#DMA_CCR4_PSIZE
 ((
ušt16_t
)0x0300è

	)

3545 
	#DMA_CCR4_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3546 
	#DMA_CCR4_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3548 
	#DMA_CCR4_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3549 
	#DMA_CCR4_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3550 
	#DMA_CCR4_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3552 
	#DMA_CCR4_PL
 ((
ušt16_t
)0x3000è

	)

3553 
	#DMA_CCR4_PL_0
 ((
ušt16_t
)0x1000è

	)

3554 
	#DMA_CCR4_PL_1
 ((
ušt16_t
)0x2000è

	)

3556 
	#DMA_CCR4_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3559 
	#DMA_CCR5_EN
 ((
ušt16_t
)0x0001è

	)

3560 
	#DMA_CCR5_TCIE
 ((
ušt16_t
)0x0002è

	)

3561 
	#DMA_CCR5_HTIE
 ((
ušt16_t
)0x0004è

	)

3562 
	#DMA_CCR5_TEIE
 ((
ušt16_t
)0x0008è

	)

3563 
	#DMA_CCR5_DIR
 ((
ušt16_t
)0x0010è

	)

3564 
	#DMA_CCR5_CIRC
 ((
ušt16_t
)0x0020è

	)

3565 
	#DMA_CCR5_PINC
 ((
ušt16_t
)0x0040è

	)

3566 
	#DMA_CCR5_MINC
 ((
ušt16_t
)0x0080è

	)

3568 
	#DMA_CCR5_PSIZE
 ((
ušt16_t
)0x0300è

	)

3569 
	#DMA_CCR5_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3570 
	#DMA_CCR5_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3572 
	#DMA_CCR5_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3573 
	#DMA_CCR5_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3574 
	#DMA_CCR5_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3576 
	#DMA_CCR5_PL
 ((
ušt16_t
)0x3000è

	)

3577 
	#DMA_CCR5_PL_0
 ((
ušt16_t
)0x1000è

	)

3578 
	#DMA_CCR5_PL_1
 ((
ušt16_t
)0x2000è

	)

3580 
	#DMA_CCR5_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3583 
	#DMA_CCR6_EN
 ((
ušt16_t
)0x0001è

	)

3584 
	#DMA_CCR6_TCIE
 ((
ušt16_t
)0x0002è

	)

3585 
	#DMA_CCR6_HTIE
 ((
ušt16_t
)0x0004è

	)

3586 
	#DMA_CCR6_TEIE
 ((
ušt16_t
)0x0008è

	)

3587 
	#DMA_CCR6_DIR
 ((
ušt16_t
)0x0010è

	)

3588 
	#DMA_CCR6_CIRC
 ((
ušt16_t
)0x0020è

	)

3589 
	#DMA_CCR6_PINC
 ((
ušt16_t
)0x0040è

	)

3590 
	#DMA_CCR6_MINC
 ((
ušt16_t
)0x0080è

	)

3592 
	#DMA_CCR6_PSIZE
 ((
ušt16_t
)0x0300è

	)

3593 
	#DMA_CCR6_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3594 
	#DMA_CCR6_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3596 
	#DMA_CCR6_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3597 
	#DMA_CCR6_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3598 
	#DMA_CCR6_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3600 
	#DMA_CCR6_PL
 ((
ušt16_t
)0x3000è

	)

3601 
	#DMA_CCR6_PL_0
 ((
ušt16_t
)0x1000è

	)

3602 
	#DMA_CCR6_PL_1
 ((
ušt16_t
)0x2000è

	)

3604 
	#DMA_CCR6_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3607 
	#DMA_CCR7_EN
 ((
ušt16_t
)0x0001è

	)

3608 
	#DMA_CCR7_TCIE
 ((
ušt16_t
)0x0002è

	)

3609 
	#DMA_CCR7_HTIE
 ((
ušt16_t
)0x0004è

	)

3610 
	#DMA_CCR7_TEIE
 ((
ušt16_t
)0x0008è

	)

3611 
	#DMA_CCR7_DIR
 ((
ušt16_t
)0x0010è

	)

3612 
	#DMA_CCR7_CIRC
 ((
ušt16_t
)0x0020è

	)

3613 
	#DMA_CCR7_PINC
 ((
ušt16_t
)0x0040è

	)

3614 
	#DMA_CCR7_MINC
 ((
ušt16_t
)0x0080è

	)

3616 
	#DMA_CCR7_PSIZE
 , ((
ušt16_t
)0x0300è

	)

3617 
	#DMA_CCR7_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3618 
	#DMA_CCR7_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3620 
	#DMA_CCR7_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3621 
	#DMA_CCR7_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3622 
	#DMA_CCR7_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3624 
	#DMA_CCR7_PL
 ((
ušt16_t
)0x3000è

	)

3625 
	#DMA_CCR7_PL_0
 ((
ušt16_t
)0x1000è

	)

3626 
	#DMA_CCR7_PL_1
 ((
ušt16_t
)0x2000è

	)

3628 
	#DMA_CCR7_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3631 
	#DMA_CNDTR1_NDT
 ((
ušt16_t
)0xFFFFè

	)

3634 
	#DMA_CNDTR2_NDT
 ((
ušt16_t
)0xFFFFè

	)

3637 
	#DMA_CNDTR3_NDT
 ((
ušt16_t
)0xFFFFè

	)

3640 
	#DMA_CNDTR4_NDT
 ((
ušt16_t
)0xFFFFè

	)

3643 
	#DMA_CNDTR5_NDT
 ((
ušt16_t
)0xFFFFè

	)

3646 
	#DMA_CNDTR6_NDT
 ((
ušt16_t
)0xFFFFè

	)

3649 
	#DMA_CNDTR7_NDT
 ((
ušt16_t
)0xFFFFè

	)

3652 
	#DMA_CPAR1_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3655 
	#DMA_CPAR2_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3658 
	#DMA_CPAR3_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3662 
	#DMA_CPAR4_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3665 
	#DMA_CPAR5_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3668 
	#DMA_CPAR6_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3672 
	#DMA_CPAR7_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3675 
	#DMA_CMAR1_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3678 
	#DMA_CMAR2_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3681 
	#DMA_CMAR3_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3685 
	#DMA_CMAR4_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3688 
	#DMA_CMAR5_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3691 
	#DMA_CMAR6_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3694 
	#DMA_CMAR7_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3703 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

3704 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

3705 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

3706 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

3707 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

3710 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

3711 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

3712 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

3713 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

3714 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

3715 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

3717 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

3718 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

3719 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

3720 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

3721 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

3722 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

3723 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

3724 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

3726 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

3727 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

3728 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

3729 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

3731 
	#ADC_CR1_DUALMOD
 ((
ušt32_t
)0x000F0000è

	)

3732 
	#ADC_CR1_DUALMOD_0
 ((
ušt32_t
)0x00010000è

	)

3733 
	#ADC_CR1_DUALMOD_1
 ((
ušt32_t
)0x00020000è

	)

3734 
	#ADC_CR1_DUALMOD_2
 ((
ušt32_t
)0x00040000è

	)

3735 
	#ADC_CR1_DUALMOD_3
 ((
ušt32_t
)0x00080000è

	)

3737 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

3738 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

3742 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

3743 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

3744 
	#ADC_CR2_CAL
 ((
ušt32_t
)0x00000004è

	)

3745 
	#ADC_CR2_RSTCAL
 ((
ušt32_t
)0x00000008è

	)

3746 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

3747 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

3749 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x00007000è

	)

3750 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00001000è

	)

3751 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00002000è

	)

3752 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00004000è

	)

3754 
	#ADC_CR2_JEXTTRIG
 ((
ušt32_t
)0x00008000è

	)

3756 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x000E0000è

	)

3757 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x00020000è

	)

3758 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x00040000è

	)

3759 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x00080000è

	)

3761 
	#ADC_CR2_EXTTRIG
 ((
ušt32_t
)0x00100000è

	)

3762 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00200000è

	)

3763 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x00400000è

	)

3764 
	#ADC_CR2_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

3767 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

3768 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

3769 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

3770 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

3772 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

3773 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

3774 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

3775 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

3777 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

3778 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

3779 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

3780 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

3782 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

3783 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

3784 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

3785 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

3787 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

3788 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

3789 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

3790 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

3792 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

3793 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

3794 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

3795 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

3797 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

3798 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

3799 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

3800 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

3802 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

3803 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

3804 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

3805 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

3808 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

3809 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

3810 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

3811 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

3813 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

3814 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

3815 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

3816 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

3818 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

3819 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

3820 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

3821 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

3823 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

3824 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

3825 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

3826 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

3828 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

3829 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

3830 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

3831 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

3833 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

3834 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

3835 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

3836 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

3838 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

3839 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

3840 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

3841 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

3843 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

3844 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

3845 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

3846 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

3848 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

3849 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

3850 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

3851 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

3853 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

3854 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

3855 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

3856 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

3859 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

3862 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

3865 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

3868 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

3871 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

3874 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

3877 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

3878 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

3879 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

3880 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

3881 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

3882 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

3884 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

3885 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

3886 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

3887 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

3888 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

3889 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

3891 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

3892 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

3893 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

3894 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

3895 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

3896 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

3898 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

3899 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

3900 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

3901 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

3902 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

3903 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

3905 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

3906 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

3907 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

3908 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

3909 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

3912 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

3913 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

3914 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

3915 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

3916 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

3917 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

3919 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

3920 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

3921 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

3922 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

3923 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

3924 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

3926 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

3927 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

3928 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

3929 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

3930 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

3931 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

3933 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

3934 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

3935 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

3936 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

3937 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

3938 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

3940 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

3941 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

3942 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

3943 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

3944 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

3945 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

3947 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

3948 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

3949 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

3950 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

3951 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

3952 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

3955 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

3956 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

3957 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

3958 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

3959 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

3960 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

3962 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

3963 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

3964 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

3965 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

3966 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

3967 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

3969 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

3970 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

3971 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

3972 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

3973 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

3974 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

3976 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

3977 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

3978 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

3979 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

3980 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

3981 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

3983 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

3984 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

3985 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

3986 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

3987 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

3988 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

3990 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

3991 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

3992 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

3993 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

3994 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

3995 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

3998 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

3999 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

4000 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

4001 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

4002 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

4003 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

4005 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

4006 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

4007 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

4008 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

4009 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

4010 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

4012 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

4013 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

4014 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

4015 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

4016 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

4017 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

4019 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

4020 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

4021 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

4022 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

4023 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

4024 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

4026 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

4027 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

4028 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

4031 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4034 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4037 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4040 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4043 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

4044 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

4053 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4054 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4055 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4057 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4058 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4059 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4060 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4062 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4063 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4064 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4066 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4067 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4068 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4069 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4070 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4072 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4073 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4074 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4075 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4077 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4078 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4079 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4080 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4082 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4083 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4084 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4086 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4087 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4088 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4089 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4090 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4092 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4095 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4096 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4099 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4102 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4105 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4108 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4111 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4114 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4117 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4118 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4121 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4122 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4125 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4126 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4129 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4132 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4135 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4136 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4144 
	#CEC_CFGR_PE
 ((
ušt16_t
)0x0001è

	)

4145 
	#CEC_CFGR_IE
 ((
ušt16_t
)0x0002è

	)

4146 
	#CEC_CFGR_BTEM
 ((
ušt16_t
)0x0004è

	)

4147 
	#CEC_CFGR_BPEM
 ((
ušt16_t
)0x0008è

	)

4150 
	#CEC_OAR_OA
 ((
ušt16_t
)0x000Fè

	)

4151 
	#CEC_OAR_OA_0
 ((
ušt16_t
)0x0001è

	)

4152 
	#CEC_OAR_OA_1
 ((
ušt16_t
)0x0002è

	)

4153 
	#CEC_OAR_OA_2
 ((
ušt16_t
)0x0004è

	)

4154 
	#CEC_OAR_OA_3
 ((
ušt16_t
)0x0008è

	)

4157 
	#CEC_PRES_PRES
 ((
ušt16_t
)0x3FFFè

	)

4160 
	#CEC_ESR_BTE
 ((
ušt16_t
)0x0001è

	)

4161 
	#CEC_ESR_BPE
 ((
ušt16_t
)0x0002è

	)

4162 
	#CEC_ESR_RBTFE
 ((
ušt16_t
)0x0004è

	)

4163 
	#CEC_ESR_SBE
 ((
ušt16_t
)0x0008è

	)

4164 
	#CEC_ESR_ACKE
 ((
ušt16_t
)0x0010è

	)

4165 
	#CEC_ESR_LINE
 ((
ušt16_t
)0x0020è

	)

4166 
	#CEC_ESR_TBTFE
 ((
ušt16_t
)0x0040è

	)

4169 
	#CEC_CSR_TSOM
 ((
ušt16_t
)0x0001è

	)

4170 
	#CEC_CSR_TEOM
 ((
ušt16_t
)0x0002è

	)

4171 
	#CEC_CSR_TERR
 ((
ušt16_t
)0x0004è

	)

4172 
	#CEC_CSR_TBTRF
 ((
ušt16_t
)0x0008è

	)

4173 
	#CEC_CSR_RSOM
 ((
ušt16_t
)0x0010è

	)

4174 
	#CEC_CSR_REOM
 ((
ušt16_t
)0x0020è

	)

4175 
	#CEC_CSR_RERR
 ((
ušt16_t
)0x0040è

	)

4176 
	#CEC_CSR_RBTF
 ((
ušt16_t
)0x0080è

	)

4179 
	#CEC_TXD_TXD
 ((
ušt16_t
)0x00FFè

	)

4182 
	#CEC_RXD_RXD
 ((
ušt16_t
)0x00FFè

	)

4191 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

4192 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

4193 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

4194 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

4195 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

4197 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

4198 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

4199 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

4201 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

4203 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

4204 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

4205 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

4208 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

4209 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

4210 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

4212 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

4213 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

4214 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

4215 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

4217 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

4218 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

4219 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

4220 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

4221 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

4222 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

4223 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

4224 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

4227 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

4228 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

4229 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

4230 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

4232 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

4233 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

4234 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

4235 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

4237 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

4239 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

4240 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

4241 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

4242 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

4243 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

4245 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

4246 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

4247 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

4249 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

4250 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

4253 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

4254 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

4255 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

4256 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

4257 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

4258 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

4259 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

4260 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

4261 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

4262 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

4263 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

4264 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

4265 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

4266 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

4267 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

4270 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

4271 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

4272 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

4273 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

4274 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

4275 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

4276 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

4277 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

4278 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

4279 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

4280 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

4281 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

4284 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

4285 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

4286 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

4287 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

4288 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

4289 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

4290 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

4291 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

4294 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

4295 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

4296 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

4298 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

4299 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

4301 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

4302 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

4303 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

4304 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

4306 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

4308 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

4309 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

4310 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

4312 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

4313 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

4315 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

4316 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

4317 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

4318 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

4320 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

4324 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

4325 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

4326 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

4328 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

4329 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

4330 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

4331 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

4332 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

4334 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

4335 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

4336 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

4338 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

4339 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

4340 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

4341 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

4342 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

4345 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

4346 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

4347 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

4349 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

4350 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

4352 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

4353 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

4354 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

4355 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

4357 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

4359 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

4360 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

4361 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

4363 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

4364 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

4366 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

4367 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

4368 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

4369 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

4371 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

4375 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

4376 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

4377 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

4379 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

4380 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

4381 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

4382 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

4383 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

4385 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

4386 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

4387 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

4389 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

4390 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

4391 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

4392 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

4393 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

4396 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

4397 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

4398 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

4399 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

4400 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

4401 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

4402 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

4403 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

4404 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

4405 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

4406 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

4407 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

4408 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

4409 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

4410 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

4413 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

4416 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

4419 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

4422 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

4425 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

4428 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

4431 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

4434 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

4437 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

4438 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

4439 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

4440 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

4441 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

4442 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

4443 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

4444 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

4445 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

4447 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

4448 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

4449 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

4451 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

4452 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

4453 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

4454 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

4455 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

4456 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

4459 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

4460 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

4461 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

4462 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

4463 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

4464 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

4466 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

4467 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

4468 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

4469 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

4470 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

4471 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

4474 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

4483 
	#RTC_CRH_SECIE
 ((
ušt8_t
)0x01è

	)

4484 
	#RTC_CRH_ALRIE
 ((
ušt8_t
)0x02è

	)

4485 
	#RTC_CRH_OWIE
 ((
ušt8_t
)0x04è

	)

4488 
	#RTC_CRL_SECF
 ((
ušt8_t
)0x01è

	)

4489 
	#RTC_CRL_ALRF
 ((
ušt8_t
)0x02è

	)

4490 
	#RTC_CRL_OWF
 ((
ušt8_t
)0x04è

	)

4491 
	#RTC_CRL_RSF
 ((
ušt8_t
)0x08è

	)

4492 
	#RTC_CRL_CNF
 ((
ušt8_t
)0x10è

	)

4493 
	#RTC_CRL_RTOFF
 ((
ušt8_t
)0x20è

	)

4496 
	#RTC_PRLH_PRL
 ((
ušt16_t
)0x000Fè

	)

4499 
	#RTC_PRLL_PRL
 ((
ušt16_t
)0xFFFFè

	)

4502 
	#RTC_DIVH_RTC_DIV
 ((
ušt16_t
)0x000Fè

	)

4505 
	#RTC_DIVL_RTC_DIV
 ((
ušt16_t
)0xFFFFè

	)

4508 
	#RTC_CNTH_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4511 
	#RTC_CNTL_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4514 
	#RTC_ALRH_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4517 
	#RTC_ALRL_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4526 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4529 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4530 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4531 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4532 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4535 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4538 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4539 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4548 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

4549 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

4550 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

4551 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

4552 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

4553 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

4554 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

4555 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

4557 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

4560 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

4561 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

4562 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

4563 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

4564 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

4565 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

4566 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

4567 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

4569 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

4570 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

4571 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

4573 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

4576 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

4585 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4586 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4588 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4589 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4590 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4592 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4593 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4594 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4596 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4597 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4598 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4599 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4600 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4601 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4602 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4603 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4604 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4605 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4608 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4609 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4611 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4612 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4613 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4615 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4616 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4617 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4619 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4620 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4621 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4622 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4623 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4624 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4625 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4626 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4627 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4628 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4631 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4632 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4634 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4635 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4636 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4638 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4639 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4640 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4642 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4643 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4644 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4645 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4646 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4647 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4648 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4649 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4650 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4651 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4654 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4655 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4657 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4658 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4659 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4661 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4662 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4663 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4665 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4666 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4667 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4668 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4669 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4670 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4671 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4672 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4673 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4674 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4677 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4678 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4679 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4680 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4681 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4683 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4684 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4685 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4686 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4687 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4689 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4690 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4691 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4692 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4693 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4695 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4696 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4697 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4698 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4699 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4701 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4702 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4703 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4704 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4705 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4707 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4708 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4709 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4710 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4711 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4713 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4714 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4715 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4718 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4719 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4720 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4721 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4722 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4724 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4725 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4726 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4727 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4728 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4730 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4731 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4732 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4733 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4734 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4736 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4737 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4738 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4739 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4740 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4742 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4743 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4744 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4745 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4746 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4748 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4749 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4750 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4751 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4752 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4754 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4755 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4756 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4759 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4760 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4761 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4762 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4763 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4765 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4766 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4767 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4768 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4769 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4771 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4772 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4773 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4774 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4775 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4777 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4778 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4779 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4780 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4781 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4783 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4784 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4785 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4786 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4787 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4789 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4790 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4791 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4792 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4793 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4795 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4796 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4797 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4800 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4801 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4802 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4803 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4804 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4806 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4807 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4808 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4809 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4810 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4812 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4813 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4814 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4815 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4816 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4818 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4819 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4820 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4821 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4822 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4824 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4825 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4826 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4827 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4828 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4830 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4831 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4832 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4833 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4834 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4836 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4837 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4838 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4841 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4842 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4843 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4844 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4845 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4847 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4848 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4849 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4850 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4851 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4853 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4854 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4855 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4856 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4857 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4859 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4860 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4861 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4862 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4863 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4865 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4866 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4867 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4868 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4869 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4871 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4872 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4873 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4876 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4877 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4878 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4879 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4880 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4882 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4883 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4884 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4885 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4886 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4888 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4889 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4890 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4891 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4892 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4894 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4895 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4896 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4897 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4898 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4900 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4901 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4902 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4903 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4904 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4906 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4907 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4908 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4911 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4912 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4913 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4914 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4915 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4917 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4918 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4919 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4920 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4921 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4923 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4924 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4925 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4926 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4927 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4929 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4930 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4931 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4932 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4933 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4935 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4936 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4937 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4938 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4939 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4941 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4942 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4943 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4946 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4947 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4948 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4949 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4950 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4952 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4953 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4954 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4955 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4956 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4958 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4959 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4960 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4961 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4962 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4964 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4965 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4966 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4967 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4968 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4970 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4971 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4972 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4973 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4974 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4976 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4977 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4978 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4981 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4982 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4983 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

4985 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

4986 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4987 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4989 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4991 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4992 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4993 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4994 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4995 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4997 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

4998 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4999 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5000 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5001 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5003 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5004 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5005 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5006 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5009 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5010 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5011 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5013 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5014 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5015 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5017 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5019 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5020 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5021 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5022 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5023 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5025 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5026 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5027 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5028 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5029 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5031 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5032 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5033 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5034 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5037 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5038 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5039 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5041 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5042 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5043 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5045 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5047 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5048 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5049 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5050 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5051 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5053 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5054 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5055 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5056 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5057 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5059 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5060 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5061 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5062 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5065 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5066 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5067 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5068 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5069 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5070 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5071 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5074 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5075 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5076 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5077 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5078 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5079 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5080 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5083 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5084 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5085 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5086 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5087 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5088 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5089 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5092 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5093 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5094 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5095 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5096 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5097 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5098 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5099 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5100 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5102 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5103 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5104 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5105 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5106 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5107 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5108 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5109 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5110 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5112 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5113 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5114 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5115 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5116 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5117 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5118 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5119 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5120 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5122 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5123 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5124 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5125 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5126 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5127 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5128 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5129 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5130 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5133 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5134 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5135 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5136 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5137 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5138 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5139 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5140 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5141 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5143 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5144 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5145 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5146 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5147 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5148 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5149 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5150 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5151 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5153 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5154 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5155 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5156 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5157 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5158 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5159 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5160 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5161 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5163 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5164 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5165 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5166 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5167 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5168 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5169 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5170 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5171 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5174 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5175 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5176 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5177 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5178 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5179 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5180 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5181 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5182 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5184 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5185 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5186 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5187 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5188 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5189 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5190 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5191 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5192 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5194 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5195 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5196 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5197 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5198 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5199 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5200 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5201 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5202 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5204 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5205 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5206 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5207 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5208 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5209 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5210 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5211 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5212 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5215 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5216 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5217 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5218 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5219 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5220 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5221 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5222 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5223 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5225 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5226 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5227 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5228 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5229 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5230 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5231 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5232 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5233 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5235 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5236 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5237 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5238 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5239 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5240 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5241 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5242 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5243 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5245 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5246 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5247 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5248 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5249 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5250 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5251 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5252 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5253 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5256 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5257 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5258 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5259 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5260 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5261 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5262 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5263 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5264 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5266 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5267 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5268 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5269 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5270 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5271 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5272 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5273 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5274 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5276 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5277 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5278 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5279 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5280 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5281 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5282 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5283 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5284 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5286 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5287 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5288 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5289 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5290 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5291 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5292 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5293 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5294 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5297 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5298 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5299 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5300 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5301 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5302 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5303 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5304 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5305 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5307 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5308 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5309 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5310 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5311 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5312 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5313 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5314 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5315 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5317 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5318 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5319 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5320 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5321 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5322 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5323 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5324 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5325 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5327 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5328 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5329 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5330 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5331 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5332 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5333 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5334 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5335 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5338 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5339 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5340 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5341 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5342 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5343 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5344 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5345 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5346 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5348 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5349 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5350 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5351 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5352 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5353 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5354 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5355 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5356 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5358 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5359 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5360 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5361 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5362 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5363 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5364 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5365 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5366 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5368 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5369 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5370 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5371 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5372 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5373 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5374 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5375 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5376 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5379 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5382 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5391 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5392 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5393 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5396 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5397 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5398 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5399 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5401 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5402 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5403 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5405 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5406 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5409 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5412 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5414 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5415 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5416 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5418 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5419 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5420 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5421 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5422 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5423 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5424 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5427 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5430 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5433 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5436 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5439 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5442 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5445 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5448 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5451 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5452 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5453 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5454 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5456 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5457 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5458 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5459 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5460 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5462 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5463 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5464 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5465 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5468 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5471 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5472 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5473 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5474 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5475 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5476 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5477 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5478 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5479 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5480 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5481 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5482 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5483 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5484 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5485 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5486 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5487 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5488 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5489 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5490 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5491 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5492 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5493 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5494 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5497 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5498 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5499 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5500 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5501 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5502 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5503 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5504 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5505 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5506 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5507 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5508 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5509 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5512 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5513 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5514 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5515 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5516 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5517 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5518 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5519 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5520 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5521 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5522 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5523 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5524 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5525 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5526 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5527 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5528 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5529 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5530 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5531 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5532 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5533 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5534 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5535 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5538 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5541 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5551 
	#USB_EP0R_EA
 ((
ušt16_t
)0x000Fè

	)

5553 
	#USB_EP0R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5554 
	#USB_EP0R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5555 
	#USB_EP0R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5557 
	#USB_EP0R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5558 
	#USB_EP0R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5559 
	#USB_EP0R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5561 
	#USB_EP0R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5562 
	#USB_EP0R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5563 
	#USB_EP0R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5565 
	#USB_EP0R_SETUP
 ((
ušt16_t
)0x0800è

	)

5567 
	#USB_EP0R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5568 
	#USB_EP0R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5569 
	#USB_EP0R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5571 
	#USB_EP0R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5572 
	#USB_EP0R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5575 
	#USB_EP1R_EA
 ((
ušt16_t
)0x000Fè

	)

5577 
	#USB_EP1R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5578 
	#USB_EP1R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5579 
	#USB_EP1R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5581 
	#USB_EP1R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5582 
	#USB_EP1R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5583 
	#USB_EP1R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5585 
	#USB_EP1R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5586 
	#USB_EP1R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5587 
	#USB_EP1R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5589 
	#USB_EP1R_SETUP
 ((
ušt16_t
)0x0800è

	)

5591 
	#USB_EP1R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5592 
	#USB_EP1R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5593 
	#USB_EP1R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5595 
	#USB_EP1R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5596 
	#USB_EP1R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5599 
	#USB_EP2R_EA
 ((
ušt16_t
)0x000Fè

	)

5601 
	#USB_EP2R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5602 
	#USB_EP2R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5603 
	#USB_EP2R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5605 
	#USB_EP2R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5606 
	#USB_EP2R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5607 
	#USB_EP2R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5609 
	#USB_EP2R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5610 
	#USB_EP2R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5611 
	#USB_EP2R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5613 
	#USB_EP2R_SETUP
 ((
ušt16_t
)0x0800è

	)

5615 
	#USB_EP2R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5616 
	#USB_EP2R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5617 
	#USB_EP2R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5619 
	#USB_EP2R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5620 
	#USB_EP2R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5623 
	#USB_EP3R_EA
 ((
ušt16_t
)0x000Fè

	)

5625 
	#USB_EP3R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5626 
	#USB_EP3R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5627 
	#USB_EP3R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5629 
	#USB_EP3R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5630 
	#USB_EP3R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5631 
	#USB_EP3R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5633 
	#USB_EP3R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5634 
	#USB_EP3R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5635 
	#USB_EP3R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5637 
	#USB_EP3R_SETUP
 ((
ušt16_t
)0x0800è

	)

5639 
	#USB_EP3R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5640 
	#USB_EP3R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5641 
	#USB_EP3R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5643 
	#USB_EP3R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5644 
	#USB_EP3R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5647 
	#USB_EP4R_EA
 ((
ušt16_t
)0x000Fè

	)

5649 
	#USB_EP4R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5650 
	#USB_EP4R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5651 
	#USB_EP4R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5653 
	#USB_EP4R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5654 
	#USB_EP4R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5655 
	#USB_EP4R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5657 
	#USB_EP4R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5658 
	#USB_EP4R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5659 
	#USB_EP4R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5661 
	#USB_EP4R_SETUP
 ((
ušt16_t
)0x0800è

	)

5663 
	#USB_EP4R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5664 
	#USB_EP4R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5665 
	#USB_EP4R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5667 
	#USB_EP4R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5668 
	#USB_EP4R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5671 
	#USB_EP5R_EA
 ((
ušt16_t
)0x000Fè

	)

5673 
	#USB_EP5R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5674 
	#USB_EP5R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5675 
	#USB_EP5R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5677 
	#USB_EP5R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5678 
	#USB_EP5R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5679 
	#USB_EP5R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5681 
	#USB_EP5R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5682 
	#USB_EP5R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5683 
	#USB_EP5R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5685 
	#USB_EP5R_SETUP
 ((
ušt16_t
)0x0800è

	)

5687 
	#USB_EP5R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5688 
	#USB_EP5R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5689 
	#USB_EP5R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5691 
	#USB_EP5R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5692 
	#USB_EP5R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5695 
	#USB_EP6R_EA
 ((
ušt16_t
)0x000Fè

	)

5697 
	#USB_EP6R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5698 
	#USB_EP6R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5699 
	#USB_EP6R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5701 
	#USB_EP6R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5702 
	#USB_EP6R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5703 
	#USB_EP6R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5705 
	#USB_EP6R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5706 
	#USB_EP6R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5707 
	#USB_EP6R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5709 
	#USB_EP6R_SETUP
 ((
ušt16_t
)0x0800è

	)

5711 
	#USB_EP6R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5712 
	#USB_EP6R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5713 
	#USB_EP6R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5715 
	#USB_EP6R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5716 
	#USB_EP6R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5719 
	#USB_EP7R_EA
 ((
ušt16_t
)0x000Fè

	)

5721 
	#USB_EP7R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5722 
	#USB_EP7R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5723 
	#USB_EP7R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5725 
	#USB_EP7R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5726 
	#USB_EP7R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5727 
	#USB_EP7R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5729 
	#USB_EP7R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5730 
	#USB_EP7R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5731 
	#USB_EP7R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5733 
	#USB_EP7R_SETUP
 ((
ušt16_t
)0x0800è

	)

5735 
	#USB_EP7R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5736 
	#USB_EP7R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5737 
	#USB_EP7R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5739 
	#USB_EP7R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5740 
	#USB_EP7R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5744 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001è

	)

5745 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002è

	)

5746 
	#USB_CNTR_LP_MODE
 ((
ušt16_t
)0x0004è

	)

5747 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008è

	)

5748 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010è

	)

5749 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100è

	)

5750 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200è

	)

5751 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400è

	)

5752 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800è

	)

5753 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000è

	)

5754 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000è

	)

5755 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000è

	)

5756 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000è

	)

5759 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000Fè

	)

5760 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010è

	)

5761 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100è

	)

5762 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200è

	)

5763 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400è

	)

5764 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800è

	)

5765 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000è

	)

5766 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000è

	)

5767 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000è

	)

5768 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000è

	)

5771 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFè

	)

5772 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800è

	)

5773 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000è

	)

5774 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000è

	)

5775 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000è

	)

5778 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7Fè

	)

5779 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01è

	)

5780 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02è

	)

5781 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04è

	)

5782 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08è

	)

5783 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10è

	)

5784 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20è

	)

5785 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40è

	)

5787 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80è

	)

5790 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8è

	)

5794 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ušt16_t
)0xFFFEè

	)

5797 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ušt16_t
)0xFFFEè

	)

5800 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ušt16_t
)0xFFFEè

	)

5803 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ušt16_t
)0xFFFEè

	)

5806 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ušt16_t
)0xFFFEè

	)

5809 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ušt16_t
)0xFFFEè

	)

5812 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ušt16_t
)0xFFFEè

	)

5815 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ušt16_t
)0xFFFEè

	)

5820 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ušt16_t
)0x03FFè

	)

5823 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ušt16_t
)0x03FFè

	)

5826 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ušt16_t
)0x03FFè

	)

5829 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ušt16_t
)0x03FFè

	)

5832 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ušt16_t
)0x03FFè

	)

5835 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ušt16_t
)0x03FFè

	)

5838 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ušt16_t
)0x03FFè

	)

5841 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ušt16_t
)0x03FFè

	)

5846 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5849 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5852 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5855 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5858 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5861 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5864 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ušt16_t
)0x000003FFè

	)

5867 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ušt16_t
)0x03FF0000è

	)

5870 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5873 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5876 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5879 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5882 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5885 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5888 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5891 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5896 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ušt16_t
)0xFFFEè

	)

5899 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ušt16_t
)0xFFFEè

	)

5902 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ušt16_t
)0xFFFEè

	)

5905 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ušt16_t
)0xFFFEè

	)

5908 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ušt16_t
)0xFFFEè

	)

5911 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ušt16_t
)0xFFFEè

	)

5914 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ušt16_t
)0xFFFEè

	)

5917 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ušt16_t
)0xFFFEè

	)

5922 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ušt16_t
)0x03FFè

	)

5924 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5925 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5926 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5927 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5928 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5929 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5931 
	#USB_COUNT0_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5934 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ušt16_t
)0x03FFè

	)

5936 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5937 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5938 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5939 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5940 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5941 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5943 
	#USB_COUNT1_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5946 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ušt16_t
)0x03FFè

	)

5948 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5949 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5950 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5951 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5952 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5953 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5955 
	#USB_COUNT2_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5958 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ušt16_t
)0x03FFè

	)

5960 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5961 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5962 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5963 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5964 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5965 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5967 
	#USB_COUNT3_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5970 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ušt16_t
)0x03FFè

	)

5972 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5973 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5974 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5975 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5976 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5977 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5979 
	#USB_COUNT4_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5982 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ušt16_t
)0x03FFè

	)

5984 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5985 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5986 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5987 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5988 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5989 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5991 
	#USB_COUNT5_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5994 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ušt16_t
)0x03FFè

	)

5996 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5997 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5998 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5999 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6000 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6001 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6003 
	#USB_COUNT6_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6006 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ušt16_t
)0x03FFè

	)

6008 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6009 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6010 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6011 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6012 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6013 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6015 
	#USB_COUNT7_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6020 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6022 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6023 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6024 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6025 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6026 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6027 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6029 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6032 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6034 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6035 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6036 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6037 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6038 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6039 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6041 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6044 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6046 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6047 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6048 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6049 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6050 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6051 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6053 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6056 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6058 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6059 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6060 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6061 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6062 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6063 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6065 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6068 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6070 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6071 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6072 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6073 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6074 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6075 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6077 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6080 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6082 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6083 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6084 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6085 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6086 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6087 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6089 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6092 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6094 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6095 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6096 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6097 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6098 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6099 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6101 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6104 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6106 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6107 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6108 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6109 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6110 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6111 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6113 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6116 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6118 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6119 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6120 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6121 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6122 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6123 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6125 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6128 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6130 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6131 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6132 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6133 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6134 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6135 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6137 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6140 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6142 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6143 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6144 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6145 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6146 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6147 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6149 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6152 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6154 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6155 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6156 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6157 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6158 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6159 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6161 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6164 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6166 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6167 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6168 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6169 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6170 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6171 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6173 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6176 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6178 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6179 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6180 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6181 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6182 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6183 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6185 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6188 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6190 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6191 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6192 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6193 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6194 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6195 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6197 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6200 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6202 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6203 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6204 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6205 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6206 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6207 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6209 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6219 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

6220 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

6221 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

6222 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

6223 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

6224 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

6225 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

6226 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

6227 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

6230 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

6231 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

6232 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

6233 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

6234 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

6235 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

6236 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

6237 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

6238 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

6241 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

6242 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

6243 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

6244 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

6245 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

6246 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

6247 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

6248 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

6249 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

6250 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

6251 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

6252 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

6253 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

6254 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

6255 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

6256 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

6258 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

6259 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

6260 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

6261 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

6263 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

6264 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

6265 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

6266 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

6269 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

6270 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

6271 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

6272 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

6275 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

6276 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

6277 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

6278 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

6281 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

6282 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

6283 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

6284 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

6285 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

6286 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

6287 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

6288 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

6289 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

6290 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

6291 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

6292 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

6293 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

6294 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

6297 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

6298 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

6299 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

6301 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

6302 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

6303 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

6304 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

6306 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

6307 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

6310 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

6311 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

6312 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

6313 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

6314 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

6315 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

6319 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6320 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6321 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6322 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6323 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6326 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6327 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

6328 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6331 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6332 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6333 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6334 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6337 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6338 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6339 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6340 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6343 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6344 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6345 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6346 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6347 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6350 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6351 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

6352 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6355 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6356 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6357 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6358 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6361 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6362 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6363 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6364 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6367 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6368 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

6369 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

6370 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6371 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6374 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6375 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

6376 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6379 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6380 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6381 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6382 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6385 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6386 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6387 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6388 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6391 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6392 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6393 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6394 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6397 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6398 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6399 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6402 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6403 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6404 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6405 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6408 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6409 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6410 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6411 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6414 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6415 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6416 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6417 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6420 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6421 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6422 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6425 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6426 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6427 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6428 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6431 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6432 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6433 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6434 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6438 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

6441 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

6442 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

6443 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

6444 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

6445 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

6446 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

6447 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

6448 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

6449 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

6450 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

6451 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

6452 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

6453 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

6454 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

6455 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

6458 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

6459 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

6460 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

6461 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

6462 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

6463 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

6464 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

6465 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

6466 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

6467 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

6468 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

6469 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

6470 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

6471 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

6472 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

6475 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

6476 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

6477 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

6478 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

6479 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

6480 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

6481 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

6482 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

6483 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

6484 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

6485 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

6486 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

6487 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

6488 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

6489 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

6492 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

6493 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

6494 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

6495 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

6496 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

6497 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

6498 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

6499 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

6500 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

6501 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

6502 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

6503 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

6504 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

6505 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

6506 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

6509 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6510 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6511 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6512 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6513 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6514 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6515 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6516 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6517 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6518 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6519 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6520 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6521 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6522 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6523 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6524 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6525 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6526 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6527 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6528 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6529 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6530 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6531 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6532 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6533 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6534 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6535 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6536 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6537 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6538 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6539 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6540 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6543 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6544 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6545 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6546 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6547 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6548 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6549 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6550 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6551 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6552 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6553 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6554 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6555 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6556 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6557 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6558 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6559 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6560 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6561 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6562 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6563 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6564 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6565 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6566 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6567 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6568 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6569 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6570 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6571 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6572 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6573 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6574 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6577 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6578 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6579 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6580 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6581 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6582 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6583 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6584 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6585 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6586 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6587 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6588 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6589 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6590 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6591 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6592 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6593 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6594 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6595 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6596 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6597 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6598 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6599 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6600 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6601 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6602 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6603 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6604 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6605 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6606 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6607 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6608 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6611 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6612 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6613 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6614 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6615 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6616 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6617 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6618 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6619 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6620 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6621 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6622 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6623 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6624 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6625 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6626 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6627 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6628 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6629 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6630 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6631 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6632 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6633 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6634 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6635 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6636 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6637 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6638 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6639 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6640 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6641 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6642 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6645 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6646 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6647 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6648 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6649 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6650 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6651 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6652 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6653 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6654 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6655 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6656 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6657 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6658 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6659 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6660 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6661 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6662 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6663 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6664 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6665 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6666 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6667 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6668 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6669 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6670 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6671 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6672 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6673 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6674 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6675 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6676 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6679 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6680 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6681 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6682 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6683 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6684 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6685 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6686 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6687 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6688 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6689 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6690 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6691 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6692 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6693 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6694 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6695 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6696 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6697 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6698 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6699 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6700 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6701 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6702 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6703 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6704 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6705 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6706 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6707 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6708 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6709 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6710 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6713 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6714 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6715 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6716 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6717 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6718 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6719 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6720 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6721 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6722 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6723 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6724 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6725 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6726 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6727 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6728 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6729 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6730 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6731 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6732 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6733 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6734 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6735 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6736 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6737 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6738 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6739 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6740 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6741 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6742 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6743 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6744 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6747 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6748 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6749 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6750 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6751 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6752 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6753 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6754 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6755 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6756 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6757 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6758 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6759 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6760 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6761 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6762 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6763 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6764 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6765 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6766 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6767 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6768 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6769 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6770 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6771 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6772 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6773 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6774 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6775 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6776 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6777 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6778 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6781 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6782 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6783 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6784 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6785 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6786 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6787 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6788 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6789 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6790 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6791 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6792 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6793 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6794 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6795 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6796 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6797 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6798 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6799 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6800 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6801 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6802 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6803 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6804 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6805 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6806 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6807 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6808 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6809 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6810 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6811 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6812 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6815 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6816 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6817 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6818 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6819 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6820 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6821 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6822 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6823 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6824 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6825 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6826 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6827 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6828 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6829 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6830 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6831 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6832 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6833 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6834 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6835 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6836 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6837 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6838 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6839 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6840 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6841 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6842 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6843 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6844 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6845 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6846 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6849 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6850 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6851 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6852 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6853 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6854 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6855 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6856 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6857 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6858 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6859 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6860 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6861 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6862 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6863 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6864 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6865 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6866 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6867 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6868 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6869 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6870 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6871 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6872 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6873 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6874 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6875 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6876 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6877 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6878 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6879 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6880 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6883 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6884 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6885 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6886 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6887 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6888 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6889 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6890 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6891 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6892 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6893 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6894 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6895 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6896 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6897 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6898 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6899 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6900 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6901 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6902 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6903 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6904 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6905 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6906 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6907 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6908 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6909 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6910 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6911 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6912 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6913 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6914 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6917 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6918 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6919 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6920 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6921 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6922 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6923 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6924 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6925 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6926 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6927 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6928 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6929 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6930 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6931 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6932 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6933 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6934 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6935 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6936 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6937 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6938 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6939 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6940 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6941 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6942 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6943 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6944 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6945 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6946 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6947 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6948 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6951 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6952 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6953 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6954 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6955 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6956 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6957 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6958 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6959 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6960 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6961 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6962 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6963 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6964 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6965 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6966 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6967 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6968 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6969 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6970 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6971 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6972 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6973 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6974 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6975 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6976 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6977 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6978 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6979 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6980 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6981 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6982 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6985 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

6986 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

6987 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

6988 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

6989 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

6990 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

6991 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

6992 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

6993 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

6994 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

6995 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

6996 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

6997 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

6998 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

6999 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7000 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7001 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7002 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7003 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7004 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7005 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7006 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7007 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7008 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7009 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7010 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7011 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7012 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7013 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7014 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7015 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7016 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7019 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7020 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7021 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7022 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7023 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7024 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7025 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7026 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7027 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7028 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7029 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7030 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7031 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7032 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7033 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7034 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7035 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7036 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7037 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7038 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7039 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7040 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7041 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7042 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7043 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7044 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7045 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7046 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7047 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7048 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7049 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7050 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7053 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7054 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7055 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7056 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7057 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7058 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7059 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7060 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7061 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7062 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7063 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7064 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7065 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7066 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7067 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7068 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7069 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7070 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7071 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7072 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7073 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7074 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7075 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7076 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7077 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7078 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7079 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7080 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7081 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7082 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7083 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7084 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7087 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7088 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7089 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7090 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7091 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7092 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7093 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7094 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7095 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7096 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7097 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7098 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7099 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7100 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7101 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7102 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7103 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7104 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7105 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7106 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7107 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7108 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7109 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7110 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7111 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7112 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7113 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7114 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7115 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7116 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7117 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7118 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7121 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7122 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7123 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7124 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7125 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7126 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7127 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7128 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7129 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7130 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7131 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7132 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7133 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7134 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7135 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7136 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7137 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7138 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7139 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7140 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7141 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7142 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7143 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7144 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7145 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7146 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7147 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7148 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7149 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7150 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7151 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7152 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7155 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7156 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7157 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7158 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7159 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7160 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7161 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7162 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7163 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7164 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7165 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7166 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7167 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7168 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7169 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7170 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7171 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7172 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7173 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7174 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7175 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7176 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7177 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7178 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7179 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7180 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7181 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7182 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7183 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7184 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7185 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7186 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7189 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7190 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7191 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7192 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7193 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7194 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7195 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7196 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7197 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7198 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7199 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7200 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7201 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7202 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7203 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7204 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7205 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7206 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7207 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7208 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7209 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7210 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7211 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7212 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7213 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7214 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7215 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7216 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7217 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7218 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7219 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7220 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7223 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7224 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7225 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7226 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7227 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7228 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7229 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7230 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7231 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7232 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7233 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7234 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7235 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7236 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7237 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7238 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7239 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7240 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7241 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7242 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7243 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7244 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7245 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7246 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7247 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7248 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7249 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7250 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7251 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7252 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7253 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7254 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7257 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7258 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7259 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7260 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7261 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7262 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7263 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7264 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7265 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7266 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7267 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7268 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7269 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7270 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7271 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7272 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7273 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7274 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7275 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7276 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7277 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7278 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7279 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7280 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7281 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7282 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7283 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7284 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7285 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7286 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7287 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7288 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7291 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7292 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7293 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7294 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7295 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7296 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7297 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7298 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7299 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7300 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7301 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7302 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7303 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7304 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7305 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7306 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7307 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7308 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7309 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7310 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7311 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7312 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7313 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7314 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7315 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7316 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7317 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7318 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7319 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7320 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7321 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7322 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7325 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7326 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7327 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7328 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7329 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7330 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7331 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7332 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7333 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7334 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7335 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7336 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7337 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7338 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7339 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7340 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7341 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7342 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7343 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7344 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7345 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7346 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7347 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7348 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7349 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7350 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7351 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7352 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7353 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7354 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7355 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7356 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7359 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7360 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7361 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7362 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7363 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7364 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7365 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7366 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7367 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7368 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7369 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7370 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7371 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7372 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7373 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7374 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7375 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7376 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7377 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7378 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7379 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7380 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7381 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7382 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7383 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7384 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7385 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7386 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7387 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7388 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7389 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7390 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7393 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7394 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7395 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7396 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7397 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7398 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7399 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7400 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7401 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7402 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7403 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7404 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7405 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7406 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7407 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7408 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7409 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7410 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7411 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7412 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7413 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7414 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7415 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7416 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7417 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7418 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7419 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7420 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7421 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7422 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7423 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7424 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7427 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7428 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7429 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7430 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7431 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7432 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7433 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7434 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7435 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7436 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7437 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7438 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7439 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7440 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7441 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7442 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7443 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7444 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7445 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7446 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7447 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7448 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7449 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7450 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7451 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7452 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7453 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7454 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7455 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7456 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7457 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7458 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7467 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

7468 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

7469 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

7471 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

7472 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

7473 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

7474 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

7476 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

7477 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

7478 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

7479 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

7480 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

7481 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

7482 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

7483 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

7484 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

7485 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

7488 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

7489 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

7490 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

7491 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

7492 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

7493 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

7496 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

7497 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

7498 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

7499 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

7500 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

7501 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

7502 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

7503 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

7506 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

7509 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

7512 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

7515 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

7518 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

7520 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

7521 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

7522 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

7524 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

7526 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

7527 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

7528 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

7530 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

7532 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

7533 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

7534 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

7536 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

7537 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

7540 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

7541 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

7542 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

7551 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7552 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7553 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7554 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7555 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7556 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7557 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7558 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7559 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7560 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7561 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7562 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7563 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7564 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7567 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7568 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7569 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7570 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7571 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7572 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7573 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7575 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7576 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7577 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7578 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7579 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7582 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7583 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7585 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7586 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7587 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7588 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7589 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7590 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7591 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7592 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7593 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7594 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7596 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7599 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7600 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7603 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7606 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7607 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7608 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7609 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7610 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7611 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7612 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7613 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7614 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7615 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7616 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7617 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7618 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7619 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7622 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7623 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7624 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7625 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7626 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7627 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7628 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7629 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7632 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7633 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7634 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7637 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7646 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7647 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7648 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7649 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7650 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7651 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7652 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7653 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7654 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7655 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7658 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7661 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7662 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7665 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7666 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7667 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7668 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7669 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7670 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7671 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7672 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7673 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7674 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7675 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7676 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7677 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7678 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7679 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7682 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7683 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7684 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7685 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7686 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7687 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7688 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7690 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7691 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7692 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7694 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7697 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7698 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7699 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7700 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7701 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7702 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7703 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7704 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7705 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7706 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7707 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7708 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7711 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7712 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7713 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7714 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7715 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7716 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7717 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7718 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7719 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7721 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7730 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

7732 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

7733 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

7734 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

7735 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

7736 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

7737 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

7738 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

7739 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

7740 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

7741 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

7742 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

7743 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

7744 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

7745 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

7746 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

7747 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

7748 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

7751 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001è

	)

7752 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

7753 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

7754 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020è

	)

7756 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0è

	)

7757 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040è

	)

7758 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080è

	)

7760 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ušt32_t
)0x00000100è

	)

7761 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000200è

	)

7762 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000400è

	)

7763 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000800è

	)

7764 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ušt32_t
)0x00001000è

	)

7765 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ušt32_t
)0x00002000è

	)

7766 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ušt32_t
)0x00004000è

	)

7767 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000è

	)

7768 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000è

	)

7769 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ušt32_t
)0x00020000è

	)

7770 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ušt32_t
)0x00040000è

	)

7771 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ušt32_t
)0x00080000è

	)

7772 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ušt32_t
)0x00100000è

	)

7773 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ušt32_t
)0x00200000è

	)

7774 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ušt32_t
)0x00400000è

	)

7775 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ušt32_t
)0x00800000è

	)

7776 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ušt32_t
)0x01000000è

	)

7777 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ušt32_t
)0x02000000è

	)

7778 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ušt32_t
)0x04000000è

	)

7779 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ušt32_t
)0x08000000è

	)

7780 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ušt32_t
)0x10000000è

	)

7781 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ušt32_t
)0x20000000è

	)

7782 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ušt32_t
)0x40000000è

	)

7791 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x03è

	)

7792 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x00è

	)

7793 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x01è

	)

7794 
	#FLASH_ACR_LATENCY_2
 ((
ušt8_t
)0x02è

	)

7796 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

7797 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

7798 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20è

	)

7801 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7804 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7807 
	#FLASH_SR_BSY
 ((
ušt8_t
)0x01è

	)

7808 
	#FLASH_SR_PGERR
 ((
ušt8_t
)0x04è

	)

7809 
	#FLASH_SR_WRPRTERR
 ((
ušt8_t
)0x10è

	)

7810 
	#FLASH_SR_EOP
 ((
ušt8_t
)0x20è

	)

7813 
	#FLASH_CR_PG
 ((
ušt16_t
)0x0001è

	)

7814 
	#FLASH_CR_PER
 ((
ušt16_t
)0x0002è

	)

7815 
	#FLASH_CR_MER
 ((
ušt16_t
)0x0004è

	)

7816 
	#FLASH_CR_OPTPG
 ((
ušt16_t
)0x0010è

	)

7817 
	#FLASH_CR_OPTER
 ((
ušt16_t
)0x0020è

	)

7818 
	#FLASH_CR_STRT
 ((
ušt16_t
)0x0040è

	)

7819 
	#FLASH_CR_LOCK
 ((
ušt16_t
)0x0080è

	)

7820 
	#FLASH_CR_OPTWRE
 ((
ušt16_t
)0x0200è

	)

7821 
	#FLASH_CR_ERRIE
 ((
ušt16_t
)0x0400è

	)

7822 
	#FLASH_CR_EOPIE
 ((
ušt16_t
)0x1000è

	)

7825 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7828 
	#FLASH_OBR_OPTERR
 ((
ušt16_t
)0x0001è

	)

7829 
	#FLASH_OBR_RDPRT
 ((
ušt16_t
)0x0002è

	)

7831 
	#FLASH_OBR_USER
 ((
ušt16_t
)0x03FCè

	)

7832 
	#FLASH_OBR_WDG_SW
 ((
ušt16_t
)0x0004è

	)

7833 
	#FLASH_OBR_nRST_STOP
 ((
ušt16_t
)0x0008è

	)

7834 
	#FLASH_OBR_nRST_STDBY
 ((
ušt16_t
)0x0010è

	)

7835 
	#FLASH_OBR_BFB2
 ((
ušt16_t
)0x0020è

	)

7838 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7843 
	#FLASH_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

7844 
	#FLASH_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

7847 
	#FLASH_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

7848 
	#FLASH_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

7851 
	#FLASH_D©a0_D©a0
 ((
ušt32_t
)0x000000FFè

	)

7852 
	#FLASH_D©a0_nD©a0
 ((
ušt32_t
)0x0000FF00è

	)

7855 
	#FLASH_D©a1_D©a1
 ((
ušt32_t
)0x00FF0000è

	)

7856 
	#FLASH_D©a1_nD©a1
 ((
ušt32_t
)0xFF000000è

	)

7859 
	#FLASH_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

7860 
	#FLASH_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

7863 
	#FLASH_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

7864 
	#FLASH_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

7867 
	#FLASH_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

7868 
	#FLASH_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

7871 
	#FLASH_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

7872 
	#FLASH_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

7874 #ifdeà
STM32F10X_CL


7879 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7880 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7881 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7882 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7883 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7884 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7885 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7886 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7887 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7888 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7889 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7890 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7891 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7892 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7893 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7894 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7895 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7896 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7897 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7898 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7900 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7901 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7902 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7903 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7904 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7905 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7906 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7909 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7910 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7911 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7912 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7913 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7914 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7915 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7916 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 ((
ušt32_t
)0x000000C0è

	)

7917 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7918 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7919 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7920 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7921 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7922 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7925 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7928 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7931 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7932 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7933 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7934 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7935 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7936 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7937 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7938 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7941 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7944 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7945 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7946 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7947 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

7948 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

7949 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

7950 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

7951 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

7952 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

7953 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

7954 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

7957 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

7958 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

7961 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

7975 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

7976 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

7977 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

7978 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

7979 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

7980 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

7981 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

7984 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

7985 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

7986 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

7987 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

7988 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

7991 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

7992 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

7995 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

7998 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8001 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

8002 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

8003 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8004 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8005 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8006 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8007 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8008 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8009 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8010 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

8013 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8016 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

8017 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

8018 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8019 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8020 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8021 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8022 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8023 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8024 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8025 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

8028 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8031 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

8032 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

8033 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8034 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8035 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8036 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8037 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8038 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8039 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8040 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

8043 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8050 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

8051 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

8052 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

8053 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

8056 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

8057 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

8058 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

8061 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

8062 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

8063 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

8066 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

8067 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

8068 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

8071 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

8072 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

8073 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

8076 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8079 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8082 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8085 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8088 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8091 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8098 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

8099 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

8100 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

8101 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

8102 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

8103 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

8106 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

8109 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8112 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

8113 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8116 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8119 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

8120 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8123 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

8126 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

8129 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8136 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

8137 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

8138 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

8139 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

8140 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

8141 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

8142 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

8143 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

8144 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

8145 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

8146 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

8147 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

8148 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

8149 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

8150 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

8151 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

8152 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

8153 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

8154 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

8155 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

8156 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

8157 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

8158 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

8159 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

8160 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

8161 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

8162 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

8163 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

8164 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

8165 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

8166 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

8167 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

8168 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

8169 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

8170 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

8171 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

8172 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

8173 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

8176 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8179 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8182 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8185 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8188 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

8189 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

8190 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

8191 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

8193 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

8194 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

8195 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

8196 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

8197 
	#ETH_DMASR_TPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8198 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

8199 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

8200 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

8201 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

8202 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

8203 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

8204 
	#ETH_DMASR_RPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8205 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

8206 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

8207 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

8208 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

8209 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

8210 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

8211 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

8212 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

8213 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

8214 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

8215 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

8216 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

8217 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

8218 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

8219 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

8220 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

8221 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

8222 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

8223 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

8224 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

8227 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

8228 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

8229 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

8230 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

8231 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

8232 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

8233 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8234 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

8235 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

8236 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

8237 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

8238 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

8239 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

8240 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

8241 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

8242 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

8243 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

8244 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

8245 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8246 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

8247 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

8248 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

8249 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

8250 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

8253 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

8254 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

8255 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

8256 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

8257 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

8258 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

8259 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

8260 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

8261 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

8262 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

8263 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

8264 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

8265 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

8266 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

8267 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

8270 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

8271 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

8272 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

8273 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

8276 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8279 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8282 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8285 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8296 #ifdeà
USE_STDPERIPH_DRIVER


8297 
	~"¡m32f10x_cÚf.h
"

8304 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

8306 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

8308 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

8310 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

8312 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

8314 
	#READ_REG
(
REG
è((REG))

	)

8316 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

8322 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\stm32f10x_conf.h

23 #iâdeà
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"¡m32f10x_adc.h
"

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_ÿn.h
"

31 
	~"¡m32f10x_ûc.h
"

32 
	~"¡m32f10x_üc.h
"

33 
	~"¡m32f10x_dac.h
"

34 
	~"¡m32f10x_dbgmcu.h
"

35 
	~"¡m32f10x_dma.h
"

36 
	~"¡m32f10x_exti.h
"

37 
	~"¡m32f10x_æash.h
"

38 
	~"¡m32f10x_fsmc.h
"

39 
	~"¡m32f10x_gpio.h
"

40 
	~"¡m32f10x_i2c.h
"

41 
	~"¡m32f10x_iwdg.h
"

42 
	~"¡m32f10x_pwr.h
"

43 
	~"¡m32f10x_rcc.h
"

44 
	~"¡m32f10x_¹c.h
"

45 
	~"¡m32f10x_sdio.h
"

46 
	~"¡m32f10x_¥i.h
"

47 
	~"¡m32f10x_tim.h
"

48 
	~"¡m32f10x_u§¹.h
"

49 
	~"¡m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifdeà 
USE_FULL_ASSERT


68 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

72 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@D:\work\touchPrint\stm32f10x_it.c

25 
	~"¡m32f10x_™.h
"

26 
	~"b¥.h
"

30 
	$NMI_HªdËr
 ( )

32 
	}
}

34 
	$H¬dFauÉ_HªdËr
 ( )

40 
	}
}

42 
	$MemMªage_HªdËr
 ( )

48 
	}
}

51 
	$BusFauÉ_HªdËr
 ( )

57 
	}
}

59 
	$U§geFauÉ_HªdËr
 ( )

65 
	}
}

67 
	$SVC_HªdËr
 ( )

69 
	}
}

71 
	$DebugMÚ_HªdËr
 ( )

73 
	}
}

75 
	$P’dSV_HªdËr
 ( )

77 
	}
}

79 
	$SysTick_HªdËr
 ( )

81 
	}
}

83 
my__sÿn
();

85 
	$EXTI15_10_IRQHªdËr
 ( )

87 iàÐ
	`EXTI_G‘ITStus
 ( 
G9147_INT_EXTI_LINE
è!ð
RESET
 )

89 
	`EXTI_CË¬ITP’dšgB™
 ( 
G9147_INT_EXTI_LINE
);

90 
	`NVIC_CË¬P’dšgIRQ
 ( 
G9147_INT_EXTI_IRQ
);

91 
	`my__sÿn
();

94 
	}
}

	@D:\work\touchPrint\stm32f10x_it.h

23 #iâdeà
__STM32F10x_IT_H


24 
	#__STM32F10x_IT_H


	)

27 
	~"¡m32f10x.h
"

34 
NMI_HªdËr
();

35 
H¬dFauÉ_HªdËr
();

36 
MemMªage_HªdËr
();

37 
BusFauÉ_HªdËr
();

38 
U§geFauÉ_HªdËr
();

39 
SVC_HªdËr
();

40 
DebugMÚ_HªdËr
();

41 
P’dSV_HªdËr
();

42 
SysTick_HªdËr
();

	@D:\work\touchPrint\sys.c

1 
	~"sys.h
"

17 
	$WFI_SET
()

19 
__ASM
 volatile("wfi");

20 
	}
}

22 
	$INTX_DISABLE
()

24 
__ASM
 volatile("cpsid i");

25 
	}
}

27 
	$INTX_ENABLE
()

29 
__ASM
 volatile("cpsie i");

30 
	}
}

33 
__asm
 
	$MSR_MSP
(
u32
 
addr
)

35 
MSR
 
MSP
, 
r0


36 
BX
 
r14


37 
	}
}

	@D:\work\touchPrint\sys.h

1 #iâdeà
__SYS_H


2 
	#__SYS_H


	)

3 
	~"¡m32f10x.h
"

18 
	#SYSTEM_SUPPORT_OS
 0

19 

	)

24 
	#BITBAND
(
addr
, 
b™num
è(×dd¸& 0xF0000000)+0x2000000+(×dd¸&0xFFFFF)<<5)+(b™num<<2))

	)

25 
	#MEM_ADDR
(
addr
è*((vÞ©ž*)×ddr))

	)

26 
	#BIT_ADDR
(
addr
, 
b™num
è
	`MEM_ADDR
(
	`BITBAND
×ddr, b™num))

	)

28 
	#GPIOA_ODR_Addr
 (
GPIOA_BASE
+12)

29 
	#GPIOB_ODR_Addr
 (
GPIOB_BASE
+12)

30 
	#GPIOC_ODR_Addr
 (
GPIOC_BASE
+12)

31 
	#GPIOD_ODR_Addr
 (
GPIOD_BASE
+12)

32 
	#GPIOE_ODR_Addr
 (
GPIOE_BASE
+12)

33 
	#GPIOF_ODR_Addr
 (
GPIOF_BASE
+12)

34 
	#GPIOG_ODR_Addr
 (
GPIOG_BASE
+12)

35 

	)

36 
	#GPIOA_IDR_Addr
 (
GPIOA_BASE
+8)

37 
	#GPIOB_IDR_Addr
 (
GPIOB_BASE
+8)

38 
	#GPIOC_IDR_Addr
 (
GPIOC_BASE
+8)

39 
	#GPIOD_IDR_Addr
 (
GPIOD_BASE
+8)

40 
	#GPIOE_IDR_Addr
 (
GPIOE_BASE
+8)

41 
	#GPIOF_IDR_Addr
 (
GPIOF_BASE
+8)

42 
	#GPIOG_IDR_Addr
 (
GPIOG_BASE
+8)

43 

	)

46 
	#PAout
(
n
è
	`BIT_ADDR
(
GPIOA_ODR_Addr
,n)

47 
	#PAš
(
n
è
	`BIT_ADDR
(
GPIOA_IDR_Addr
,n)

48 

	)

49 
	#PBout
(
n
è
	`BIT_ADDR
(
GPIOB_ODR_Addr
,n)

50 
	#PBš
(
n
è
	`BIT_ADDR
(
GPIOB_IDR_Addr
,n)

51 

	)

52 
	#PCout
(
n
è
	`BIT_ADDR
(
GPIOC_ODR_Addr
,n)

53 
	#PCš
(
n
è
	`BIT_ADDR
(
GPIOC_IDR_Addr
,n)

54 

	)

55 
	#PDout
(
n
è
	`BIT_ADDR
(
GPIOD_ODR_Addr
,n)

56 
	#PDš
(
n
è
	`BIT_ADDR
(
GPIOD_IDR_Addr
,n)

57 

	)

58 
	#PEout
(
n
è
	`BIT_ADDR
(
GPIOE_ODR_Addr
,n)

59 
	#PEš
(
n
è
	`BIT_ADDR
(
GPIOE_IDR_Addr
,n)

60 

	)

61 
	#PFout
(
n
è
	`BIT_ADDR
(
GPIOF_ODR_Addr
,n)

62 
	#PFš
(
n
è
	`BIT_ADDR
(
GPIOF_IDR_Addr
,n)

63 

	)

64 
	#PGout
(
n
è
	`BIT_ADDR
(
GPIOG_ODR_Addr
,n)

65 
	#PGš
(
n
è
	`BIT_ADDR
(
GPIOG_IDR_Addr
,n)

66 

	)

68 
WFI_SET
();

69 
INTX_DISABLE
();

70 
INTX_ENABLE
();

71 
MSR_MSP
(
u32
 
addr
);

	@D:\work\touchPrint\system_stm32f10x.c

65 
	~"¡m32f10x.h
"

106 #ià
defšed
 (
STM32F10X_LD_VL
è|| (defšed 
STM32F10X_MD_VL
è|| (defšed 
STM32F10X_HD_VL
)

108 
	#SYSCLK_FREQ_24MHz
 24000000

	)

115 
	#SYSCLK_FREQ_72MHz
 72000000

	)

121 #ià
defšed
 (
STM32F10X_HD
è|| (defšed 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

128 
	#VECT_TAB_OFFSET
 0x0

	)

151 #ifdeà
SYSCLK_FREQ_HSE


152 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_HSE
;

153 #–ià
defšed
 
SYSCLK_FREQ_24MHz


154 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_24MHz
;

155 #–ià
defšed
 
SYSCLK_FREQ_36MHz


156 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_36MHz
;

157 #–ià
defšed
 
SYSCLK_FREQ_48MHz


158 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_48MHz
;

159 #–ià
defšed
 
SYSCLK_FREQ_56MHz


160 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_56MHz
;

161 #–ià
defšed
 
SYSCLK_FREQ_72MHz


162 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_72MHz
;

164 
ušt32_t
 
	gSy¡emCÜeClock
 = 
HSI_VALUE
;

167 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

176 
S‘SysClock
();

178 #ifdeà
SYSCLK_FREQ_HSE


179 
S‘SysClockToHSE
();

180 #–ià
defšed
 
SYSCLK_FREQ_24MHz


181 
S‘SysClockTo24
();

182 #–ià
defšed
 
SYSCLK_FREQ_36MHz


183 
S‘SysClockTo36
();

184 #–ià
defšed
 
SYSCLK_FREQ_48MHz


185 
S‘SysClockTo48
();

186 #–ià
defšed
 
SYSCLK_FREQ_56MHz


187 
S‘SysClockTo56
();

188 #–ià
defšed
 
SYSCLK_FREQ_72MHz


189 
S‘SysClockTo72
();

192 #ifdeà
DATA_IN_ExtSRAM


193 
Sy¡emIn™_ExtMemCŽ
();

212 
	$Sy¡emIn™
 ()

216 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

219 #iâdeà
STM32F10X_CL


220 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

222 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

226 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

229 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

232 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

234 #ifdeà
STM32F10X_CL


236 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

239 
RCC
->
CIR
 = 0x00FF0000;

242 
RCC
->
CFGR2
 = 0x00000000;

243 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

245 
RCC
->
CIR
 = 0x009F0000;

248 
RCC
->
CFGR2
 = 0x00000000;

251 
RCC
->
CIR
 = 0x009F0000;

254 #ià
	`defšed
 (
STM32F10X_HD
è|| (
defšed
 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

255 #ifdeà
DATA_IN_ExtSRAM


256 
	`Sy¡emIn™_ExtMemCŽ
();

262 
	`S‘SysClock
();

264 #ifdeà
VECT_TAB_SRAM


265 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

267 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

269 
	}
}

306 
	$Sy¡emCÜeClockUpd©e
 ()

308 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0;

310 #ifdeà 
STM32F10X_CL


311 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

314 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

315 
ušt32_t
 
´ediv1çùÜ
 = 0;

319 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

321 
tmp
)

324 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

327 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

332 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

333 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

335 #iâdeà
STM32F10X_CL


336 
¶lmuÎ
 = (…llmull >> 18) + 2;

338 ià(
¶lsourû
 == 0x00)

341 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

345 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

346 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

348 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

351 ià((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è!ð(
ušt32_t
)
RESET
)

353 
Sy¡emCÜeClock
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

357 
Sy¡emCÜeClock
 = 
HSE_VALUE
 * 
¶lmuÎ
;

362 
¶lmuÎ
 =…llmull >> 18;

364 ià(
¶lmuÎ
 != 0x0D)

366 
¶lmuÎ
 += 2;

370 
¶lmuÎ
 = 13 / 2;

373 ià(
¶lsourû
 == 0x00)

376 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

382 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

383 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

385 ià(
´ediv1sourû
 == 0)

388 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

394 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

395 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

396 
Sy¡emCÜeClock
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

403 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

409 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

411 
Sy¡emCÜeClock
 >>ð
tmp
;

412 
	}
}

419 
	$S‘SysClock
()

421 #ifdeà
SYSCLK_FREQ_HSE


422 
	`S‘SysClockToHSE
();

423 #–ià
defšed
 
SYSCLK_FREQ_24MHz


424 
	`S‘SysClockTo24
();

425 #–ià
defšed
 
SYSCLK_FREQ_36MHz


426 
	`S‘SysClockTo36
();

427 #–ià
defšed
 
SYSCLK_FREQ_48MHz


428 
	`S‘SysClockTo48
();

429 #–ià
defšed
 
SYSCLK_FREQ_56MHz


430 
	`S‘SysClockTo56
();

431 #–ià
defšed
 
SYSCLK_FREQ_72MHz


432 
	`S‘SysClockTo72
();

437 
	}
}

445 #ifdeà
DATA_IN_ExtSRAM


455 
	$Sy¡emIn™_ExtMemCŽ
()

461 
RCC
->
AHBENR
 = 0x00000114;

464 
RCC
->
APB2ENR
 = 0x000001E0;

472 
GPIOD
->
CRL
 = 0x44BB44BB;

473 
GPIOD
->
CRH
 = 0xBBBBBBBB;

475 
GPIOE
->
CRL
 = 0xB44444BB;

476 
GPIOE
->
CRH
 = 0xBBBBBBBB;

478 
GPIOF
->
CRL
 = 0x44BBBBBB;

479 
GPIOF
->
CRH
 = 0xBBBB4444;

481 
GPIOG
->
CRL
 = 0x44BBBBBB;

482 
GPIOG
->
CRH
 = 0x44444B44;

487 
FSMC_Bªk1
->
BTCR
[4] = 0x00001011;

488 
FSMC_Bªk1
->
BTCR
[5] = 0x00000200;

489 
	}
}

492 #ifdeà
SYSCLK_FREQ_HSE


500 
	$S‘SysClockToHSE
()

502 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

506 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

511 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

512 
S¹UpCouÁ”
++;

513 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

515 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

517 
HSEStus
 = (
ušt32_t
)0x01;

521 
HSEStus
 = (
ušt32_t
)0x00;

524 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

527 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


529 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

532 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

534 #iâdeà
STM32F10X_CL


535 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

537 ià(
HSE_VALUE
 <= 24000000)

539 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

543 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

549 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

552 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

555 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

558 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

559 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_HSE
;

562 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

570 
	}
}

571 #–ià
defšed
 
SYSCLK_FREQ_24MHz


579 
	$S‘SysClockTo24
()

581 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

585 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

590 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

591 
S¹UpCouÁ”
++;

592 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

594 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

596 
HSEStus
 = (
ušt32_t
)0x01;

600 
HSEStus
 = (
ušt32_t
)0x00;

603 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

605 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


607 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

610 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

611 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

615 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

618 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

621 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

623 #ifdeà
STM32F10X_CL


626 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

627 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

628 
RCC_CFGR_PLLMULL6
);

632 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

633 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

634 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

635 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

638 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

640 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

643 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

645 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

646 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

649 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

650 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

654 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

657 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

662 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

663 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

666 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

674 
	}
}

675 #–ià
defšed
 
SYSCLK_FREQ_36MHz


683 
	$S‘SysClockTo36
()

685 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

689 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

694 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

695 
S¹UpCouÁ”
++;

696 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

698 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

700 
HSEStus
 = (
ušt32_t
)0x01;

704 
HSEStus
 = (
ušt32_t
)0x00;

707 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

710 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

713 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

714 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

717 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

720 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

723 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

725 #ifdeà
STM32F10X_CL


729 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

730 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

731 
RCC_CFGR_PLLMULL9
);

736 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

737 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

738 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

739 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

742 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

744 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

750 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

751 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

755 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

758 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

763 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

764 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

767 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

775 
	}
}

776 #–ià
defšed
 
SYSCLK_FREQ_48MHz


784 
	$S‘SysClockTo48
()

786 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

790 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

795 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

796 
S¹UpCouÁ”
++;

797 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

799 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

801 
HSEStus
 = (
ušt32_t
)0x01;

805 
HSEStus
 = (
ušt32_t
)0x00;

808 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

811 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

814 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

815 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

818 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

821 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

824 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

826 #ifdeà
STM32F10X_CL


831 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

832 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

833 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

834 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

837 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

839 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

845 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

846 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

847 
RCC_CFGR_PLLMULL6
);

850 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

851 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

855 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

858 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

863 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

864 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

867 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

875 
	}
}

877 #–ià
defšed
 
SYSCLK_FREQ_56MHz


885 
	$S‘SysClockTo56
()

887 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

891 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

896 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

897 
S¹UpCouÁ”
++;

898 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

900 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

902 
HSEStus
 = (
ušt32_t
)0x01;

906 
HSEStus
 = (
ušt32_t
)0x00;

909 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

912 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

915 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

916 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

919 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

922 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

925 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

927 #ifdeà
STM32F10X_CL


932 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

933 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

934 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

935 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

938 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

940 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

946 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

947 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

948 
RCC_CFGR_PLLMULL7
);

951 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

952 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

957 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

960 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

965 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

966 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

969 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

977 
	}
}

979 #–ià
defšed
 
SYSCLK_FREQ_72MHz


987 
	$S‘SysClockTo72
()

989 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

993 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

998 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

999 
S¹UpCouÁ”
++;

1000 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

1002 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

1004 
HSEStus
 = (
ušt32_t
)0x01;

1008 
HSEStus
 = (
ušt32_t
)0x00;

1011 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

1014 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

1017 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

1018 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

1022 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

1025 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

1028 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

1030 #ifdeà
STM32F10X_CL


1035 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1036 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1037 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1038 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1041 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

1043 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1049 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1050 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1051 
RCC_CFGR_PLLMULL9
);

1054 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1055 
RCC_CFGR_PLLMULL
));

1056 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1060 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

1063 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1068 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

1069 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

1072 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1080 
	}
}

	@D:\work\touchPrint\system_stm32f10x.h

33 #iâdeà
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifdeà
__ýlu¥lus


53 
ušt32_t
 
Sy¡emCÜeClock
;

79 
Sy¡emIn™
();

80 
Sy¡emCÜeClockUpd©e
();

85 #ifdeà
__ýlu¥lus


	@D:\work\touchPrint\touch.c

1 
	~"touch.h
"

2 
	~"lcd.h
"

3 
	~"d–ay.h
"

4 
	~"¡dlib.h
"

5 
	~"m©h.h
"

6 
	~"24cxx.h
"

20 
_m__dev
 
	g_dev
 =

22 
TP_In™
,

23 
TP_Sÿn
,

24 
TP_Adju¡
,

35 
u8
 
	gCMD_RDX
 = 0XD0;

36 
u8
 
	gCMD_RDY
 = 0X90;

41 
	$TP_Wr™e_By‹
 ( 
u8
 
num
 )

43 
u8
 
couÁ
 = 0;

44  
couÁ
 = 0; count < 8; count++ )

46 iàÐ
num
 & 0x80 ) 
TDIN
 = 1;

47 
TDIN
 = 0;

48 
num
 <<= 1;

49 
TCLK
 = 0;

50 
	`d–ay_us
 ( 1 );

51 
TCLK
 = 1;

53 
	}
}

58 
u16
 
	$TP_R—d_AD
 ( 
u8
 
CMD
 )

60 
u8
 
couÁ
 = 0;

61 
u16
 
Num
 = 0;

62 
TCLK
 = 0;

63 
TDIN
 = 0;

64 
TCS
 = 0;

65 
	`TP_Wr™e_By‹
 ( 
CMD
 );

66 
	`d–ay_us
 ( 6 );

67 
TCLK
 = 0;

68 
	`d–ay_us
 ( 1 );

69 
TCLK
 = 1;

70 
	`d–ay_us
 ( 1 );

71 
TCLK
 = 0;

72  
couÁ
 = 0; count < 16; count++ )

74 
Num
 <<= 1;

75 
TCLK
 = 0;

76 
	`d–ay_us
 ( 1 );

77 
TCLK
 = 1;

78 iàÐ
DOUT
 ) 
Num
++;

80 
Num
 >>= 4;

81 
TCS
 = 1;

82  ( 
Num
 );

83 
	}
}

89 
	#READ_TIMES
 5

90 
	#LOST_VAL
 1

91 
u16
 
	`TP_R—d_XOY
 ( 
u8
 
xy
 )

	)

93 
u16
 
	gi
, 
	gj
;

94 
u16
 
	gbuf
[
READ_TIMES
];

95 
u16
 
	gsum
 = 0;

96 
u16
 
	g‹mp
;

97  
	gi
 = 0; i < 
	gREAD_TIMES
; i++ ) 
	gbuf
[
i
] = 
TP_R—d_AD
 ( 
xy
 );

98  
	gi
 = 0; i < 
	gREAD_TIMES
 - 1; i++ )

100  
	gj
 = 
i
 + 1; j < 
	gREAD_TIMES
; j++ )

102 iàÐ
	gbuf
[
i
] > buf[
j
] )

104 
	g‹mp
 = 
buf
[
i
];

105 
	gbuf
[
i
] = 
buf
[
j
];

106 
	gbuf
[
j
] = 
‹mp
;

110 
	gsum
 = 0;

111  
	gi
 = 
LOST_VAL
; i < 
	gREAD_TIMES
 - 
	gLOST_VAL
; i++ ) 
	gsum
 +ð
buf
[
i
];

112 
	g‹mp
 = 
sum
 / ( 
READ_TIMES
 - 2 * 
LOST_VAL
 );

113  
	g‹mp
;

119 
u8
 
	$TP_R—d_XY
 ( 
u16
 *
x
, u16 *
y
 )

121 
u16
 
x‹mp
, 
y‹mp
;

122 
x‹mp
 = 
	`TP_R—d_XOY
 ( 
CMD_RDX
 );

123 
y‹mp
 = 
	`TP_R—d_XOY
 ( 
CMD_RDY
 );

125 *
x
 = 
x‹mp
;

126 *
y
 = 
y‹mp
;

128 
	}
}

134 
	#ERR_RANGE
 50

135 
u8
 
	`TP_R—d_XY2
 ( 
u16
 *
x
, u16 *
y
 )

	)

137 
u16
 
	gx1
, 
	gy1
;

138 
u16
 
	gx2
, 
	gy2
;

139 
u8
 
	gæag
;

140 
	gæag
 = 
TP_R—d_XY
 ( &
x1
, &
y1
 );

141 iàÐ
	gæag
 == 0 )  ( 0 );

142 
	gæag
 = 
TP_R—d_XY
 ( &
x2
, &
y2
 );

143 iàÐ
	gæag
 == 0 )  ( 0 );

144 iàÐÐÐ
	gx2
 <ð
x1
 && x1 < 
x2
 + 
ERR_RANGE
 ) || ( x1 <= x2 && x2 < x1 + ERR_RANGE ) )

145 && ( ( 
y2
 <ð
y1
 && y1 < y2 + 
ERR_RANGE
 ) || ( y1 <= y2 && y2 < y1 + ERR_RANGE ) ) )

147 *
x
 = ( 
x1
 + 
x2
 ) / 2;

148 *
	gy
 = ( 
y1
 + 
y2
 ) / 2;

159 
	$TP_Drow_Touch_Pošt
 ( 
u16
 
x
, u16 
y
, u16 
cÞÜ
 )

161 
POINT_COLOR
 = 
cÞÜ
;

162 
	`LCD_D¿wLše
 ( 
x
 - 12, 
y
, x + 13, y );

163 
	`LCD_D¿wLše
 ( 
x
, 
y
 - 12, x, y + 13 );

164 
	`LCD_D¿wPošt
 ( 
x
 + 1, 
y
 + 1 );

165 
	`LCD_D¿wPošt
 ( 
x
 - 1, 
y
 + 1 );

166 
	`LCD_D¿wPošt
 ( 
x
 + 1, 
y
 - 1 );

167 
	`LCD_D¿wPošt
 ( 
x
 - 1, 
y
 - 1 );

168 
	`LCD_D¿w_Cœþe
 ( 
x
, 
y
, 6 );

169 
	}
}

173 
	$TP_D¿w_Big_Pošt
 ( 
u16
 
x
, u16 
y
, u16 
cÞÜ
 )

175 
POINT_COLOR
 = 
cÞÜ
;

176 
	`LCD_D¿wPošt
 ( 
x
, 
y
 );

177 
	`LCD_D¿wPošt
 ( 
x
 + 1, 
y
 );

178 
	`LCD_D¿wPošt
 ( 
x
, 
y
 + 1 );

179 
	`LCD_D¿wPošt
 ( 
x
 + 1, 
y
 + 1 );

180 
	}
}

186 
u8
 
	$TP_Sÿn
 ( 
u8
 

 )

188 iàÐ
PEN
 == 0 )

190 iàÐ

 ) 
	`TP_R—d_XY2
 ( &
_dev
.
x
[0], &_dev.
y
[0] );

191 iàÐ
	`TP_R—d_XY2
 ( &
_dev
.
x
[0], &_dev.
y
[0] ) )

193 
_dev
.
x
[0] =p_dev.
xçc
 *p_dev.x[0] +p_dev.
xoff
;

194 
_dev
.
y
[0] =p_dev.
yçc
 *p_dev.y[0] +p_dev.
yoff
;

196 iàÐÐ
_dev
.
¡a
 & 
TP_PRES_DOWN
 ) == 0 )

198 
_dev
.
¡a
 = 
TP_PRES_DOWN
 | 
TP_CATH_PRES
;

199 
_dev
.
x
[4] =p_dev.x[0];

200 
_dev
.
y
[4] =p_dev.y[0];

205 iàÐ
_dev
.
¡a
 & 
TP_PRES_DOWN
 )

207 
_dev
.
¡a
 &= ~ ( 1 << 7 );

211 
_dev
.
x
[4] = 0;

212 
_dev
.
y
[4] = 0;

213 
_dev
.
x
[0] = 0xffff;

214 
_dev
.
y
[0] = 0xffff;

217  
_dev
.
¡a
 & 
TP_PRES_DOWN
;

218 
	}
}

221 
	#SAVE_ADDR_BASE
 40

	)

223 
	$TP_Save_Adjd©a
 ( )

225 
	`AT24CXX_Wr™e
 ( 
SAVE_ADDR_BASE
, ( 
u8
* ) &
_dev
.
xçc
, 14 );

226 
	`AT24CXX_Wr™eOÃBy‹
 ( 
SAVE_ADDR_BASE
 + 14, 0X0A );

227 
	}
}

231 
u8
 
	$TP_G‘_Adjd©a
 ( )

233 
u8
 
‹mp
;

234 
‹mp
 = 
	`AT24CXX_R—dOÃBy‹
 ( 
SAVE_ADDR_BASE
 + 14 );

235 iàÐ
‹mp
 == 0X0A )

237 
	`AT24CXX_R—d
 ( 
SAVE_ADDR_BASE
, ( 
u8
* ) &
_dev
.
xçc
, 14 );

238 iàÐ
_dev
.
touchty³
 )

240 
CMD_RDX
 = 0X90;

241 
CMD_RDY
 = 0XD0;

245 
CMD_RDX
 = 0XD0;

246 
CMD_RDY
 = 0X90;

251 
	}
}

253 
u8
* cÚ¡ 
	gTP_REMIND_MSG_TBL
 = "Please usehe stylus clickhe cross onhe screen.The cross will‡lways move untilhe screen‡djustment is completed.";

256 
	$TP_Adj_Info_Show
 ( 
u16
 
x0
, u16 
y0
, u16 
x1
, u16 
y1
, u16 
x2
, u16 
y2
, u16 
x3
, u16 
y3
, u16 
çc
 )

258 
POINT_COLOR
 = 
RED
;

259 
	`LCD_ShowSŒšg
 ( 40, 160, 
lcddev
.
width
,†cddev.
height
, 16, "x1:" );

260 
	`LCD_ShowSŒšg
 ( 40 + 80, 160, 
lcddev
.
width
,†cddev.
height
, 16, "y1:" );

261 
	`LCD_ShowSŒšg
 ( 40, 180, 
lcddev
.
width
,†cddev.
height
, 16, "x2:" );

262 
	`LCD_ShowSŒšg
 ( 40 + 80, 180, 
lcddev
.
width
,†cddev.
height
, 16, "y2:" );

263 
	`LCD_ShowSŒšg
 ( 40, 200, 
lcddev
.
width
,†cddev.
height
, 16, "x3:" );

264 
	`LCD_ShowSŒšg
 ( 40 + 80, 200, 
lcddev
.
width
,†cddev.
height
, 16, "y3:" );

265 
	`LCD_ShowSŒšg
 ( 40, 220, 
lcddev
.
width
,†cddev.
height
, 16, "x4:" );

266 
	`LCD_ShowSŒšg
 ( 40 + 80, 220, 
lcddev
.
width
,†cddev.
height
, 16, "y4:" );

267 
	`LCD_ShowSŒšg
 ( 40, 240, 
lcddev
.
width
,†cddev.
height
, 16, "fac is:" );

268 
	`LCD_ShowNum
 ( 40 + 24, 160, 
x0
, 4, 16 );

269 
	`LCD_ShowNum
 ( 40 + 24 + 80, 160, 
y0
, 4, 16 );

270 
	`LCD_ShowNum
 ( 40 + 24, 180, 
x1
, 4, 16 );

271 
	`LCD_ShowNum
 ( 40 + 24 + 80, 180, 
y1
, 4, 16 );

272 
	`LCD_ShowNum
 ( 40 + 24, 200, 
x2
, 4, 16 );

273 
	`LCD_ShowNum
 ( 40 + 24 + 80, 200, 
y2
, 4, 16 );

274 
	`LCD_ShowNum
 ( 40 + 24, 220, 
x3
, 4, 16 );

275 
	`LCD_ShowNum
 ( 40 + 24 + 80, 220, 
y3
, 4, 16 );

276 
	`LCD_ShowNum
 ( 40 + 56, 240, 
çc
, 3, 16 );

278 
	}
}

282 
	$TP_Adju¡
 ( )

284 
u16
 
pos_‹mp
[4][2];

285 
u8
 
út
 = 0;

286 
u16
 
d1
, 
d2
;

287 
u32
 
‹m1
, 
‹m2
;

288 
çc
;

289 
u16
 
ou‰ime
 = 0;

290 
út
 = 0;

291 
POINT_COLOR
 = 
BLUE
;

292 
BACK_COLOR
 = 
WHITE
;

293 
	`LCD_CË¬
 ( 
WHITE
 );

294 
POINT_COLOR
 = 
RED
;

295 
	`LCD_CË¬
 ( 
WHITE
 );

296 
POINT_COLOR
 = 
BLACK
;

297 
	`LCD_ShowSŒšg
 ( 40, 40, 160, 100, 16, ( 
u8
* ) 
TP_REMIND_MSG_TBL
 );

298 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
RED
 );

299 
_dev
.
¡a
 = 0;

300 
_dev
.
xçc
 = 0;

303 
_dev
.
	`sÿn
 ( 1 );

304 iàÐÐ
_dev
.
¡a
 & 0xc0 ) =ð
TP_CATH_PRES
 )

306 
ou‰ime
 = 0;

307 
_dev
.
¡a
 &= ~ ( 1 << 6 );

309 
pos_‹mp
[
út
][0] = 
_dev
.
x
[0];

310 
pos_‹mp
[
út
][1] = 
_dev
.
y
[0];

311 
út
++;

312  
út
 )

315 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
WHITE
 );

316 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20, 20, 
RED
 );

319 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20, 20, 
WHITE
 );

320 
	`TP_Drow_Touch_Pošt
 ( 20, 
lcddev
.
height
 - 20, 
RED
 );

323 
	`TP_Drow_Touch_Pošt
 ( 20, 
lcddev
.
height
 - 20, 
WHITE
 );

324 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20,†cddev.
height
 - 20, 
RED
 );

328 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[0][0] -…os_temp[1][0] );

329 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[0][1] -…os_temp[1][1] );

330 
‹m1
 *=em1;

331 
‹m2
 *=em2;

332 
d1
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

334 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[2][0] -…os_temp[3][0] );

335 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[2][1] -…os_temp[3][1] );

336 
‹m1
 *=em1;

337 
‹m2
 *=em2;

338 
d2
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

339 
çc
 = ( è
d1
 / 
d2
;

340 iàÐ
çc
 < 0.95 || faø> 1.05 || 
d1
 =ð0 || 
d2
 == 0 )

342 
út
 = 0;

343 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20,†cddev.
height
 - 20, 
WHITE
 );

344 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
RED
 );

345 
	`TP_Adj_Info_Show
 ( 
pos_‹mp
[0][0],…os_‹mp[0][1],…os_‹mp[1][0],…os_‹mp[1][1],…os_‹mp[2][0],…os_‹mp[2][1],…os_‹mp[3][0],…os_‹mp[3][1], 
çc
 * 100 );

348 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[0][0] -…os_temp[2][0] );

349 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[0][1] -…os_temp[2][1] );

350 
‹m1
 *=em1;

351 
‹m2
 *=em2;

352 
d1
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

354 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[1][0] -…os_temp[3][0] );

355 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[1][1] -…os_temp[3][1] );

356 
‹m1
 *=em1;

357 
‹m2
 *=em2;

358 
d2
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

359 
çc
 = ( è
d1
 / 
d2
;

360 iàÐ
çc
 < 0.95 || fac > 1.05 )

362 
út
 = 0;

363 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20,†cddev.
height
 - 20, 
WHITE
 );

364 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
RED
 );

365 
	`TP_Adj_Info_Show
 ( 
pos_‹mp
[0][0],…os_‹mp[0][1],…os_‹mp[1][0],…os_‹mp[1][1],…os_‹mp[2][0],…os_‹mp[2][1],…os_‹mp[3][0],…os_‹mp[3][1], 
çc
 * 100 );

370 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[1][0] -…os_temp[2][0] );

371 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[1][1] -…os_temp[2][1] );

372 
‹m1
 *=em1;

373 
‹m2
 *=em2;

374 
d1
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

376 
‹m1
 = 
	`abs
 ( 
pos_‹mp
[0][0] -…os_temp[3][0] );

377 
‹m2
 = 
	`abs
 ( 
pos_‹mp
[0][1] -…os_temp[3][1] );

378 
‹m1
 *=em1;

379 
‹m2
 *=em2;

380 
d2
 = 
	`sq¹
 ( 
‹m1
 + 
‹m2
 );

381 
çc
 = ( è
d1
 / 
d2
;

382 iàÐ
çc
 < 0.95 || fac > 1.05 )

384 
út
 = 0;

385 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20,†cddev.
height
 - 20, 
WHITE
 );

386 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
RED
 );

387 
	`TP_Adj_Info_Show
 ( 
pos_‹mp
[0][0],…os_‹mp[0][1],…os_‹mp[1][0],…os_‹mp[1][1],…os_‹mp[2][0],…os_‹mp[2][1],…os_‹mp[3][0],…os_‹mp[3][1], 
çc
 * 100 );

391 
_dev
.
xçc
 = ( èÐ
lcddev
.
width
 - 40 ) / ( 
pos_‹mp
[1][0] -…os_temp[0][0] );

392 
_dev
.
xoff
 = ( 
lcddev
.
width
 -p_dev.
xçc
 * ( 
pos_‹mp
[1][0] +…os_temp[0][0] ) ) / 2;

394 
_dev
.
yçc
 = ( èÐ
lcddev
.
height
 - 40 ) / ( 
pos_‹mp
[2][1] -…os_temp[0][1] );

395 
_dev
.
yoff
 = ( 
lcddev
.
height
 -p_dev.
yçc
 * ( 
pos_‹mp
[2][1] +…os_temp[0][1] ) ) / 2;

396 iàÐ
	`abs
 ( 
_dev
.
xçc
 ) > 2 ||‡b Ð_dev.
yçc
 ) > 2 )

398 
út
 = 0;

399 
	`TP_Drow_Touch_Pošt
 ( 
lcddev
.
width
 - 20,†cddev.
height
 - 20, 
WHITE
 );

400 
	`TP_Drow_Touch_Pošt
 ( 20, 20, 
RED
 );

401 
	`LCD_ShowSŒšg
 ( 40, 26, 
lcddev
.
width
,†cddev.
height
, 16, "TP Need„eadjust!" );

402 
_dev
.
touchty³
 = !tp_dev.touchtype;

403 iàÐ
_dev
.
touchty³
 )

405 
CMD_RDX
 = 0X90;

406 
CMD_RDY
 = 0XD0;

410 
CMD_RDX
 = 0XD0;

411 
CMD_RDY
 = 0X90;

415 
POINT_COLOR
 = 
BLUE
;

416 
	`LCD_CË¬
 ( 
WHITE
 );

417 
	`LCD_ShowSŒšg
 ( 35, 110, 
lcddev
.
width
,†cddev.
height
, 16, "Touch Screen Adjust OK!" );

418 
	`d–ay_ms
 ( 1000 );

419 
	`TP_Save_Adjd©a
();

420 
	`LCD_CË¬
 ( 
WHITE
 );

424 
	`d–ay_ms
 ( 10 );

425 
ou‰ime
++;

426 iàÐ
ou‰ime
 > 1000 )

428 
	`TP_G‘_Adjd©a
();

432 
	}
}

436 
u8
 
	$TP_In™
 ( )

438 iàÐ
lcddev
.
id
 == 0X5510 )

440 iàÐ
	`GT9147_In™
() == 0 )

442 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

443 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

444 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

445 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

446 
_dev
.
sÿn
 = 
GT9147_Sÿn
;

450 
	`OTT2001A_In™
();

451 
_dev
.
sÿn
 = 
OTT2001A_Sÿn
;

453 
_dev
.
touchty³
 |= 0X80;

454 
_dev
.
touchty³
 |ð
lcddev
.
dœ
 & 0X01;

457 iàÐ
lcddev
.
id
 == 0X1963 )

459 
	`FT5206_In™
();

460 
_dev
.
sÿn
 = 
FT5206_Sÿn
;

461 
_dev
.
touchty³
 |= 0X80;

462 
_dev
.
touchty³
 |ð
lcddev
.
dœ
 & 0X01;

467 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

472 
	`RCC_APB2P”hClockCmd
 ( 
RCC_APB2P”h_GPIOB
 | 
RCC_APB2P”h_GPIOF
, 
ENABLE
 );

474 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_1
;

475 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

476 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

477 
	`GPIO_In™
 ( 
GPIOB
, &
GPIO_In™SŒuùu»
 );

478 
	`GPIO_S‘B™s
 ( 
GPIOB
, 
GPIO_Pš_1
 );

480 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_2
;

481 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

482 
	`GPIO_In™
 ( 
GPIOB
, &
GPIO_In™SŒuùu»
 );

483 
	`GPIO_S‘B™s
 ( 
GPIOB
, 
GPIO_Pš_2
 );

485 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_11
 | 
GPIO_Pš_9
;

486 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

487 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

488 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

489 
	`GPIO_S‘B™s
 ( 
GPIOF
, 
GPIO_Pš_11
 | 
GPIO_Pš_9
 );

491 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

492 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

493 
	`GPIO_In™
 ( 
GPIOF
, &
GPIO_In™SŒuùu»
 );

494 
	`GPIO_S‘B™s
 ( 
GPIOF
, 
GPIO_Pš_10
 );

496 
	`TP_R—d_XY
 ( &
_dev
.
x
[0], &_dev.
y
[0] );

497 
	`AT24CXX_In™
();

498 iàÐ
	`TP_G‘_Adjd©a
() )  0;

501 
	`LCD_CË¬
 ( 
WHITE
 );

502 
	`TP_Adju¡
();

504 
	`TP_G‘_Adjd©a
();

507 
	}
}

	@D:\work\touchPrint\touch.h

1 #iâdeà
__TOUCH_H__


2 
	#__TOUCH_H__


	)

3 
	~"sys.h
"

4 
	~"Ùt2001a.h
"

5 
	~"gt9147.h
"

6 
	~"á5206.h
"

20 
	#TP_PRES_DOWN
 0x80

21 
	#TP_CATH_PRES
 0x40

22 
	#CT_MAX_TOUCH
 5

23 

	)

27 
u8
 (*
š™
)();

28 
u8
 (*
sÿn
)(
	mu8
);

29 (*
	madju¡
)();

30 
u16
 
	mx
[
CT_MAX_TOUCH
];

31 
u16
 
	my
[
CT_MAX_TOUCH
];

33 
u8
 
	m¡a
;

39 
	mxçc
;

40 
	myçc
;

41 
	mxoff
;

42 
	myoff
;

49 
u8
 
	mtouchty³
;

50 }
	t_m__dev
;

52 
_m__dev
 
_dev
;

55 
	#PEN
 
	`PFš
(10)

56 
	#DOUT
 
	`PBš
(2)

57 
	#TDIN
 
	`PFout
(9)

58 
	#TCLK
 
	`PBout
(1)

59 
	#TCS
 
	`PFout
(11)

60 

	)

62 
TP_Wr™e_By‹
(
u8
 
num
);

63 
u16
 
TP_R—d_AD
(
u8
 
CMD
);

64 
u16
 
TP_R—d_XOY
(
u8
 
xy
);

65 
u8
 
TP_R—d_XY
(
u16
 *
x
,u16 *
y
);

66 
u8
 
TP_R—d_XY2
(
u16
 *
x
,u16 *
y
);

67 
TP_Drow_Touch_Pošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

68 
TP_D¿w_Big_Pošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

69 
TP_Save_Adjd©a
();

70 
u8
 
TP_G‘_Adjd©a
();

71 
TP_Adju¡
();

72 
TP_Adj_Info_Show
(
u16
 
x0
,u16 
y0
,u16 
x1
,u16 
y1
,u16 
x2
,u16 
y2
,u16 
x3
,u16 
y3
,u16 
çc
);

74 
u8
 
TP_Sÿn
(u8 

);

75 
u8
 
TP_In™
();

	@D:\work\touchPrint\usart.c

1 
	~"sys.h
"

2 
	~"u§¹.h
"

5 #ià
SYSTEM_SUPPORT_OS


6 
	~"šþudes.h
"

38 #´agm¨
impÜt
(
__u£_no_£miho¡šg
)

40 
	s__FILE


42 
	mhªdË
;

46 
FILE
 
	g__¡dout
;

48 
	$_sys_ex™
 ( 
x
 )

50 
x
 = x;

51 
	}
}

53 
	$åutc
 ( 
ch
, 
FILE
 *
f
 )

55  ( 
USART1
->
SR
 & 0X40 ) == 0 );

56 
USART1
->
DR
 = ( 
u8
 ) 
ch
;

57  
ch
;

58 
	}
}

79 #ià
EN_USART1_RX


82 
u8
 
	gUSART_RX_BUF
[
USART_REC_LEN
];

87 
u16
 
	gUSART_RX_STA
 = 0;

89 
	$u¬t_š™
 ( 
u32
 
bound
 )

92 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

93 
USART_In™Ty³Def
 
USART_In™SŒuùu»
;

94 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

96 
	`RCC_APB2P”hClockCmd
 ( 
RCC_APB2P”h_USART1
 | 
RCC_APB2P”h_GPIOA
, 
ENABLE
 );

99 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_9
;

100 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

101 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

102 
	`GPIO_In™
 ( 
GPIOA
, &
GPIO_In™SŒuùu»
 );

105 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

106 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

107 
	`GPIO_In™
 ( 
GPIOA
, &
GPIO_In™SŒuùu»
 );

110 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
USART1_IRQn
;

111 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 3 ;

112 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 3;

113 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

114 
	`NVIC_In™
 ( &
NVIC_In™SŒuùu»
 );

118 
USART_In™SŒuùu»
.
USART_BaudR©e
 = 
bound
;

119 
USART_In™SŒuùu»
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

120 
USART_In™SŒuùu»
.
USART_StÝB™s
 = 
USART_StÝB™s_1
;

121 
USART_In™SŒuùu»
.
USART_P¬™y
 = 
USART_P¬™y_No
;

122 
USART_In™SŒuùu»
.
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

123 
USART_In™SŒuùu»
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

125 
	`USART_In™
 ( 
USART1
, &
USART_In™SŒuùu»
 );

126 
	`USART_ITCÚfig
 ( 
USART1
, 
USART_IT_RXNE
, 
ENABLE
 );

127 
	`USART_Cmd
 ( 
USART1
, 
ENABLE
 );

129 
	}
}

131 
	$USART1_IRQHªdËr
 ( )

133 
u8
 
Res
;

134 #ià
SYSTEM_SUPPORT_OS


135 
	`OSIÁEÁ”
();

137 iàÐ
	`USART_G‘ITStus
 ( 
USART1
, 
USART_IT_RXNE
 ) !ð
RESET
 )

139 
Res
 = 
	`USART_ReûiveD©a
 ( 
USART1
 );

141 iàÐÐ
USART_RX_STA
 & 0x8000 ) == 0 )

143 iàÐ
USART_RX_STA
 & 0x4000 )

145 iàÐ
Res
 !ð0x0¨è
USART_RX_STA
 = 0;

146 
USART_RX_STA
 |= 0x8000;

150 iàÐ
Res
 =ð0x0d ) 
USART_RX_STA
 |= 0x4000;

153 
USART_RX_BUF
[
USART_RX_STA
 & 0X3FFF] = 
Res
 ;

154 
USART_RX_STA
++;

155 iàÐ
USART_RX_STA
 > ( 
USART_REC_LEN
 - 1 ) ) USART_RX_STA = 0;

160 #ià
SYSTEM_SUPPORT_OS


161 
	`OSIÁEx™
();

163 
	}
}

	@D:\work\touchPrint\usart.h

1 #iâdeà
__USART_H


2 
	#__USART_H


	)

3 
	~"¡dio.h
"

4 
	~"sys.h
"

29 
	#USART_REC_LEN
 200

30 
	#EN_USART1_RX
 1

31 

	)

32 
u8
 
USART_RX_BUF
[
USART_REC_LEN
];

33 
u16
 
USART_RX_STA
;

35 
u¬t_š™
(
u32
 
bound
);

	@D:\work\touchPrint\w25qxx.c

1 
	~"w25qxx.h
"

2 
	~"¥i.h
"

3 
	~"d–ay.h
"

4 
	~"u§¹.h
"

19 
u16
 
	gW25QXX_TYPE
=
W25Q128
;

27 
	$W25QXX_In™
()

29 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

30 
	`RCC_APB2P”hClockCmd
Ð
RCC_APB2P”h_GPIOB
, 
ENABLE
 );

32 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_12
;

33 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

34 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

35 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

36 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_12
);

38 
W25QXX_CS
=1;

39 
	`SPI2_In™
();

40 
	`SPI2_S‘S³ed
(
SPI_BaudR©eP»sÿËr_2
);

41 
W25QXX_TYPE
=
	`W25QXX_R—dID
();

43 
	}
}

53 
u8
 
	$W25QXX_R—dSR
()

55 
u8
 
by‹
=0;

56 
W25QXX_CS
=0;

57 
	`SPI2_R—dWr™eBy‹
(
W25X_R—dStusReg
);

58 
by‹
=
	`SPI2_R—dWr™eBy‹
(0Xff);

59 
W25QXX_CS
=1;

60  
by‹
;

61 
	}
}

64 
	$W25QXX_Wr™e_SR
(
u8
 
¤
)

66 
W25QXX_CS
=0;

67 
	`SPI2_R—dWr™eBy‹
(
W25X_Wr™eStusReg
);

68 
	`SPI2_R—dWr™eBy‹
(
¤
);

69 
W25QXX_CS
=1;

70 
	}
}

73 
	$W25QXX_Wr™e_EÇbË
()

75 
W25QXX_CS
=0;

76 
	`SPI2_R—dWr™eBy‹
(
W25X_Wr™eEÇbË
);

77 
W25QXX_CS
=1;

78 
	}
}

81 
	$W25QXX_Wr™e_Di§bË
()

83 
W25QXX_CS
=0;

84 
	`SPI2_R—dWr™eBy‹
(
W25X_Wr™eDi§bË
);

85 
W25QXX_CS
=1;

86 
	}
}

94 
u16
 
	$W25QXX_R—dID
()

96 
u16
 
Temp
 = 0;

97 
W25QXX_CS
=0;

98 
	`SPI2_R—dWr™eBy‹
(0x90);

99 
	`SPI2_R—dWr™eBy‹
(0x00);

100 
	`SPI2_R—dWr™eBy‹
(0x00);

101 
	`SPI2_R—dWr™eBy‹
(0x00);

102 
Temp
|=
	`SPI2_R—dWr™eBy‹
(0xFF)<<8;

103 
Temp
|=
	`SPI2_R—dWr™eBy‹
(0xFF);

104 
W25QXX_CS
=1;

105  
Temp
;

106 
	}
}

112 
	$W25QXX_R—d
(
u8
* 
pBufãr
,
u32
 
R—dAddr
,
u16
 
NumBy‹ToR—d
)

114 
u16
 
i
;

115 
W25QXX_CS
=0;

116 
	`SPI2_R—dWr™eBy‹
(
W25X_R—dD©a
);

117 
	`SPI2_R—dWr™eBy‹
((
u8
)((
R—dAddr
)>>16));

118 
	`SPI2_R—dWr™eBy‹
((
u8
)((
R—dAddr
)>>8));

119 
	`SPI2_R—dWr™eBy‹
((
u8
)
R—dAddr
);

120 
i
=0;i<
NumBy‹ToR—d
;i++)

122 
pBufãr
[
i
]=
	`SPI2_R—dWr™eBy‹
(0XFF);

124 
W25QXX_CS
=1;

125 
	}
}

131 
	$W25QXX_Wr™e_Page
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
)

133 
u16
 
i
;

134 
	`W25QXX_Wr™e_EÇbË
();

135 
W25QXX_CS
=0;

136 
	`SPI2_R—dWr™eBy‹
(
W25X_PageProg¿m
);

137 
	`SPI2_R—dWr™eBy‹
((
u8
)((
Wr™eAddr
)>>16));

138 
	`SPI2_R—dWr™eBy‹
((
u8
)((
Wr™eAddr
)>>8));

139 
	`SPI2_R—dWr™eBy‹
((
u8
)
Wr™eAddr
);

140 
i
=0;i<
NumBy‹ToWr™e
;i++)
	`SPI2_R—dWr™eBy‹
(
pBufãr
[i]);

141 
W25QXX_CS
=1;

142 
	`W25QXX_Wa™_Busy
();

143 
	}
}

152 
	$W25QXX_Wr™e_NoCheck
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
)

154 
u16
 
·g”emaš
;

155 
·g”emaš
=256-
Wr™eAddr
%256;

156 if(
NumBy‹ToWr™e
<=
·g”emaš
)pageremain=NumByteToWrite;

159 
	`W25QXX_Wr™e_Page
(
pBufãr
,
Wr™eAddr
,
·g”emaš
);

160 if(
NumBy‹ToWr™e
==
·g”emaš
);

163 
pBufãr
+=
·g”emaš
;

164 
Wr™eAddr
+=
·g”emaš
;

166 
NumBy‹ToWr™e
-=
·g”emaš
;

167 if(
NumBy‹ToWr™e
>256)
·g”emaš
=256;

168 
·g”emaš
=
NumBy‹ToWr™e
;

171 
	}
}

178 
u8
 
	gW25QXX_BUFFER
[4096];

179 
	$W25QXX_Wr™e
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
)

181 
u32
 
£ýos
;

182 
u16
 
£coff
;

183 
u16
 
£üemaš
;

184 
u16
 
i
;

185 
u8
 * 
W25QXX_BUF
;

186 
W25QXX_BUF
=
W25QXX_BUFFER
;

187 
£ýos
=
Wr™eAddr
/4096;

188 
£coff
=
Wr™eAddr
%4096;

189 
£üemaš
=4096-
£coff
;

191 if(
NumBy‹ToWr™e
<=
£üemaš
)secremain=NumByteToWrite;

194 
	`W25QXX_R—d
(
W25QXX_BUF
,
£ýos
*4096,4096);

195 
i
=0;i<
£üemaš
;i++)

197 if(
W25QXX_BUF
[
£coff
+
i
]!=0XFF);

199 if(
i
<
£üemaš
)

201 
	`W25QXX_E¿£_SeùÜ
(
£ýos
);

202 
i
=0;i<
£üemaš
;i++)

204 
W25QXX_BUF
[
i
+
£coff
]=
pBufãr
[i];

206 
	`W25QXX_Wr™e_NoCheck
(
W25QXX_BUF
,
£ýos
*4096,4096);

208 }
	`W25QXX_Wr™e_NoCheck
(
pBufãr
,
Wr™eAddr
,
£üemaš
);

209 if(
NumBy‹ToWr™e
==
£üemaš
);

212 
£ýos
++;

213 
£coff
=0;

215 
pBufãr
+=
£üemaš
;

216 
Wr™eAddr
+=
£üemaš
;

217 
NumBy‹ToWr™e
-=
£üemaš
;

218 if(
NumBy‹ToWr™e
>4096)
£üemaš
=4096;

219 
£üemaš
=
NumBy‹ToWr™e
;

222 
	}
}

225 
	$W25QXX_E¿£_Ch
()

227 
	`W25QXX_Wr™e_EÇbË
();

228 
	`W25QXX_Wa™_Busy
();

229 
W25QXX_CS
=0;

230 
	`SPI2_R—dWr™eBy‹
(
W25X_ChE¿£
);

231 
W25QXX_CS
=1;

232 
	`W25QXX_Wa™_Busy
();

233 
	}
}

237 
	$W25QXX_E¿£_SeùÜ
(
u32
 
D¡_Addr
)

240 
	`´štf
("ã:%x\r\n",
D¡_Addr
);

241 
D¡_Addr
*=4096;

242 
	`W25QXX_Wr™e_EÇbË
();

243 
	`W25QXX_Wa™_Busy
();

244 
W25QXX_CS
=0;

245 
	`SPI2_R—dWr™eBy‹
(
W25X_SeùÜE¿£
);

246 
	`SPI2_R—dWr™eBy‹
((
u8
)((
D¡_Addr
)>>16));

247 
	`SPI2_R—dWr™eBy‹
((
u8
)((
D¡_Addr
)>>8));

248 
	`SPI2_R—dWr™eBy‹
((
u8
)
D¡_Addr
);

249 
W25QXX_CS
=1;

250 
	`W25QXX_Wa™_Busy
();

251 
	}
}

253 
	$W25QXX_Wa™_Busy
()

255 (
	`W25QXX_R—dSR
()&0x01)==0x01);

256 
	}
}

258 
	$W25QXX_Pow”Down
()

260 
W25QXX_CS
=0;

261 
	`SPI2_R—dWr™eBy‹
(
W25X_Pow”Down
);

262 
W25QXX_CS
=1;

263 
	`d–ay_us
(3);

264 
	}
}

266 
	$W25QXX_WAKEUP
()

268 
W25QXX_CS
=0;

269 
	`SPI2_R—dWr™eBy‹
(
W25X_R–—£Pow”Down
);

270 
W25QXX_CS
=1;

271 
	`d–ay_us
(3);

272 
	}
}

	@D:\work\touchPrint\w25qxx.h

1 #iâdeà
__FLASH_H


2 
	#__FLASH_H


	)

3 
	~"sys.h
"

23 
	#W25Q80
 0XEF13

	)

24 
	#W25Q16
 0XEF14

	)

25 
	#W25Q32
 0XEF15

	)

26 
	#W25Q64
 0XEF16

	)

27 
	#W25Q128
 0XEF17

	)

29 
u16
 
W25QXX_TYPE
;

31 
	#W25QXX_CS
 
	`PBout
(12)

32 

	)

36 
	#W25X_Wr™eEÇbË
 0x06

	)

37 
	#W25X_Wr™eDi§bË
 0x04

	)

38 
	#W25X_R—dStusReg
 0x05

	)

39 
	#W25X_Wr™eStusReg
 0x01

	)

40 
	#W25X_R—dD©a
 0x03

	)

41 
	#W25X_Fa¡R—dD©a
 0x0B

	)

42 
	#W25X_Fa¡R—dDu®
 0x3B

	)

43 
	#W25X_PageProg¿m
 0x02

	)

44 
	#W25X_BlockE¿£
 0xD8

	)

45 
	#W25X_SeùÜE¿£
 0x20

	)

46 
	#W25X_ChE¿£
 0xC7

	)

47 
	#W25X_Pow”Down
 0xB9

	)

48 
	#W25X_R–—£Pow”Down
 0xAB

	)

49 
	#W25X_DeviûID
 0xAB

	)

50 
	#W25X_MªuçùDeviûID
 0x90

	)

51 
	#W25X_JedecDeviûID
 0x9F

	)

53 
W25QXX_In™
();

54 
u16
 
W25QXX_R—dID
();

55 
u8
 
W25QXX_R—dSR
();

56 
W25QXX_Wr™e_SR
(
u8
 
¤
);

57 
W25QXX_Wr™e_EÇbË
();

58 
W25QXX_Wr™e_Di§bË
();

59 
W25QXX_Wr™e_NoCheck
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
);

60 
W25QXX_R—d
(
u8
* 
pBufãr
,
u32
 
R—dAddr
,
u16
 
NumBy‹ToR—d
);

61 
W25QXX_Wr™e
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
);

62 
W25QXX_E¿£_Ch
();

63 
W25QXX_E¿£_SeùÜ
(
u32
 
D¡_Addr
);

64 
W25QXX_Wa™_Busy
();

65 
W25QXX_Pow”Down
();

66 
W25QXX_WAKEUP
();

	@24cxx.h

1 #iâdeà
__24CXX_H


2 
	#__24CXX_H


	)

3 
	~"myiic.h
"

17 
	#AT24C01
 127

	)

18 
	#AT24C02
 255

	)

19 
	#AT24C04
 511

	)

20 
	#AT24C08
 1023

	)

21 
	#AT24C16
 2047

	)

22 
	#AT24C32
 4095

	)

23 
	#AT24C64
 8191

	)

24 
	#AT24C128
 16383

	)

25 
	#AT24C256
 32767

	)

27 
	#EE_TYPE
 
AT24C02


	)

29 
u8
 
AT24CXX_R—dOÃBy‹
(
u16
 
R—dAddr
);

30 
AT24CXX_Wr™eOÃBy‹
(
u16
 
Wr™eAddr
,
u8
 
D©aToWr™e
);

31 
AT24CXX_Wr™eL’By‹
(
u16
 
Wr™eAddr
,
u32
 
D©aToWr™e
,
u8
 
L’
);

32 
u32
 
AT24CXX_R—dL’By‹
(
u16
 
R—dAddr
,
u8
 
L’
);

33 
AT24CXX_Wr™e
(
u16
 
Wr™eAddr
,
u8
 *
pBufãr
,u16 
NumToWr™e
);

34 
AT24CXX_R—d
(
u16
 
R—dAddr
,
u8
 *
pBufãr
,u16 
NumToR—d
);

36 
u8
 
AT24CXX_Check
();

37 
AT24CXX_In™
();

	@bsp.h

1 #iâdeà
_BSP_H_


2 
	#_BSP_H_


	)

4 
	#G9147_INT_EXIT_PORT_SRC
 
GPIO_PÜtSourûGPIOF


	)

5 
	#G9147_INT_EXIT_PIN_SRC
 
GPIO_PšSourû10


	)

6 
	#G9147_INT_EXTI_LINE
 
EXTI_Lše10


	)

7 
	#G9147_INT_EXTI_TRIGGER
 
EXTI_Trigg”_F®lšg


	)

8 
	#G9147_INT_EXTI_IRQ
 
EXTI15_10_IRQn


	)

10 
b¥_’abË_gt9147_ex™_i¤
();

11 
b¥_di§bË_gt9147_ex™_i¤
();

	@ctiic.h

1 #iâdeà
__MYCT_IIC_H


2 
	#__MYCT_IIC_H


	)

3 
	~"sys.h
"

18 
	#CT_SDA_IN
(è{
GPIOF
->
CRH
&=0XFFFFFF0F;GPIOF->CRH|=8<<4;}

	)

19 
	#CT_SDA_OUT
(è{
GPIOF
->
CRH
&=0XFFFFFF0F;GPIOF->CRH|=3<<4;}

	)

22 
	#CT_IIC_SCL
 
	`PBout
(1)

23 
	#CT_IIC_SDA
 
	`PFout
(9)

24 
	#CT_READ_SDA
 
	`PFš
(9)

25 

	)

28 
CT_IIC_In™
();

29 
CT_IIC_S¹
();

30 
CT_IIC_StÝ
();

31 
CT_IIC_S’d_By‹
(
u8
 
txd
);

32 
u8
 
CT_IIC_R—d_By‹
(
ack
);

33 
u8
 
CT_IIC_Wa™_Ack
();

34 
CT_IIC_Ack
();

35 
CT_IIC_NAck
();

	@delay.h

1 #iâdeà
__DELAY_H


2 
	#__DELAY_H


	)

3 
	~"sys.h
"

43 
d–ay_š™
();

44 
d–ay_ms
(
u16
 
nms
);

45 
d–ay_us
(
u32
 
nus
);

	@font.h

1 #iâdeà
__FONT_H


2 
	#__FONT_H


	)

11 cÚ¡ 
	gasc2_1206
[95][12] =

110 cÚ¡ 
	gasc2_1608
[95][16] =

209 cÚ¡ 
	gasc2_2412
[95][36] =

	@ft5206.h

1 #iâdeà
__FT5206_H


2 
	#__FT5206_H


	)

3 
	~"sys.h
"

19 
	#FT_RST
 
	`PFout
(11)

20 
	#FT_INT
 
	`PFš
(10)

21 

	)

23 
	#FT_CMD_WR
 0X70

24 
	#FT_CMD_RD
 0X71

25 

	)

27 
	#FT_DEVIDE_MODE
 0x00

28 
	#FT_REG_NUM_FINGER
 0x02

29 

	)

30 
	#FT_TP1_REG
 0X03

31 
	#FT_TP2_REG
 0X09

32 
	#FT_TP3_REG
 0X0F

33 
	#FT_TP4_REG
 0X15

34 
	#FT_TP5_REG
 0X1B

35 

	)

37 
	#FT_ID_G_LIB_VERSION
 0xA1

38 
	#FT_ID_G_MODE
 0xA4

39 
	#FT_ID_G_THGROUP
 0x80

40 
	#FT_ID_G_PERIODACTIVE
 0x88

41 

	)

43 
u8
 
FT5206_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

44 
FT5206_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

45 
u8
 
FT5206_In™
();

46 
u8
 
FT5206_Sÿn
(u8 
mode
);

	@gt9147.h

1 #iâdeà
__GT9147_H


2 
	#__GT9147_H


	)

3 
	~"sys.h
"

22 
	#GT_RST
 
	`PFout
(11)

23 
	#GT_INT
 
	`PFš
(10)

24 

	)

26 
	#GT_CMD_WR
 0X28

27 
	#GT_CMD_RD
 0X29

28 

	)

30 
	#GT_CTRL_REG
 0X8040

31 
	#GT_CFGS_REG
 0X8047

32 
	#GT_CHECK_REG
 0X80FF

33 
	#GT_PID_REG
 0X8140

34 

	)

35 
	#GT_GSTID_REG
 0X814E

36 
	#GT_TP1_REG
 0X8150

37 
	#GT_TP2_REG
 0X8158

38 
	#GT_TP3_REG
 0X8160

39 
	#GT_TP4_REG
 0X8168

40 
	#GT_TP5_REG
 0X8170

41 

	)

43 
u8
 
GT9147_S’d_Cfg
(u8 
mode
);

44 
u8
 
GT9147_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

45 
GT9147_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

46 
u8
 
GT9147_In™
();

47 
u8
 
GT9147_Sÿn
(u8 
mode
);

	@key.h

1 #iâdeà
__KEY_H


2 
	#__KEY_H


	)

3 
	~"sys.h
"

23 
	#KEY0
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_4
)

24 
	#KEY1
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_3
)

25 
	#KEY2
 
	`GPIO_R—dIÅutD©aB™
(
GPIOE
,
GPIO_Pš_2
)

26 
	#WK_UP
 
	`GPIO_R—dIÅutD©aB™
(
GPIOA
,
GPIO_Pš_0
)

27 

	)

30 
	#KEY0_PRES
 1

31 
	#KEY1_PRES
 2

32 
	#KEY2_PRES
 3

33 
	#WKUP_PRES
 4

34 

	)

36 
KEY_In™
();

37 
u8
 
KEY_Sÿn
(u8);

	@lcd.h

1 #iâdeà
__LCD_H


2 
	#__LCD_H


	)

3 
	~"sys.h
"

4 
	~"¡dlib.h
"

83 
u16
 
	mwidth
;

84 
u16
 
	mheight
;

85 
u16
 
	mid
;

86 
u8
 
	mdœ
;

87 
u16
 
	mw¿mcmd
;

88 
u16
 
	m£txcmd
;

89 
u16
 
	m£tycmd
;

90 }
	t_lcd_dev
;

93 
_lcd_dev
 
lcddev
;

95 
u16
 
POINT_COLOR
;

96 
u16
 
BACK_COLOR
;

101 
	#LCD_LED
 
	`PBout
(0)

103 ¡ruù

	)

105 
vu16
 
	mLCD_REG
;

106 
vu16
 
	mLCD_RAM
;

107 } 
	tLCD_Ty³Def
;

110 
	#LCD_BASE
 ((
u32
)(0x6C000000 | 0x000007FE))

	)

111 
	#LCD
 ((
LCD_Ty³Def
 *è
LCD_BASE
)

	)

115 
	#L2R_U2D
 0

116 
	#L2R_D2U
 1

117 
	#R2L_U2D
 2

118 
	#R2L_D2U
 3

119 

	)

120 
	#U2D_L2R
 4

121 
	#U2D_R2L
 5

122 
	#D2U_L2R
 6

123 
	#D2U_R2L
 7

124 

	)

125 
	#DFT_SCAN_DIR
 
L2R_U2D


126 

	)

128 
	#WHITE
 0xFFFF

	)

129 
	#BLACK
 0x0000

	)

130 
	#BLUE
 0x001F

	)

131 
	#BRED
 0XF81F

	)

132 
	#GRED
 0XFFE0

	)

133 
	#GBLUE
 0X07FF

	)

134 
	#RED
 0xF800

	)

135 
	#MAGENTA
 0xF81F

	)

136 
	#GREEN
 0x07E0

	)

137 
	#CYAN
 0x7FFF

	)

138 
	#YELLOW
 0xFFE0

	)

139 
	#BROWN
 0XBC40

140 
	#BRRED
 0XFC07

141 
	#GRAY
 0X8430

143 

	)

144 
	#DARKBLUE
 0X01CF

145 
	#LIGHTBLUE
 0X7D7C

146 
	#GRAYBLUE
 0X5458

148 

	)

149 
	#LIGHTGREEN
 0X841F

151 
	#LGRAY
 0XC618

152 

	)

153 
	#LGRAYBLUE
 0XA651

154 
	#LBBLUE
 0X2B12

155 

	)

156 
LCD_In™
();

157 
LCD_Di¥ÏyOn
();

158 
LCD_Di¥ÏyOff
();

159 
LCD_CË¬
(
u16
 
CÞÜ
);

160 
LCD_S‘CursÜ
(
u16
 
Xpos
, u16 
Ypos
);

161 
LCD_D¿wPošt
(
u16
 
x
,u16 
y
);

162 
LCD_Fa¡_D¿wPošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

163 
u16
 
LCD_R—dPošt
(u16 
x
,u16 
y
);

164 
LCD_D¿w_Cœþe
(
u16
 
x0
,u16 
y0
,
u8
 
r
);

165 
LCD_D¿wLše
(
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
);

166 
LCD_D¿wReùªgË
(
u16
 
x1
, u16 
y1
, u16 
x2
, u16 
y2
);

167 
LCD_Fžl
(
u16
 
sx
,u16 
sy
,u16 
ex
,u16 
ey
,u16 
cÞÜ
);

168 
LCD_CÞÜ_Fžl
(
u16
 
sx
,u16 
sy
,u16 
ex
,u16 
ey
,u16 *
cÞÜ
);

169 
LCD_ShowCh¬
(
u16
 
x
,u16 
y
,
u8
 
num
,u8 
size
,u8 
mode
);

170 
LCD_ShowNum
(
u16
 
x
,u16 
y
,
u32
 
num
,
u8
 
Ën
,u8 
size
);

171 
LCD_ShowxNum
(
u16
 
x
,u16 
y
,
u32
 
num
,
u8
 
Ën
,u8 
size
,u8 
mode
);

172 
LCD_ShowSŒšg
(
u16
 
x
,u16 
y
,u16 
width
,u16 
height
,
u8
 
size
,u8 *
p
);

174 
LCD_Wr™eReg
(
u16
 
LCD_Reg
, u16 
LCD_RegV®ue
);

175 
u16
 
LCD_R—dReg
(u16 
LCD_Reg
);

176 
LCD_Wr™eRAM_P»·»
();

177 
LCD_Wr™eRAM
(
u16
 
RGB_Code
);

178 
LCD_SSD_BackLightS‘
(
u8
 
pwm
);

179 
LCD_Sÿn_Dœ
(
u8
 
dœ
);

180 
LCD_Di¥Ïy_Dœ
(
u8
 
dœ
);

181 
LCD_S‘_Wšdow
(
u16
 
sx
,u16 
sy
,u16 
width
,u16 
height
);

183 
	#SSD_HOR_RESOLUTION
 800

184 
	#SSD_VER_RESOLUTION
 480

186 
	#SSD_HOR_PULSE_WIDTH
 1

187 
	#SSD_HOR_BACK_PORCH
 46

188 
	#SSD_HOR_FRONT_PORCH
 210

189 

	)

190 
	#SSD_VER_PULSE_WIDTH
 1

191 
	#SSD_VER_BACK_PORCH
 23

192 
	#SSD_VER_FRONT_PORCH
 22

194 
	#SSD_HT
 (
SSD_HOR_RESOLUTION
+
SSD_HOR_BACK_PORCH
+
SSD_HOR_FRONT_PORCH
)

	)

195 
	#SSD_HPS
 (
SSD_HOR_BACK_PORCH
)

	)

196 
	#SSD_VT
 (
SSD_VER_RESOLUTION
+
SSD_VER_BACK_PORCH
+
SSD_VER_FRONT_PORCH
)

	)

197 
	#SSD_VPS
 (
SSD_VER_BACK_PORCH
)

	)

	@led.h

1 #iâdeà
__LED_H


2 
	#__LED_H


	)

3 
	~"sys.h
"

16 
	#LED0
 
	`PBout
(5)

17 
	#LED1
 
	`PEout
(5)

18 

	)

19 
LED_In™
();

	@myiic.h

1 #iâdeà
__MYIIC_H


2 
	#__MYIIC_H


	)

3 
	~"sys.h
"

18 
	#SDA_IN
(è{
GPIOB
->
CRL
&=0X0FFFFFFF;GPIOB->CRL|=(
u32
)8<<28;}

	)

19 
	#SDA_OUT
(è{
GPIOB
->
CRL
&=0X0FFFFFFF;GPIOB->CRL|=(
u32
)3<<28;}

	)

22 
	#IIC_SCL
 
	`PBout
(6)

23 
	#IIC_SDA
 
	`PBout
(7)

24 
	#READ_SDA
 
	`PBš
(7)

25 

	)

27 
IIC_In™
();

28 
IIC_S¹
();

29 
IIC_StÝ
();

30 
IIC_S’d_By‹
(
u8
 
txd
);

31 
u8
 
IIC_R—d_By‹
(
ack
);

32 
u8
 
IIC_Wa™_Ack
();

33 
IIC_Ack
();

34 
IIC_NAck
();

36 
IIC_Wr™e_OÃ_By‹
(
u8
 
daddr
,u8 
addr
,u8 
d©a
);

37 
u8
 
IIC_R—d_OÃ_By‹
(u8 
daddr
,u8 
addr
);

	@ott2001a.h

1 #iâdeà
__OTT2001A_H


2 
	#__OTT2001A_H


	)

3 
	~"sys.h
"

21 
	#OTT_RST
 
	`PFout
(11)

22 
	#OTT_INT
 
	`PFš
(10)

23 

	)

26 
	#OTT_MAX_X
 2700

27 
	#OTT_MAX_Y
 1500

28 

	)

30 
	#OTT_SCAL_X
 0.2963

31 
	#OTT_SCAL_Y
 0.32

32 

	)

34 
	#OTT_CMD_WR
 0XB2

35 
	#OTT_CMD_RD
 0XB3

36 

	)

38 
	#OTT_GSTID_REG
 0X0000

39 
	#OTT_TP1_REG
 0X0100

40 
	#OTT_TP2_REG
 0X0500

41 
	#OTT_TP3_REG
 0X1000

42 
	#OTT_TP4_REG
 0X1400

43 
	#OTT_TP5_REG
 0X1800

44 
	#OTT_SET_REG
 0X0900

45 
	#OTT_CTRL_REG
 0X0D00

46 

	)

49 
u8
 
OTT2001A_WR_Reg
(
u16
 
»g
,u8 *
buf
,u8 
Ën
);

50 
OTT2001A_RD_Reg
(
u16
 
»g
,
u8
 *
buf
,u8 
Ën
);

51 
OTT2001A_S’sÜCÚŒÞ
(
u8
 
cmd
);

52 
u8
 
OTT2001A_In™
();

53 
u8
 
OTT2001A_Sÿn
(u8 
mode
);

	@spi.h

1 #iâdeà
__SPI_H


2 
	#__SPI_H


	)

3 
	~"sys.h
"

17 
SPI2_In™
();

18 
SPI2_S‘S³ed
(
u8
 
S³edS‘
);

19 
u8
 
SPI2_R—dWr™eBy‹
(u8 
TxD©a
);

	@stm32f10x.h

50 #iâdeà
__STM32F10x_H


51 
	#__STM32F10x_H


	)

53 #ifdeà
__ýlu¥lus


65 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

95 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

99 #ià!
defšed
 
USE_STDPERIPH_DRIVER


115 #ià!
defšed
 
HSE_VALUE


116 #ifdeà
STM32F10X_CL


117 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

119 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

128 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

130 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

135 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03è

	)

136 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x05è

	)

137 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x00è

	)

138 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00è

	)

139 
	#__STM32F10X_STDPERIPH_VERSION
 ( (
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

140 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

141 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

142 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

155 #ifdeà
STM32F10X_XL


156 
	#__MPU_PRESENT
 1

	)

158 
	#__MPU_PRESENT
 0

	)

160 
	#__NVIC_PRIO_BITS
 4

	)

161 
	#__V’dÜ_SysTickCÚfig
 0

	)

167 
	eIRQn


170 
NÚMaskabËIÁ_IRQn
 = -14,

171 
MemÜyMªagem’t_IRQn
 = -12,

172 
BusFauÉ_IRQn
 = -11,

173 
U§geFauÉ_IRQn
 = -10,

174 
SVC®l_IRQn
 = -5,

175 
DebugMÚ™Ü_IRQn
 = -4,

176 
P’dSV_IRQn
 = -2,

177 
SysTick_IRQn
 = -1,

180 
WWDG_IRQn
 = 0,

181 
PVD_IRQn
 = 1,

182 
TAMPER_IRQn
 = 2,

183 
RTC_IRQn
 = 3,

184 
FLASH_IRQn
 = 4,

185 
RCC_IRQn
 = 5,

186 
EXTI0_IRQn
 = 6,

187 
EXTI1_IRQn
 = 7,

188 
EXTI2_IRQn
 = 8,

189 
EXTI3_IRQn
 = 9,

190 
EXTI4_IRQn
 = 10,

191 
DMA1_ChªÃl1_IRQn
 = 11,

192 
DMA1_ChªÃl2_IRQn
 = 12,

193 
DMA1_ChªÃl3_IRQn
 = 13,

194 
DMA1_ChªÃl4_IRQn
 = 14,

195 
DMA1_ChªÃl5_IRQn
 = 15,

196 
DMA1_ChªÃl6_IRQn
 = 16,

197 
DMA1_ChªÃl7_IRQn
 = 17,

199 #ifdeà
STM32F10X_LD


200 
ADC1_2_IRQn
 = 18,

201 
USB_HP_CAN1_TX_IRQn
 = 19,

202 
USB_LP_CAN1_RX0_IRQn
 = 20,

203 
CAN1_RX1_IRQn
 = 21,

204 
CAN1_SCE_IRQn
 = 22,

205 
EXTI9_5_IRQn
 = 23,

206 
TIM1_BRK_IRQn
 = 24,

207 
TIM1_UP_IRQn
 = 25,

208 
TIM1_TRG_COM_IRQn
 = 26,

209 
TIM1_CC_IRQn
 = 27,

210 
TIM2_IRQn
 = 28,

211 
TIM3_IRQn
 = 29,

212 
I2C1_EV_IRQn
 = 31,

213 
I2C1_ER_IRQn
 = 32,

214 
SPI1_IRQn
 = 35,

215 
USART1_IRQn
 = 37,

216 
USART2_IRQn
 = 38,

217 
EXTI15_10_IRQn
 = 40,

218 
RTCAÏrm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42

222 #ifdeà
STM32F10X_LD_VL


223 
ADC1_IRQn
 = 18,

224 
EXTI9_5_IRQn
 = 23,

225 
TIM1_BRK_TIM15_IRQn
 = 24,

226 
TIM1_UP_TIM16_IRQn
 = 25,

227 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

228 
TIM1_CC_IRQn
 = 27,

229 
TIM2_IRQn
 = 28,

230 
TIM3_IRQn
 = 29,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
SPI1_IRQn
 = 35,

234 
USART1_IRQn
 = 37,

235 
USART2_IRQn
 = 38,

236 
EXTI15_10_IRQn
 = 40,

237 
RTCAÏrm_IRQn
 = 41,

238 
CEC_IRQn
 = 42,

239 
TIM6_DAC_IRQn
 = 54,

240 
TIM7_IRQn
 = 55

243 #ifdeà
STM32F10X_MD


244 
ADC1_2_IRQn
 = 18,

245 
USB_HP_CAN1_TX_IRQn
 = 19,

246 
USB_LP_CAN1_RX0_IRQn
 = 20,

247 
CAN1_RX1_IRQn
 = 21,

248 
CAN1_SCE_IRQn
 = 22,

249 
EXTI9_5_IRQn
 = 23,

250 
TIM1_BRK_IRQn
 = 24,

251 
TIM1_UP_IRQn
 = 25,

252 
TIM1_TRG_COM_IRQn
 = 26,

253 
TIM1_CC_IRQn
 = 27,

254 
TIM2_IRQn
 = 28,

255 
TIM3_IRQn
 = 29,

256 
TIM4_IRQn
 = 30,

257 
I2C1_EV_IRQn
 = 31,

258 
I2C1_ER_IRQn
 = 32,

259 
I2C2_EV_IRQn
 = 33,

260 
I2C2_ER_IRQn
 = 34,

261 
SPI1_IRQn
 = 35,

262 
SPI2_IRQn
 = 36,

263 
USART1_IRQn
 = 37,

264 
USART2_IRQn
 = 38,

265 
USART3_IRQn
 = 39,

266 
EXTI15_10_IRQn
 = 40,

267 
RTCAÏrm_IRQn
 = 41,

268 
USBWakeUp_IRQn
 = 42

271 #ifdeà
STM32F10X_MD_VL


272 
ADC1_IRQn
 = 18,

273 
EXTI9_5_IRQn
 = 23,

274 
TIM1_BRK_TIM15_IRQn
 = 24,

275 
TIM1_UP_TIM16_IRQn
 = 25,

276 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

277 
TIM1_CC_IRQn
 = 27,

278 
TIM2_IRQn
 = 28,

279 
TIM3_IRQn
 = 29,

280 
TIM4_IRQn
 = 30,

281 
I2C1_EV_IRQn
 = 31,

282 
I2C1_ER_IRQn
 = 32,

283 
I2C2_EV_IRQn
 = 33,

284 
I2C2_ER_IRQn
 = 34,

285 
SPI1_IRQn
 = 35,

286 
SPI2_IRQn
 = 36,

287 
USART1_IRQn
 = 37,

288 
USART2_IRQn
 = 38,

289 
USART3_IRQn
 = 39,

290 
EXTI15_10_IRQn
 = 40,

291 
RTCAÏrm_IRQn
 = 41,

292 
CEC_IRQn
 = 42,

293 
TIM6_DAC_IRQn
 = 54,

294 
TIM7_IRQn
 = 55

297 #ifdeà
STM32F10X_HD


298 
ADC1_2_IRQn
 = 18,

299 
USB_HP_CAN1_TX_IRQn
 = 19,

300 
USB_LP_CAN1_RX0_IRQn
 = 20,

301 
CAN1_RX1_IRQn
 = 21,

302 
CAN1_SCE_IRQn
 = 22,

303 
EXTI9_5_IRQn
 = 23,

304 
TIM1_BRK_IRQn
 = 24,

305 
TIM1_UP_IRQn
 = 25,

306 
TIM1_TRG_COM_IRQn
 = 26,

307 
TIM1_CC_IRQn
 = 27,

308 
TIM2_IRQn
 = 28,

309 
TIM3_IRQn
 = 29,

310 
TIM4_IRQn
 = 30,

311 
I2C1_EV_IRQn
 = 31,

312 
I2C1_ER_IRQn
 = 32,

313 
I2C2_EV_IRQn
 = 33,

314 
I2C2_ER_IRQn
 = 34,

315 
SPI1_IRQn
 = 35,

316 
SPI2_IRQn
 = 36,

317 
USART1_IRQn
 = 37,

318 
USART2_IRQn
 = 38,

319 
USART3_IRQn
 = 39,

320 
EXTI15_10_IRQn
 = 40,

321 
RTCAÏrm_IRQn
 = 41,

322 
USBWakeUp_IRQn
 = 42,

323 
TIM8_BRK_IRQn
 = 43,

324 
TIM8_UP_IRQn
 = 44,

325 
TIM8_TRG_COM_IRQn
 = 45,

326 
TIM8_CC_IRQn
 = 46,

327 
ADC3_IRQn
 = 47,

328 
FSMC_IRQn
 = 48,

329 
SDIO_IRQn
 = 49,

330 
TIM5_IRQn
 = 50,

331 
SPI3_IRQn
 = 51,

332 
UART4_IRQn
 = 52,

333 
UART5_IRQn
 = 53,

334 
TIM6_IRQn
 = 54,

335 
TIM7_IRQn
 = 55,

336 
DMA2_ChªÃl1_IRQn
 = 56,

337 
DMA2_ChªÃl2_IRQn
 = 57,

338 
DMA2_ChªÃl3_IRQn
 = 58,

339 
DMA2_ChªÃl4_5_IRQn
 = 59

342 #ifdeà
STM32F10X_HD_VL


343 
ADC1_IRQn
 = 18,

344 
EXTI9_5_IRQn
 = 23,

345 
TIM1_BRK_TIM15_IRQn
 = 24,

346 
TIM1_UP_TIM16_IRQn
 = 25,

347 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

348 
TIM1_CC_IRQn
 = 27,

349 
TIM2_IRQn
 = 28,

350 
TIM3_IRQn
 = 29,

351 
TIM4_IRQn
 = 30,

352 
I2C1_EV_IRQn
 = 31,

353 
I2C1_ER_IRQn
 = 32,

354 
I2C2_EV_IRQn
 = 33,

355 
I2C2_ER_IRQn
 = 34,

356 
SPI1_IRQn
 = 35,

357 
SPI2_IRQn
 = 36,

358 
USART1_IRQn
 = 37,

359 
USART2_IRQn
 = 38,

360 
USART3_IRQn
 = 39,

361 
EXTI15_10_IRQn
 = 40,

362 
RTCAÏrm_IRQn
 = 41,

363 
CEC_IRQn
 = 42,

364 
TIM12_IRQn
 = 43,

365 
TIM13_IRQn
 = 44,

366 
TIM14_IRQn
 = 45,

367 
TIM5_IRQn
 = 50,

368 
SPI3_IRQn
 = 51,

369 
UART4_IRQn
 = 52,

370 
UART5_IRQn
 = 53,

371 
TIM6_DAC_IRQn
 = 54,

372 
TIM7_IRQn
 = 55,

373 
DMA2_ChªÃl1_IRQn
 = 56,

374 
DMA2_ChªÃl2_IRQn
 = 57,

375 
DMA2_ChªÃl3_IRQn
 = 58,

376 
DMA2_ChªÃl4_5_IRQn
 = 59,

377 
DMA2_ChªÃl5_IRQn
 = 60

382 #ifdeà
STM32F10X_XL


383 
ADC1_2_IRQn
 = 18,

384 
USB_HP_CAN1_TX_IRQn
 = 19,

385 
USB_LP_CAN1_RX0_IRQn
 = 20,

386 
CAN1_RX1_IRQn
 = 21,

387 
CAN1_SCE_IRQn
 = 22,

388 
EXTI9_5_IRQn
 = 23,

389 
TIM1_BRK_TIM9_IRQn
 = 24,

390 
TIM1_UP_TIM10_IRQn
 = 25,

391 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

392 
TIM1_CC_IRQn
 = 27,

393 
TIM2_IRQn
 = 28,

394 
TIM3_IRQn
 = 29,

395 
TIM4_IRQn
 = 30,

396 
I2C1_EV_IRQn
 = 31,

397 
I2C1_ER_IRQn
 = 32,

398 
I2C2_EV_IRQn
 = 33,

399 
I2C2_ER_IRQn
 = 34,

400 
SPI1_IRQn
 = 35,

401 
SPI2_IRQn
 = 36,

402 
USART1_IRQn
 = 37,

403 
USART2_IRQn
 = 38,

404 
USART3_IRQn
 = 39,

405 
EXTI15_10_IRQn
 = 40,

406 
RTCAÏrm_IRQn
 = 41,

407 
USBWakeUp_IRQn
 = 42,

408 
TIM8_BRK_TIM12_IRQn
 = 43,

409 
TIM8_UP_TIM13_IRQn
 = 44,

410 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

411 
TIM8_CC_IRQn
 = 46,

412 
ADC3_IRQn
 = 47,

413 
FSMC_IRQn
 = 48,

414 
SDIO_IRQn
 = 49,

415 
TIM5_IRQn
 = 50,

416 
SPI3_IRQn
 = 51,

417 
UART4_IRQn
 = 52,

418 
UART5_IRQn
 = 53,

419 
TIM6_IRQn
 = 54,

420 
TIM7_IRQn
 = 55,

421 
DMA2_ChªÃl1_IRQn
 = 56,

422 
DMA2_ChªÃl2_IRQn
 = 57,

423 
DMA2_ChªÃl3_IRQn
 = 58,

424 
DMA2_ChªÃl4_5_IRQn
 = 59

427 #ifdeà
STM32F10X_CL


428 
ADC1_2_IRQn
 = 18,

429 
CAN1_TX_IRQn
 = 19,

430 
CAN1_RX0_IRQn
 = 20,

431 
CAN1_RX1_IRQn
 = 21,

432 
CAN1_SCE_IRQn
 = 22,

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
TIM2_IRQn
 = 28,

439 
TIM3_IRQn
 = 29,

440 
TIM4_IRQn
 = 30,

441 
I2C1_EV_IRQn
 = 31,

442 
I2C1_ER_IRQn
 = 32,

443 
I2C2_EV_IRQn
 = 33,

444 
I2C2_ER_IRQn
 = 34,

445 
SPI1_IRQn
 = 35,

446 
SPI2_IRQn
 = 36,

447 
USART1_IRQn
 = 37,

448 
USART2_IRQn
 = 38,

449 
USART3_IRQn
 = 39,

450 
EXTI15_10_IRQn
 = 40,

451 
RTCAÏrm_IRQn
 = 41,

452 
OTG_FS_WKUP_IRQn
 = 42,

453 
TIM5_IRQn
 = 50,

454 
SPI3_IRQn
 = 51,

455 
UART4_IRQn
 = 52,

456 
UART5_IRQn
 = 53,

457 
TIM6_IRQn
 = 54,

458 
TIM7_IRQn
 = 55,

459 
DMA2_ChªÃl1_IRQn
 = 56,

460 
DMA2_ChªÃl2_IRQn
 = 57,

461 
DMA2_ChªÃl3_IRQn
 = 58,

462 
DMA2_ChªÃl4_IRQn
 = 59,

463 
DMA2_ChªÃl5_IRQn
 = 60,

464 
ETH_IRQn
 = 61,

465 
ETH_WKUP_IRQn
 = 62,

466 
CAN2_TX_IRQn
 = 63,

467 
CAN2_RX0_IRQn
 = 64,

468 
CAN2_RX1_IRQn
 = 65,

469 
CAN2_SCE_IRQn
 = 66,

470 
OTG_FS_IRQn
 = 67

472 } 
	tIRQn_Ty³
;

478 
	~"cÜe_cm3.h
"

479 
	~"sy¡em_¡m32f10x.h
"

480 
	~<¡dšt.h
>

487 
št32_t
 
	ts32
;

488 
št16_t
 
	ts16
;

489 
št8_t
 
	ts8
;

491 cÚ¡ 
	tšt32_t
 
	tsc32
;

492 cÚ¡ 
	tšt16_t
 
	tsc16
;

493 cÚ¡ 
	tšt8_t
 
	tsc8
;

495 
__IO
 
	tšt32_t
 
	tvs32
;

496 
__IO
 
	tšt16_t
 
	tvs16
;

497 
__IO
 
	tšt8_t
 
	tvs8
;

499 
__I
 
	tšt32_t
 
	tvsc32
;

500 
__I
 
	tšt16_t
 
	tvsc16
;

501 
__I
 
	tšt8_t
 
	tvsc8
;

503 
ušt32_t
 
	tu32
;

504 
ušt16_t
 
	tu16
;

505 
ušt8_t
 
	tu8
;

507 cÚ¡ 
	tušt32_t
 
	tuc32
;

508 cÚ¡ 
	tušt16_t
 
	tuc16
;

509 cÚ¡ 
	tušt8_t
 
	tuc8
;

511 
__IO
 
	tušt32_t
 
	tvu32
;

512 
__IO
 
	tušt16_t
 
	tvu16
;

513 
__IO
 
	tušt8_t
 
	tvu8
;

515 
__I
 
	tušt32_t
 
	tvuc32
;

516 
__I
 
	tušt16_t
 
	tvuc16
;

517 
__I
 
	tušt8_t
 
	tvuc8
;

519 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

521 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

522 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

524 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

527 
	#HSES¹Up_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

528 
	#HSE_V®ue
 
HSE_VALUE


	)

529 
	#HSI_V®ue
 
HSI_VALUE


	)

544 
__IO
 
ušt32_t
 
SR
;

545 
__IO
 
ušt32_t
 
CR1
;

546 
__IO
 
ušt32_t
 
CR2
;

547 
__IO
 
ušt32_t
 
SMPR1
;

548 
__IO
 
ušt32_t
 
SMPR2
;

549 
__IO
 
ušt32_t
 
JOFR1
;

550 
__IO
 
ušt32_t
 
JOFR2
;

551 
__IO
 
ušt32_t
 
JOFR3
;

552 
__IO
 
ušt32_t
 
JOFR4
;

553 
__IO
 
ušt32_t
 
HTR
;

554 
__IO
 
ušt32_t
 
LTR
;

555 
__IO
 
ušt32_t
 
SQR1
;

556 
__IO
 
ušt32_t
 
SQR2
;

557 
__IO
 
ušt32_t
 
SQR3
;

558 
__IO
 
ušt32_t
 
JSQR
;

559 
__IO
 
ušt32_t
 
JDR1
;

560 
__IO
 
ušt32_t
 
JDR2
;

561 
__IO
 
ušt32_t
 
JDR3
;

562 
__IO
 
ušt32_t
 
JDR4
;

563 
__IO
 
ušt32_t
 
DR
;

564 } 
	tADC_Ty³Def
;

572 
ušt32_t
 
RESERVED0
;

573 
__IO
 
ušt16_t
 
DR1
;

574 
ušt16_t
 
RESERVED1
;

575 
__IO
 
ušt16_t
 
DR2
;

576 
ušt16_t
 
RESERVED2
;

577 
__IO
 
ušt16_t
 
DR3
;

578 
ušt16_t
 
RESERVED3
;

579 
__IO
 
ušt16_t
 
DR4
;

580 
ušt16_t
 
RESERVED4
;

581 
__IO
 
ušt16_t
 
DR5
;

582 
ušt16_t
 
RESERVED5
;

583 
__IO
 
ušt16_t
 
DR6
;

584 
ušt16_t
 
RESERVED6
;

585 
__IO
 
ušt16_t
 
DR7
;

586 
ušt16_t
 
RESERVED7
;

587 
__IO
 
ušt16_t
 
DR8
;

588 
ušt16_t
 
RESERVED8
;

589 
__IO
 
ušt16_t
 
DR9
;

590 
ušt16_t
 
RESERVED9
;

591 
__IO
 
ušt16_t
 
DR10
;

592 
ušt16_t
 
RESERVED10
;

593 
__IO
 
ušt16_t
 
RTCCR
;

594 
ušt16_t
 
RESERVED11
;

595 
__IO
 
ušt16_t
 
CR
;

596 
ušt16_t
 
RESERVED12
;

597 
__IO
 
ušt16_t
 
CSR
;

598 
ušt16_t
 
RESERVED13
[5];

599 
__IO
 
ušt16_t
 
DR11
;

600 
ušt16_t
 
RESERVED14
;

601 
__IO
 
ušt16_t
 
DR12
;

602 
ušt16_t
 
RESERVED15
;

603 
__IO
 
ušt16_t
 
DR13
;

604 
ušt16_t
 
RESERVED16
;

605 
__IO
 
ušt16_t
 
DR14
;

606 
ušt16_t
 
RESERVED17
;

607 
__IO
 
ušt16_t
 
DR15
;

608 
ušt16_t
 
RESERVED18
;

609 
__IO
 
ušt16_t
 
DR16
;

610 
ušt16_t
 
RESERVED19
;

611 
__IO
 
ušt16_t
 
DR17
;

612 
ušt16_t
 
RESERVED20
;

613 
__IO
 
ušt16_t
 
DR18
;

614 
ušt16_t
 
RESERVED21
;

615 
__IO
 
ušt16_t
 
DR19
;

616 
ušt16_t
 
RESERVED22
;

617 
__IO
 
ušt16_t
 
DR20
;

618 
ušt16_t
 
RESERVED23
;

619 
__IO
 
ušt16_t
 
DR21
;

620 
ušt16_t
 
RESERVED24
;

621 
__IO
 
ušt16_t
 
DR22
;

622 
ušt16_t
 
RESERVED25
;

623 
__IO
 
ušt16_t
 
DR23
;

624 
ušt16_t
 
RESERVED26
;

625 
__IO
 
ušt16_t
 
DR24
;

626 
ušt16_t
 
RESERVED27
;

627 
__IO
 
ušt16_t
 
DR25
;

628 
ušt16_t
 
RESERVED28
;

629 
__IO
 
ušt16_t
 
DR26
;

630 
ušt16_t
 
RESERVED29
;

631 
__IO
 
ušt16_t
 
DR27
;

632 
ušt16_t
 
RESERVED30
;

633 
__IO
 
ušt16_t
 
DR28
;

634 
ušt16_t
 
RESERVED31
;

635 
__IO
 
ušt16_t
 
DR29
;

636 
ušt16_t
 
RESERVED32
;

637 
__IO
 
ušt16_t
 
DR30
;

638 
ušt16_t
 
RESERVED33
;

639 
__IO
 
ušt16_t
 
DR31
;

640 
ušt16_t
 
RESERVED34
;

641 
__IO
 
ušt16_t
 
DR32
;

642 
ušt16_t
 
RESERVED35
;

643 
__IO
 
ušt16_t
 
DR33
;

644 
ušt16_t
 
RESERVED36
;

645 
__IO
 
ušt16_t
 
DR34
;

646 
ušt16_t
 
RESERVED37
;

647 
__IO
 
ušt16_t
 
DR35
;

648 
ušt16_t
 
RESERVED38
;

649 
__IO
 
ušt16_t
 
DR36
;

650 
ušt16_t
 
RESERVED39
;

651 
__IO
 
ušt16_t
 
DR37
;

652 
ušt16_t
 
RESERVED40
;

653 
__IO
 
ušt16_t
 
DR38
;

654 
ušt16_t
 
RESERVED41
;

655 
__IO
 
ušt16_t
 
DR39
;

656 
ušt16_t
 
RESERVED42
;

657 
__IO
 
ušt16_t
 
DR40
;

658 
ušt16_t
 
RESERVED43
;

659 
__IO
 
ušt16_t
 
DR41
;

660 
ušt16_t
 
RESERVED44
;

661 
__IO
 
ušt16_t
 
DR42
;

662 
ušt16_t
 
RESERVED45
;

663 } 
	tBKP_Ty³Def
;

671 
__IO
 
ušt32_t
 
TIR
;

672 
__IO
 
ušt32_t
 
TDTR
;

673 
__IO
 
ušt32_t
 
TDLR
;

674 
__IO
 
ušt32_t
 
TDHR
;

675 } 
	tCAN_TxMažBox_Ty³Def
;

683 
__IO
 
ušt32_t
 
RIR
;

684 
__IO
 
ušt32_t
 
RDTR
;

685 
__IO
 
ušt32_t
 
RDLR
;

686 
__IO
 
ušt32_t
 
RDHR
;

687 } 
	tCAN_FIFOMažBox_Ty³Def
;

695 
__IO
 
ušt32_t
 
FR1
;

696 
__IO
 
ušt32_t
 
FR2
;

697 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

705 
__IO
 
ušt32_t
 
MCR
;

706 
__IO
 
ušt32_t
 
MSR
;

707 
__IO
 
ušt32_t
 
TSR
;

708 
__IO
 
ušt32_t
 
RF0R
;

709 
__IO
 
ušt32_t
 
RF1R
;

710 
__IO
 
ušt32_t
 
IER
;

711 
__IO
 
ušt32_t
 
ESR
;

712 
__IO
 
ušt32_t
 
BTR
;

713 
ušt32_t
 
RESERVED0
[88];

714 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

715 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

716 
ušt32_t
 
RESERVED1
[12];

717 
__IO
 
ušt32_t
 
FMR
;

718 
__IO
 
ušt32_t
 
FM1R
;

719 
ušt32_t
 
RESERVED2
;

720 
__IO
 
ušt32_t
 
FS1R
;

721 
ušt32_t
 
RESERVED3
;

722 
__IO
 
ušt32_t
 
FFA1R
;

723 
ušt32_t
 
RESERVED4
;

724 
__IO
 
ušt32_t
 
FA1R
;

725 
ušt32_t
 
RESERVED5
[8];

726 #iâdeà
STM32F10X_CL


727 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

729 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

731 } 
	tCAN_Ty³Def
;

738 
__IO
 
ušt32_t
 
CFGR
;

739 
__IO
 
ušt32_t
 
OAR
;

740 
__IO
 
ušt32_t
 
PRES
;

741 
__IO
 
ušt32_t
 
ESR
;

742 
__IO
 
ušt32_t
 
CSR
;

743 
__IO
 
ušt32_t
 
TXD
;

744 
__IO
 
ušt32_t
 
RXD
;

745 } 
	tCEC_Ty³Def
;

753 
__IO
 
ušt32_t
 
DR
;

754 
__IO
 
ušt8_t
 
IDR
;

755 
ušt8_t
 
RESERVED0
;

756 
ušt16_t
 
RESERVED1
;

757 
__IO
 
ušt32_t
 
CR
;

758 } 
	tCRC_Ty³Def
;

766 
__IO
 
ušt32_t
 
CR
;

767 
__IO
 
ušt32_t
 
SWTRIGR
;

768 
__IO
 
ušt32_t
 
DHR12R1
;

769 
__IO
 
ušt32_t
 
DHR12L1
;

770 
__IO
 
ušt32_t
 
DHR8R1
;

771 
__IO
 
ušt32_t
 
DHR12R2
;

772 
__IO
 
ušt32_t
 
DHR12L2
;

773 
__IO
 
ušt32_t
 
DHR8R2
;

774 
__IO
 
ušt32_t
 
DHR12RD
;

775 
__IO
 
ušt32_t
 
DHR12LD
;

776 
__IO
 
ušt32_t
 
DHR8RD
;

777 
__IO
 
ušt32_t
 
DOR1
;

778 
__IO
 
ušt32_t
 
DOR2
;

779 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

780 
__IO
 
ušt32_t
 
SR
;

782 } 
	tDAC_Ty³Def
;

790 
__IO
 
ušt32_t
 
IDCODE
;

791 
__IO
 
ušt32_t
 
CR
;

792 }
	tDBGMCU_Ty³Def
;

800 
__IO
 
ušt32_t
 
CCR
;

801 
__IO
 
ušt32_t
 
CNDTR
;

802 
__IO
 
ušt32_t
 
CPAR
;

803 
__IO
 
ušt32_t
 
CMAR
;

804 } 
	tDMA_ChªÃl_Ty³Def
;

808 
__IO
 
ušt32_t
 
ISR
;

809 
__IO
 
ušt32_t
 
IFCR
;

810 } 
	tDMA_Ty³Def
;

818 
__IO
 
ušt32_t
 
MACCR
;

819 
__IO
 
ušt32_t
 
MACFFR
;

820 
__IO
 
ušt32_t
 
MACHTHR
;

821 
__IO
 
ušt32_t
 
MACHTLR
;

822 
__IO
 
ušt32_t
 
MACMIIAR
;

823 
__IO
 
ušt32_t
 
MACMIIDR
;

824 
__IO
 
ušt32_t
 
MACFCR
;

825 
__IO
 
ušt32_t
 
MACVLANTR
;

826 
ušt32_t
 
RESERVED0
[2];

827 
__IO
 
ušt32_t
 
MACRWUFFR
;

828 
__IO
 
ušt32_t
 
MACPMTCSR
;

829 
ušt32_t
 
RESERVED1
[2];

830 
__IO
 
ušt32_t
 
MACSR
;

831 
__IO
 
ušt32_t
 
MACIMR
;

832 
__IO
 
ušt32_t
 
MACA0HR
;

833 
__IO
 
ušt32_t
 
MACA0LR
;

834 
__IO
 
ušt32_t
 
MACA1HR
;

835 
__IO
 
ušt32_t
 
MACA1LR
;

836 
__IO
 
ušt32_t
 
MACA2HR
;

837 
__IO
 
ušt32_t
 
MACA2LR
;

838 
__IO
 
ušt32_t
 
MACA3HR
;

839 
__IO
 
ušt32_t
 
MACA3LR
;

840 
ušt32_t
 
RESERVED2
[40];

841 
__IO
 
ušt32_t
 
MMCCR
;

842 
__IO
 
ušt32_t
 
MMCRIR
;

843 
__IO
 
ušt32_t
 
MMCTIR
;

844 
__IO
 
ušt32_t
 
MMCRIMR
;

845 
__IO
 
ušt32_t
 
MMCTIMR
;

846 
ušt32_t
 
RESERVED3
[14];

847 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

848 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

849 
ušt32_t
 
RESERVED4
[5];

850 
__IO
 
ušt32_t
 
MMCTGFCR
;

851 
ušt32_t
 
RESERVED5
[10];

852 
__IO
 
ušt32_t
 
MMCRFCECR
;

853 
__IO
 
ušt32_t
 
MMCRFAECR
;

854 
ušt32_t
 
RESERVED6
[10];

855 
__IO
 
ušt32_t
 
MMCRGUFCR
;

856 
ušt32_t
 
RESERVED7
[334];

857 
__IO
 
ušt32_t
 
PTPTSCR
;

858 
__IO
 
ušt32_t
 
PTPSSIR
;

859 
__IO
 
ušt32_t
 
PTPTSHR
;

860 
__IO
 
ušt32_t
 
PTPTSLR
;

861 
__IO
 
ušt32_t
 
PTPTSHUR
;

862 
__IO
 
ušt32_t
 
PTPTSLUR
;

863 
__IO
 
ušt32_t
 
PTPTSAR
;

864 
__IO
 
ušt32_t
 
PTPTTHR
;

865 
__IO
 
ušt32_t
 
PTPTTLR
;

866 
ušt32_t
 
RESERVED8
[567];

867 
__IO
 
ušt32_t
 
DMABMR
;

868 
__IO
 
ušt32_t
 
DMATPDR
;

869 
__IO
 
ušt32_t
 
DMARPDR
;

870 
__IO
 
ušt32_t
 
DMARDLAR
;

871 
__IO
 
ušt32_t
 
DMATDLAR
;

872 
__IO
 
ušt32_t
 
DMASR
;

873 
__IO
 
ušt32_t
 
DMAOMR
;

874 
__IO
 
ušt32_t
 
DMAIER
;

875 
__IO
 
ušt32_t
 
DMAMFBOCR
;

876 
ušt32_t
 
RESERVED9
[9];

877 
__IO
 
ušt32_t
 
DMACHTDR
;

878 
__IO
 
ušt32_t
 
DMACHRDR
;

879 
__IO
 
ušt32_t
 
DMACHTBAR
;

880 
__IO
 
ušt32_t
 
DMACHRBAR
;

881 } 
	tETH_Ty³Def
;

889 
__IO
 
ušt32_t
 
IMR
;

890 
__IO
 
ušt32_t
 
EMR
;

891 
__IO
 
ušt32_t
 
RTSR
;

892 
__IO
 
ušt32_t
 
FTSR
;

893 
__IO
 
ušt32_t
 
SWIER
;

894 
__IO
 
ušt32_t
 
PR
;

895 } 
	tEXTI_Ty³Def
;

903 
__IO
 
ušt32_t
 
ACR
;

904 
__IO
 
ušt32_t
 
KEYR
;

905 
__IO
 
ušt32_t
 
OPTKEYR
;

906 
__IO
 
ušt32_t
 
SR
;

907 
__IO
 
ušt32_t
 
CR
;

908 
__IO
 
ušt32_t
 
AR
;

909 
__IO
 
ušt32_t
 
RESERVED
;

910 
__IO
 
ušt32_t
 
OBR
;

911 
__IO
 
ušt32_t
 
WRPR
;

912 #ifdeà
STM32F10X_XL


913 
ušt32_t
 
RESERVED1
[8];

914 
__IO
 
ušt32_t
 
KEYR2
;

915 
ušt32_t
 
RESERVED2
;

916 
__IO
 
ušt32_t
 
SR2
;

917 
__IO
 
ušt32_t
 
CR2
;

918 
__IO
 
ušt32_t
 
AR2
;

920 } 
	tFLASH_Ty³Def
;

928 
__IO
 
ušt16_t
 
RDP
;

929 
__IO
 
ušt16_t
 
USER
;

930 
__IO
 
ušt16_t
 
D©a0
;

931 
__IO
 
ušt16_t
 
D©a1
;

932 
__IO
 
ušt16_t
 
WRP0
;

933 
__IO
 
ušt16_t
 
WRP1
;

934 
__IO
 
ušt16_t
 
WRP2
;

935 
__IO
 
ušt16_t
 
WRP3
;

936 } 
	tOB_Ty³Def
;

944 
__IO
 
ušt32_t
 
BTCR
[8];

945 } 
	tFSMC_Bªk1_Ty³Def
;

953 
__IO
 
ušt32_t
 
BWTR
[7];

954 } 
	tFSMC_Bªk1E_Ty³Def
;

962 
__IO
 
ušt32_t
 
PCR2
;

963 
__IO
 
ušt32_t
 
SR2
;

964 
__IO
 
ušt32_t
 
PMEM2
;

965 
__IO
 
ušt32_t
 
PATT2
;

966 
ušt32_t
 
RESERVED0
;

967 
__IO
 
ušt32_t
 
ECCR2
;

968 } 
	tFSMC_Bªk2_Ty³Def
;

976 
__IO
 
ušt32_t
 
PCR3
;

977 
__IO
 
ušt32_t
 
SR3
;

978 
__IO
 
ušt32_t
 
PMEM3
;

979 
__IO
 
ušt32_t
 
PATT3
;

980 
ušt32_t
 
RESERVED0
;

981 
__IO
 
ušt32_t
 
ECCR3
;

982 } 
	tFSMC_Bªk3_Ty³Def
;

990 
__IO
 
ušt32_t
 
PCR4
;

991 
__IO
 
ušt32_t
 
SR4
;

992 
__IO
 
ušt32_t
 
PMEM4
;

993 
__IO
 
ušt32_t
 
PATT4
;

994 
__IO
 
ušt32_t
 
PIO4
;

995 } 
	tFSMC_Bªk4_Ty³Def
;

1003 
__IO
 
ušt32_t
 
CRL
;

1004 
__IO
 
ušt32_t
 
CRH
;

1005 
__IO
 
ušt32_t
 
IDR
;

1006 
__IO
 
ušt32_t
 
ODR
;

1007 
__IO
 
ušt32_t
 
BSRR
;

1008 
__IO
 
ušt32_t
 
BRR
;

1009 
__IO
 
ušt32_t
 
LCKR
;

1010 } 
	tGPIO_Ty³Def
;

1018 
__IO
 
ušt32_t
 
EVCR
;

1019 
__IO
 
ušt32_t
 
MAPR
;

1020 
__IO
 
ušt32_t
 
EXTICR
[4];

1021 
ušt32_t
 
RESERVED0
;

1022 
__IO
 
ušt32_t
 
MAPR2
;

1023 } 
	tAFIO_Ty³Def
;

1030 
__IO
 
ušt16_t
 
CR1
;

1031 
ušt16_t
 
RESERVED0
;

1032 
__IO
 
ušt16_t
 
CR2
;

1033 
ušt16_t
 
RESERVED1
;

1034 
__IO
 
ušt16_t
 
OAR1
;

1035 
ušt16_t
 
RESERVED2
;

1036 
__IO
 
ušt16_t
 
OAR2
;

1037 
ušt16_t
 
RESERVED3
;

1038 
__IO
 
ušt16_t
 
DR
;

1039 
ušt16_t
 
RESERVED4
;

1040 
__IO
 
ušt16_t
 
SR1
;

1041 
ušt16_t
 
RESERVED5
;

1042 
__IO
 
ušt16_t
 
SR2
;

1043 
ušt16_t
 
RESERVED6
;

1044 
__IO
 
ušt16_t
 
CCR
;

1045 
ušt16_t
 
RESERVED7
;

1046 
__IO
 
ušt16_t
 
TRISE
;

1047 
ušt16_t
 
RESERVED8
;

1048 } 
	tI2C_Ty³Def
;

1056 
__IO
 
ušt32_t
 
KR
;

1057 
__IO
 
ušt32_t
 
PR
;

1058 
__IO
 
ušt32_t
 
RLR
;

1059 
__IO
 
ušt32_t
 
SR
;

1060 } 
	tIWDG_Ty³Def
;

1068 
__IO
 
ušt32_t
 
CR
;

1069 
__IO
 
ušt32_t
 
CSR
;

1070 } 
	tPWR_Ty³Def
;

1078 
__IO
 
ušt32_t
 
CR
;

1079 
__IO
 
ušt32_t
 
CFGR
;

1080 
__IO
 
ušt32_t
 
CIR
;

1081 
__IO
 
ušt32_t
 
APB2RSTR
;

1082 
__IO
 
ušt32_t
 
APB1RSTR
;

1083 
__IO
 
ušt32_t
 
AHBENR
;

1084 
__IO
 
ušt32_t
 
APB2ENR
;

1085 
__IO
 
ušt32_t
 
APB1ENR
;

1086 
__IO
 
ušt32_t
 
BDCR
;

1087 
__IO
 
ušt32_t
 
CSR
;

1089 #ifdeà
STM32F10X_CL


1090 
__IO
 
ušt32_t
 
AHBRSTR
;

1091 
__IO
 
ušt32_t
 
CFGR2
;

1094 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1095 
ušt32_t
 
RESERVED0
;

1096 
__IO
 
ušt32_t
 
CFGR2
;

1098 } 
	tRCC_Ty³Def
;

1106 
__IO
 
ušt16_t
 
CRH
;

1107 
ušt16_t
 
RESERVED0
;

1108 
__IO
 
ušt16_t
 
CRL
;

1109 
ušt16_t
 
RESERVED1
;

1110 
__IO
 
ušt16_t
 
PRLH
;

1111 
ušt16_t
 
RESERVED2
;

1112 
__IO
 
ušt16_t
 
PRLL
;

1113 
ušt16_t
 
RESERVED3
;

1114 
__IO
 
ušt16_t
 
DIVH
;

1115 
ušt16_t
 
RESERVED4
;

1116 
__IO
 
ušt16_t
 
DIVL
;

1117 
ušt16_t
 
RESERVED5
;

1118 
__IO
 
ušt16_t
 
CNTH
;

1119 
ušt16_t
 
RESERVED6
;

1120 
__IO
 
ušt16_t
 
CNTL
;

1121 
ušt16_t
 
RESERVED7
;

1122 
__IO
 
ušt16_t
 
ALRH
;

1123 
ušt16_t
 
RESERVED8
;

1124 
__IO
 
ušt16_t
 
ALRL
;

1125 
ušt16_t
 
RESERVED9
;

1126 } 
	tRTC_Ty³Def
;

1134 
__IO
 
ušt32_t
 
POWER
;

1135 
__IO
 
ušt32_t
 
CLKCR
;

1136 
__IO
 
ušt32_t
 
ARG
;

1137 
__IO
 
ušt32_t
 
CMD
;

1138 
__I
 
ušt32_t
 
RESPCMD
;

1139 
__I
 
ušt32_t
 
RESP1
;

1140 
__I
 
ušt32_t
 
RESP2
;

1141 
__I
 
ušt32_t
 
RESP3
;

1142 
__I
 
ušt32_t
 
RESP4
;

1143 
__IO
 
ušt32_t
 
DTIMER
;

1144 
__IO
 
ušt32_t
 
DLEN
;

1145 
__IO
 
ušt32_t
 
DCTRL
;

1146 
__I
 
ušt32_t
 
DCOUNT
;

1147 
__I
 
ušt32_t
 
STA
;

1148 
__IO
 
ušt32_t
 
ICR
;

1149 
__IO
 
ušt32_t
 
MASK
;

1150 
ušt32_t
 
RESERVED0
[2];

1151 
__I
 
ušt32_t
 
FIFOCNT
;

1152 
ušt32_t
 
RESERVED1
[13];

1153 
__IO
 
ušt32_t
 
FIFO
;

1154 } 
	tSDIO_Ty³Def
;

1162 
__IO
 
ušt16_t
 
CR1
;

1163 
ušt16_t
 
RESERVED0
;

1164 
__IO
 
ušt16_t
 
CR2
;

1165 
ušt16_t
 
RESERVED1
;

1166 
__IO
 
ušt16_t
 
SR
;

1167 
ušt16_t
 
RESERVED2
;

1168 
__IO
 
ušt16_t
 
DR
;

1169 
ušt16_t
 
RESERVED3
;

1170 
__IO
 
ušt16_t
 
CRCPR
;

1171 
ušt16_t
 
RESERVED4
;

1172 
__IO
 
ušt16_t
 
RXCRCR
;

1173 
ušt16_t
 
RESERVED5
;

1174 
__IO
 
ušt16_t
 
TXCRCR
;

1175 
ušt16_t
 
RESERVED6
;

1176 
__IO
 
ušt16_t
 
I2SCFGR
;

1177 
ušt16_t
 
RESERVED7
;

1178 
__IO
 
ušt16_t
 
I2SPR
;

1179 
ušt16_t
 
RESERVED8
;

1180 } 
	tSPI_Ty³Def
;

1188 
__IO
 
ušt16_t
 
CR1
;

1189 
ušt16_t
 
RESERVED0
;

1190 
__IO
 
ušt16_t
 
CR2
;

1191 
ušt16_t
 
RESERVED1
;

1192 
__IO
 
ušt16_t
 
SMCR
;

1193 
ušt16_t
 
RESERVED2
;

1194 
__IO
 
ušt16_t
 
DIER
;

1195 
ušt16_t
 
RESERVED3
;

1196 
__IO
 
ušt16_t
 
SR
;

1197 
ušt16_t
 
RESERVED4
;

1198 
__IO
 
ušt16_t
 
EGR
;

1199 
ušt16_t
 
RESERVED5
;

1200 
__IO
 
ušt16_t
 
CCMR1
;

1201 
ušt16_t
 
RESERVED6
;

1202 
__IO
 
ušt16_t
 
CCMR2
;

1203 
ušt16_t
 
RESERVED7
;

1204 
__IO
 
ušt16_t
 
CCER
;

1205 
ušt16_t
 
RESERVED8
;

1206 
__IO
 
ušt16_t
 
CNT
;

1207 
ušt16_t
 
RESERVED9
;

1208 
__IO
 
ušt16_t
 
PSC
;

1209 
ušt16_t
 
RESERVED10
;

1210 
__IO
 
ušt16_t
 
ARR
;

1211 
ušt16_t
 
RESERVED11
;

1212 
__IO
 
ušt16_t
 
RCR
;

1213 
ušt16_t
 
RESERVED12
;

1214 
__IO
 
ušt16_t
 
CCR1
;

1215 
ušt16_t
 
RESERVED13
;

1216 
__IO
 
ušt16_t
 
CCR2
;

1217 
ušt16_t
 
RESERVED14
;

1218 
__IO
 
ušt16_t
 
CCR3
;

1219 
ušt16_t
 
RESERVED15
;

1220 
__IO
 
ušt16_t
 
CCR4
;

1221 
ušt16_t
 
RESERVED16
;

1222 
__IO
 
ušt16_t
 
BDTR
;

1223 
ušt16_t
 
RESERVED17
;

1224 
__IO
 
ušt16_t
 
DCR
;

1225 
ušt16_t
 
RESERVED18
;

1226 
__IO
 
ušt16_t
 
DMAR
;

1227 
ušt16_t
 
RESERVED19
;

1228 } 
	tTIM_Ty³Def
;

1236 
__IO
 
ušt16_t
 
SR
;

1237 
ušt16_t
 
RESERVED0
;

1238 
__IO
 
ušt16_t
 
DR
;

1239 
ušt16_t
 
RESERVED1
;

1240 
__IO
 
ušt16_t
 
BRR
;

1241 
ušt16_t
 
RESERVED2
;

1242 
__IO
 
ušt16_t
 
CR1
;

1243 
ušt16_t
 
RESERVED3
;

1244 
__IO
 
ušt16_t
 
CR2
;

1245 
ušt16_t
 
RESERVED4
;

1246 
__IO
 
ušt16_t
 
CR3
;

1247 
ušt16_t
 
RESERVED5
;

1248 
__IO
 
ušt16_t
 
GTPR
;

1249 
ušt16_t
 
RESERVED6
;

1250 } 
	tUSART_Ty³Def
;

1258 
__IO
 
ušt32_t
 
CR
;

1259 
__IO
 
ušt32_t
 
CFR
;

1260 
__IO
 
ušt32_t
 
SR
;

1261 } 
	tWWDG_Ty³Def
;

1272 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1273 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

1274 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1276 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1277 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1279 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1282 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1283 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1284 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1286 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1287 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1288 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1289 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1290 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1291 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1292 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1293 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1294 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1295 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1296 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1297 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1298 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1299 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1300 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1301 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1302 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1303 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1304 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1305 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1306 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1307 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1308 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1309 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1310 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1311 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1313 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1314 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1315 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1316 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1317 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1318 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1319 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1320 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1321 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1322 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1323 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1324 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1325 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1326 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1327 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1328 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1329 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1330 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1331 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1332 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1333 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1334 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1336 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1338 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1339 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1340 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1341 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1342 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1343 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1344 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1345 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1346 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1347 
	#DMA2_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1348 
	#DMA2_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1349 
	#DMA2_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1350 
	#DMA2_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1351 
	#DMA2_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1352 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1353 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1355 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000è

	)

1356 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

1358 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1359 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1360 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1361 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1362 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1364 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000è

	)

1365 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104è

	)

1366 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060è

	)

1367 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080è

	)

1368 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0è

	)

1370 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

1380 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1381 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1382 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1383 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1384 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1385 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1386 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1387 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1388 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1389 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1390 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1391 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1392 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1393 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1394 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1395 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1396 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1397 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1398 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1399 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1400 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1401 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1402 
	#BKP
 ((
BKP_Ty³Def
 *è
BKP_BASE
)

	)

1403 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1404 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1405 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

1406 
	#AFIO
 ((
AFIO_Ty³Def
 *è
AFIO_BASE
)

	)

1407 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1408 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1409 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1410 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1411 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1412 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1413 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1414 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1415 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1416 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1417 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1418 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1419 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1420 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1421 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1422 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1423 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1424 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1425 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1426 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1427 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1428 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1429 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1430 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1431 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1432 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1433 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1434 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1435 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1436 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1437 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

1438 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1439 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1440 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1441 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1442 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1443 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1444 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1445 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1446 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

1447 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1448 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1449 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1450 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1451 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1452 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1453 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1478 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1482 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1486 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

1495 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

1496 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1497 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1498 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1499 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1501 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1502 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1503 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1504 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1507 
	#PWR_CR_PLS_2V2
 ((
ušt16_t
)0x0000è

	)

1508 
	#PWR_CR_PLS_2V3
 ((
ušt16_t
)0x0020è

	)

1509 
	#PWR_CR_PLS_2V4
 ((
ušt16_t
)0x0040è

	)

1510 
	#PWR_CR_PLS_2V5
 ((
ušt16_t
)0x0060è

	)

1511 
	#PWR_CR_PLS_2V6
 ((
ušt16_t
)0x0080è

	)

1512 
	#PWR_CR_PLS_2V7
 ((
ušt16_t
)0x00A0è

	)

1513 
	#PWR_CR_PLS_2V8
 ((
ušt16_t
)0x00C0è

	)

1514 
	#PWR_CR_PLS_2V9
 ((
ušt16_t
)0x00E0è

	)

1516 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1520 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1521 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1522 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1523 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

1532 
	#BKP_DR1_D
 ((
ušt16_t
)0xFFFFè

	)

1535 
	#BKP_DR2_D
 ((
ušt16_t
)0xFFFFè

	)

1538 
	#BKP_DR3_D
 ((
ušt16_t
)0xFFFFè

	)

1541 
	#BKP_DR4_D
 ((
ušt16_t
)0xFFFFè

	)

1544 
	#BKP_DR5_D
 ((
ušt16_t
)0xFFFFè

	)

1547 
	#BKP_DR6_D
 ((
ušt16_t
)0xFFFFè

	)

1550 
	#BKP_DR7_D
 ((
ušt16_t
)0xFFFFè

	)

1553 
	#BKP_DR8_D
 ((
ušt16_t
)0xFFFFè

	)

1556 
	#BKP_DR9_D
 ((
ušt16_t
)0xFFFFè

	)

1559 
	#BKP_DR10_D
 ((
ušt16_t
)0xFFFFè

	)

1562 
	#BKP_DR11_D
 ((
ušt16_t
)0xFFFFè

	)

1565 
	#BKP_DR12_D
 ((
ušt16_t
)0xFFFFè

	)

1568 
	#BKP_DR13_D
 ((
ušt16_t
)0xFFFFè

	)

1571 
	#BKP_DR14_D
 ((
ušt16_t
)0xFFFFè

	)

1574 
	#BKP_DR15_D
 ((
ušt16_t
)0xFFFFè

	)

1577 
	#BKP_DR16_D
 ((
ušt16_t
)0xFFFFè

	)

1580 
	#BKP_DR17_D
 ((
ušt16_t
)0xFFFFè

	)

1583 
	#BKP_DR18_D
 ((
ušt16_t
)0xFFFFè

	)

1586 
	#BKP_DR19_D
 ((
ušt16_t
)0xFFFFè

	)

1589 
	#BKP_DR20_D
 ((
ušt16_t
)0xFFFFè

	)

1592 
	#BKP_DR21_D
 ((
ušt16_t
)0xFFFFè

	)

1595 
	#BKP_DR22_D
 ((
ušt16_t
)0xFFFFè

	)

1598 
	#BKP_DR23_D
 ((
ušt16_t
)0xFFFFè

	)

1601 
	#BKP_DR24_D
 ((
ušt16_t
)0xFFFFè

	)

1604 
	#BKP_DR25_D
 ((
ušt16_t
)0xFFFFè

	)

1607 
	#BKP_DR26_D
 ((
ušt16_t
)0xFFFFè

	)

1610 
	#BKP_DR27_D
 ((
ušt16_t
)0xFFFFè

	)

1613 
	#BKP_DR28_D
 ((
ušt16_t
)0xFFFFè

	)

1616 
	#BKP_DR29_D
 ((
ušt16_t
)0xFFFFè

	)

1619 
	#BKP_DR30_D
 ((
ušt16_t
)0xFFFFè

	)

1622 
	#BKP_DR31_D
 ((
ušt16_t
)0xFFFFè

	)

1625 
	#BKP_DR32_D
 ((
ušt16_t
)0xFFFFè

	)

1628 
	#BKP_DR33_D
 ((
ušt16_t
)0xFFFFè

	)

1631 
	#BKP_DR34_D
 ((
ušt16_t
)0xFFFFè

	)

1634 
	#BKP_DR35_D
 ((
ušt16_t
)0xFFFFè

	)

1637 
	#BKP_DR36_D
 ((
ušt16_t
)0xFFFFè

	)

1640 
	#BKP_DR37_D
 ((
ušt16_t
)0xFFFFè

	)

1643 
	#BKP_DR38_D
 ((
ušt16_t
)0xFFFFè

	)

1646 
	#BKP_DR39_D
 ((
ušt16_t
)0xFFFFè

	)

1649 
	#BKP_DR40_D
 ((
ušt16_t
)0xFFFFè

	)

1652 
	#BKP_DR41_D
 ((
ušt16_t
)0xFFFFè

	)

1655 
	#BKP_DR42_D
 ((
ušt16_t
)0xFFFFè

	)

1658 
	#BKP_RTCCR_CAL
 ((
ušt16_t
)0x007Fè

	)

1659 
	#BKP_RTCCR_CCO
 ((
ušt16_t
)0x0080è

	)

1660 
	#BKP_RTCCR_ASOE
 ((
ušt16_t
)0x0100è

	)

1661 
	#BKP_RTCCR_ASOS
 ((
ušt16_t
)0x0200è

	)

1664 
	#BKP_CR_TPE
 ((
ušt8_t
)0x01è

	)

1665 
	#BKP_CR_TPAL
 ((
ušt8_t
)0x02è

	)

1668 
	#BKP_CSR_CTE
 ((
ušt16_t
)0x0001è

	)

1669 
	#BKP_CSR_CTI
 ((
ušt16_t
)0x0002è

	)

1670 
	#BKP_CSR_TPIE
 ((
ušt16_t
)0x0004è

	)

1671 
	#BKP_CSR_TEF
 ((
ušt16_t
)0x0100è

	)

1672 
	#BKP_CSR_TIF
 ((
ušt16_t
)0x0200è

	)

1681 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1682 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1683 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1684 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1685 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1686 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1687 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1688 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1689 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1690 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1692 #ifdeà
STM32F10X_CL


1693 
	#RCC_CR_PLL2ON
 ((
ušt32_t
)0x04000000è

	)

1694 
	#RCC_CR_PLL2RDY
 ((
ušt32_t
)0x08000000è

	)

1695 
	#RCC_CR_PLL3ON
 ((
ušt32_t
)0x10000000è

	)

1696 
	#RCC_CR_PLL3RDY
 ((
ušt32_t
)0x20000000è

	)

1701 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1702 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1703 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1705 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1706 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1707 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1710 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1711 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1712 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1714 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1715 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1716 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1719 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1720 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1721 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1722 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1723 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1725 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1726 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1727 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1728 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1729 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1730 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1731 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1732 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1733 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1736 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

1737 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

1738 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

1739 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

1741 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

1742 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

1743 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

1744 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

1745 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

1748 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

1749 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

1750 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

1751 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

1753 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

1754 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

1755 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

1756 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

1757 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

1760 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x0000C000è

	)

1761 
	#RCC_CFGR_ADCPRE_0
 ((
ušt32_t
)0x00004000è

	)

1762 
	#RCC_CFGR_ADCPRE_1
 ((
ušt32_t
)0x00008000è

	)

1764 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1765 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1766 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ušt32_t
)0x00008000è

	)

1767 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ušt32_t
)0x0000C000è

	)

1769 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1771 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1774 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1775 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1776 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1777 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1778 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

1780 #ifdeà
STM32F10X_CL


1781 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1782 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1784 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1785 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1787 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1788 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1789 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1790 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1791 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1792 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1793 
	#RCC_CFGR_PLLMULL6_5
 ((
ušt32_t
)0x00340000è

	)

1795 
	#RCC_CFGR_OTGFSPRE
 ((
ušt32_t
)0x00400000è

	)

1798 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x0F000000è

	)

1799 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1800 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1801 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1802 
	#RCC_CFGR_MCO_3
 ((
ušt32_t
)0x08000000è

	)

1804 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1805 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1806 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1807 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1808 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ušt32_t
)0x07000000è

	)

1809 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ušt32_t
)0x08000000è

	)

1810 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ušt32_t
)0x09000000è

	)

1811 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ušt32_t
)0x0A000000è

	)

1812 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ušt32_t
)0x0B000000è

	)

1813 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1814 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1815 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1817 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1818 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1820 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1821 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1822 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1823 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1824 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1825 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1826 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1827 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1828 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1829 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1830 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1831 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1832 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1833 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1834 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1837 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1838 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1839 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1840 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1842 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1843 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1844 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1845 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1846 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1848 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1849 
	#RCC_CFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00010000è

	)

1851 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ušt32_t
)0x00000000è

	)

1852 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ušt32_t
)0x00020000è

	)

1854 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1855 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1856 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1857 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1858 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1859 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1860 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1861 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1862 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1863 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1864 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1865 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1866 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1867 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1868 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1869 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

1872 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1873 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1874 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1875 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1877 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1878 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1879 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1880 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1881 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1885 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

1886 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

1887 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

1888 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

1889 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

1890 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

1891 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

1892 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

1893 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

1894 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

1895 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

1896 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

1897 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

1898 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

1899 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

1900 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

1901 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

1903 #ifdeà
STM32F10X_CL


1904 
	#RCC_CIR_PLL2RDYF
 ((
ušt32_t
)0x00000020è

	)

1905 
	#RCC_CIR_PLL3RDYF
 ((
ušt32_t
)0x00000040è

	)

1906 
	#RCC_CIR_PLL2RDYIE
 ((
ušt32_t
)0x00002000è

	)

1907 
	#RCC_CIR_PLL3RDYIE
 ((
ušt32_t
)0x00004000è

	)

1908 
	#RCC_CIR_PLL2RDYC
 ((
ušt32_t
)0x00200000è

	)

1909 
	#RCC_CIR_PLL3RDYC
 ((
ušt32_t
)0x00400000è

	)

1913 
	#RCC_APB2RSTR_AFIORST
 ((
ušt32_t
)0x00000001è

	)

1914 
	#RCC_APB2RSTR_IOPARST
 ((
ušt32_t
)0x00000004è

	)

1915 
	#RCC_APB2RSTR_IOPBRST
 ((
ušt32_t
)0x00000008è

	)

1916 
	#RCC_APB2RSTR_IOPCRST
 ((
ušt32_t
)0x00000010è

	)

1917 
	#RCC_APB2RSTR_IOPDRST
 ((
ušt32_t
)0x00000020è

	)

1918 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

1920 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1921 
	#RCC_APB2RSTR_ADC2RST
 ((
ušt32_t
)0x00000400è

	)

1924 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

1925 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

1926 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

1928 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1929 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

1930 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

1931 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

1934 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1935 
	#RCC_APB2RSTR_IOPERST
 ((
ušt32_t
)0x00000040è

	)

1938 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

1939 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1940 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1941 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00002000è

	)

1942 
	#RCC_APB2RSTR_ADC3RST
 ((
ušt32_t
)0x00008000è

	)

1945 #ià
defšed
 (
STM32F10X_HD_VL
)

1946 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1947 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1950 #ifdeà
STM32F10X_XL


1951 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00080000è

	)

1952 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00100000è

	)

1953 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00200000è

	)

1957 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

1958 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

1959 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

1960 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

1961 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

1963 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1964 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

1967 
	#RCC_APB1RSTR_BKPRST
 ((
ušt32_t
)0x08000000è

	)

1968 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

1970 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1971 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

1972 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

1973 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

1974 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

1977 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
è|| defšed (
STM32F10X_XL
)

1978 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

1981 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_XL
)

1982 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

1983 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1984 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1985 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

1986 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

1987 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

1988 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1991 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1992 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1993 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1994 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1995 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

1998 #ià
defšed
 (
STM32F10X_HD_VL
)

1999 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

2000 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2001 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2002 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2003 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

2004 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

2005 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

2008 #ifdeà
STM32F10X_CL


2009 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000è

	)

2012 #ifdeà
STM32F10X_XL


2013 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2014 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2015 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2019 
	#RCC_AHBENR_DMA1EN
 ((
ušt16_t
)0x0001è

	)

2020 
	#RCC_AHBENR_SRAMEN
 ((
ušt16_t
)0x0004è

	)

2021 
	#RCC_AHBENR_FLITFEN
 ((
ušt16_t
)0x0010è

	)

2022 
	#RCC_AHBENR_CRCEN
 ((
ušt16_t
)0x0040è

	)

2024 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_HD_VL
)

2025 
	#RCC_AHBENR_DMA2EN
 ((
ušt16_t
)0x0002è

	)

2028 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2029 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2030 
	#RCC_AHBENR_SDIOEN
 ((
ušt16_t
)0x0400è

	)

2033 #ià
defšed
 (
STM32F10X_HD_VL
)

2034 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2037 #ifdeà
STM32F10X_CL


2038 
	#RCC_AHBENR_OTGFSEN
 ((
ušt32_t
)0x00001000è

	)

2039 
	#RCC_AHBENR_ETHMACEN
 ((
ušt32_t
)0x00004000è

	)

2040 
	#RCC_AHBENR_ETHMACTXEN
 ((
ušt32_t
)0x00008000è

	)

2041 
	#RCC_AHBENR_ETHMACRXEN
 ((
ušt32_t
)0x00010000è

	)

2045 
	#RCC_APB2ENR_AFIOEN
 ((
ušt32_t
)0x00000001è

	)

2046 
	#RCC_APB2ENR_IOPAEN
 ((
ušt32_t
)0x00000004è

	)

2047 
	#RCC_APB2ENR_IOPBEN
 ((
ušt32_t
)0x00000008è

	)

2048 
	#RCC_APB2ENR_IOPCEN
 ((
ušt32_t
)0x00000010è

	)

2049 
	#RCC_APB2ENR_IOPDEN
 ((
ušt32_t
)0x00000020è

	)

2050 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2052 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2053 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000400è

	)

2056 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2057 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2058 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2060 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2061 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2062 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2063 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2066 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2067 
	#RCC_APB2ENR_IOPEEN
 ((
ušt32_t
)0x00000040è

	)

2070 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2071 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2072 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2073 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

2074 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00008000è

	)

2077 #ià
defšed
 (
STM32F10X_HD_VL
)

2078 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2079 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2082 #ifdeà
STM32F10X_XL


2083 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00080000è

	)

2084 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00100000è

	)

2085 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00200000è

	)

2089 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2090 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2091 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2092 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2093 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2095 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2096 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

2099 
	#RCC_APB1ENR_BKPEN
 ((
ušt32_t
)0x08000000è

	)

2100 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2102 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2103 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

2104 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2105 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

2106 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2109 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
)

2110 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

2113 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
)

2114 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2115 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2116 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2117 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2118 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2119 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2120 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2123 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2124 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2125 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2126 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2127 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2130 #ifdeà
STM32F10X_HD_VL


2131 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2132 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2133 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2134 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2135 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2136 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2137 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2140 #ifdeà
STM32F10X_CL


2141 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000è

	)

2144 #ifdeà
STM32F10X_XL


2145 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2146 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2147 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2151 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2152 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2153 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2155 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2156 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2157 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2160 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2161 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2162 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2163 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2165 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2166 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2169 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2170 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2171 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2172 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2173 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2174 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2175 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2176 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2177 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2179 #ifdeà
STM32F10X_CL


2181 
	#RCC_AHBRSTR_OTGFSRST
 ((
ušt32_t
)0x00001000è

	)

2182 
	#RCC_AHBRSTR_ETHMACRST
 ((
ušt32_t
)0x00004000è

	)

2186 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2187 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2188 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2189 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2190 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2192 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2193 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2194 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2195 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2196 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2197 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2198 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2199 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2200 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2201 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2210 
	#RCC_CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0è

	)

2211 
	#RCC_CFGR2_PREDIV2_0
 ((
ušt32_t
)0x00000010è

	)

2212 
	#RCC_CFGR2_PREDIV2_1
 ((
ušt32_t
)0x00000020è

	)

2213 
	#RCC_CFGR2_PREDIV2_2
 ((
ušt32_t
)0x00000040è

	)

2214 
	#RCC_CFGR2_PREDIV2_3
 ((
ušt32_t
)0x00000080è

	)

2216 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2217 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ušt32_t
)0x00000010è

	)

2218 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ušt32_t
)0x00000020è

	)

2219 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ušt32_t
)0x00000030è

	)

2220 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ušt32_t
)0x00000040è

	)

2221 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ušt32_t
)0x00000050è

	)

2222 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ušt32_t
)0x00000060è

	)

2223 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ušt32_t
)0x00000070è

	)

2224 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ušt32_t
)0x00000080è

	)

2225 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ušt32_t
)0x00000090è

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ušt32_t
)0x000000A0è

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ušt32_t
)0x000000B0è

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ušt32_t
)0x000000C0è

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ušt32_t
)0x000000D0è

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ušt32_t
)0x000000E0è

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ušt32_t
)0x000000F0è

	)

2234 
	#RCC_CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00è

	)

2235 
	#RCC_CFGR2_PLL2MUL_0
 ((
ušt32_t
)0x00000100è

	)

2236 
	#RCC_CFGR2_PLL2MUL_1
 ((
ušt32_t
)0x00000200è

	)

2237 
	#RCC_CFGR2_PLL2MUL_2
 ((
ušt32_t
)0x00000400è

	)

2238 
	#RCC_CFGR2_PLL2MUL_3
 ((
ušt32_t
)0x00000800è

	)

2240 
	#RCC_CFGR2_PLL2MUL8
 ((
ušt32_t
)0x00000600è

	)

2241 
	#RCC_CFGR2_PLL2MUL9
 ((
ušt32_t
)0x00000700è

	)

2242 
	#RCC_CFGR2_PLL2MUL10
 ((
ušt32_t
)0x00000800è

	)

2243 
	#RCC_CFGR2_PLL2MUL11
 ((
ušt32_t
)0x00000900è

	)

2244 
	#RCC_CFGR2_PLL2MUL12
 ((
ušt32_t
)0x00000A00è

	)

2245 
	#RCC_CFGR2_PLL2MUL13
 ((
ušt32_t
)0x00000B00è

	)

2246 
	#RCC_CFGR2_PLL2MUL14
 ((
ušt32_t
)0x00000C00è

	)

2247 
	#RCC_CFGR2_PLL2MUL16
 ((
ušt32_t
)0x00000E00è

	)

2248 
	#RCC_CFGR2_PLL2MUL20
 ((
ušt32_t
)0x00000F00è

	)

2251 
	#RCC_CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000è

	)

2252 
	#RCC_CFGR2_PLL3MUL_0
 ((
ušt32_t
)0x00001000è

	)

2253 
	#RCC_CFGR2_PLL3MUL_1
 ((
ušt32_t
)0x00002000è

	)

2254 
	#RCC_CFGR2_PLL3MUL_2
 ((
ušt32_t
)0x00004000è

	)

2255 
	#RCC_CFGR2_PLL3MUL_3
 ((
ušt32_t
)0x00008000è

	)

2257 
	#RCC_CFGR2_PLL3MUL8
 ((
ušt32_t
)0x00006000è

	)

2258 
	#RCC_CFGR2_PLL3MUL9
 ((
ušt32_t
)0x00007000è

	)

2259 
	#RCC_CFGR2_PLL3MUL10
 ((
ušt32_t
)0x00008000è

	)

2260 
	#RCC_CFGR2_PLL3MUL11
 ((
ušt32_t
)0x00009000è

	)

2261 
	#RCC_CFGR2_PLL3MUL12
 ((
ušt32_t
)0x0000A000è

	)

2262 
	#RCC_CFGR2_PLL3MUL13
 ((
ušt32_t
)0x0000B000è

	)

2263 
	#RCC_CFGR2_PLL3MUL14
 ((
ušt32_t
)0x0000C000è

	)

2264 
	#RCC_CFGR2_PLL3MUL16
 ((
ušt32_t
)0x0000E000è

	)

2265 
	#RCC_CFGR2_PLL3MUL20
 ((
ušt32_t
)0x0000F000è

	)

2267 
	#RCC_CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000è

	)

2268 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ušt32_t
)0x00010000è

	)

2269 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ušt32_t
)0x00000000è

	)

2270 
	#RCC_CFGR2_I2S2SRC
 ((
ušt32_t
)0x00020000è

	)

2271 
	#RCC_CFGR2_I2S3SRC
 ((
ušt32_t
)0x00040000è

	)

2274 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2277 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2278 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2279 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2280 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2281 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2283 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2284 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2285 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2286 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2287 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2288 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2289 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2290 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2291 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2292 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2308 
	#GPIO_CRL_MODE
 ((
ušt32_t
)0x33333333è

	)

2310 
	#GPIO_CRL_MODE0
 ((
ušt32_t
)0x00000003è

	)

2311 
	#GPIO_CRL_MODE0_0
 ((
ušt32_t
)0x00000001è

	)

2312 
	#GPIO_CRL_MODE0_1
 ((
ušt32_t
)0x00000002è

	)

2314 
	#GPIO_CRL_MODE1
 ((
ušt32_t
)0x00000030è

	)

2315 
	#GPIO_CRL_MODE1_0
 ((
ušt32_t
)0x00000010è

	)

2316 
	#GPIO_CRL_MODE1_1
 ((
ušt32_t
)0x00000020è

	)

2318 
	#GPIO_CRL_MODE2
 ((
ušt32_t
)0x00000300è

	)

2319 
	#GPIO_CRL_MODE2_0
 ((
ušt32_t
)0x00000100è

	)

2320 
	#GPIO_CRL_MODE2_1
 ((
ušt32_t
)0x00000200è

	)

2322 
	#GPIO_CRL_MODE3
 ((
ušt32_t
)0x00003000è

	)

2323 
	#GPIO_CRL_MODE3_0
 ((
ušt32_t
)0x00001000è

	)

2324 
	#GPIO_CRL_MODE3_1
 ((
ušt32_t
)0x00002000è

	)

2326 
	#GPIO_CRL_MODE4
 ((
ušt32_t
)0x00030000è

	)

2327 
	#GPIO_CRL_MODE4_0
 ((
ušt32_t
)0x00010000è

	)

2328 
	#GPIO_CRL_MODE4_1
 ((
ušt32_t
)0x00020000è

	)

2330 
	#GPIO_CRL_MODE5
 ((
ušt32_t
)0x00300000è

	)

2331 
	#GPIO_CRL_MODE5_0
 ((
ušt32_t
)0x00100000è

	)

2332 
	#GPIO_CRL_MODE5_1
 ((
ušt32_t
)0x00200000è

	)

2334 
	#GPIO_CRL_MODE6
 ((
ušt32_t
)0x03000000è

	)

2335 
	#GPIO_CRL_MODE6_0
 ((
ušt32_t
)0x01000000è

	)

2336 
	#GPIO_CRL_MODE6_1
 ((
ušt32_t
)0x02000000è

	)

2338 
	#GPIO_CRL_MODE7
 ((
ušt32_t
)0x30000000è

	)

2339 
	#GPIO_CRL_MODE7_0
 ((
ušt32_t
)0x10000000è

	)

2340 
	#GPIO_CRL_MODE7_1
 ((
ušt32_t
)0x20000000è

	)

2342 
	#GPIO_CRL_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2344 
	#GPIO_CRL_CNF0
 ((
ušt32_t
)0x0000000Cè

	)

2345 
	#GPIO_CRL_CNF0_0
 ((
ušt32_t
)0x00000004è

	)

2346 
	#GPIO_CRL_CNF0_1
 ((
ušt32_t
)0x00000008è

	)

2348 
	#GPIO_CRL_CNF1
 ((
ušt32_t
)0x000000C0è

	)

2349 
	#GPIO_CRL_CNF1_0
 ((
ušt32_t
)0x00000040è

	)

2350 
	#GPIO_CRL_CNF1_1
 ((
ušt32_t
)0x00000080è

	)

2352 
	#GPIO_CRL_CNF2
 ((
ušt32_t
)0x00000C00è

	)

2353 
	#GPIO_CRL_CNF2_0
 ((
ušt32_t
)0x00000400è

	)

2354 
	#GPIO_CRL_CNF2_1
 ((
ušt32_t
)0x00000800è

	)

2356 
	#GPIO_CRL_CNF3
 ((
ušt32_t
)0x0000C000è

	)

2357 
	#GPIO_CRL_CNF3_0
 ((
ušt32_t
)0x00004000è

	)

2358 
	#GPIO_CRL_CNF3_1
 ((
ušt32_t
)0x00008000è

	)

2360 
	#GPIO_CRL_CNF4
 ((
ušt32_t
)0x000C0000è

	)

2361 
	#GPIO_CRL_CNF4_0
 ((
ušt32_t
)0x00040000è

	)

2362 
	#GPIO_CRL_CNF4_1
 ((
ušt32_t
)0x00080000è

	)

2364 
	#GPIO_CRL_CNF5
 ((
ušt32_t
)0x00C00000è

	)

2365 
	#GPIO_CRL_CNF5_0
 ((
ušt32_t
)0x00400000è

	)

2366 
	#GPIO_CRL_CNF5_1
 ((
ušt32_t
)0x00800000è

	)

2368 
	#GPIO_CRL_CNF6
 ((
ušt32_t
)0x0C000000è

	)

2369 
	#GPIO_CRL_CNF6_0
 ((
ušt32_t
)0x04000000è

	)

2370 
	#GPIO_CRL_CNF6_1
 ((
ušt32_t
)0x08000000è

	)

2372 
	#GPIO_CRL_CNF7
 ((
ušt32_t
)0xC0000000è

	)

2373 
	#GPIO_CRL_CNF7_0
 ((
ušt32_t
)0x40000000è

	)

2374 
	#GPIO_CRL_CNF7_1
 ((
ušt32_t
)0x80000000è

	)

2377 
	#GPIO_CRH_MODE
 ((
ušt32_t
)0x33333333è

	)

2379 
	#GPIO_CRH_MODE8
 ((
ušt32_t
)0x00000003è

	)

2380 
	#GPIO_CRH_MODE8_0
 ((
ušt32_t
)0x00000001è

	)

2381 
	#GPIO_CRH_MODE8_1
 ((
ušt32_t
)0x00000002è

	)

2383 
	#GPIO_CRH_MODE9
 ((
ušt32_t
)0x00000030è

	)

2384 
	#GPIO_CRH_MODE9_0
 ((
ušt32_t
)0x00000010è

	)

2385 
	#GPIO_CRH_MODE9_1
 ((
ušt32_t
)0x00000020è

	)

2387 
	#GPIO_CRH_MODE10
 ((
ušt32_t
)0x00000300è

	)

2388 
	#GPIO_CRH_MODE10_0
 ((
ušt32_t
)0x00000100è

	)

2389 
	#GPIO_CRH_MODE10_1
 ((
ušt32_t
)0x00000200è

	)

2391 
	#GPIO_CRH_MODE11
 ((
ušt32_t
)0x00003000è

	)

2392 
	#GPIO_CRH_MODE11_0
 ((
ušt32_t
)0x00001000è

	)

2393 
	#GPIO_CRH_MODE11_1
 ((
ušt32_t
)0x00002000è

	)

2395 
	#GPIO_CRH_MODE12
 ((
ušt32_t
)0x00030000è

	)

2396 
	#GPIO_CRH_MODE12_0
 ((
ušt32_t
)0x00010000è

	)

2397 
	#GPIO_CRH_MODE12_1
 ((
ušt32_t
)0x00020000è

	)

2399 
	#GPIO_CRH_MODE13
 ((
ušt32_t
)0x00300000è

	)

2400 
	#GPIO_CRH_MODE13_0
 ((
ušt32_t
)0x00100000è

	)

2401 
	#GPIO_CRH_MODE13_1
 ((
ušt32_t
)0x00200000è

	)

2403 
	#GPIO_CRH_MODE14
 ((
ušt32_t
)0x03000000è

	)

2404 
	#GPIO_CRH_MODE14_0
 ((
ušt32_t
)0x01000000è

	)

2405 
	#GPIO_CRH_MODE14_1
 ((
ušt32_t
)0x02000000è

	)

2407 
	#GPIO_CRH_MODE15
 ((
ušt32_t
)0x30000000è

	)

2408 
	#GPIO_CRH_MODE15_0
 ((
ušt32_t
)0x10000000è

	)

2409 
	#GPIO_CRH_MODE15_1
 ((
ušt32_t
)0x20000000è

	)

2411 
	#GPIO_CRH_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2413 
	#GPIO_CRH_CNF8
 ((
ušt32_t
)0x0000000Cè

	)

2414 
	#GPIO_CRH_CNF8_0
 ((
ušt32_t
)0x00000004è

	)

2415 
	#GPIO_CRH_CNF8_1
 ((
ušt32_t
)0x00000008è

	)

2417 
	#GPIO_CRH_CNF9
 ((
ušt32_t
)0x000000C0è

	)

2418 
	#GPIO_CRH_CNF9_0
 ((
ušt32_t
)0x00000040è

	)

2419 
	#GPIO_CRH_CNF9_1
 ((
ušt32_t
)0x00000080è

	)

2421 
	#GPIO_CRH_CNF10
 ((
ušt32_t
)0x00000C00è

	)

2422 
	#GPIO_CRH_CNF10_0
 ((
ušt32_t
)0x00000400è

	)

2423 
	#GPIO_CRH_CNF10_1
 ((
ušt32_t
)0x00000800è

	)

2425 
	#GPIO_CRH_CNF11
 ((
ušt32_t
)0x0000C000è

	)

2426 
	#GPIO_CRH_CNF11_0
 ((
ušt32_t
)0x00004000è

	)

2427 
	#GPIO_CRH_CNF11_1
 ((
ušt32_t
)0x00008000è

	)

2429 
	#GPIO_CRH_CNF12
 ((
ušt32_t
)0x000C0000è

	)

2430 
	#GPIO_CRH_CNF12_0
 ((
ušt32_t
)0x00040000è

	)

2431 
	#GPIO_CRH_CNF12_1
 ((
ušt32_t
)0x00080000è

	)

2433 
	#GPIO_CRH_CNF13
 ((
ušt32_t
)0x00C00000è

	)

2434 
	#GPIO_CRH_CNF13_0
 ((
ušt32_t
)0x00400000è

	)

2435 
	#GPIO_CRH_CNF13_1
 ((
ušt32_t
)0x00800000è

	)

2437 
	#GPIO_CRH_CNF14
 ((
ušt32_t
)0x0C000000è

	)

2438 
	#GPIO_CRH_CNF14_0
 ((
ušt32_t
)0x04000000è

	)

2439 
	#GPIO_CRH_CNF14_1
 ((
ušt32_t
)0x08000000è

	)

2441 
	#GPIO_CRH_CNF15
 ((
ušt32_t
)0xC0000000è

	)

2442 
	#GPIO_CRH_CNF15_0
 ((
ušt32_t
)0x40000000è

	)

2443 
	#GPIO_CRH_CNF15_1
 ((
ušt32_t
)0x80000000è

	)

2446 
	#GPIO_IDR_IDR0
 ((
ušt16_t
)0x0001è

	)

2447 
	#GPIO_IDR_IDR1
 ((
ušt16_t
)0x0002è

	)

2448 
	#GPIO_IDR_IDR2
 ((
ušt16_t
)0x0004è

	)

2449 
	#GPIO_IDR_IDR3
 ((
ušt16_t
)0x0008è

	)

2450 
	#GPIO_IDR_IDR4
 ((
ušt16_t
)0x0010è

	)

2451 
	#GPIO_IDR_IDR5
 ((
ušt16_t
)0x0020è

	)

2452 
	#GPIO_IDR_IDR6
 ((
ušt16_t
)0x0040è

	)

2453 
	#GPIO_IDR_IDR7
 ((
ušt16_t
)0x0080è

	)

2454 
	#GPIO_IDR_IDR8
 ((
ušt16_t
)0x0100è

	)

2455 
	#GPIO_IDR_IDR9
 ((
ušt16_t
)0x0200è

	)

2456 
	#GPIO_IDR_IDR10
 ((
ušt16_t
)0x0400è

	)

2457 
	#GPIO_IDR_IDR11
 ((
ušt16_t
)0x0800è

	)

2458 
	#GPIO_IDR_IDR12
 ((
ušt16_t
)0x1000è

	)

2459 
	#GPIO_IDR_IDR13
 ((
ušt16_t
)0x2000è

	)

2460 
	#GPIO_IDR_IDR14
 ((
ušt16_t
)0x4000è

	)

2461 
	#GPIO_IDR_IDR15
 ((
ušt16_t
)0x8000è

	)

2464 
	#GPIO_ODR_ODR0
 ((
ušt16_t
)0x0001è

	)

2465 
	#GPIO_ODR_ODR1
 ((
ušt16_t
)0x0002è

	)

2466 
	#GPIO_ODR_ODR2
 ((
ušt16_t
)0x0004è

	)

2467 
	#GPIO_ODR_ODR3
 ((
ušt16_t
)0x0008è

	)

2468 
	#GPIO_ODR_ODR4
 ((
ušt16_t
)0x0010è

	)

2469 
	#GPIO_ODR_ODR5
 ((
ušt16_t
)0x0020è

	)

2470 
	#GPIO_ODR_ODR6
 ((
ušt16_t
)0x0040è

	)

2471 
	#GPIO_ODR_ODR7
 ((
ušt16_t
)0x0080è

	)

2472 
	#GPIO_ODR_ODR8
 ((
ušt16_t
)0x0100è

	)

2473 
	#GPIO_ODR_ODR9
 ((
ušt16_t
)0x0200è

	)

2474 
	#GPIO_ODR_ODR10
 ((
ušt16_t
)0x0400è

	)

2475 
	#GPIO_ODR_ODR11
 ((
ušt16_t
)0x0800è

	)

2476 
	#GPIO_ODR_ODR12
 ((
ušt16_t
)0x1000è

	)

2477 
	#GPIO_ODR_ODR13
 ((
ušt16_t
)0x2000è

	)

2478 
	#GPIO_ODR_ODR14
 ((
ušt16_t
)0x4000è

	)

2479 
	#GPIO_ODR_ODR15
 ((
ušt16_t
)0x8000è

	)

2482 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001è

	)

2483 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002è

	)

2484 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004è

	)

2485 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008è

	)

2486 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010è

	)

2487 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020è

	)

2488 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040è

	)

2489 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080è

	)

2490 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100è

	)

2491 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200è

	)

2492 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400è

	)

2493 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800è

	)

2494 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000è

	)

2495 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000è

	)

2496 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000è

	)

2497 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000è

	)

2499 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000è

	)

2500 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000è

	)

2501 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000è

	)

2502 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000è

	)

2503 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000è

	)

2504 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000è

	)

2505 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000è

	)

2506 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000è

	)

2507 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000è

	)

2508 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000è

	)

2509 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000è

	)

2510 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000è

	)

2511 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000è

	)

2512 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000è

	)

2513 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000è

	)

2514 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000è

	)

2517 
	#GPIO_BRR_BR0
 ((
ušt16_t
)0x0001è

	)

2518 
	#GPIO_BRR_BR1
 ((
ušt16_t
)0x0002è

	)

2519 
	#GPIO_BRR_BR2
 ((
ušt16_t
)0x0004è

	)

2520 
	#GPIO_BRR_BR3
 ((
ušt16_t
)0x0008è

	)

2521 
	#GPIO_BRR_BR4
 ((
ušt16_t
)0x0010è

	)

2522 
	#GPIO_BRR_BR5
 ((
ušt16_t
)0x0020è

	)

2523 
	#GPIO_BRR_BR6
 ((
ušt16_t
)0x0040è

	)

2524 
	#GPIO_BRR_BR7
 ((
ušt16_t
)0x0080è

	)

2525 
	#GPIO_BRR_BR8
 ((
ušt16_t
)0x0100è

	)

2526 
	#GPIO_BRR_BR9
 ((
ušt16_t
)0x0200è

	)

2527 
	#GPIO_BRR_BR10
 ((
ušt16_t
)0x0400è

	)

2528 
	#GPIO_BRR_BR11
 ((
ušt16_t
)0x0800è

	)

2529 
	#GPIO_BRR_BR12
 ((
ušt16_t
)0x1000è

	)

2530 
	#GPIO_BRR_BR13
 ((
ušt16_t
)0x2000è

	)

2531 
	#GPIO_BRR_BR14
 ((
ušt16_t
)0x4000è

	)

2532 
	#GPIO_BRR_BR15
 ((
ušt16_t
)0x8000è

	)

2535 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001è

	)

2536 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002è

	)

2537 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004è

	)

2538 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008è

	)

2539 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010è

	)

2540 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020è

	)

2541 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040è

	)

2542 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080è

	)

2543 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100è

	)

2544 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200è

	)

2545 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400è

	)

2546 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800è

	)

2547 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000è

	)

2548 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000è

	)

2549 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000è

	)

2550 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000è

	)

2551 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000è

	)

2556 
	#AFIO_EVCR_PIN
 ((
ušt8_t
)0x0Fè

	)

2557 
	#AFIO_EVCR_PIN_0
 ((
ušt8_t
)0x01è

	)

2558 
	#AFIO_EVCR_PIN_1
 ((
ušt8_t
)0x02è

	)

2559 
	#AFIO_EVCR_PIN_2
 ((
ušt8_t
)0x04è

	)

2560 
	#AFIO_EVCR_PIN_3
 ((
ušt8_t
)0x08è

	)

2563 
	#AFIO_EVCR_PIN_PX0
 ((
ušt8_t
)0x00è

	)

2564 
	#AFIO_EVCR_PIN_PX1
 ((
ušt8_t
)0x01è

	)

2565 
	#AFIO_EVCR_PIN_PX2
 ((
ušt8_t
)0x02è

	)

2566 
	#AFIO_EVCR_PIN_PX3
 ((
ušt8_t
)0x03è

	)

2567 
	#AFIO_EVCR_PIN_PX4
 ((
ušt8_t
)0x04è

	)

2568 
	#AFIO_EVCR_PIN_PX5
 ((
ušt8_t
)0x05è

	)

2569 
	#AFIO_EVCR_PIN_PX6
 ((
ušt8_t
)0x06è

	)

2570 
	#AFIO_EVCR_PIN_PX7
 ((
ušt8_t
)0x07è

	)

2571 
	#AFIO_EVCR_PIN_PX8
 ((
ušt8_t
)0x08è

	)

2572 
	#AFIO_EVCR_PIN_PX9
 ((
ušt8_t
)0x09è

	)

2573 
	#AFIO_EVCR_PIN_PX10
 ((
ušt8_t
)0x0Aè

	)

2574 
	#AFIO_EVCR_PIN_PX11
 ((
ušt8_t
)0x0Bè

	)

2575 
	#AFIO_EVCR_PIN_PX12
 ((
ušt8_t
)0x0Cè

	)

2576 
	#AFIO_EVCR_PIN_PX13
 ((
ušt8_t
)0x0Dè

	)

2577 
	#AFIO_EVCR_PIN_PX14
 ((
ušt8_t
)0x0Eè

	)

2578 
	#AFIO_EVCR_PIN_PX15
 ((
ušt8_t
)0x0Fè

	)

2580 
	#AFIO_EVCR_PORT
 ((
ušt8_t
)0x70è

	)

2581 
	#AFIO_EVCR_PORT_0
 ((
ušt8_t
)0x10è

	)

2582 
	#AFIO_EVCR_PORT_1
 ((
ušt8_t
)0x20è

	)

2583 
	#AFIO_EVCR_PORT_2
 ((
ušt8_t
)0x40è

	)

2586 
	#AFIO_EVCR_PORT_PA
 ((
ušt8_t
)0x00è

	)

2587 
	#AFIO_EVCR_PORT_PB
 ((
ušt8_t
)0x10è

	)

2588 
	#AFIO_EVCR_PORT_PC
 ((
ušt8_t
)0x20è

	)

2589 
	#AFIO_EVCR_PORT_PD
 ((
ušt8_t
)0x30è

	)

2590 
	#AFIO_EVCR_PORT_PE
 ((
ušt8_t
)0x40è

	)

2592 
	#AFIO_EVCR_EVOE
 ((
ušt8_t
)0x80è

	)

2595 
	#AFIO_MAPR_SPI1_REMAP
 ((
ušt32_t
)0x00000001è

	)

2596 
	#AFIO_MAPR_I2C1_REMAP
 ((
ušt32_t
)0x00000002è

	)

2597 
	#AFIO_MAPR_USART1_REMAP
 ((
ušt32_t
)0x00000004è

	)

2598 
	#AFIO_MAPR_USART2_REMAP
 ((
ušt32_t
)0x00000008è

	)

2600 
	#AFIO_MAPR_USART3_REMAP
 ((
ušt32_t
)0x00000030è

	)

2601 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ušt32_t
)0x00000010è

	)

2602 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ušt32_t
)0x00000020è

	)

2605 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2606 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000010è

	)

2607 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000030è

	)

2609 
	#AFIO_MAPR_TIM1_REMAP
 ((
ušt32_t
)0x000000C0è

	)

2610 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ušt32_t
)0x00000040è

	)

2611 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ušt32_t
)0x00000080è

	)

2614 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2615 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000040è

	)

2616 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ušt32_t
)0x000000C0è

	)

2618 
	#AFIO_MAPR_TIM2_REMAP
 ((
ušt32_t
)0x00000300è

	)

2619 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ušt32_t
)0x00000100è

	)

2620 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ušt32_t
)0x00000200è

	)

2623 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2624 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ušt32_t
)0x00000100è

	)

2625 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ušt32_t
)0x00000200è

	)

2626 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000300è

	)

2628 
	#AFIO_MAPR_TIM3_REMAP
 ((
ušt32_t
)0x00000C00è

	)

2629 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ušt32_t
)0x00000400è

	)

2630 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ušt32_t
)0x00000800è

	)

2633 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2634 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000800è

	)

2635 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000C00è

	)

2637 
	#AFIO_MAPR_TIM4_REMAP
 ((
ušt32_t
)0x00001000è

	)

2639 
	#AFIO_MAPR_CAN_REMAP
 ((
ušt32_t
)0x00006000è

	)

2640 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ušt32_t
)0x00002000è

	)

2641 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ušt32_t
)0x00004000è

	)

2644 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ušt32_t
)0x00000000è

	)

2645 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ušt32_t
)0x00004000è

	)

2646 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ušt32_t
)0x00006000è

	)

2648 
	#AFIO_MAPR_PD01_REMAP
 ((
ušt32_t
)0x00008000è

	)

2649 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ušt32_t
)0x00010000è

	)

2650 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ušt32_t
)0x00020000è

	)

2651 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ušt32_t
)0x00040000è

	)

2652 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ušt32_t
)0x00080000è

	)

2653 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ušt32_t
)0x00100000è

	)

2656 
	#AFIO_MAPR_SWJ_CFG
 ((
ušt32_t
)0x07000000è

	)

2657 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ušt32_t
)0x01000000è

	)

2658 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ušt32_t
)0x02000000è

	)

2659 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ušt32_t
)0x04000000è

	)

2661 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ušt32_t
)0x00000000è

	)

2662 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ušt32_t
)0x01000000è

	)

2663 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ušt32_t
)0x02000000è

	)

2664 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ušt32_t
)0x04000000è

	)

2666 #ifdeà
STM32F10X_CL


2668 
	#AFIO_MAPR_ETH_REMAP
 ((
ušt32_t
)0x00200000è

	)

2671 
	#AFIO_MAPR_CAN2_REMAP
 ((
ušt32_t
)0x00400000è

	)

2674 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

2677 
	#AFIO_MAPR_SPI3_REMAP
 ((
ušt32_t
)0x10000000è

	)

2680 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ušt32_t
)0x20000000è

	)

2683 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ušt32_t
)0x40000000è

	)

2687 
	#AFIO_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2688 
	#AFIO_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2689 
	#AFIO_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2690 
	#AFIO_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2693 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2694 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2695 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2696 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

2697 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

2698 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

2699 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

2702 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2703 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2704 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2705 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

2706 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

2707 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

2708 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

2711 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2712 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2713 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2714 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2715 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

2716 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

2717 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

2720 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2721 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2722 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2723 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

2724 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

2725 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

2726 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

2729 
	#AFIO_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2730 
	#AFIO_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2731 
	#AFIO_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2732 
	#AFIO_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2735 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2736 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2737 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2738 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

2739 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

2740 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

2741 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

2744 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2745 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2746 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2747 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

2748 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

2749 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

2750 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

2753 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2754 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2755 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2756 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

2757 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

2758 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

2759 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

2762 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2763 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2764 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2765 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

2766 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

2767 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

2768 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

2771 
	#AFIO_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2772 
	#AFIO_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2773 
	#AFIO_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2774 
	#AFIO_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2777 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2778 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2779 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2780 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

2781 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

2782 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

2783 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

2786 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2787 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2788 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2789 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

2790 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

2791 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

2792 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

2795 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2796 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2797 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2798 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

2799 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

2800 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

2801 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

2804 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2805 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2806 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2807 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

2808 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

2809 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

2810 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

2813 
	#AFIO_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2814 
	#AFIO_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2815 
	#AFIO_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2816 
	#AFIO_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2819 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2820 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2821 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2822 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

2823 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

2824 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

2825 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

2828 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2829 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2830 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2831 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

2832 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

2833 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

2834 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

2837 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2838 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2839 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2840 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

2841 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

2842 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

2843 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

2846 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2847 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2848 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2849 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

2850 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

2851 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

2852 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

2854 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2856 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ušt32_t
)0x00000001è

	)

2857 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ušt32_t
)0x00000002è

	)

2858 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ušt32_t
)0x00000004è

	)

2859 
	#AFIO_MAPR2_CEC_REMAP
 ((
ušt32_t
)0x00000008è

	)

2860 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ušt32_t
)0x00000010è

	)

2863 #ifdeà
STM32F10X_HD_VL


2864 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2865 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2866 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2867 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ušt32_t
)0x00000800è

	)

2868 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ušt32_t
)0x00001000è

	)

2869 
	#AFIO_MAPR2_MISC_REMAP
 ((
ušt32_t
)0x00002000è

	)

2872 #ifdeà
STM32F10X_XL


2874 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ušt32_t
)0x00000020è

	)

2875 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ušt32_t
)0x00000040è

	)

2876 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ušt32_t
)0x00000080è

	)

2877 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2878 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2879 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2889 
	#SysTick_CTRL_ENABLE
 ((
ušt32_t
)0x00000001è

	)

2890 
	#SysTick_CTRL_TICKINT
 ((
ušt32_t
)0x00000002è

	)

2891 
	#SysTick_CTRL_CLKSOURCE
 ((
ušt32_t
)0x00000004è

	)

2892 
	#SysTick_CTRL_COUNTFLAG
 ((
ušt32_t
)0x00010000è

	)

2895 
	#SysTick_LOAD_RELOAD
 ((
ušt32_t
)0x00FFFFFFè

	)

2898 
	#SysTick_VAL_CURRENT
 ((
ušt32_t
)0x00FFFFFFè

	)

2901 
	#SysTick_CALIB_TENMS
 ((
ušt32_t
)0x00FFFFFFè

	)

2902 
	#SysTick_CALIB_SKEW
 ((
ušt32_t
)0x40000000è

	)

2903 
	#SysTick_CALIB_NOREF
 ((
ušt32_t
)0x80000000è

	)

2912 
	#NVIC_ISER_SETENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2913 
	#NVIC_ISER_SETENA_0
 ((
ušt32_t
)0x00000001è

	)

2914 
	#NVIC_ISER_SETENA_1
 ((
ušt32_t
)0x00000002è

	)

2915 
	#NVIC_ISER_SETENA_2
 ((
ušt32_t
)0x00000004è

	)

2916 
	#NVIC_ISER_SETENA_3
 ((
ušt32_t
)0x00000008è

	)

2917 
	#NVIC_ISER_SETENA_4
 ((
ušt32_t
)0x00000010è

	)

2918 
	#NVIC_ISER_SETENA_5
 ((
ušt32_t
)0x00000020è

	)

2919 
	#NVIC_ISER_SETENA_6
 ((
ušt32_t
)0x00000040è

	)

2920 
	#NVIC_ISER_SETENA_7
 ((
ušt32_t
)0x00000080è

	)

2921 
	#NVIC_ISER_SETENA_8
 ((
ušt32_t
)0x00000100è

	)

2922 
	#NVIC_ISER_SETENA_9
 ((
ušt32_t
)0x00000200è

	)

2923 
	#NVIC_ISER_SETENA_10
 ((
ušt32_t
)0x00000400è

	)

2924 
	#NVIC_ISER_SETENA_11
 ((
ušt32_t
)0x00000800è

	)

2925 
	#NVIC_ISER_SETENA_12
 ((
ušt32_t
)0x00001000è

	)

2926 
	#NVIC_ISER_SETENA_13
 ((
ušt32_t
)0x00002000è

	)

2927 
	#NVIC_ISER_SETENA_14
 ((
ušt32_t
)0x00004000è

	)

2928 
	#NVIC_ISER_SETENA_15
 ((
ušt32_t
)0x00008000è

	)

2929 
	#NVIC_ISER_SETENA_16
 ((
ušt32_t
)0x00010000è

	)

2930 
	#NVIC_ISER_SETENA_17
 ((
ušt32_t
)0x00020000è

	)

2931 
	#NVIC_ISER_SETENA_18
 ((
ušt32_t
)0x00040000è

	)

2932 
	#NVIC_ISER_SETENA_19
 ((
ušt32_t
)0x00080000è

	)

2933 
	#NVIC_ISER_SETENA_20
 ((
ušt32_t
)0x00100000è

	)

2934 
	#NVIC_ISER_SETENA_21
 ((
ušt32_t
)0x00200000è

	)

2935 
	#NVIC_ISER_SETENA_22
 ((
ušt32_t
)0x00400000è

	)

2936 
	#NVIC_ISER_SETENA_23
 ((
ušt32_t
)0x00800000è

	)

2937 
	#NVIC_ISER_SETENA_24
 ((
ušt32_t
)0x01000000è

	)

2938 
	#NVIC_ISER_SETENA_25
 ((
ušt32_t
)0x02000000è

	)

2939 
	#NVIC_ISER_SETENA_26
 ((
ušt32_t
)0x04000000è

	)

2940 
	#NVIC_ISER_SETENA_27
 ((
ušt32_t
)0x08000000è

	)

2941 
	#NVIC_ISER_SETENA_28
 ((
ušt32_t
)0x10000000è

	)

2942 
	#NVIC_ISER_SETENA_29
 ((
ušt32_t
)0x20000000è

	)

2943 
	#NVIC_ISER_SETENA_30
 ((
ušt32_t
)0x40000000è

	)

2944 
	#NVIC_ISER_SETENA_31
 ((
ušt32_t
)0x80000000è

	)

2947 
	#NVIC_ICER_CLRENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2948 
	#NVIC_ICER_CLRENA_0
 ((
ušt32_t
)0x00000001è

	)

2949 
	#NVIC_ICER_CLRENA_1
 ((
ušt32_t
)0x00000002è

	)

2950 
	#NVIC_ICER_CLRENA_2
 ((
ušt32_t
)0x00000004è

	)

2951 
	#NVIC_ICER_CLRENA_3
 ((
ušt32_t
)0x00000008è

	)

2952 
	#NVIC_ICER_CLRENA_4
 ((
ušt32_t
)0x00000010è

	)

2953 
	#NVIC_ICER_CLRENA_5
 ((
ušt32_t
)0x00000020è

	)

2954 
	#NVIC_ICER_CLRENA_6
 ((
ušt32_t
)0x00000040è

	)

2955 
	#NVIC_ICER_CLRENA_7
 ((
ušt32_t
)0x00000080è

	)

2956 
	#NVIC_ICER_CLRENA_8
 ((
ušt32_t
)0x00000100è

	)

2957 
	#NVIC_ICER_CLRENA_9
 ((
ušt32_t
)0x00000200è

	)

2958 
	#NVIC_ICER_CLRENA_10
 ((
ušt32_t
)0x00000400è

	)

2959 
	#NVIC_ICER_CLRENA_11
 ((
ušt32_t
)0x00000800è

	)

2960 
	#NVIC_ICER_CLRENA_12
 ((
ušt32_t
)0x00001000è

	)

2961 
	#NVIC_ICER_CLRENA_13
 ((
ušt32_t
)0x00002000è

	)

2962 
	#NVIC_ICER_CLRENA_14
 ((
ušt32_t
)0x00004000è

	)

2963 
	#NVIC_ICER_CLRENA_15
 ((
ušt32_t
)0x00008000è

	)

2964 
	#NVIC_ICER_CLRENA_16
 ((
ušt32_t
)0x00010000è

	)

2965 
	#NVIC_ICER_CLRENA_17
 ((
ušt32_t
)0x00020000è

	)

2966 
	#NVIC_ICER_CLRENA_18
 ((
ušt32_t
)0x00040000è

	)

2967 
	#NVIC_ICER_CLRENA_19
 ((
ušt32_t
)0x00080000è

	)

2968 
	#NVIC_ICER_CLRENA_20
 ((
ušt32_t
)0x00100000è

	)

2969 
	#NVIC_ICER_CLRENA_21
 ((
ušt32_t
)0x00200000è

	)

2970 
	#NVIC_ICER_CLRENA_22
 ((
ušt32_t
)0x00400000è

	)

2971 
	#NVIC_ICER_CLRENA_23
 ((
ušt32_t
)0x00800000è

	)

2972 
	#NVIC_ICER_CLRENA_24
 ((
ušt32_t
)0x01000000è

	)

2973 
	#NVIC_ICER_CLRENA_25
 ((
ušt32_t
)0x02000000è

	)

2974 
	#NVIC_ICER_CLRENA_26
 ((
ušt32_t
)0x04000000è

	)

2975 
	#NVIC_ICER_CLRENA_27
 ((
ušt32_t
)0x08000000è

	)

2976 
	#NVIC_ICER_CLRENA_28
 ((
ušt32_t
)0x10000000è

	)

2977 
	#NVIC_ICER_CLRENA_29
 ((
ušt32_t
)0x20000000è

	)

2978 
	#NVIC_ICER_CLRENA_30
 ((
ušt32_t
)0x40000000è

	)

2979 
	#NVIC_ICER_CLRENA_31
 ((
ušt32_t
)0x80000000è

	)

2982 
	#NVIC_ISPR_SETPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

2983 
	#NVIC_ISPR_SETPEND_0
 ((
ušt32_t
)0x00000001è

	)

2984 
	#NVIC_ISPR_SETPEND_1
 ((
ušt32_t
)0x00000002è

	)

2985 
	#NVIC_ISPR_SETPEND_2
 ((
ušt32_t
)0x00000004è

	)

2986 
	#NVIC_ISPR_SETPEND_3
 ((
ušt32_t
)0x00000008è

	)

2987 
	#NVIC_ISPR_SETPEND_4
 ((
ušt32_t
)0x00000010è

	)

2988 
	#NVIC_ISPR_SETPEND_5
 ((
ušt32_t
)0x00000020è

	)

2989 
	#NVIC_ISPR_SETPEND_6
 ((
ušt32_t
)0x00000040è

	)

2990 
	#NVIC_ISPR_SETPEND_7
 ((
ušt32_t
)0x00000080è

	)

2991 
	#NVIC_ISPR_SETPEND_8
 ((
ušt32_t
)0x00000100è

	)

2992 
	#NVIC_ISPR_SETPEND_9
 ((
ušt32_t
)0x00000200è

	)

2993 
	#NVIC_ISPR_SETPEND_10
 ((
ušt32_t
)0x00000400è

	)

2994 
	#NVIC_ISPR_SETPEND_11
 ((
ušt32_t
)0x00000800è

	)

2995 
	#NVIC_ISPR_SETPEND_12
 ((
ušt32_t
)0x00001000è

	)

2996 
	#NVIC_ISPR_SETPEND_13
 ((
ušt32_t
)0x00002000è

	)

2997 
	#NVIC_ISPR_SETPEND_14
 ((
ušt32_t
)0x00004000è

	)

2998 
	#NVIC_ISPR_SETPEND_15
 ((
ušt32_t
)0x00008000è

	)

2999 
	#NVIC_ISPR_SETPEND_16
 ((
ušt32_t
)0x00010000è

	)

3000 
	#NVIC_ISPR_SETPEND_17
 ((
ušt32_t
)0x00020000è

	)

3001 
	#NVIC_ISPR_SETPEND_18
 ((
ušt32_t
)0x00040000è

	)

3002 
	#NVIC_ISPR_SETPEND_19
 ((
ušt32_t
)0x00080000è

	)

3003 
	#NVIC_ISPR_SETPEND_20
 ((
ušt32_t
)0x00100000è

	)

3004 
	#NVIC_ISPR_SETPEND_21
 ((
ušt32_t
)0x00200000è

	)

3005 
	#NVIC_ISPR_SETPEND_22
 ((
ušt32_t
)0x00400000è

	)

3006 
	#NVIC_ISPR_SETPEND_23
 ((
ušt32_t
)0x00800000è

	)

3007 
	#NVIC_ISPR_SETPEND_24
 ((
ušt32_t
)0x01000000è

	)

3008 
	#NVIC_ISPR_SETPEND_25
 ((
ušt32_t
)0x02000000è

	)

3009 
	#NVIC_ISPR_SETPEND_26
 ((
ušt32_t
)0x04000000è

	)

3010 
	#NVIC_ISPR_SETPEND_27
 ((
ušt32_t
)0x08000000è

	)

3011 
	#NVIC_ISPR_SETPEND_28
 ((
ušt32_t
)0x10000000è

	)

3012 
	#NVIC_ISPR_SETPEND_29
 ((
ušt32_t
)0x20000000è

	)

3013 
	#NVIC_ISPR_SETPEND_30
 ((
ušt32_t
)0x40000000è

	)

3014 
	#NVIC_ISPR_SETPEND_31
 ((
ušt32_t
)0x80000000è

	)

3017 
	#NVIC_ICPR_CLRPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

3018 
	#NVIC_ICPR_CLRPEND_0
 ((
ušt32_t
)0x00000001è

	)

3019 
	#NVIC_ICPR_CLRPEND_1
 ((
ušt32_t
)0x00000002è

	)

3020 
	#NVIC_ICPR_CLRPEND_2
 ((
ušt32_t
)0x00000004è

	)

3021 
	#NVIC_ICPR_CLRPEND_3
 ((
ušt32_t
)0x00000008è

	)

3022 
	#NVIC_ICPR_CLRPEND_4
 ((
ušt32_t
)0x00000010è

	)

3023 
	#NVIC_ICPR_CLRPEND_5
 ((
ušt32_t
)0x00000020è

	)

3024 
	#NVIC_ICPR_CLRPEND_6
 ((
ušt32_t
)0x00000040è

	)

3025 
	#NVIC_ICPR_CLRPEND_7
 ((
ušt32_t
)0x00000080è

	)

3026 
	#NVIC_ICPR_CLRPEND_8
 ((
ušt32_t
)0x00000100è

	)

3027 
	#NVIC_ICPR_CLRPEND_9
 ((
ušt32_t
)0x00000200è

	)

3028 
	#NVIC_ICPR_CLRPEND_10
 ((
ušt32_t
)0x00000400è

	)

3029 
	#NVIC_ICPR_CLRPEND_11
 ((
ušt32_t
)0x00000800è

	)

3030 
	#NVIC_ICPR_CLRPEND_12
 ((
ušt32_t
)0x00001000è

	)

3031 
	#NVIC_ICPR_CLRPEND_13
 ((
ušt32_t
)0x00002000è

	)

3032 
	#NVIC_ICPR_CLRPEND_14
 ((
ušt32_t
)0x00004000è

	)

3033 
	#NVIC_ICPR_CLRPEND_15
 ((
ušt32_t
)0x00008000è

	)

3034 
	#NVIC_ICPR_CLRPEND_16
 ((
ušt32_t
)0x00010000è

	)

3035 
	#NVIC_ICPR_CLRPEND_17
 ((
ušt32_t
)0x00020000è

	)

3036 
	#NVIC_ICPR_CLRPEND_18
 ((
ušt32_t
)0x00040000è

	)

3037 
	#NVIC_ICPR_CLRPEND_19
 ((
ušt32_t
)0x00080000è

	)

3038 
	#NVIC_ICPR_CLRPEND_20
 ((
ušt32_t
)0x00100000è

	)

3039 
	#NVIC_ICPR_CLRPEND_21
 ((
ušt32_t
)0x00200000è

	)

3040 
	#NVIC_ICPR_CLRPEND_22
 ((
ušt32_t
)0x00400000è

	)

3041 
	#NVIC_ICPR_CLRPEND_23
 ((
ušt32_t
)0x00800000è

	)

3042 
	#NVIC_ICPR_CLRPEND_24
 ((
ušt32_t
)0x01000000è

	)

3043 
	#NVIC_ICPR_CLRPEND_25
 ((
ušt32_t
)0x02000000è

	)

3044 
	#NVIC_ICPR_CLRPEND_26
 ((
ušt32_t
)0x04000000è

	)

3045 
	#NVIC_ICPR_CLRPEND_27
 ((
ušt32_t
)0x08000000è

	)

3046 
	#NVIC_ICPR_CLRPEND_28
 ((
ušt32_t
)0x10000000è

	)

3047 
	#NVIC_ICPR_CLRPEND_29
 ((
ušt32_t
)0x20000000è

	)

3048 
	#NVIC_ICPR_CLRPEND_30
 ((
ušt32_t
)0x40000000è

	)

3049 
	#NVIC_ICPR_CLRPEND_31
 ((
ušt32_t
)0x80000000è

	)

3052 
	#NVIC_IABR_ACTIVE
 ((
ušt32_t
)0xFFFFFFFFè

	)

3053 
	#NVIC_IABR_ACTIVE_0
 ((
ušt32_t
)0x00000001è

	)

3054 
	#NVIC_IABR_ACTIVE_1
 ((
ušt32_t
)0x00000002è

	)

3055 
	#NVIC_IABR_ACTIVE_2
 ((
ušt32_t
)0x00000004è

	)

3056 
	#NVIC_IABR_ACTIVE_3
 ((
ušt32_t
)0x00000008è

	)

3057 
	#NVIC_IABR_ACTIVE_4
 ((
ušt32_t
)0x00000010è

	)

3058 
	#NVIC_IABR_ACTIVE_5
 ((
ušt32_t
)0x00000020è

	)

3059 
	#NVIC_IABR_ACTIVE_6
 ((
ušt32_t
)0x00000040è

	)

3060 
	#NVIC_IABR_ACTIVE_7
 ((
ušt32_t
)0x00000080è

	)

3061 
	#NVIC_IABR_ACTIVE_8
 ((
ušt32_t
)0x00000100è

	)

3062 
	#NVIC_IABR_ACTIVE_9
 ((
ušt32_t
)0x00000200è

	)

3063 
	#NVIC_IABR_ACTIVE_10
 ((
ušt32_t
)0x00000400è

	)

3064 
	#NVIC_IABR_ACTIVE_11
 ((
ušt32_t
)0x00000800è

	)

3065 
	#NVIC_IABR_ACTIVE_12
 ((
ušt32_t
)0x00001000è

	)

3066 
	#NVIC_IABR_ACTIVE_13
 ((
ušt32_t
)0x00002000è

	)

3067 
	#NVIC_IABR_ACTIVE_14
 ((
ušt32_t
)0x00004000è

	)

3068 
	#NVIC_IABR_ACTIVE_15
 ((
ušt32_t
)0x00008000è

	)

3069 
	#NVIC_IABR_ACTIVE_16
 ((
ušt32_t
)0x00010000è

	)

3070 
	#NVIC_IABR_ACTIVE_17
 ((
ušt32_t
)0x00020000è

	)

3071 
	#NVIC_IABR_ACTIVE_18
 ((
ušt32_t
)0x00040000è

	)

3072 
	#NVIC_IABR_ACTIVE_19
 ((
ušt32_t
)0x00080000è

	)

3073 
	#NVIC_IABR_ACTIVE_20
 ((
ušt32_t
)0x00100000è

	)

3074 
	#NVIC_IABR_ACTIVE_21
 ((
ušt32_t
)0x00200000è

	)

3075 
	#NVIC_IABR_ACTIVE_22
 ((
ušt32_t
)0x00400000è

	)

3076 
	#NVIC_IABR_ACTIVE_23
 ((
ušt32_t
)0x00800000è

	)

3077 
	#NVIC_IABR_ACTIVE_24
 ((
ušt32_t
)0x01000000è

	)

3078 
	#NVIC_IABR_ACTIVE_25
 ((
ušt32_t
)0x02000000è

	)

3079 
	#NVIC_IABR_ACTIVE_26
 ((
ušt32_t
)0x04000000è

	)

3080 
	#NVIC_IABR_ACTIVE_27
 ((
ušt32_t
)0x08000000è

	)

3081 
	#NVIC_IABR_ACTIVE_28
 ((
ušt32_t
)0x10000000è

	)

3082 
	#NVIC_IABR_ACTIVE_29
 ((
ušt32_t
)0x20000000è

	)

3083 
	#NVIC_IABR_ACTIVE_30
 ((
ušt32_t
)0x40000000è

	)

3084 
	#NVIC_IABR_ACTIVE_31
 ((
ušt32_t
)0x80000000è

	)

3087 
	#NVIC_IPR0_PRI_0
 ((
ušt32_t
)0x000000FFè

	)

3088 
	#NVIC_IPR0_PRI_1
 ((
ušt32_t
)0x0000FF00è

	)

3089 
	#NVIC_IPR0_PRI_2
 ((
ušt32_t
)0x00FF0000è

	)

3090 
	#NVIC_IPR0_PRI_3
 ((
ušt32_t
)0xFF000000è

	)

3093 
	#NVIC_IPR1_PRI_4
 ((
ušt32_t
)0x000000FFè

	)

3094 
	#NVIC_IPR1_PRI_5
 ((
ušt32_t
)0x0000FF00è

	)

3095 
	#NVIC_IPR1_PRI_6
 ((
ušt32_t
)0x00FF0000è

	)

3096 
	#NVIC_IPR1_PRI_7
 ((
ušt32_t
)0xFF000000è

	)

3099 
	#NVIC_IPR2_PRI_8
 ((
ušt32_t
)0x000000FFè

	)

3100 
	#NVIC_IPR2_PRI_9
 ((
ušt32_t
)0x0000FF00è

	)

3101 
	#NVIC_IPR2_PRI_10
 ((
ušt32_t
)0x00FF0000è

	)

3102 
	#NVIC_IPR2_PRI_11
 ((
ušt32_t
)0xFF000000è

	)

3105 
	#NVIC_IPR3_PRI_12
 ((
ušt32_t
)0x000000FFè

	)

3106 
	#NVIC_IPR3_PRI_13
 ((
ušt32_t
)0x0000FF00è

	)

3107 
	#NVIC_IPR3_PRI_14
 ((
ušt32_t
)0x00FF0000è

	)

3108 
	#NVIC_IPR3_PRI_15
 ((
ušt32_t
)0xFF000000è

	)

3111 
	#NVIC_IPR4_PRI_16
 ((
ušt32_t
)0x000000FFè

	)

3112 
	#NVIC_IPR4_PRI_17
 ((
ušt32_t
)0x0000FF00è

	)

3113 
	#NVIC_IPR4_PRI_18
 ((
ušt32_t
)0x00FF0000è

	)

3114 
	#NVIC_IPR4_PRI_19
 ((
ušt32_t
)0xFF000000è

	)

3117 
	#NVIC_IPR5_PRI_20
 ((
ušt32_t
)0x000000FFè

	)

3118 
	#NVIC_IPR5_PRI_21
 ((
ušt32_t
)0x0000FF00è

	)

3119 
	#NVIC_IPR5_PRI_22
 ((
ušt32_t
)0x00FF0000è

	)

3120 
	#NVIC_IPR5_PRI_23
 ((
ušt32_t
)0xFF000000è

	)

3123 
	#NVIC_IPR6_PRI_24
 ((
ušt32_t
)0x000000FFè

	)

3124 
	#NVIC_IPR6_PRI_25
 ((
ušt32_t
)0x0000FF00è

	)

3125 
	#NVIC_IPR6_PRI_26
 ((
ušt32_t
)0x00FF0000è

	)

3126 
	#NVIC_IPR6_PRI_27
 ((
ušt32_t
)0xFF000000è

	)

3129 
	#NVIC_IPR7_PRI_28
 ((
ušt32_t
)0x000000FFè

	)

3130 
	#NVIC_IPR7_PRI_29
 ((
ušt32_t
)0x0000FF00è

	)

3131 
	#NVIC_IPR7_PRI_30
 ((
ušt32_t
)0x00FF0000è

	)

3132 
	#NVIC_IPR7_PRI_31
 ((
ušt32_t
)0xFF000000è

	)

3135 
	#SCB_CPUID_REVISION
 ((
ušt32_t
)0x0000000Fè

	)

3136 
	#SCB_CPUID_PARTNO
 ((
ušt32_t
)0x0000FFF0è

	)

3137 
	#SCB_CPUID_CÚ¡ªt
 ((
ušt32_t
)0x000F0000è

	)

3138 
	#SCB_CPUID_VARIANT
 ((
ušt32_t
)0x00F00000è

	)

3139 
	#SCB_CPUID_IMPLEMENTER
 ((
ušt32_t
)0xFF000000è

	)

3142 
	#SCB_ICSR_VECTACTIVE
 ((
ušt32_t
)0x000001FFè

	)

3143 
	#SCB_ICSR_RETTOBASE
 ((
ušt32_t
)0x00000800è

	)

3144 
	#SCB_ICSR_VECTPENDING
 ((
ušt32_t
)0x003FF000è

	)

3145 
	#SCB_ICSR_ISRPENDING
 ((
ušt32_t
)0x00400000è

	)

3146 
	#SCB_ICSR_ISRPREEMPT
 ((
ušt32_t
)0x00800000è

	)

3147 
	#SCB_ICSR_PENDSTCLR
 ((
ušt32_t
)0x02000000è

	)

3148 
	#SCB_ICSR_PENDSTSET
 ((
ušt32_t
)0x04000000è

	)

3149 
	#SCB_ICSR_PENDSVCLR
 ((
ušt32_t
)0x08000000è

	)

3150 
	#SCB_ICSR_PENDSVSET
 ((
ušt32_t
)0x10000000è

	)

3151 
	#SCB_ICSR_NMIPENDSET
 ((
ušt32_t
)0x80000000è

	)

3154 
	#SCB_VTOR_TBLOFF
 ((
ušt32_t
)0x1FFFFF80è

	)

3155 
	#SCB_VTOR_TBLBASE
 ((
ušt32_t
)0x20000000è

	)

3158 
	#SCB_AIRCR_VECTRESET
 ((
ušt32_t
)0x00000001è

	)

3159 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ušt32_t
)0x00000002è

	)

3160 
	#SCB_AIRCR_SYSRESETREQ
 ((
ušt32_t
)0x00000004è

	)

3162 
	#SCB_AIRCR_PRIGROUP
 ((
ušt32_t
)0x00000700è

	)

3163 
	#SCB_AIRCR_PRIGROUP_0
 ((
ušt32_t
)0x00000100è

	)

3164 
	#SCB_AIRCR_PRIGROUP_1
 ((
ušt32_t
)0x00000200è

	)

3165 
	#SCB_AIRCR_PRIGROUP_2
 ((
ušt32_t
)0x00000400è

	)

3168 
	#SCB_AIRCR_PRIGROUP0
 ((
ušt32_t
)0x00000000è

	)

3169 
	#SCB_AIRCR_PRIGROUP1
 ((
ušt32_t
)0x00000100è

	)

3170 
	#SCB_AIRCR_PRIGROUP2
 ((
ušt32_t
)0x00000200è

	)

3171 
	#SCB_AIRCR_PRIGROUP3
 ((
ušt32_t
)0x00000300è

	)

3172 
	#SCB_AIRCR_PRIGROUP4
 ((
ušt32_t
)0x00000400è

	)

3173 
	#SCB_AIRCR_PRIGROUP5
 ((
ušt32_t
)0x00000500è

	)

3174 
	#SCB_AIRCR_PRIGROUP6
 ((
ušt32_t
)0x00000600è

	)

3175 
	#SCB_AIRCR_PRIGROUP7
 ((
ušt32_t
)0x00000700è

	)

3177 
	#SCB_AIRCR_ENDIANESS
 ((
ušt32_t
)0x00008000è

	)

3178 
	#SCB_AIRCR_VECTKEY
 ((
ušt32_t
)0xFFFF0000è

	)

3181 
	#SCB_SCR_SLEEPONEXIT
 ((
ušt8_t
)0x02è

	)

3182 
	#SCB_SCR_SLEEPDEEP
 ((
ušt8_t
)0x04è

	)

3183 
	#SCB_SCR_SEVONPEND
 ((
ušt8_t
)0x10è

	)

3186 
	#SCB_CCR_NONBASETHRDENA
 ((
ušt16_t
)0x0001è

	)

3187 
	#SCB_CCR_USERSETMPEND
 ((
ušt16_t
)0x0002è

	)

3188 
	#SCB_CCR_UNALIGN_TRP
 ((
ušt16_t
)0x0008è

	)

3189 
	#SCB_CCR_DIV_0_TRP
 ((
ušt16_t
)0x0010è

	)

3190 
	#SCB_CCR_BFHFNMIGN
 ((
ušt16_t
)0x0100è

	)

3191 
	#SCB_CCR_STKALIGN
 ((
ušt16_t
)0x0200è

	)

3194 
	#SCB_SHPR_PRI_N
 ((
ušt32_t
)0x000000FFè

	)

3195 
	#SCB_SHPR_PRI_N1
 ((
ušt32_t
)0x0000FF00è

	)

3196 
	#SCB_SHPR_PRI_N2
 ((
ušt32_t
)0x00FF0000è

	)

3197 
	#SCB_SHPR_PRI_N3
 ((
ušt32_t
)0xFF000000è

	)

3200 
	#SCB_SHCSR_MEMFAULTACT
 ((
ušt32_t
)0x00000001è

	)

3201 
	#SCB_SHCSR_BUSFAULTACT
 ((
ušt32_t
)0x00000002è

	)

3202 
	#SCB_SHCSR_USGFAULTACT
 ((
ušt32_t
)0x00000008è

	)

3203 
	#SCB_SHCSR_SVCALLACT
 ((
ušt32_t
)0x00000080è

	)

3204 
	#SCB_SHCSR_MONITORACT
 ((
ušt32_t
)0x00000100è

	)

3205 
	#SCB_SHCSR_PENDSVACT
 ((
ušt32_t
)0x00000400è

	)

3206 
	#SCB_SHCSR_SYSTICKACT
 ((
ušt32_t
)0x00000800è

	)

3207 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ušt32_t
)0x00001000è

	)

3208 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ušt32_t
)0x00002000è

	)

3209 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ušt32_t
)0x00004000è

	)

3210 
	#SCB_SHCSR_SVCALLPENDED
 ((
ušt32_t
)0x00008000è

	)

3211 
	#SCB_SHCSR_MEMFAULTENA
 ((
ušt32_t
)0x00010000è

	)

3212 
	#SCB_SHCSR_BUSFAULTENA
 ((
ušt32_t
)0x00020000è

	)

3213 
	#SCB_SHCSR_USGFAULTENA
 ((
ušt32_t
)0x00040000è

	)

3217 
	#SCB_CFSR_IACCVIOL
 ((
ušt32_t
)0x00000001è

	)

3218 
	#SCB_CFSR_DACCVIOL
 ((
ušt32_t
)0x00000002è

	)

3219 
	#SCB_CFSR_MUNSTKERR
 ((
ušt32_t
)0x00000008è

	)

3220 
	#SCB_CFSR_MSTKERR
 ((
ušt32_t
)0x00000010è

	)

3221 
	#SCB_CFSR_MMARVALID
 ((
ušt32_t
)0x00000080è

	)

3223 
	#SCB_CFSR_IBUSERR
 ((
ušt32_t
)0x00000100è

	)

3224 
	#SCB_CFSR_PRECISERR
 ((
ušt32_t
)0x00000200è

	)

3225 
	#SCB_CFSR_IMPRECISERR
 ((
ušt32_t
)0x00000400è

	)

3226 
	#SCB_CFSR_UNSTKERR
 ((
ušt32_t
)0x00000800è

	)

3227 
	#SCB_CFSR_STKERR
 ((
ušt32_t
)0x00001000è

	)

3228 
	#SCB_CFSR_BFARVALID
 ((
ušt32_t
)0x00008000è

	)

3230 
	#SCB_CFSR_UNDEFINSTR
 ((
ušt32_t
)0x00010000è

	)

3231 
	#SCB_CFSR_INVSTATE
 ((
ušt32_t
)0x00020000è

	)

3232 
	#SCB_CFSR_INVPC
 ((
ušt32_t
)0x00040000è

	)

3233 
	#SCB_CFSR_NOCP
 ((
ušt32_t
)0x00080000è

	)

3234 
	#SCB_CFSR_UNALIGNED
 ((
ušt32_t
)0x01000000è

	)

3235 
	#SCB_CFSR_DIVBYZERO
 ((
ušt32_t
)0x02000000è

	)

3238 
	#SCB_HFSR_VECTTBL
 ((
ušt32_t
)0x00000002è

	)

3239 
	#SCB_HFSR_FORCED
 ((
ušt32_t
)0x40000000è

	)

3240 
	#SCB_HFSR_DEBUGEVT
 ((
ušt32_t
)0x80000000è

	)

3243 
	#SCB_DFSR_HALTED
 ((
ušt8_t
)0x01è

	)

3244 
	#SCB_DFSR_BKPT
 ((
ušt8_t
)0x02è

	)

3245 
	#SCB_DFSR_DWTTRAP
 ((
ušt8_t
)0x04è

	)

3246 
	#SCB_DFSR_VCATCH
 ((
ušt8_t
)0x08è

	)

3247 
	#SCB_DFSR_EXTERNAL
 ((
ušt8_t
)0x10è

	)

3250 
	#SCB_MMFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3253 
	#SCB_BFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3256 
	#SCB_AFSR_IMPDEF
 ((
ušt32_t
)0xFFFFFFFFè

	)

3265 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3266 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3267 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3268 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3269 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3270 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3271 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3272 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3273 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3274 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3275 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3276 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3277 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3278 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3279 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3280 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3281 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3282 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3283 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3284 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3287 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3288 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3289 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3290 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3291 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3292 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3293 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3294 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3295 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3296 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3297 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3298 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3299 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3300 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3301 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3302 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3303 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3304 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3305 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3306 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3309 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3310 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3311 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3312 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3313 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3314 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3315 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3316 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3317 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3318 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3319 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3320 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3321 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3322 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3323 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3324 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3325 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3326 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3327 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3328 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3331 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3332 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3333 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3334 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3335 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3336 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3337 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3338 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3339 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3340 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3341 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3342 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3343 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3344 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3345 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3346 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3347 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3348 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3349 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3350 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3353 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3354 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3355 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3356 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3357 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3358 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3359 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3360 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3361 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3362 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3363 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3364 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3365 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3366 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3367 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3368 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3369 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3370 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3371 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3372 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3375 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3376 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3377 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3378 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3379 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3380 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3381 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3382 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3383 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3384 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3385 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3386 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3387 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3388 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3389 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3390 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3391 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3392 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3393 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3394 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3403 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3404 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3405 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3406 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3407 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3408 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3409 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3410 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3411 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3412 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3413 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3414 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3415 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3416 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3417 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3418 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3419 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3420 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3421 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3422 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3423 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3424 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3425 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3426 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3427 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3428 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3429 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3430 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3433 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3434 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3435 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3436 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3437 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3438 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3439 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3440 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3441 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3442 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3443 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3444 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3445 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3446 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3447 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3448 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3449 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3450 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3451 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3452 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3453 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3454 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3455 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3456 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3457 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3458 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3459 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3460 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3463 
	#DMA_CCR1_EN
 ((
ušt16_t
)0x0001è

	)

3464 
	#DMA_CCR1_TCIE
 ((
ušt16_t
)0x0002è

	)

3465 
	#DMA_CCR1_HTIE
 ((
ušt16_t
)0x0004è

	)

3466 
	#DMA_CCR1_TEIE
 ((
ušt16_t
)0x0008è

	)

3467 
	#DMA_CCR1_DIR
 ((
ušt16_t
)0x0010è

	)

3468 
	#DMA_CCR1_CIRC
 ((
ušt16_t
)0x0020è

	)

3469 
	#DMA_CCR1_PINC
 ((
ušt16_t
)0x0040è

	)

3470 
	#DMA_CCR1_MINC
 ((
ušt16_t
)0x0080è

	)

3472 
	#DMA_CCR1_PSIZE
 ((
ušt16_t
)0x0300è

	)

3473 
	#DMA_CCR1_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3474 
	#DMA_CCR1_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3476 
	#DMA_CCR1_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3477 
	#DMA_CCR1_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3478 
	#DMA_CCR1_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3480 
	#DMA_CCR1_PL
 ((
ušt16_t
)0x3000è

	)

3481 
	#DMA_CCR1_PL_0
 ((
ušt16_t
)0x1000è

	)

3482 
	#DMA_CCR1_PL_1
 ((
ušt16_t
)0x2000è

	)

3484 
	#DMA_CCR1_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3487 
	#DMA_CCR2_EN
 ((
ušt16_t
)0x0001è

	)

3488 
	#DMA_CCR2_TCIE
 ((
ušt16_t
)0x0002è

	)

3489 
	#DMA_CCR2_HTIE
 ((
ušt16_t
)0x0004è

	)

3490 
	#DMA_CCR2_TEIE
 ((
ušt16_t
)0x0008è

	)

3491 
	#DMA_CCR2_DIR
 ((
ušt16_t
)0x0010è

	)

3492 
	#DMA_CCR2_CIRC
 ((
ušt16_t
)0x0020è

	)

3493 
	#DMA_CCR2_PINC
 ((
ušt16_t
)0x0040è

	)

3494 
	#DMA_CCR2_MINC
 ((
ušt16_t
)0x0080è

	)

3496 
	#DMA_CCR2_PSIZE
 ((
ušt16_t
)0x0300è

	)

3497 
	#DMA_CCR2_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3498 
	#DMA_CCR2_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3500 
	#DMA_CCR2_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3501 
	#DMA_CCR2_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3502 
	#DMA_CCR2_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3504 
	#DMA_CCR2_PL
 ((
ušt16_t
)0x3000è

	)

3505 
	#DMA_CCR2_PL_0
 ((
ušt16_t
)0x1000è

	)

3506 
	#DMA_CCR2_PL_1
 ((
ušt16_t
)0x2000è

	)

3508 
	#DMA_CCR2_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3511 
	#DMA_CCR3_EN
 ((
ušt16_t
)0x0001è

	)

3512 
	#DMA_CCR3_TCIE
 ((
ušt16_t
)0x0002è

	)

3513 
	#DMA_CCR3_HTIE
 ((
ušt16_t
)0x0004è

	)

3514 
	#DMA_CCR3_TEIE
 ((
ušt16_t
)0x0008è

	)

3515 
	#DMA_CCR3_DIR
 ((
ušt16_t
)0x0010è

	)

3516 
	#DMA_CCR3_CIRC
 ((
ušt16_t
)0x0020è

	)

3517 
	#DMA_CCR3_PINC
 ((
ušt16_t
)0x0040è

	)

3518 
	#DMA_CCR3_MINC
 ((
ušt16_t
)0x0080è

	)

3520 
	#DMA_CCR3_PSIZE
 ((
ušt16_t
)0x0300è

	)

3521 
	#DMA_CCR3_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3522 
	#DMA_CCR3_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3524 
	#DMA_CCR3_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3525 
	#DMA_CCR3_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3526 
	#DMA_CCR3_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3528 
	#DMA_CCR3_PL
 ((
ušt16_t
)0x3000è

	)

3529 
	#DMA_CCR3_PL_0
 ((
ušt16_t
)0x1000è

	)

3530 
	#DMA_CCR3_PL_1
 ((
ušt16_t
)0x2000è

	)

3532 
	#DMA_CCR3_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3535 
	#DMA_CCR4_EN
 ((
ušt16_t
)0x0001è

	)

3536 
	#DMA_CCR4_TCIE
 ((
ušt16_t
)0x0002è

	)

3537 
	#DMA_CCR4_HTIE
 ((
ušt16_t
)0x0004è

	)

3538 
	#DMA_CCR4_TEIE
 ((
ušt16_t
)0x0008è

	)

3539 
	#DMA_CCR4_DIR
 ((
ušt16_t
)0x0010è

	)

3540 
	#DMA_CCR4_CIRC
 ((
ušt16_t
)0x0020è

	)

3541 
	#DMA_CCR4_PINC
 ((
ušt16_t
)0x0040è

	)

3542 
	#DMA_CCR4_MINC
 ((
ušt16_t
)0x0080è

	)

3544 
	#DMA_CCR4_PSIZE
 ((
ušt16_t
)0x0300è

	)

3545 
	#DMA_CCR4_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3546 
	#DMA_CCR4_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3548 
	#DMA_CCR4_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3549 
	#DMA_CCR4_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3550 
	#DMA_CCR4_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3552 
	#DMA_CCR4_PL
 ((
ušt16_t
)0x3000è

	)

3553 
	#DMA_CCR4_PL_0
 ((
ušt16_t
)0x1000è

	)

3554 
	#DMA_CCR4_PL_1
 ((
ušt16_t
)0x2000è

	)

3556 
	#DMA_CCR4_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3559 
	#DMA_CCR5_EN
 ((
ušt16_t
)0x0001è

	)

3560 
	#DMA_CCR5_TCIE
 ((
ušt16_t
)0x0002è

	)

3561 
	#DMA_CCR5_HTIE
 ((
ušt16_t
)0x0004è

	)

3562 
	#DMA_CCR5_TEIE
 ((
ušt16_t
)0x0008è

	)

3563 
	#DMA_CCR5_DIR
 ((
ušt16_t
)0x0010è

	)

3564 
	#DMA_CCR5_CIRC
 ((
ušt16_t
)0x0020è

	)

3565 
	#DMA_CCR5_PINC
 ((
ušt16_t
)0x0040è

	)

3566 
	#DMA_CCR5_MINC
 ((
ušt16_t
)0x0080è

	)

3568 
	#DMA_CCR5_PSIZE
 ((
ušt16_t
)0x0300è

	)

3569 
	#DMA_CCR5_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3570 
	#DMA_CCR5_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3572 
	#DMA_CCR5_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3573 
	#DMA_CCR5_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3574 
	#DMA_CCR5_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3576 
	#DMA_CCR5_PL
 ((
ušt16_t
)0x3000è

	)

3577 
	#DMA_CCR5_PL_0
 ((
ušt16_t
)0x1000è

	)

3578 
	#DMA_CCR5_PL_1
 ((
ušt16_t
)0x2000è

	)

3580 
	#DMA_CCR5_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3583 
	#DMA_CCR6_EN
 ((
ušt16_t
)0x0001è

	)

3584 
	#DMA_CCR6_TCIE
 ((
ušt16_t
)0x0002è

	)

3585 
	#DMA_CCR6_HTIE
 ((
ušt16_t
)0x0004è

	)

3586 
	#DMA_CCR6_TEIE
 ((
ušt16_t
)0x0008è

	)

3587 
	#DMA_CCR6_DIR
 ((
ušt16_t
)0x0010è

	)

3588 
	#DMA_CCR6_CIRC
 ((
ušt16_t
)0x0020è

	)

3589 
	#DMA_CCR6_PINC
 ((
ušt16_t
)0x0040è

	)

3590 
	#DMA_CCR6_MINC
 ((
ušt16_t
)0x0080è

	)

3592 
	#DMA_CCR6_PSIZE
 ((
ušt16_t
)0x0300è

	)

3593 
	#DMA_CCR6_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3594 
	#DMA_CCR6_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3596 
	#DMA_CCR6_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3597 
	#DMA_CCR6_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3598 
	#DMA_CCR6_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3600 
	#DMA_CCR6_PL
 ((
ušt16_t
)0x3000è

	)

3601 
	#DMA_CCR6_PL_0
 ((
ušt16_t
)0x1000è

	)

3602 
	#DMA_CCR6_PL_1
 ((
ušt16_t
)0x2000è

	)

3604 
	#DMA_CCR6_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3607 
	#DMA_CCR7_EN
 ((
ušt16_t
)0x0001è

	)

3608 
	#DMA_CCR7_TCIE
 ((
ušt16_t
)0x0002è

	)

3609 
	#DMA_CCR7_HTIE
 ((
ušt16_t
)0x0004è

	)

3610 
	#DMA_CCR7_TEIE
 ((
ušt16_t
)0x0008è

	)

3611 
	#DMA_CCR7_DIR
 ((
ušt16_t
)0x0010è

	)

3612 
	#DMA_CCR7_CIRC
 ((
ušt16_t
)0x0020è

	)

3613 
	#DMA_CCR7_PINC
 ((
ušt16_t
)0x0040è

	)

3614 
	#DMA_CCR7_MINC
 ((
ušt16_t
)0x0080è

	)

3616 
	#DMA_CCR7_PSIZE
 , ((
ušt16_t
)0x0300è

	)

3617 
	#DMA_CCR7_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3618 
	#DMA_CCR7_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3620 
	#DMA_CCR7_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3621 
	#DMA_CCR7_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3622 
	#DMA_CCR7_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3624 
	#DMA_CCR7_PL
 ((
ušt16_t
)0x3000è

	)

3625 
	#DMA_CCR7_PL_0
 ((
ušt16_t
)0x1000è

	)

3626 
	#DMA_CCR7_PL_1
 ((
ušt16_t
)0x2000è

	)

3628 
	#DMA_CCR7_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3631 
	#DMA_CNDTR1_NDT
 ((
ušt16_t
)0xFFFFè

	)

3634 
	#DMA_CNDTR2_NDT
 ((
ušt16_t
)0xFFFFè

	)

3637 
	#DMA_CNDTR3_NDT
 ((
ušt16_t
)0xFFFFè

	)

3640 
	#DMA_CNDTR4_NDT
 ((
ušt16_t
)0xFFFFè

	)

3643 
	#DMA_CNDTR5_NDT
 ((
ušt16_t
)0xFFFFè

	)

3646 
	#DMA_CNDTR6_NDT
 ((
ušt16_t
)0xFFFFè

	)

3649 
	#DMA_CNDTR7_NDT
 ((
ušt16_t
)0xFFFFè

	)

3652 
	#DMA_CPAR1_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3655 
	#DMA_CPAR2_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3658 
	#DMA_CPAR3_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3662 
	#DMA_CPAR4_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3665 
	#DMA_CPAR5_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3668 
	#DMA_CPAR6_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3672 
	#DMA_CPAR7_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3675 
	#DMA_CMAR1_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3678 
	#DMA_CMAR2_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3681 
	#DMA_CMAR3_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3685 
	#DMA_CMAR4_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3688 
	#DMA_CMAR5_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3691 
	#DMA_CMAR6_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3694 
	#DMA_CMAR7_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3703 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

3704 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

3705 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

3706 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

3707 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

3710 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

3711 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

3712 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

3713 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

3714 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

3715 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

3717 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

3718 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

3719 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

3720 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

3721 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

3722 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

3723 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

3724 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

3726 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

3727 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

3728 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

3729 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

3731 
	#ADC_CR1_DUALMOD
 ((
ušt32_t
)0x000F0000è

	)

3732 
	#ADC_CR1_DUALMOD_0
 ((
ušt32_t
)0x00010000è

	)

3733 
	#ADC_CR1_DUALMOD_1
 ((
ušt32_t
)0x00020000è

	)

3734 
	#ADC_CR1_DUALMOD_2
 ((
ušt32_t
)0x00040000è

	)

3735 
	#ADC_CR1_DUALMOD_3
 ((
ušt32_t
)0x00080000è

	)

3737 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

3738 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

3742 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

3743 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

3744 
	#ADC_CR2_CAL
 ((
ušt32_t
)0x00000004è

	)

3745 
	#ADC_CR2_RSTCAL
 ((
ušt32_t
)0x00000008è

	)

3746 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

3747 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

3749 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x00007000è

	)

3750 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00001000è

	)

3751 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00002000è

	)

3752 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00004000è

	)

3754 
	#ADC_CR2_JEXTTRIG
 ((
ušt32_t
)0x00008000è

	)

3756 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x000E0000è

	)

3757 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x00020000è

	)

3758 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x00040000è

	)

3759 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x00080000è

	)

3761 
	#ADC_CR2_EXTTRIG
 ((
ušt32_t
)0x00100000è

	)

3762 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00200000è

	)

3763 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x00400000è

	)

3764 
	#ADC_CR2_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

3767 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

3768 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

3769 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

3770 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

3772 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

3773 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

3774 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

3775 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

3777 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

3778 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

3779 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

3780 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

3782 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

3783 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

3784 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

3785 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

3787 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

3788 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

3789 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

3790 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

3792 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

3793 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

3794 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

3795 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

3797 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

3798 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

3799 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

3800 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

3802 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

3803 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

3804 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

3805 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

3808 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

3809 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

3810 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

3811 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

3813 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

3814 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

3815 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

3816 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

3818 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

3819 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

3820 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

3821 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

3823 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

3824 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

3825 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

3826 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

3828 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

3829 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

3830 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

3831 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

3833 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

3834 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

3835 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

3836 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

3838 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

3839 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

3840 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

3841 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

3843 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

3844 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

3845 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

3846 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

3848 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

3849 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

3850 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

3851 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

3853 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

3854 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

3855 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

3856 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

3859 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

3862 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

3865 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

3868 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

3871 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

3874 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

3877 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

3878 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

3879 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

3880 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

3881 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

3882 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

3884 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

3885 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

3886 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

3887 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

3888 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

3889 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

3891 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

3892 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

3893 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

3894 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

3895 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

3896 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

3898 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

3899 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

3900 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

3901 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

3902 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

3903 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

3905 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

3906 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

3907 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

3908 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

3909 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

3912 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

3913 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

3914 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

3915 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

3916 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

3917 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

3919 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

3920 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

3921 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

3922 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

3923 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

3924 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

3926 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

3927 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

3928 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

3929 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

3930 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

3931 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

3933 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

3934 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

3935 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

3936 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

3937 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

3938 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

3940 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

3941 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

3942 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

3943 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

3944 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

3945 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

3947 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

3948 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

3949 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

3950 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

3951 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

3952 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

3955 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

3956 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

3957 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

3958 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

3959 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

3960 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

3962 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

3963 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

3964 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

3965 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

3966 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

3967 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

3969 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

3970 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

3971 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

3972 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

3973 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

3974 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

3976 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

3977 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

3978 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

3979 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

3980 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

3981 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

3983 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

3984 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

3985 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

3986 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

3987 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

3988 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

3990 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

3991 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

3992 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

3993 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

3994 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

3995 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

3998 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

3999 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

4000 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

4001 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

4002 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

4003 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

4005 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

4006 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

4007 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

4008 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

4009 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

4010 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

4012 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

4013 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

4014 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

4015 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

4016 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

4017 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

4019 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

4020 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

4021 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

4022 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

4023 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

4024 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

4026 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

4027 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

4028 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

4031 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4034 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4037 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4040 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4043 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

4044 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

4053 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4054 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4055 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4057 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4058 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4059 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4060 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4062 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4063 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4064 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4066 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4067 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4068 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4069 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4070 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4072 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4073 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4074 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4075 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4077 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4078 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4079 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4080 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4082 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4083 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4084 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4086 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4087 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4088 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4089 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4090 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4092 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4095 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4096 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4099 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4102 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4105 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4108 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4111 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4114 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4117 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4118 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4121 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4122 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4125 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4126 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4129 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4132 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4135 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4136 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4144 
	#CEC_CFGR_PE
 ((
ušt16_t
)0x0001è

	)

4145 
	#CEC_CFGR_IE
 ((
ušt16_t
)0x0002è

	)

4146 
	#CEC_CFGR_BTEM
 ((
ušt16_t
)0x0004è

	)

4147 
	#CEC_CFGR_BPEM
 ((
ušt16_t
)0x0008è

	)

4150 
	#CEC_OAR_OA
 ((
ušt16_t
)0x000Fè

	)

4151 
	#CEC_OAR_OA_0
 ((
ušt16_t
)0x0001è

	)

4152 
	#CEC_OAR_OA_1
 ((
ušt16_t
)0x0002è

	)

4153 
	#CEC_OAR_OA_2
 ((
ušt16_t
)0x0004è

	)

4154 
	#CEC_OAR_OA_3
 ((
ušt16_t
)0x0008è

	)

4157 
	#CEC_PRES_PRES
 ((
ušt16_t
)0x3FFFè

	)

4160 
	#CEC_ESR_BTE
 ((
ušt16_t
)0x0001è

	)

4161 
	#CEC_ESR_BPE
 ((
ušt16_t
)0x0002è

	)

4162 
	#CEC_ESR_RBTFE
 ((
ušt16_t
)0x0004è

	)

4163 
	#CEC_ESR_SBE
 ((
ušt16_t
)0x0008è

	)

4164 
	#CEC_ESR_ACKE
 ((
ušt16_t
)0x0010è

	)

4165 
	#CEC_ESR_LINE
 ((
ušt16_t
)0x0020è

	)

4166 
	#CEC_ESR_TBTFE
 ((
ušt16_t
)0x0040è

	)

4169 
	#CEC_CSR_TSOM
 ((
ušt16_t
)0x0001è

	)

4170 
	#CEC_CSR_TEOM
 ((
ušt16_t
)0x0002è

	)

4171 
	#CEC_CSR_TERR
 ((
ušt16_t
)0x0004è

	)

4172 
	#CEC_CSR_TBTRF
 ((
ušt16_t
)0x0008è

	)

4173 
	#CEC_CSR_RSOM
 ((
ušt16_t
)0x0010è

	)

4174 
	#CEC_CSR_REOM
 ((
ušt16_t
)0x0020è

	)

4175 
	#CEC_CSR_RERR
 ((
ušt16_t
)0x0040è

	)

4176 
	#CEC_CSR_RBTF
 ((
ušt16_t
)0x0080è

	)

4179 
	#CEC_TXD_TXD
 ((
ušt16_t
)0x00FFè

	)

4182 
	#CEC_RXD_RXD
 ((
ušt16_t
)0x00FFè

	)

4191 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

4192 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

4193 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

4194 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

4195 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

4197 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

4198 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

4199 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

4201 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

4203 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

4204 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

4205 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

4208 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

4209 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

4210 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

4212 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

4213 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

4214 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

4215 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

4217 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

4218 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

4219 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

4220 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

4221 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

4222 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

4223 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

4224 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

4227 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

4228 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

4229 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

4230 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

4232 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

4233 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

4234 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

4235 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

4237 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

4239 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

4240 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

4241 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

4242 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

4243 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

4245 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

4246 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

4247 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

4249 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

4250 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

4253 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

4254 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

4255 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

4256 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

4257 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

4258 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

4259 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

4260 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

4261 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

4262 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

4263 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

4264 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

4265 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

4266 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

4267 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

4270 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

4271 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

4272 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

4273 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

4274 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

4275 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

4276 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

4277 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

4278 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

4279 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

4280 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

4281 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

4284 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

4285 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

4286 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

4287 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

4288 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

4289 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

4290 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

4291 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

4294 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

4295 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

4296 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

4298 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

4299 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

4301 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

4302 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

4303 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

4304 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

4306 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

4308 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

4309 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

4310 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

4312 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

4313 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

4315 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

4316 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

4317 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

4318 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

4320 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

4324 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

4325 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

4326 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

4328 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

4329 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

4330 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

4331 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

4332 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

4334 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

4335 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

4336 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

4338 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

4339 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

4340 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

4341 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

4342 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

4345 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

4346 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

4347 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

4349 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

4350 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

4352 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

4353 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

4354 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

4355 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

4357 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

4359 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

4360 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

4361 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

4363 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

4364 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

4366 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

4367 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

4368 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

4369 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

4371 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

4375 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

4376 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

4377 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

4379 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

4380 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

4381 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

4382 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

4383 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

4385 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

4386 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

4387 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

4389 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

4390 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

4391 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

4392 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

4393 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

4396 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

4397 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

4398 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

4399 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

4400 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

4401 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

4402 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

4403 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

4404 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

4405 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

4406 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

4407 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

4408 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

4409 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

4410 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

4413 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

4416 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

4419 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

4422 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

4425 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

4428 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

4431 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

4434 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

4437 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

4438 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

4439 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

4440 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

4441 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

4442 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

4443 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

4444 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

4445 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

4447 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

4448 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

4449 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

4451 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

4452 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

4453 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

4454 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

4455 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

4456 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

4459 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

4460 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

4461 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

4462 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

4463 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

4464 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

4466 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

4467 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

4468 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

4469 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

4470 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

4471 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

4474 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

4483 
	#RTC_CRH_SECIE
 ((
ušt8_t
)0x01è

	)

4484 
	#RTC_CRH_ALRIE
 ((
ušt8_t
)0x02è

	)

4485 
	#RTC_CRH_OWIE
 ((
ušt8_t
)0x04è

	)

4488 
	#RTC_CRL_SECF
 ((
ušt8_t
)0x01è

	)

4489 
	#RTC_CRL_ALRF
 ((
ušt8_t
)0x02è

	)

4490 
	#RTC_CRL_OWF
 ((
ušt8_t
)0x04è

	)

4491 
	#RTC_CRL_RSF
 ((
ušt8_t
)0x08è

	)

4492 
	#RTC_CRL_CNF
 ((
ušt8_t
)0x10è

	)

4493 
	#RTC_CRL_RTOFF
 ((
ušt8_t
)0x20è

	)

4496 
	#RTC_PRLH_PRL
 ((
ušt16_t
)0x000Fè

	)

4499 
	#RTC_PRLL_PRL
 ((
ušt16_t
)0xFFFFè

	)

4502 
	#RTC_DIVH_RTC_DIV
 ((
ušt16_t
)0x000Fè

	)

4505 
	#RTC_DIVL_RTC_DIV
 ((
ušt16_t
)0xFFFFè

	)

4508 
	#RTC_CNTH_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4511 
	#RTC_CNTL_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4514 
	#RTC_ALRH_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4517 
	#RTC_ALRL_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4526 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4529 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4530 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4531 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4532 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4535 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4538 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4539 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4548 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

4549 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

4550 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

4551 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

4552 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

4553 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

4554 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

4555 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

4557 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

4560 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

4561 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

4562 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

4563 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

4564 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

4565 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

4566 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

4567 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

4569 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

4570 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

4571 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

4573 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

4576 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

4585 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4586 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4588 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4589 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4590 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4592 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4593 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4594 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4596 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4597 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4598 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4599 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4600 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4601 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4602 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4603 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4604 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4605 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4608 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4609 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4611 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4612 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4613 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4615 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4616 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4617 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4619 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4620 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4621 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4622 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4623 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4624 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4625 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4626 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4627 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4628 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4631 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4632 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4634 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4635 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4636 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4638 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4639 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4640 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4642 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4643 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4644 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4645 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4646 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4647 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4648 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4649 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4650 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4651 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4654 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4655 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4657 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4658 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4659 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4661 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4662 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4663 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4665 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4666 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4667 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4668 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4669 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4670 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4671 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4672 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4673 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4674 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4677 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4678 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4679 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4680 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4681 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4683 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4684 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4685 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4686 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4687 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4689 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4690 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4691 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4692 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4693 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4695 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4696 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4697 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4698 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4699 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4701 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4702 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4703 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4704 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4705 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4707 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4708 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4709 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4710 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4711 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4713 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4714 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4715 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4718 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4719 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4720 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4721 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4722 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4724 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4725 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4726 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4727 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4728 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4730 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4731 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4732 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4733 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4734 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4736 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4737 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4738 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4739 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4740 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4742 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4743 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4744 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4745 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4746 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4748 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4749 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4750 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4751 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4752 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4754 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4755 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4756 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4759 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4760 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4761 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4762 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4763 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4765 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4766 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4767 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4768 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4769 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4771 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4772 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4773 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4774 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4775 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4777 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4778 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4779 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4780 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4781 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4783 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4784 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4785 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4786 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4787 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4789 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4790 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4791 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4792 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4793 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4795 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4796 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4797 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4800 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4801 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4802 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4803 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4804 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4806 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4807 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4808 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4809 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4810 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4812 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4813 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4814 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4815 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4816 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4818 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4819 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4820 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4821 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4822 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4824 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4825 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4826 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4827 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4828 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4830 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4831 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4832 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4833 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4834 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4836 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4837 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4838 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4841 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4842 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4843 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4844 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4845 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4847 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4848 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4849 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4850 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4851 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4853 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4854 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4855 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4856 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4857 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4859 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4860 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4861 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4862 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4863 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4865 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4866 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4867 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4868 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4869 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4871 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4872 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4873 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4876 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4877 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4878 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4879 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4880 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4882 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4883 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4884 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4885 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4886 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4888 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4889 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4890 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4891 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4892 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4894 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4895 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4896 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4897 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4898 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4900 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4901 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4902 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4903 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4904 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4906 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4907 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4908 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4911 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4912 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4913 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4914 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4915 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4917 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4918 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4919 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4920 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4921 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4923 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4924 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4925 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4926 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4927 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4929 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4930 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4931 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4932 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4933 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4935 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4936 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4937 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4938 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4939 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4941 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4942 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4943 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4946 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4947 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4948 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4949 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4950 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4952 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4953 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4954 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4955 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4956 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4958 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4959 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4960 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4961 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4962 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4964 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4965 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4966 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4967 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4968 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4970 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4971 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4972 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4973 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4974 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4976 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4977 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4978 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4981 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4982 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4983 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

4985 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

4986 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4987 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4989 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4991 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4992 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4993 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4994 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4995 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4997 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

4998 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4999 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5000 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5001 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5003 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5004 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5005 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5006 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5009 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5010 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5011 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5013 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5014 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5015 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5017 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5019 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5020 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5021 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5022 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5023 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5025 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5026 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5027 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5028 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5029 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5031 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5032 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5033 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5034 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5037 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5038 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5039 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5041 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5042 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5043 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5045 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5047 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5048 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5049 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5050 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5051 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5053 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5054 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5055 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5056 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5057 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5059 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5060 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5061 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5062 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5065 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5066 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5067 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5068 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5069 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5070 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5071 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5074 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5075 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5076 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5077 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5078 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5079 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5080 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5083 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5084 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5085 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5086 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5087 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5088 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5089 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5092 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5093 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5094 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5095 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5096 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5097 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5098 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5099 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5100 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5102 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5103 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5104 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5105 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5106 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5107 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5108 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5109 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5110 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5112 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5113 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5114 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5115 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5116 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5117 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5118 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5119 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5120 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5122 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5123 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5124 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5125 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5126 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5127 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5128 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5129 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5130 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5133 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5134 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5135 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5136 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5137 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5138 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5139 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5140 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5141 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5143 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5144 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5145 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5146 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5147 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5148 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5149 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5150 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5151 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5153 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5154 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5155 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5156 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5157 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5158 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5159 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5160 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5161 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5163 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5164 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5165 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5166 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5167 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5168 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5169 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5170 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5171 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5174 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5175 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5176 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5177 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5178 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5179 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5180 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5181 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5182 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5184 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5185 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5186 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5187 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5188 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5189 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5190 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5191 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5192 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5194 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5195 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5196 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5197 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5198 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5199 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5200 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5201 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5202 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5204 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5205 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5206 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5207 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5208 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5209 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5210 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5211 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5212 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5215 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5216 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5217 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5218 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5219 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5220 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5221 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5222 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5223 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5225 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5226 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5227 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5228 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5229 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5230 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5231 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5232 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5233 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5235 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5236 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5237 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5238 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5239 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5240 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5241 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5242 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5243 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5245 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5246 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5247 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5248 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5249 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5250 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5251 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5252 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5253 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5256 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5257 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5258 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5259 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5260 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5261 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5262 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5263 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5264 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5266 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5267 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5268 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5269 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5270 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5271 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5272 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5273 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5274 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5276 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5277 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5278 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5279 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5280 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5281 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5282 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5283 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5284 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5286 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5287 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5288 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5289 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5290 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5291 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5292 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5293 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5294 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5297 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5298 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5299 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5300 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5301 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5302 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5303 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5304 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5305 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5307 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5308 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5309 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5310 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5311 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5312 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5313 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5314 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5315 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5317 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5318 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5319 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5320 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5321 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5322 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5323 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5324 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5325 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5327 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5328 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5329 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5330 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5331 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5332 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5333 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5334 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5335 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5338 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5339 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5340 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5341 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5342 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5343 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5344 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5345 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5346 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5348 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5349 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5350 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5351 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5352 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5353 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5354 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5355 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5356 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5358 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5359 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5360 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5361 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5362 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5363 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5364 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5365 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5366 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5368 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5369 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5370 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5371 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5372 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5373 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5374 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5375 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5376 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5379 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5382 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5391 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5392 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5393 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5396 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5397 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5398 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5399 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5401 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5402 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5403 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5405 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5406 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5409 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5412 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5414 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5415 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5416 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5418 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5419 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5420 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5421 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5422 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5423 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5424 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5427 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5430 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5433 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5436 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5439 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5442 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5445 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5448 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5451 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5452 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5453 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5454 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5456 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5457 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5458 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5459 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5460 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5462 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5463 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5464 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5465 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5468 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5471 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5472 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5473 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5474 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5475 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5476 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5477 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5478 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5479 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5480 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5481 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5482 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5483 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5484 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5485 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5486 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5487 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5488 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5489 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5490 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5491 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5492 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5493 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5494 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5497 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5498 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5499 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5500 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5501 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5502 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5503 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5504 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5505 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5506 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5507 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5508 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5509 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5512 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5513 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5514 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5515 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5516 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5517 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5518 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5519 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5520 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5521 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5522 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5523 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5524 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5525 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5526 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5527 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5528 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5529 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5530 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5531 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5532 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5533 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5534 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5535 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5538 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5541 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5551 
	#USB_EP0R_EA
 ((
ušt16_t
)0x000Fè

	)

5553 
	#USB_EP0R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5554 
	#USB_EP0R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5555 
	#USB_EP0R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5557 
	#USB_EP0R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5558 
	#USB_EP0R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5559 
	#USB_EP0R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5561 
	#USB_EP0R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5562 
	#USB_EP0R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5563 
	#USB_EP0R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5565 
	#USB_EP0R_SETUP
 ((
ušt16_t
)0x0800è

	)

5567 
	#USB_EP0R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5568 
	#USB_EP0R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5569 
	#USB_EP0R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5571 
	#USB_EP0R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5572 
	#USB_EP0R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5575 
	#USB_EP1R_EA
 ((
ušt16_t
)0x000Fè

	)

5577 
	#USB_EP1R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5578 
	#USB_EP1R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5579 
	#USB_EP1R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5581 
	#USB_EP1R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5582 
	#USB_EP1R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5583 
	#USB_EP1R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5585 
	#USB_EP1R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5586 
	#USB_EP1R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5587 
	#USB_EP1R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5589 
	#USB_EP1R_SETUP
 ((
ušt16_t
)0x0800è

	)

5591 
	#USB_EP1R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5592 
	#USB_EP1R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5593 
	#USB_EP1R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5595 
	#USB_EP1R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5596 
	#USB_EP1R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5599 
	#USB_EP2R_EA
 ((
ušt16_t
)0x000Fè

	)

5601 
	#USB_EP2R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5602 
	#USB_EP2R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5603 
	#USB_EP2R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5605 
	#USB_EP2R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5606 
	#USB_EP2R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5607 
	#USB_EP2R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5609 
	#USB_EP2R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5610 
	#USB_EP2R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5611 
	#USB_EP2R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5613 
	#USB_EP2R_SETUP
 ((
ušt16_t
)0x0800è

	)

5615 
	#USB_EP2R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5616 
	#USB_EP2R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5617 
	#USB_EP2R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5619 
	#USB_EP2R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5620 
	#USB_EP2R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5623 
	#USB_EP3R_EA
 ((
ušt16_t
)0x000Fè

	)

5625 
	#USB_EP3R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5626 
	#USB_EP3R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5627 
	#USB_EP3R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5629 
	#USB_EP3R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5630 
	#USB_EP3R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5631 
	#USB_EP3R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5633 
	#USB_EP3R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5634 
	#USB_EP3R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5635 
	#USB_EP3R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5637 
	#USB_EP3R_SETUP
 ((
ušt16_t
)0x0800è

	)

5639 
	#USB_EP3R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5640 
	#USB_EP3R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5641 
	#USB_EP3R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5643 
	#USB_EP3R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5644 
	#USB_EP3R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5647 
	#USB_EP4R_EA
 ((
ušt16_t
)0x000Fè

	)

5649 
	#USB_EP4R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5650 
	#USB_EP4R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5651 
	#USB_EP4R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5653 
	#USB_EP4R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5654 
	#USB_EP4R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5655 
	#USB_EP4R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5657 
	#USB_EP4R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5658 
	#USB_EP4R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5659 
	#USB_EP4R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5661 
	#USB_EP4R_SETUP
 ((
ušt16_t
)0x0800è

	)

5663 
	#USB_EP4R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5664 
	#USB_EP4R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5665 
	#USB_EP4R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5667 
	#USB_EP4R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5668 
	#USB_EP4R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5671 
	#USB_EP5R_EA
 ((
ušt16_t
)0x000Fè

	)

5673 
	#USB_EP5R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5674 
	#USB_EP5R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5675 
	#USB_EP5R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5677 
	#USB_EP5R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5678 
	#USB_EP5R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5679 
	#USB_EP5R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5681 
	#USB_EP5R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5682 
	#USB_EP5R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5683 
	#USB_EP5R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5685 
	#USB_EP5R_SETUP
 ((
ušt16_t
)0x0800è

	)

5687 
	#USB_EP5R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5688 
	#USB_EP5R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5689 
	#USB_EP5R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5691 
	#USB_EP5R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5692 
	#USB_EP5R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5695 
	#USB_EP6R_EA
 ((
ušt16_t
)0x000Fè

	)

5697 
	#USB_EP6R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5698 
	#USB_EP6R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5699 
	#USB_EP6R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5701 
	#USB_EP6R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5702 
	#USB_EP6R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5703 
	#USB_EP6R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5705 
	#USB_EP6R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5706 
	#USB_EP6R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5707 
	#USB_EP6R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5709 
	#USB_EP6R_SETUP
 ((
ušt16_t
)0x0800è

	)

5711 
	#USB_EP6R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5712 
	#USB_EP6R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5713 
	#USB_EP6R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5715 
	#USB_EP6R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5716 
	#USB_EP6R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5719 
	#USB_EP7R_EA
 ((
ušt16_t
)0x000Fè

	)

5721 
	#USB_EP7R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5722 
	#USB_EP7R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5723 
	#USB_EP7R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5725 
	#USB_EP7R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5726 
	#USB_EP7R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5727 
	#USB_EP7R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5729 
	#USB_EP7R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5730 
	#USB_EP7R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5731 
	#USB_EP7R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5733 
	#USB_EP7R_SETUP
 ((
ušt16_t
)0x0800è

	)

5735 
	#USB_EP7R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5736 
	#USB_EP7R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5737 
	#USB_EP7R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5739 
	#USB_EP7R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5740 
	#USB_EP7R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5744 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001è

	)

5745 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002è

	)

5746 
	#USB_CNTR_LP_MODE
 ((
ušt16_t
)0x0004è

	)

5747 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008è

	)

5748 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010è

	)

5749 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100è

	)

5750 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200è

	)

5751 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400è

	)

5752 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800è

	)

5753 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000è

	)

5754 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000è

	)

5755 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000è

	)

5756 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000è

	)

5759 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000Fè

	)

5760 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010è

	)

5761 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100è

	)

5762 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200è

	)

5763 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400è

	)

5764 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800è

	)

5765 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000è

	)

5766 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000è

	)

5767 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000è

	)

5768 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000è

	)

5771 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFè

	)

5772 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800è

	)

5773 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000è

	)

5774 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000è

	)

5775 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000è

	)

5778 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7Fè

	)

5779 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01è

	)

5780 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02è

	)

5781 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04è

	)

5782 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08è

	)

5783 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10è

	)

5784 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20è

	)

5785 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40è

	)

5787 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80è

	)

5790 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8è

	)

5794 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ušt16_t
)0xFFFEè

	)

5797 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ušt16_t
)0xFFFEè

	)

5800 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ušt16_t
)0xFFFEè

	)

5803 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ušt16_t
)0xFFFEè

	)

5806 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ušt16_t
)0xFFFEè

	)

5809 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ušt16_t
)0xFFFEè

	)

5812 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ušt16_t
)0xFFFEè

	)

5815 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ušt16_t
)0xFFFEè

	)

5820 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ušt16_t
)0x03FFè

	)

5823 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ušt16_t
)0x03FFè

	)

5826 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ušt16_t
)0x03FFè

	)

5829 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ušt16_t
)0x03FFè

	)

5832 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ušt16_t
)0x03FFè

	)

5835 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ušt16_t
)0x03FFè

	)

5838 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ušt16_t
)0x03FFè

	)

5841 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ušt16_t
)0x03FFè

	)

5846 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5849 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5852 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5855 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5858 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5861 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5864 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ušt16_t
)0x000003FFè

	)

5867 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ušt16_t
)0x03FF0000è

	)

5870 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5873 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5876 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5879 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5882 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5885 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5888 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5891 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5896 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ušt16_t
)0xFFFEè

	)

5899 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ušt16_t
)0xFFFEè

	)

5902 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ušt16_t
)0xFFFEè

	)

5905 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ušt16_t
)0xFFFEè

	)

5908 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ušt16_t
)0xFFFEè

	)

5911 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ušt16_t
)0xFFFEè

	)

5914 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ušt16_t
)0xFFFEè

	)

5917 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ušt16_t
)0xFFFEè

	)

5922 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ušt16_t
)0x03FFè

	)

5924 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5925 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5926 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5927 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5928 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5929 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5931 
	#USB_COUNT0_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5934 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ušt16_t
)0x03FFè

	)

5936 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5937 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5938 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5939 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5940 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5941 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5943 
	#USB_COUNT1_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5946 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ušt16_t
)0x03FFè

	)

5948 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5949 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5950 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5951 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5952 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5953 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5955 
	#USB_COUNT2_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5958 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ušt16_t
)0x03FFè

	)

5960 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5961 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5962 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5963 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5964 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5965 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5967 
	#USB_COUNT3_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5970 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ušt16_t
)0x03FFè

	)

5972 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5973 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5974 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5975 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5976 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5977 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5979 
	#USB_COUNT4_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5982 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ušt16_t
)0x03FFè

	)

5984 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5985 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5986 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5987 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5988 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5989 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5991 
	#USB_COUNT5_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5994 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ušt16_t
)0x03FFè

	)

5996 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5997 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5998 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5999 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6000 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6001 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6003 
	#USB_COUNT6_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6006 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ušt16_t
)0x03FFè

	)

6008 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6009 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6010 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6011 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6012 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6013 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6015 
	#USB_COUNT7_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6020 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6022 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6023 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6024 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6025 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6026 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6027 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6029 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6032 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6034 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6035 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6036 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6037 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6038 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6039 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6041 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6044 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6046 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6047 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6048 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6049 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6050 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6051 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6053 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6056 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6058 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6059 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6060 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6061 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6062 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6063 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6065 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6068 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6070 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6071 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6072 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6073 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6074 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6075 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6077 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6080 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6082 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6083 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6084 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6085 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6086 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6087 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6089 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6092 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6094 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6095 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6096 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6097 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6098 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6099 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6101 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6104 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6106 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6107 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6108 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6109 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6110 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6111 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6113 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6116 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6118 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6119 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6120 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6121 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6122 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6123 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6125 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6128 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6130 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6131 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6132 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6133 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6134 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6135 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6137 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6140 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6142 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6143 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6144 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6145 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6146 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6147 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6149 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6152 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6154 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6155 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6156 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6157 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6158 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6159 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6161 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6164 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6166 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6167 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6168 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6169 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6170 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6171 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6173 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6176 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6178 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6179 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6180 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6181 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6182 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6183 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6185 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6188 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6190 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6191 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6192 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6193 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6194 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6195 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6197 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6200 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6202 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6203 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6204 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6205 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6206 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6207 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6209 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6219 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

6220 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

6221 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

6222 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

6223 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

6224 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

6225 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

6226 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

6227 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

6230 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

6231 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

6232 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

6233 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

6234 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

6235 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

6236 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

6237 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

6238 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

6241 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

6242 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

6243 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

6244 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

6245 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

6246 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

6247 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

6248 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

6249 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

6250 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

6251 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

6252 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

6253 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

6254 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

6255 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

6256 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

6258 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

6259 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

6260 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

6261 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

6263 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

6264 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

6265 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

6266 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

6269 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

6270 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

6271 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

6272 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

6275 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

6276 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

6277 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

6278 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

6281 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

6282 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

6283 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

6284 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

6285 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

6286 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

6287 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

6288 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

6289 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

6290 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

6291 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

6292 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

6293 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

6294 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

6297 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

6298 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

6299 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

6301 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

6302 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

6303 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

6304 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

6306 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

6307 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

6310 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

6311 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

6312 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

6313 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

6314 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

6315 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

6319 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6320 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6321 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6322 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6323 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6326 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6327 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

6328 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6331 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6332 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6333 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6334 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6337 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6338 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6339 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6340 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6343 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6344 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6345 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6346 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6347 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6350 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6351 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

6352 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6355 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6356 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6357 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6358 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6361 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6362 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6363 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6364 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6367 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6368 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

6369 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

6370 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6371 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6374 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6375 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

6376 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6379 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6380 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6381 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6382 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6385 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6386 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6387 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6388 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6391 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6392 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6393 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6394 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6397 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6398 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6399 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6402 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6403 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6404 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6405 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6408 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6409 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6410 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6411 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6414 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6415 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6416 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6417 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6420 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6421 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6422 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6425 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6426 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6427 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6428 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6431 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6432 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6433 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6434 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6438 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

6441 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

6442 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

6443 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

6444 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

6445 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

6446 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

6447 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

6448 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

6449 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

6450 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

6451 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

6452 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

6453 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

6454 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

6455 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

6458 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

6459 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

6460 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

6461 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

6462 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

6463 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

6464 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

6465 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

6466 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

6467 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

6468 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

6469 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

6470 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

6471 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

6472 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

6475 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

6476 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

6477 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

6478 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

6479 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

6480 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

6481 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

6482 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

6483 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

6484 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

6485 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

6486 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

6487 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

6488 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

6489 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

6492 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

6493 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

6494 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

6495 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

6496 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

6497 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

6498 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

6499 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

6500 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

6501 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

6502 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

6503 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

6504 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

6505 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

6506 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

6509 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6510 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6511 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6512 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6513 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6514 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6515 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6516 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6517 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6518 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6519 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6520 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6521 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6522 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6523 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6524 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6525 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6526 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6527 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6528 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6529 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6530 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6531 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6532 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6533 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6534 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6535 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6536 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6537 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6538 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6539 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6540 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6543 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6544 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6545 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6546 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6547 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6548 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6549 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6550 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6551 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6552 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6553 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6554 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6555 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6556 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6557 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6558 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6559 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6560 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6561 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6562 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6563 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6564 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6565 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6566 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6567 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6568 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6569 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6570 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6571 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6572 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6573 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6574 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6577 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6578 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6579 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6580 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6581 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6582 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6583 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6584 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6585 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6586 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6587 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6588 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6589 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6590 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6591 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6592 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6593 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6594 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6595 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6596 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6597 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6598 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6599 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6600 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6601 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6602 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6603 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6604 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6605 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6606 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6607 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6608 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6611 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6612 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6613 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6614 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6615 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6616 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6617 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6618 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6619 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6620 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6621 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6622 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6623 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6624 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6625 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6626 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6627 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6628 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6629 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6630 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6631 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6632 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6633 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6634 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6635 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6636 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6637 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6638 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6639 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6640 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6641 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6642 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6645 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6646 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6647 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6648 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6649 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6650 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6651 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6652 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6653 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6654 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6655 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6656 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6657 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6658 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6659 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6660 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6661 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6662 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6663 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6664 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6665 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6666 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6667 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6668 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6669 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6670 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6671 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6672 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6673 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6674 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6675 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6676 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6679 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6680 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6681 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6682 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6683 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6684 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6685 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6686 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6687 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6688 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6689 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6690 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6691 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6692 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6693 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6694 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6695 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6696 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6697 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6698 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6699 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6700 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6701 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6702 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6703 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6704 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6705 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6706 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6707 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6708 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6709 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6710 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6713 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6714 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6715 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6716 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6717 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6718 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6719 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6720 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6721 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6722 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6723 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6724 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6725 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6726 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6727 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6728 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6729 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6730 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6731 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6732 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6733 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6734 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6735 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6736 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6737 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6738 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6739 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6740 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6741 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6742 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6743 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6744 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6747 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6748 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6749 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6750 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6751 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6752 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6753 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6754 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6755 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6756 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6757 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6758 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6759 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6760 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6761 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6762 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6763 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6764 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6765 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6766 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6767 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6768 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6769 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6770 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6771 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6772 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6773 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6774 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6775 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6776 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6777 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6778 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6781 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6782 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6783 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6784 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6785 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6786 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6787 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6788 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6789 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6790 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6791 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6792 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6793 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6794 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6795 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6796 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6797 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6798 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6799 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6800 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6801 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6802 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6803 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6804 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6805 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6806 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6807 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6808 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6809 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6810 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6811 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6812 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6815 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6816 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6817 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6818 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6819 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6820 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6821 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6822 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6823 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6824 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6825 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6826 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6827 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6828 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6829 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6830 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6831 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6832 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6833 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6834 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6835 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6836 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6837 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6838 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6839 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6840 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6841 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6842 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6843 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6844 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6845 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6846 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6849 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6850 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6851 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6852 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6853 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6854 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6855 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6856 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6857 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6858 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6859 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6860 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6861 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6862 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6863 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6864 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6865 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6866 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6867 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6868 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6869 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6870 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6871 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6872 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6873 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6874 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6875 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6876 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6877 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6878 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6879 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6880 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6883 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6884 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6885 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6886 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6887 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6888 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6889 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6890 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6891 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6892 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6893 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6894 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6895 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6896 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6897 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6898 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6899 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6900 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6901 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6902 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6903 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6904 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6905 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6906 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6907 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6908 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6909 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6910 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6911 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6912 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6913 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6914 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6917 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6918 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6919 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6920 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6921 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6922 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6923 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6924 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6925 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6926 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6927 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6928 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6929 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6930 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6931 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6932 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6933 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6934 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6935 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6936 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6937 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6938 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6939 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6940 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6941 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6942 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6943 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6944 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6945 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6946 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6947 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6948 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6951 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6952 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6953 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6954 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6955 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6956 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6957 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6958 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6959 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6960 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6961 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6962 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6963 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6964 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6965 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6966 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6967 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6968 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6969 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6970 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6971 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6972 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6973 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6974 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6975 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6976 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6977 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6978 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6979 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6980 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6981 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6982 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6985 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

6986 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

6987 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

6988 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

6989 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

6990 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

6991 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

6992 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

6993 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

6994 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

6995 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

6996 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

6997 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

6998 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

6999 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7000 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7001 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7002 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7003 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7004 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7005 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7006 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7007 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7008 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7009 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7010 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7011 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7012 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7013 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7014 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7015 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7016 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7019 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7020 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7021 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7022 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7023 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7024 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7025 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7026 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7027 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7028 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7029 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7030 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7031 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7032 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7033 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7034 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7035 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7036 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7037 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7038 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7039 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7040 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7041 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7042 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7043 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7044 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7045 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7046 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7047 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7048 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7049 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7050 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7053 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7054 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7055 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7056 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7057 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7058 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7059 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7060 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7061 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7062 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7063 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7064 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7065 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7066 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7067 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7068 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7069 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7070 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7071 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7072 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7073 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7074 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7075 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7076 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7077 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7078 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7079 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7080 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7081 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7082 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7083 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7084 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7087 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7088 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7089 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7090 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7091 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7092 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7093 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7094 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7095 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7096 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7097 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7098 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7099 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7100 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7101 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7102 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7103 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7104 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7105 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7106 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7107 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7108 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7109 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7110 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7111 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7112 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7113 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7114 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7115 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7116 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7117 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7118 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7121 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7122 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7123 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7124 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7125 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7126 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7127 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7128 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7129 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7130 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7131 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7132 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7133 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7134 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7135 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7136 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7137 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7138 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7139 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7140 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7141 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7142 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7143 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7144 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7145 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7146 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7147 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7148 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7149 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7150 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7151 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7152 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7155 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7156 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7157 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7158 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7159 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7160 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7161 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7162 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7163 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7164 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7165 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7166 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7167 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7168 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7169 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7170 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7171 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7172 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7173 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7174 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7175 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7176 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7177 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7178 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7179 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7180 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7181 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7182 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7183 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7184 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7185 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7186 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7189 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7190 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7191 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7192 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7193 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7194 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7195 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7196 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7197 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7198 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7199 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7200 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7201 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7202 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7203 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7204 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7205 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7206 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7207 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7208 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7209 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7210 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7211 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7212 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7213 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7214 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7215 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7216 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7217 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7218 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7219 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7220 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7223 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7224 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7225 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7226 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7227 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7228 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7229 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7230 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7231 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7232 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7233 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7234 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7235 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7236 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7237 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7238 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7239 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7240 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7241 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7242 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7243 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7244 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7245 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7246 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7247 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7248 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7249 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7250 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7251 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7252 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7253 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7254 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7257 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7258 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7259 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7260 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7261 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7262 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7263 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7264 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7265 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7266 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7267 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7268 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7269 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7270 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7271 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7272 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7273 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7274 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7275 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7276 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7277 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7278 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7279 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7280 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7281 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7282 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7283 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7284 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7285 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7286 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7287 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7288 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7291 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7292 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7293 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7294 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7295 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7296 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7297 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7298 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7299 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7300 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7301 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7302 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7303 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7304 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7305 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7306 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7307 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7308 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7309 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7310 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7311 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7312 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7313 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7314 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7315 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7316 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7317 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7318 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7319 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7320 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7321 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7322 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7325 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7326 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7327 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7328 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7329 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7330 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7331 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7332 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7333 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7334 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7335 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7336 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7337 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7338 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7339 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7340 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7341 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7342 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7343 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7344 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7345 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7346 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7347 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7348 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7349 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7350 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7351 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7352 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7353 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7354 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7355 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7356 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7359 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7360 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7361 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7362 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7363 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7364 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7365 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7366 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7367 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7368 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7369 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7370 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7371 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7372 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7373 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7374 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7375 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7376 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7377 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7378 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7379 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7380 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7381 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7382 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7383 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7384 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7385 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7386 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7387 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7388 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7389 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7390 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7393 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7394 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7395 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7396 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7397 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7398 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7399 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7400 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7401 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7402 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7403 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7404 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7405 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7406 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7407 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7408 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7409 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7410 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7411 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7412 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7413 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7414 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7415 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7416 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7417 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7418 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7419 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7420 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7421 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7422 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7423 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7424 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7427 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7428 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7429 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7430 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7431 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7432 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7433 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7434 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7435 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7436 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7437 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7438 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7439 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7440 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7441 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7442 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7443 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7444 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7445 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7446 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7447 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7448 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7449 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7450 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7451 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7452 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7453 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7454 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7455 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7456 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7457 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7458 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7467 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

7468 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

7469 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

7471 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

7472 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

7473 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

7474 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

7476 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

7477 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

7478 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

7479 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

7480 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

7481 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

7482 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

7483 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

7484 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

7485 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

7488 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

7489 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

7490 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

7491 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

7492 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

7493 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

7496 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

7497 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

7498 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

7499 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

7500 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

7501 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

7502 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

7503 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

7506 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

7509 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

7512 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

7515 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

7518 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

7520 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

7521 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

7522 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

7524 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

7526 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

7527 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

7528 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

7530 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

7532 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

7533 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

7534 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

7536 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

7537 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

7540 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

7541 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

7542 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

7551 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7552 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7553 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7554 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7555 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7556 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7557 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7558 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7559 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7560 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7561 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7562 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7563 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7564 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7567 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7568 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7569 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7570 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7571 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7572 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7573 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7575 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7576 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7577 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7578 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7579 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7582 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7583 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7585 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7586 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7587 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7588 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7589 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7590 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7591 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7592 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7593 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7594 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7596 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7599 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7600 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7603 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7606 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7607 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7608 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7609 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7610 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7611 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7612 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7613 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7614 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7615 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7616 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7617 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7618 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7619 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7622 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7623 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7624 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7625 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7626 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7627 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7628 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7629 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7632 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7633 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7634 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7637 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7646 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7647 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7648 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7649 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7650 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7651 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7652 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7653 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7654 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7655 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7658 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7661 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7662 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7665 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7666 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7667 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7668 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7669 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7670 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7671 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7672 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7673 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7674 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7675 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7676 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7677 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7678 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7679 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7682 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7683 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7684 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7685 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7686 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7687 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7688 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7690 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7691 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7692 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7694 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7697 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7698 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7699 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7700 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7701 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7702 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7703 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7704 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7705 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7706 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7707 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7708 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7711 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7712 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7713 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7714 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7715 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7716 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7717 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7718 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7719 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7721 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7730 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

7732 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

7733 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

7734 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

7735 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

7736 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

7737 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

7738 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

7739 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

7740 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

7741 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

7742 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

7743 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

7744 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

7745 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

7746 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

7747 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

7748 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

7751 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001è

	)

7752 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

7753 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

7754 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020è

	)

7756 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0è

	)

7757 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040è

	)

7758 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080è

	)

7760 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ušt32_t
)0x00000100è

	)

7761 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000200è

	)

7762 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000400è

	)

7763 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000800è

	)

7764 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ušt32_t
)0x00001000è

	)

7765 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ušt32_t
)0x00002000è

	)

7766 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ušt32_t
)0x00004000è

	)

7767 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000è

	)

7768 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000è

	)

7769 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ušt32_t
)0x00020000è

	)

7770 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ušt32_t
)0x00040000è

	)

7771 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ušt32_t
)0x00080000è

	)

7772 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ušt32_t
)0x00100000è

	)

7773 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ušt32_t
)0x00200000è

	)

7774 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ušt32_t
)0x00400000è

	)

7775 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ušt32_t
)0x00800000è

	)

7776 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ušt32_t
)0x01000000è

	)

7777 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ušt32_t
)0x02000000è

	)

7778 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ušt32_t
)0x04000000è

	)

7779 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ušt32_t
)0x08000000è

	)

7780 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ušt32_t
)0x10000000è

	)

7781 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ušt32_t
)0x20000000è

	)

7782 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ušt32_t
)0x40000000è

	)

7791 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x03è

	)

7792 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x00è

	)

7793 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x01è

	)

7794 
	#FLASH_ACR_LATENCY_2
 ((
ušt8_t
)0x02è

	)

7796 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

7797 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

7798 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20è

	)

7801 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7804 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7807 
	#FLASH_SR_BSY
 ((
ušt8_t
)0x01è

	)

7808 
	#FLASH_SR_PGERR
 ((
ušt8_t
)0x04è

	)

7809 
	#FLASH_SR_WRPRTERR
 ((
ušt8_t
)0x10è

	)

7810 
	#FLASH_SR_EOP
 ((
ušt8_t
)0x20è

	)

7813 
	#FLASH_CR_PG
 ((
ušt16_t
)0x0001è

	)

7814 
	#FLASH_CR_PER
 ((
ušt16_t
)0x0002è

	)

7815 
	#FLASH_CR_MER
 ((
ušt16_t
)0x0004è

	)

7816 
	#FLASH_CR_OPTPG
 ((
ušt16_t
)0x0010è

	)

7817 
	#FLASH_CR_OPTER
 ((
ušt16_t
)0x0020è

	)

7818 
	#FLASH_CR_STRT
 ((
ušt16_t
)0x0040è

	)

7819 
	#FLASH_CR_LOCK
 ((
ušt16_t
)0x0080è

	)

7820 
	#FLASH_CR_OPTWRE
 ((
ušt16_t
)0x0200è

	)

7821 
	#FLASH_CR_ERRIE
 ((
ušt16_t
)0x0400è

	)

7822 
	#FLASH_CR_EOPIE
 ((
ušt16_t
)0x1000è

	)

7825 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7828 
	#FLASH_OBR_OPTERR
 ((
ušt16_t
)0x0001è

	)

7829 
	#FLASH_OBR_RDPRT
 ((
ušt16_t
)0x0002è

	)

7831 
	#FLASH_OBR_USER
 ((
ušt16_t
)0x03FCè

	)

7832 
	#FLASH_OBR_WDG_SW
 ((
ušt16_t
)0x0004è

	)

7833 
	#FLASH_OBR_nRST_STOP
 ((
ušt16_t
)0x0008è

	)

7834 
	#FLASH_OBR_nRST_STDBY
 ((
ušt16_t
)0x0010è

	)

7835 
	#FLASH_OBR_BFB2
 ((
ušt16_t
)0x0020è

	)

7838 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7843 
	#FLASH_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

7844 
	#FLASH_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

7847 
	#FLASH_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

7848 
	#FLASH_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

7851 
	#FLASH_D©a0_D©a0
 ((
ušt32_t
)0x000000FFè

	)

7852 
	#FLASH_D©a0_nD©a0
 ((
ušt32_t
)0x0000FF00è

	)

7855 
	#FLASH_D©a1_D©a1
 ((
ušt32_t
)0x00FF0000è

	)

7856 
	#FLASH_D©a1_nD©a1
 ((
ušt32_t
)0xFF000000è

	)

7859 
	#FLASH_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

7860 
	#FLASH_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

7863 
	#FLASH_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

7864 
	#FLASH_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

7867 
	#FLASH_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

7868 
	#FLASH_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

7871 
	#FLASH_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

7872 
	#FLASH_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

7874 #ifdeà
STM32F10X_CL


7879 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7880 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7881 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7882 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7883 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7884 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7885 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7886 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7887 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7888 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7889 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7890 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7891 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7892 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7893 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7894 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7895 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7896 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7897 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7898 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7900 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7901 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7902 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7903 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7904 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7905 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7906 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7909 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7910 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7911 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7912 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7913 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7914 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7915 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7916 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 ((
ušt32_t
)0x000000C0è

	)

7917 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7918 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7919 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7920 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7921 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7922 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7925 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7928 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7931 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7932 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7933 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7934 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7935 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7936 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7937 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7938 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7941 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7944 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7945 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7946 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7947 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

7948 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

7949 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

7950 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

7951 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

7952 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

7953 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

7954 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

7957 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

7958 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

7961 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

7975 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

7976 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

7977 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

7978 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

7979 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

7980 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

7981 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

7984 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

7985 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

7986 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

7987 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

7988 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

7991 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

7992 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

7995 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

7998 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8001 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

8002 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

8003 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8004 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8005 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8006 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8007 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8008 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8009 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8010 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

8013 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8016 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

8017 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

8018 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8019 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8020 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8021 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8022 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8023 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8024 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8025 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

8028 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8031 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

8032 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

8033 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8034 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8035 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8036 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8037 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8038 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8039 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8040 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

8043 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8050 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

8051 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

8052 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

8053 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

8056 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

8057 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

8058 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

8061 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

8062 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

8063 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

8066 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

8067 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

8068 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

8071 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

8072 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

8073 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

8076 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8079 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8082 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8085 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8088 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8091 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8098 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

8099 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

8100 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

8101 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

8102 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

8103 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

8106 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

8109 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8112 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

8113 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8116 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8119 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

8120 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8123 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

8126 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

8129 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8136 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

8137 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

8138 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

8139 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

8140 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

8141 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

8142 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

8143 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

8144 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

8145 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

8146 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

8147 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

8148 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

8149 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

8150 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

8151 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

8152 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

8153 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

8154 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

8155 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

8156 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

8157 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

8158 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

8159 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

8160 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

8161 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

8162 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

8163 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

8164 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

8165 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

8166 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

8167 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

8168 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

8169 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

8170 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

8171 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

8172 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

8173 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

8176 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8179 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8182 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8185 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8188 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

8189 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

8190 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

8191 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

8193 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

8194 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

8195 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

8196 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

8197 
	#ETH_DMASR_TPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8198 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

8199 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

8200 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

8201 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

8202 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

8203 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

8204 
	#ETH_DMASR_RPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8205 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

8206 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

8207 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

8208 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

8209 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

8210 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

8211 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

8212 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

8213 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

8214 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

8215 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

8216 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

8217 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

8218 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

8219 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

8220 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

8221 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

8222 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

8223 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

8224 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

8227 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

8228 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

8229 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

8230 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

8231 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

8232 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

8233 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8234 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

8235 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

8236 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

8237 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

8238 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

8239 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

8240 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

8241 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

8242 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

8243 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

8244 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

8245 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8246 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

8247 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

8248 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

8249 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

8250 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

8253 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

8254 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

8255 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

8256 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

8257 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

8258 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

8259 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

8260 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

8261 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

8262 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

8263 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

8264 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

8265 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

8266 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

8267 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

8270 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

8271 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

8272 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

8273 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

8276 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8279 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8282 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8285 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8296 #ifdeà
USE_STDPERIPH_DRIVER


8297 
	~"¡m32f10x_cÚf.h
"

8304 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

8306 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

8308 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

8310 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

8312 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

8314 
	#READ_REG
(
REG
è((REG))

	)

8316 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

8322 #ifdeà
__ýlu¥lus


	@stm32f10x_conf.h

23 #iâdeà
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"¡m32f10x_adc.h
"

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_ÿn.h
"

31 
	~"¡m32f10x_ûc.h
"

32 
	~"¡m32f10x_üc.h
"

33 
	~"¡m32f10x_dac.h
"

34 
	~"¡m32f10x_dbgmcu.h
"

35 
	~"¡m32f10x_dma.h
"

36 
	~"¡m32f10x_exti.h
"

37 
	~"¡m32f10x_æash.h
"

38 
	~"¡m32f10x_fsmc.h
"

39 
	~"¡m32f10x_gpio.h
"

40 
	~"¡m32f10x_i2c.h
"

41 
	~"¡m32f10x_iwdg.h
"

42 
	~"¡m32f10x_pwr.h
"

43 
	~"¡m32f10x_rcc.h
"

44 
	~"¡m32f10x_¹c.h
"

45 
	~"¡m32f10x_sdio.h
"

46 
	~"¡m32f10x_¥i.h
"

47 
	~"¡m32f10x_tim.h
"

48 
	~"¡m32f10x_u§¹.h
"

49 
	~"¡m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifdeà 
USE_FULL_ASSERT


68 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

72 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@stm32f10x_it.h

23 #iâdeà
__STM32F10x_IT_H


24 
	#__STM32F10x_IT_H


	)

27 
	~"¡m32f10x.h
"

34 
NMI_HªdËr
();

35 
H¬dFauÉ_HªdËr
();

36 
MemMªage_HªdËr
();

37 
BusFauÉ_HªdËr
();

38 
U§geFauÉ_HªdËr
();

39 
SVC_HªdËr
();

40 
DebugMÚ_HªdËr
();

41 
P’dSV_HªdËr
();

42 
SysTick_HªdËr
();

	@sys.h

1 #iâdeà
__SYS_H


2 
	#__SYS_H


	)

3 
	~"¡m32f10x.h
"

18 
	#SYSTEM_SUPPORT_OS
 0

19 

	)

24 
	#BITBAND
(
addr
, 
b™num
è(×dd¸& 0xF0000000)+0x2000000+(×dd¸&0xFFFFF)<<5)+(b™num<<2))

	)

25 
	#MEM_ADDR
(
addr
è*((vÞ©ž*)×ddr))

	)

26 
	#BIT_ADDR
(
addr
, 
b™num
è
	`MEM_ADDR
(
	`BITBAND
×ddr, b™num))

	)

28 
	#GPIOA_ODR_Addr
 (
GPIOA_BASE
+12)

29 
	#GPIOB_ODR_Addr
 (
GPIOB_BASE
+12)

30 
	#GPIOC_ODR_Addr
 (
GPIOC_BASE
+12)

31 
	#GPIOD_ODR_Addr
 (
GPIOD_BASE
+12)

32 
	#GPIOE_ODR_Addr
 (
GPIOE_BASE
+12)

33 
	#GPIOF_ODR_Addr
 (
GPIOF_BASE
+12)

34 
	#GPIOG_ODR_Addr
 (
GPIOG_BASE
+12)

35 

	)

36 
	#GPIOA_IDR_Addr
 (
GPIOA_BASE
+8)

37 
	#GPIOB_IDR_Addr
 (
GPIOB_BASE
+8)

38 
	#GPIOC_IDR_Addr
 (
GPIOC_BASE
+8)

39 
	#GPIOD_IDR_Addr
 (
GPIOD_BASE
+8)

40 
	#GPIOE_IDR_Addr
 (
GPIOE_BASE
+8)

41 
	#GPIOF_IDR_Addr
 (
GPIOF_BASE
+8)

42 
	#GPIOG_IDR_Addr
 (
GPIOG_BASE
+8)

43 

	)

46 
	#PAout
(
n
è
	`BIT_ADDR
(
GPIOA_ODR_Addr
,n)

47 
	#PAš
(
n
è
	`BIT_ADDR
(
GPIOA_IDR_Addr
,n)

48 

	)

49 
	#PBout
(
n
è
	`BIT_ADDR
(
GPIOB_ODR_Addr
,n)

50 
	#PBš
(
n
è
	`BIT_ADDR
(
GPIOB_IDR_Addr
,n)

51 

	)

52 
	#PCout
(
n
è
	`BIT_ADDR
(
GPIOC_ODR_Addr
,n)

53 
	#PCš
(
n
è
	`BIT_ADDR
(
GPIOC_IDR_Addr
,n)

54 

	)

55 
	#PDout
(
n
è
	`BIT_ADDR
(
GPIOD_ODR_Addr
,n)

56 
	#PDš
(
n
è
	`BIT_ADDR
(
GPIOD_IDR_Addr
,n)

57 

	)

58 
	#PEout
(
n
è
	`BIT_ADDR
(
GPIOE_ODR_Addr
,n)

59 
	#PEš
(
n
è
	`BIT_ADDR
(
GPIOE_IDR_Addr
,n)

60 

	)

61 
	#PFout
(
n
è
	`BIT_ADDR
(
GPIOF_ODR_Addr
,n)

62 
	#PFš
(
n
è
	`BIT_ADDR
(
GPIOF_IDR_Addr
,n)

63 

	)

64 
	#PGout
(
n
è
	`BIT_ADDR
(
GPIOG_ODR_Addr
,n)

65 
	#PGš
(
n
è
	`BIT_ADDR
(
GPIOG_IDR_Addr
,n)

66 

	)

68 
WFI_SET
();

69 
INTX_DISABLE
();

70 
INTX_ENABLE
();

71 
MSR_MSP
(
u32
 
addr
);

	@system_stm32f10x.h

33 #iâdeà
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifdeà
__ýlu¥lus


53 
ušt32_t
 
Sy¡emCÜeClock
;

79 
Sy¡emIn™
();

80 
Sy¡emCÜeClockUpd©e
();

85 #ifdeà
__ýlu¥lus


	@touch.h

1 #iâdeà
__TOUCH_H__


2 
	#__TOUCH_H__


	)

3 
	~"sys.h
"

4 
	~"Ùt2001a.h
"

5 
	~"gt9147.h
"

6 
	~"á5206.h
"

20 
	#TP_PRES_DOWN
 0x80

21 
	#TP_CATH_PRES
 0x40

22 
	#CT_MAX_TOUCH
 5

23 

	)

27 
u8
 (*
š™
)();

28 
u8
 (*
sÿn
)(
	mu8
);

29 (*
	madju¡
)();

30 
u16
 
	mx
[
CT_MAX_TOUCH
];

31 
u16
 
	my
[
CT_MAX_TOUCH
];

33 
u8
 
	m¡a
;

39 
	mxçc
;

40 
	myçc
;

41 
	mxoff
;

42 
	myoff
;

49 
u8
 
	mtouchty³
;

50 }
	t_m__dev
;

52 
_m__dev
 
_dev
;

55 
	#PEN
 
	`PFš
(10)

56 
	#DOUT
 
	`PBš
(2)

57 
	#TDIN
 
	`PFout
(9)

58 
	#TCLK
 
	`PBout
(1)

59 
	#TCS
 
	`PFout
(11)

60 

	)

62 
TP_Wr™e_By‹
(
u8
 
num
);

63 
u16
 
TP_R—d_AD
(
u8
 
CMD
);

64 
u16
 
TP_R—d_XOY
(
u8
 
xy
);

65 
u8
 
TP_R—d_XY
(
u16
 *
x
,u16 *
y
);

66 
u8
 
TP_R—d_XY2
(
u16
 *
x
,u16 *
y
);

67 
TP_Drow_Touch_Pošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

68 
TP_D¿w_Big_Pošt
(
u16
 
x
,u16 
y
,u16 
cÞÜ
);

69 
TP_Save_Adjd©a
();

70 
u8
 
TP_G‘_Adjd©a
();

71 
TP_Adju¡
();

72 
TP_Adj_Info_Show
(
u16
 
x0
,u16 
y0
,u16 
x1
,u16 
y1
,u16 
x2
,u16 
y2
,u16 
x3
,u16 
y3
,u16 
çc
);

74 
u8
 
TP_Sÿn
(u8 

);

75 
u8
 
TP_In™
();

	@usart.h

1 #iâdeà
__USART_H


2 
	#__USART_H


	)

3 
	~"¡dio.h
"

4 
	~"sys.h
"

29 
	#USART_REC_LEN
 200

30 
	#EN_USART1_RX
 1

31 

	)

32 
u8
 
USART_RX_BUF
[
USART_REC_LEN
];

33 
u16
 
USART_RX_STA
;

35 
u¬t_š™
(
u32
 
bound
);

	@w25qxx.h

1 #iâdeà
__FLASH_H


2 
	#__FLASH_H


	)

3 
	~"sys.h
"

23 
	#W25Q80
 0XEF13

	)

24 
	#W25Q16
 0XEF14

	)

25 
	#W25Q32
 0XEF15

	)

26 
	#W25Q64
 0XEF16

	)

27 
	#W25Q128
 0XEF17

	)

29 
u16
 
W25QXX_TYPE
;

31 
	#W25QXX_CS
 
	`PBout
(12)

32 

	)

36 
	#W25X_Wr™eEÇbË
 0x06

	)

37 
	#W25X_Wr™eDi§bË
 0x04

	)

38 
	#W25X_R—dStusReg
 0x05

	)

39 
	#W25X_Wr™eStusReg
 0x01

	)

40 
	#W25X_R—dD©a
 0x03

	)

41 
	#W25X_Fa¡R—dD©a
 0x0B

	)

42 
	#W25X_Fa¡R—dDu®
 0x3B

	)

43 
	#W25X_PageProg¿m
 0x02

	)

44 
	#W25X_BlockE¿£
 0xD8

	)

45 
	#W25X_SeùÜE¿£
 0x20

	)

46 
	#W25X_ChE¿£
 0xC7

	)

47 
	#W25X_Pow”Down
 0xB9

	)

48 
	#W25X_R–—£Pow”Down
 0xAB

	)

49 
	#W25X_DeviûID
 0xAB

	)

50 
	#W25X_MªuçùDeviûID
 0x90

	)

51 
	#W25X_JedecDeviûID
 0x9F

	)

53 
W25QXX_In™
();

54 
u16
 
W25QXX_R—dID
();

55 
u8
 
W25QXX_R—dSR
();

56 
W25QXX_Wr™e_SR
(
u8
 
¤
);

57 
W25QXX_Wr™e_EÇbË
();

58 
W25QXX_Wr™e_Di§bË
();

59 
W25QXX_Wr™e_NoCheck
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
);

60 
W25QXX_R—d
(
u8
* 
pBufãr
,
u32
 
R—dAddr
,
u16
 
NumBy‹ToR—d
);

61 
W25QXX_Wr™e
(
u8
* 
pBufãr
,
u32
 
Wr™eAddr
,
u16
 
NumBy‹ToWr™e
);

62 
W25QXX_E¿£_Ch
();

63 
W25QXX_E¿£_SeùÜ
(
u32
 
D¡_Addr
);

64 
W25QXX_Wa™_Busy
();

65 
W25QXX_Pow”Down
();

66 
W25QXX_WAKEUP
();

	@
1
.
0
108
3875
D:\work\touchPrint\24cxx.c
D:\work\touchPrint\24cxx.h
D:\work\touchPrint\STM32F10x_FWLib\inc\misc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_adc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_bkp.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_can.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_cec.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_crc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dac.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dbgmcu.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_dma.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_exti.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_flash.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_fsmc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_gpio.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_i2c.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_iwdg.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_pwr.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_rcc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_rtc.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_sdio.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_spi.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_tim.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_usart.h
D:\work\touchPrint\STM32F10x_FWLib\inc\stm32f10x_wwdg.h
D:\work\touchPrint\STM32F10x_FWLib\src\misc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_adc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_bkp.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_can.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_cec.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_crc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dac.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dbgmcu.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_dma.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_exti.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_flash.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_fsmc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_gpio.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_i2c.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_iwdg.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_pwr.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_rcc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_rtc.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_sdio.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_spi.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_tim.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_usart.c
D:\work\touchPrint\STM32F10x_FWLib\src\stm32f10x_wwdg.c
D:\work\touchPrint\bsp.c
D:\work\touchPrint\bsp.h
D:\work\touchPrint\core_cm3.c
D:\work\touchPrint\ctiic.c
D:\work\touchPrint\ctiic.h
D:\work\touchPrint\delay.c
D:\work\touchPrint\delay.h
D:\work\touchPrint\font.h
D:\work\touchPrint\ft5206.c
D:\work\touchPrint\ft5206.h
D:\work\touchPrint\gt9147.c
D:\work\touchPrint\gt9147.h
D:\work\touchPrint\key.c
D:\work\touchPrint\key.h
D:\work\touchPrint\lcd.c
D:\work\touchPrint\lcd.h
D:\work\touchPrint\led.c
D:\work\touchPrint\led.h
D:\work\touchPrint\main.c
D:\work\touchPrint\myiic.c
D:\work\touchPrint\myiic.h
D:\work\touchPrint\ott2001a.c
D:\work\touchPrint\ott2001a.h
D:\work\touchPrint\spi.c
D:\work\touchPrint\spi.h
D:\work\touchPrint\stm32f10x.h
D:\work\touchPrint\stm32f10x_conf.h
D:\work\touchPrint\stm32f10x_it.c
D:\work\touchPrint\stm32f10x_it.h
D:\work\touchPrint\sys.c
D:\work\touchPrint\sys.h
D:\work\touchPrint\system_stm32f10x.c
D:\work\touchPrint\system_stm32f10x.h
D:\work\touchPrint\touch.c
D:\work\touchPrint\touch.h
D:\work\touchPrint\usart.c
D:\work\touchPrint\usart.h
D:\work\touchPrint\w25qxx.c
D:\work\touchPrint\w25qxx.h
24cxx.h
bsp.h
ctiic.h
delay.h
font.h
ft5206.h
gt9147.h
key.h
lcd.h
led.h
myiic.h
ott2001a.h
spi.h
stm32f10x.h
stm32f10x_conf.h
stm32f10x_it.h
sys.h
system_stm32f10x.h
touch.h
usart.h
w25qxx.h
