// Seed: 3312828426
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri1 id_2
);
  bit  id_4;
  wire id_5;
  ;
  initial begin : LABEL_0
    release id_4;
    id_4 = -1;
  end
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    output wand  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wor   id_5,
    output tri0  id_6,
    input  uwire id_7
    , id_11,
    input  wire  id_8,
    output uwire id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8
  );
  assign id_1 = -1 - -1;
endmodule
