Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 25 12:11:49 2024
| Host         : LAPTOP-ESNLEJG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.251       -1.956                     15                 9057        0.046        0.000                      0                 9057        4.020        0.000                       0                  3540  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.251       -1.956                     15                 9057        0.046        0.000                      0                 9057        4.020        0.000                       0                  3540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           15  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation       -1.956ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 screen/collision/currRow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/death_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 5.153ns (50.998%)  route 4.951ns (49.002%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.717     5.479    screen/collision/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  screen/collision/currRow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.419     5.898 f  screen/collision/currRow_reg[1]/Q
                         net (fo=6, routed)           0.626     6.524    screen/collision/currRow_reg_n_0_[1]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.299     6.823 r  screen/collision/FSM_sequential_state[0]_i_562/O
                         net (fo=1, routed)           0.000     6.823    screen/collision/FSM_sequential_state[0]_i_562_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.355 r  screen/collision/FSM_sequential_state_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000     7.355    screen/collision/FSM_sequential_state_reg[0]_i_522_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  screen/collision/FSM_sequential_state_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000     7.469    screen/collision/FSM_sequential_state_reg[0]_i_448_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  screen/collision/FSM_sequential_state_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     7.583    screen/collision/FSM_sequential_state_reg[0]_i_443_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.805 r  screen/collision/FSM_sequential_state_reg[0]_i_318/O[0]
                         net (fo=3, routed)           0.946     8.751    collision/collisionY4[13]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.050 r  FSM_sequential_state[0]_i_446/O
                         net (fo=1, routed)           0.000     9.050    screen/collision/FSM_sequential_state_reg[0]_i_178_3[1]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.600 r  screen/collision/FSM_sequential_state_reg[0]_i_298/CO[3]
                         net (fo=1, routed)           0.000     9.600    screen/collision/FSM_sequential_state_reg[0]_i_298_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.934 f  screen/collision/FSM_sequential_state_reg[0]_i_188/O[1]
                         net (fo=2, routed)           0.624    10.558    collision/collisionY3[21]
    SLICE_X59Y61         LUT1 (Prop_lut1_I0_O)        0.303    10.861 r  FSM_sequential_state[0]_i_192/O
                         net (fo=1, routed)           0.000    10.861    FSM_sequential_state[0]_i_192_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.393 r  FSM_sequential_state_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.393    FSM_sequential_state_reg[0]_i_85_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.727 f  FSM_sequential_state_reg[0]_i_84/O[1]
                         net (fo=4, routed)           0.984    12.711    screen/collision/collisionY2[16]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.303    13.014 r  screen/collision/FSM_sequential_state[0]_i_20/O
                         net (fo=1, routed)           0.000    13.014    screen/outMaster/FSM_sequential_state[0]_i_2_5[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.564 r  screen/outMaster/FSM_sequential_state_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.299    14.864    screen/outMaster/collision/collisionY12_in
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.988 r  screen/outMaster/death_i_2/O
                         net (fo=1, routed)           0.149    15.136    screen/collision/death_reg_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.260 r  screen/collision/death_i_1/O
                         net (fo=1, routed)           0.323    15.584    screen/collision/death_i_1_n_0
    SLICE_X56Y64         FDRE                                         r  screen/collision/death_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/collision/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  screen/collision/death_reg/C
                         clock pessimism              0.394    15.411    
                         clock uncertainty           -0.035    15.376    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)       -0.043    15.333    screen/collision/death_reg
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 4.409ns (45.912%)  route 5.194ns (54.088%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.500    15.019    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.536    15.018    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[5]/C
                         clock pessimism              0.280    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X61Y66         FDRE (Setup_fdre_C_R)       -0.429    14.834    screen/outMaster/angelCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 4.409ns (45.912%)  route 5.194ns (54.088%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.500    15.019    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.536    15.018    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[6]/C
                         clock pessimism              0.280    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X61Y66         FDRE (Setup_fdre_C_R)       -0.429    14.834    screen/outMaster/angelCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 4.409ns (45.912%)  route 5.194ns (54.088%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.500    15.019    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.536    15.018    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[7]/C
                         clock pessimism              0.280    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X61Y66         FDRE (Setup_fdre_C_R)       -0.429    14.834    screen/outMaster/angelCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 4.409ns (45.912%)  route 5.194ns (54.088%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.500    15.019    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.536    15.018    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  screen/outMaster/angelCount_reg[8]/C
                         clock pessimism              0.280    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X61Y66         FDRE (Setup_fdre_C_R)       -0.429    14.834    screen/outMaster/angelCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 4.409ns (45.937%)  route 5.189ns (54.063%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.495    15.014    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[10]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X61Y67         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 4.409ns (45.937%)  route 5.189ns (54.063%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.495    15.014    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[11]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X61Y67         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 4.409ns (45.937%)  route 5.189ns (54.063%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.495    15.014    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.535    15.017    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  screen/outMaster/angelCount_reg[9]/C
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X61Y67         FDRE (Setup_fdre_C_R)       -0.429    14.833    screen/outMaster/angelCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 4.096ns (41.214%)  route 5.842ns (58.786%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.784     5.547    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.001 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.188    10.189    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[25].ram.ram_doutb[0]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.313 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    10.313    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_15_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    10.525 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.964    11.489    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.299    11.788 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.788    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    12.000 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=3, routed)           0.621    12.620    screen/outMaster/doutb[3]
    SLICE_X52Y42         LUT4 (Prop_lut4_I0_O)        0.299    12.919 f  screen/outMaster/g[1]_i_10/O
                         net (fo=1, routed)           0.280    13.199    screen/outMaster/g[1]_i_10_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.323 r  screen/outMaster/g[1]_i_6/O
                         net (fo=12, routed)          0.631    13.954    screen/outMaster/g[1]_i_6_n_0
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124    14.078 r  screen/outMaster/b[1]_i_4/O
                         net (fo=1, routed)           0.518    14.596    screen/outMaster/b[1]_i_4_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I1_O)        0.124    14.720 r  screen/outMaster/b[1]_i_2/O
                         net (fo=1, routed)           0.641    15.361    screen/outMaster/b[1]_i_2_n_0
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.124    15.485 r  screen/outMaster/b[1]_i_1/O
                         net (fo=1, routed)           0.000    15.485    screen/outMaster/b[1]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  screen/outMaster/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.551    15.034    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  screen/outMaster/b_reg[1]/C
                         clock pessimism              0.294    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    15.321    screen/outMaster/b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -15.485    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 4.409ns (46.584%)  route 5.056ns (53.416%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.654     5.416    movement/mover/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     5.894 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.533     6.427    movement/mover/playerX_reg[3]_0[1]
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.295     6.722 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     6.722    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.272 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.272    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.001     7.387    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.609 f  movement/mover/angelCount_reg[11]_i_175/O[0]
                         net (fo=4, routed)           0.662     8.270    movement_n_57
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.299     8.569 r  angelCount[11]_i_210/O
                         net (fo=1, routed)           0.000     8.569    movement/mover/angelCount[11]_i_108[1]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.119 r  movement/mover/angelCount_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.001     9.120    movement/mover/angelCount_reg[11]_i_169_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  movement/mover/angelCount_reg[11]_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.234    movement/mover/angelCount_reg[11]_i_110_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  movement/mover/angelCount_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/mover/angelCount_reg[11]_i_109_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.462    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.796 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.767    10.563    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X40Y52         LUT2 (Prop_lut2_I0_O)        0.303    10.866 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    10.866    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.416 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.311    12.727    screen/outMaster/enaAngel121_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.124    12.851 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.769    13.621    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.651    14.395    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.519 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.362    14.881    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  screen/outMaster/angelCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.537    15.019    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  screen/outMaster/angelCount_reg[1]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    14.835    screen/outMaster/angelCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                 -0.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 screen/sDesigner/eAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.430%)  route 0.457ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.605     1.552    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y87         FDRE                                         r  screen/sDesigner/eAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  screen/sDesigner/eAddr_reg[4]/Q
                         net (fo=5, routed)           0.457     2.172    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y22         RAMB36E1                                     r  screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.001     2.196    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     1.944    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.127    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.823%)  route 0.229ns (55.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.550     1.497    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y32         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=4, routed)           0.229     1.867    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[17]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.912    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]_0[8]
    SLICE_X49Y30         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.817     2.011    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X49Y30         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.252     1.759    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092     1.851    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 movement/mover/remainData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.935%)  route 0.125ns (47.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.550     1.497    movement/mover/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  movement/mover/remainData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  movement/mover/remainData_reg[15]/Q
                         net (fo=2, routed)           0.125     1.763    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/s_axis_c_tdata[15]
    SLICE_X42Y20         SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.816     2.010    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/aclk
    SLICE_X42Y20         SRL16E                                       r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3/CLK
                         clock pessimism             -0.498     1.512    
    SLICE_X42Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.695    movement/mover/calculator/inst/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.248%)  route 0.276ns (59.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.548     1.495    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X52Y30         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=4, routed)           0.276     1.912    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[17]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.957    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[13]
    SLICE_X46Y28         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.815     2.009    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X46Y28         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.252     1.757    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.121     1.878    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.073%)  route 0.170ns (37.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.548     1.495    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y30         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.829    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.944    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/D[9]
    SLICE_X47Y31         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.818     2.012    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X47Y31         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.105     1.865    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 screen/outMaster/flipCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.378ns (82.032%)  route 0.083ns (17.968%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  screen/outMaster/flipCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  screen/outMaster/flipCount_reg[15]/Q
                         net (fo=1, routed)           0.082     1.775    screen/outMaster/flipCount_reg_n_0_[15]
    SLICE_X59Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  screen/outMaster/address[15]_i_2/O
                         net (fo=1, routed)           0.000     1.820    screen/outMaster/address[15]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.935 r  screen/outMaster/address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.936    screen/outMaster/address_reg[15]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  screen/outMaster/address_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.990    screen/outMaster/address_reg[17]_i_2_n_7
    SLICE_X59Y50         FDRE                                         r  screen/outMaster/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.850     2.044    screen/outMaster/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  screen/outMaster/address_reg[16]/C
                         clock pessimism             -0.247     1.797    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.902    screen/outMaster/address_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.249ns (54.632%)  route 0.207ns (45.368%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.547     1.494    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y29         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=2, routed)           0.207     1.842    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/lopt_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.950    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/D[0]
    SLICE_X47Y25         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.811     2.005    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X47Y25         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.252     1.753    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.105     1.858    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_123_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.145%)  route 0.393ns (67.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.560     1.507    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    SLICE_X33Y96         FDCE                                         r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_123_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_123_cooolDelFlop/Q
                         net (fo=1, routed)           0.156     1.804    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_sig_72
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_124/O
                         net (fo=1, routed)           0.237     2.086    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_73
    RAMB36_X2Y20         RAMB36E1                                     r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.955     2.150    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     1.898    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.994    screen/outMaster/border/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 screen/outMaster/initAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.329%)  route 0.510ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.607     1.554    screen/outMaster/clk_IBUF_BUFG
    SLICE_X94Y89         FDRE                                         r  screen/outMaster/initAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  screen/outMaster/initAddr_reg[5]/Q
                         net (fo=10, routed)          0.510     2.228    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X4Y43         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.005     2.200    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X4Y43         RAMB18E1                                     r  screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.948    
    RAMB18_X4Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.131    screen/outMaster/startScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 screen/sDesigner/eAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.164ns (24.268%)  route 0.512ns (75.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.605     1.552    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X90Y87         FDRE                                         r  screen/sDesigner/eAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  screen/sDesigner/eAddr_reg[5]/Q
                         net (fo=5, routed)           0.512     2.228    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y22         RAMB36E1                                     r  screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.001     2.196    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     1.944    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.127    screen/memEnt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y2   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y2   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y46  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y18  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.607ns  (logic 4.993ns (36.699%)  route 8.613ns (63.301%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           1.225     1.743    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.124     1.867 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.640     2.506    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.630 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.986     3.617    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.118     3.735 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.011     4.746    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.354     5.100 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.752     9.851    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    13.607 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.607    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.024ns  (logic 4.617ns (35.449%)  route 8.407ns (64.551%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[30]/C
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/h_rn_reg[30]/Q
                         net (fo=2, routed)           0.875     1.331    screen/vga/h_rn[30]
    SLICE_X44Y66         LUT3 (Prop_lut3_I0_O)        0.124     1.455 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.963     2.418    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.542 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.656     3.198    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.526     3.849    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.825     4.797    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.921 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.562     9.483    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    13.024 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.024    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.289ns (51.665%)  route 4.013ns (48.335%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           4.013     4.780    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.302 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.302    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 4.297ns (53.371%)  route 3.754ns (46.629%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[3]/G
    SLICE_X41Y47         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[3]/Q
                         net (fo=1, routed)           3.754     4.521    thresholds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     8.051 r  thresholds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.051    thresholds[3]
    U21                                                               r  thresholds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.281ns (53.356%)  route 3.742ns (46.644%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X41Y47         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           3.742     4.509    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.023 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.023    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.298ns (53.687%)  route 3.708ns (46.313%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X44Y45         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           3.708     4.475    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.006 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.006    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/blue_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 1.334ns (16.708%)  route 6.650ns (83.292%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           1.225     1.743    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.124     1.867 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.640     2.506    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.630 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.986     3.617    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.118     3.735 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.976     4.711    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.326     5.037 r  screen/vga/red[3]_i_4/O
                         net (fo=2, routed)           0.887     5.924    screen/vga/red[3]_i_4_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.048 r  screen/vga/red[3]_i_1/O
                         net (fo=12, routed)          1.937     7.984    screen/vga/red[3]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  screen/vga/blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/red_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 1.334ns (16.708%)  route 6.650ns (83.292%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           1.225     1.743    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.124     1.867 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.640     2.506    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.630 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.986     3.617    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.118     3.735 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.976     4.711    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.326     5.037 r  screen/vga/red[3]_i_4/O
                         net (fo=2, routed)           0.887     5.924    screen/vga/red[3]_i_4_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.048 r  screen/vga/red[3]_i_1/O
                         net (fo=12, routed)          1.937     7.984    screen/vga/red[3]_i_1_n_0
    SLICE_X54Y41         FDRE                                         r  screen/vga/red_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/red_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 1.334ns (16.708%)  route 6.650ns (83.292%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           1.225     1.743    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.124     1.867 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.640     2.506    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.630 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.986     3.617    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.118     3.735 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.976     4.711    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.326     5.037 r  screen/vga/red[3]_i_4/O
                         net (fo=2, routed)           0.887     5.924    screen/vga/red[3]_i_4_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.048 r  screen/vga/red[3]_i_1/O
                         net (fo=12, routed)          1.937     7.984    screen/vga/red[3]_i_1_n_0
    SLICE_X55Y41         FDRE                                         r  screen/vga/red_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/green_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 4.065ns (51.603%)  route 3.812ns (48.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE                         0.000     0.000 r  screen/vga/green_reg[1]/C
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/green_reg[1]/Q
                         net (fo=1, routed)           3.812     4.330    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547     7.877 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.877    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    screen/vga/h_rn[28]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  screen/vga/h_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    screen/vga/p_1_in[28]
    SLICE_X45Y66         FDRE                                         r  screen/vga/h_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[0]/C
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/h_rn_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    screen/vga/h_rn[0]
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  screen/vga/h_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    screen/vga/p_1_in[0]
    SLICE_X44Y60         FDRE                                         r  screen/vga/h_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.517%)  route 0.182ns (49.483%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[0]/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    screen/vga/v_rn_reg_n_0_[0]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  screen/vga/active_i_1/O
                         net (fo=1, routed)           0.000     0.368    screen/vga/active0
    SLICE_X48Y63         FDRE                                         r  screen/vga/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[12]/C
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[12]
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[12]
    SLICE_X45Y62         FDRE                                         r  screen/vga/h_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[20]/C
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[20]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[20]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[20]
    SLICE_X45Y64         FDRE                                         r  screen/vga/h_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[24]/C
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[24]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/h_rn[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[24]
    SLICE_X45Y65         FDRE                                         r  screen/vga/h_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[4]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[4]/Q
                         net (fo=4, routed)           0.120     0.261    screen/vga/h_rn[4]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[4]
    SLICE_X45Y60         FDRE                                         r  screen/vga/h_rn_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[8]/C
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[8]/Q
                         net (fo=5, routed)           0.120     0.261    screen/vga/h_rn[8]
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/h_rn_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/p_1_in[8]
    SLICE_X45Y61         FDRE                                         r  screen/vga/h_rn_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[19]/C
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[19]/Q
                         net (fo=2, routed)           0.121     0.262    screen/vga/h_rn[19]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  screen/vga/h_rn_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[19]
    SLICE_X45Y64         FDRE                                         r  screen/vga/h_rn_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[21]/C
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/h_rn_reg[21]/Q
                         net (fo=3, routed)           0.117     0.258    screen/vga/h_rn[21]
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  screen/vga/h_rn_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    screen/vga/p_1_in[21]
    SLICE_X45Y65         FDRE                                         r  screen/vga/h_rn_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 4.094ns (62.489%)  route 2.457ns (37.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           2.457     8.428    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    12.065 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.065    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.540ns  (logic 4.072ns (62.256%)  route 2.468ns (37.744%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     6.032 r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           2.468     8.501    mosi_OBUF
    V10                  OBUFT (Prop_obuft_I_O)       3.554    12.054 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.054    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.182ns (64.366%)  route 2.315ns (35.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.751     5.513    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X21Y41         FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.969 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.315     8.285    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.726    12.011 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.011    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.047ns  (logic 0.890ns (17.633%)  route 4.157ns (82.367%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.230     9.569    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.693 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.783    10.476    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X48Y44         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.988ns  (logic 0.890ns (17.843%)  route 4.098ns (82.157%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.241     9.580    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.712    10.416    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X48Y44         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.901ns  (logic 0.890ns (18.160%)  route 4.011ns (81.840%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.088     9.427    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.551 r  movement/atan/thresholds_reg[1]_i_1/O
                         net (fo=1, routed)           0.778    10.329    movement/atan/thresholds_reg[1]_i_1_n_0
    SLICE_X41Y47         LDCE                                         r  movement/atan/thresholds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.859ns  (logic 0.890ns (18.318%)  route 3.969ns (81.682%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.016     9.355    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.479 r  movement/atan/thresholds_reg[3]_i_1/O
                         net (fo=1, routed)           0.808    10.287    movement/atan/thresholds_reg[3]_i_1_n_0
    SLICE_X41Y47         LDCE                                         r  movement/atan/thresholds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.787ns  (logic 0.890ns (18.590%)  route 3.897ns (81.410%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.069     9.408    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.684    10.216    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X44Y44         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.032     9.371    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.495 r  movement/atan/thresholds_reg[2]_i_1/O
                         net (fo=1, routed)           0.338     9.832    movement/atan/thresholds_reg[2]_i_1_n_0
    SLICE_X44Y45         LDCE                                         r  movement/atan/thresholds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.403ns  (logic 0.890ns (20.214%)  route 3.513ns (79.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.666     5.428    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X38Y46         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          1.012     6.958    movement/atan/buffer_angle[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.082 f  movement/atan/angle_reg[7]_i_6/O
                         net (fo=1, routed)           1.133     8.215    movement/atan/angle_reg[7]_i_6_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.339 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.037     9.376    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.500 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           0.331     9.831    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X44Y44         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.374%)  route 0.121ns (48.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  screen/outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  screen/outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.121     1.777    screen/vga/b[2]
    SLICE_X55Y44         FDRE                                         r  screen/vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.536%)  route 0.118ns (45.464%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  screen/outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  screen/outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.118     1.785    screen/vga/r[1]
    SLICE_X54Y41         FDRE                                         r  screen/vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  screen/outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  screen/outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.110     1.802    screen/vga/g[2]
    SLICE_X54Y47         FDRE                                         r  screen/vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  screen/outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  screen/outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.149     1.823    screen/vga/r[0]
    SLICE_X54Y43         FDRE                                         r  screen/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.297%)  route 0.175ns (57.703%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  screen/outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  screen/outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.175     1.829    screen/vga/r[3]
    SLICE_X55Y41         FDRE                                         r  screen/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.693%)  route 0.179ns (58.307%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  screen/outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  screen/outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.179     1.834    screen/vga/g[0]
    SLICE_X56Y43         FDRE                                         r  screen/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  screen/outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  screen/outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.179     1.848    screen/vga/b[1]
    SLICE_X55Y44         FDRE                                         r  screen/vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.773%)  route 0.181ns (56.227%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  screen/outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  screen/outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.181     1.849    screen/vga/b[3]
    SLICE_X56Y43         FDRE                                         r  screen/vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.148ns (44.888%)  route 0.182ns (55.112%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.581     1.528    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.148     1.676 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.182     1.858    screen/vga/r[2]
    SLICE_X54Y47         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        0.580     1.527    screen/outMaster/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  screen/outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  screen/outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.169     1.860    screen/vga/g[3]
    SLICE_X54Y43         FDRE                                         r  screen/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           806 Endpoints
Min Delay           806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/cs_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.064ns  (logic 1.078ns (11.898%)  route 7.986ns (88.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.823     5.777    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.901 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          3.163     9.064    movement/accelerometer/spi_master/reset
    SLICE_X22Y44         FDPE                                         f  movement/accelerometer/spi_master/cs_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.575     5.058    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X22Y44         FDPE                                         r  movement/accelerometer/spi_master/cs_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 1.438ns (16.036%)  route 7.531ns (83.964%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.640     8.970    movement/accelerometer/spi_master_n_24
    SLICE_X27Y41         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X27Y41         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.438ns (16.286%)  route 7.394ns (83.714%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.502     8.832    movement/accelerometer/spi_master_n_24
    SLICE_X28Y44         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.438ns (16.286%)  route 7.394ns (83.714%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.502     8.832    movement/accelerometer/spi_master_n_24
    SLICE_X28Y44         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 1.438ns (16.298%)  route 7.387ns (83.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.496     8.826    movement/accelerometer/spi_master_n_24
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 1.438ns (16.298%)  route 7.387ns (83.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.496     8.826    movement/accelerometer/spi_master_n_24
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 1.438ns (16.298%)  route 7.387ns (83.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.496     8.826    movement/accelerometer/spi_master_n_24
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 1.438ns (16.298%)  route 7.387ns (83.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.496     8.826    movement/accelerometer/spi_master_n_24
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.826ns  (logic 1.438ns (16.298%)  route 7.387ns (83.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.865     7.998    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.330 r  movement/accelerometer/spi_master/acc_y_buff[15]_i_1/O
                         net (fo=8, routed)           0.496     8.826    movement/accelerometer/spi_master_n_24
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.568     5.051    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acc_y_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.818ns  (logic 1.438ns (16.312%)  route 7.380ns (83.688%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.026     6.981    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.133 f  movement/accelerometer/spi_master/acc_y_buff[15]_i_2/O
                         net (fo=2, routed)           0.857     7.990    movement/accelerometer/spi_master/acc_y_buff[15]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.332     8.322 r  movement/accelerometer/spi_master/acc_y_buff[7]_i_1/O
                         net (fo=3, routed)           0.496     8.818    movement/accelerometer/spi_master_n_25
    SLICE_X29Y42         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  movement/accelerometer/acc_y_buff_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y7           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3539, routed)        1.742     5.504    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y8           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





