// Seed: 1536649436
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    output wand  id_3,
    output wor   id_4
);
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7
    , id_19,
    output supply1 id_8,
    output wire id_9,
    input wire id_10,
    input wand id_11,
    output supply0 id_12,
    output logic id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16
    , id_20,
    output supply1 id_17
);
  initial
    #1 begin : LABEL_0
      id_17 = id_4;
      id_13 <= 1;
    end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_9,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
