<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="CCTEST" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="IO" width="32" description="Output strength control" id="IO" offset="0x0" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="I/O strength control bit
Common to all digital output pads
Should be set when unregulated voltage is below approximately 2.6 V. " id="SC" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL0" width="32" description="Select output signal on observation output 0" id="OBSSEL0" offset="0x14" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 0 enable control for PC0
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC0." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 0:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL1" width="32" description="Select output signal on observation output 1" id="OBSSEL1" offset="0x18" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 1 enable control for PC1
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC1." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 1:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL2" width="32" description="Select output signal on observation output 2" id="OBSSEL2" offset="0x1c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 2 enable control for PC2
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC2." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 2:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL3" width="32" description="Select output signal on observation output 3" id="OBSSEL3" offset="0x20" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 3 enable control for PC3
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC3." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 3:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL4" width="32" description="Select output signal on observation output 4" id="OBSSEL4" offset="0x24" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 4 enable control for PC4
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC4." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 4:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL5" width="32" description="Select output signal on observation output 5" id="OBSSEL5" offset="0x28" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 5 enable control for PC5
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC5." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 5:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL6" width="32" description="Select output signal on observation output 6" id="OBSSEL6" offset="0x2c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 6 enable control for PC6
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC6." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 6:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="OBSSEL7" width="32" description="Select output signal on observation output 7" id="OBSSEL7" offset="0x30" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Observation output 7 enable control for PC7
0: Observation output disabled
1: Observation output enabled
Note: If enabled, this overwrites the standard GPIO behavior of PC7." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="n - obs_sigs[n] output on output 7:
0: rfc_obs_sig0
1: rfc_obs_sig1
2: rfc_obs_sig2
Others: Reserved" id="SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="TR0" width="32" description="Test register 0" id="TR0" offset="0x34" >
        <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Set to 1 to connect the temperature sensor to the SOC_ADC. See also RFCORE_XREG_ATEST register description
to enable the temperature sensor." id="ADCTM" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved0" resetval="" >
        </bitfield>
    </register>
    <register acronym="USBCTRL" width="32" description="USB PHY stand-by control" id="USBCTRL" offset="0x50" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Reserved (read zero)" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="USB PHY stand-by override bit
When this bit is cleared to 0 (default state) the USB module cannot change the stand-by mode of the PHY (USB pads) and the PHY is forced out of stand-by mode. This bit must be 1 as well as the stand-by control from the USB controller, before the mode of the PHY is stand-by." id="USB_STB" resetval="" >
        </bitfield>
    </register>
</module>
