{"title":"PSRAW/PSRAD/PSRAQ â€” Shift Packed Data Right Arithmetic","fields":[{"name":"Instruction Modes","value":"`PSRAW mm, mm/m64`\n`PSRAW xmm1, xmm2/m128`\n`ib1 PSRAW mm, imm8`\n`ib PSRAW xmm1, imm8`\n`PSRAD mm, mm/m64`\n`PSRAD xmm1, xmm2/m128`\n`ib1 PSRAD mm, imm8`\n`ib PSRAD xmm1, imm8`\n`VPSRAW xmm1, xmm2, xmm3/m128`\n`ib VPSRAW xmm1, xmm2, imm8`\n`VPSRAD xmm1, xmm2, xmm3/m128`\n`ib VPSRAD xmm1, xmm2, imm8`\n`VPSRAW ymm1, ymm2, xmm3/m128`\n`ib VPSRAW ymm1, ymm2, imm8`\n`VPSRAD ymm1, ymm2, xmm3/m128`\n`ib VPSRAD ymm1, ymm2, imm8`\n`VPSRAW xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPSRAW ymm1 {k1}{z}, ymm2, xmm3/m128`\n`VPSRAW zmm1 {k1}{z}, zmm2, xmm3/m128`"},{"name":"Description","value":"Shifts the bits in the individual data elements (words, doublewords or quadwords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for quadwords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-18 gives an example of shifting words in a 64-bit operand.)"},{"name":"CPUID Flags","value":"MMX"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}