|VerilogTest
a => inst1.IN0
b => inst1.IN1
c << inst1.DB_MAX_OUTPUT_PORT_TYPE


