// Seed: 3380526611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : 1  +  1 'b0] id_8;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output wire id_9,
    input tri1 id_10,
    output wor id_11
);
  wire id_13;
  assign id_2 = -1'b0;
  or primCall (id_9, id_10, id_0, id_13, id_1, id_3);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
