$date
	Sat Oct 22 19:38:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#109062
b111 &
b111 %
1$
b111 !
1"
#109063
0"
#109066
b10110 &
b10110 %
#109070
b1011 &
b1011 %
#109074
b100010 &
b100010 %
#109078
b10001 &
b10001 %
#109082
b110100 &
b110100 %
#109086
b11010 &
b11010 %
#109090
b1101 &
b1101 %
#109094
b101000 &
b101000 %
#109098
b10100 &
b10100 %
#109102
b1010 &
b1010 %
#109106
b101 &
b101 %
#109110
b10000 &
b10000 %
#109114
b1000 &
b1000 %
#109118
b100 &
b100 %
#109122
b10 &
b10 %
#109126
b1 &
1#
b1 %
#109130
b0 &
b0 %
0#
0$
#1164666
b10100 &
b10100 %
1$
b10100 !
1"
#1164667
0"
#1164670
b1010 &
b1010 %
#1164674
b101 &
b101 %
#1164678
b10000 &
b10000 %
#1164682
b1000 &
b1000 %
#1164686
b100 &
b100 %
#1164690
b10 &
b10 %
#1164694
b1 &
1#
b1 %
#1164698
b0 &
b0 %
0#
0$
#2118703
b10 !
1"
#2118706
b10 &
b10 %
1$
#2118707
0"
#2118710
b1 &
1#
b1 %
#2118714
b0 &
b0 %
0#
0$
#4500012
