

================================================================
== Vitis HLS Report for 'matrix_mutiply'
================================================================
* Date:           Tue Jul 18 18:12:01 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_vector_offset1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_vector_offset1"   --->   Operation 7 'read' 'input_vector_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_vector_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_vector_offset"   --->   Operation 8 'read' 'input_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_vector_offset1_cast3 = zext i2 %input_vector_offset1_read"   --->   Operation 9 'zext' 'input_vector_offset1_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i7 %input_vector_offset_read"   --->   Operation 10 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %input_vector_offset_read, i2 0"   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i9 %tmp"   --->   Operation 12 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%sub_ln1271 = sub i10 %zext_ln1271_2, i10 %zext_ln1271"   --->   Operation 13 'sub' 'sub_ln1271' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i10 %sub_ln1271"   --->   Operation 14 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln1271 = add i11 %sext_ln1271, i11 %input_vector_offset1_cast3"   --->   Operation 15 'add' 'add_ln1271' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i11 %add_ln1271"   --->   Operation 16 'trunc' 'trunc_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1271_1 = trunc i11 %add_ln1271"   --->   Operation 17 'trunc' 'trunc_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1271_1, i2 0"   --->   Operation 18 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%sub_ln1271_1 = sub i10 %p_shl, i10 %trunc_ln1271"   --->   Operation 19 'sub' 'sub_ln1271_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln1271_1 = add i10 %sub_ln1271_1, i10 1"   --->   Operation 20 'add' 'add_ln1271_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i10 %add_ln1271_1"   --->   Operation 21 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_vector_addr_1 = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_4"   --->   Operation 22 'getelementptr' 'input_vector_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln1271_2 = add i10 %sub_ln1271_1, i10 2"   --->   Operation 23 'add' 'add_ln1271_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i10 %add_ln1271_2"   --->   Operation 24 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_vector_addr_2 = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_5"   --->   Operation 25 'getelementptr' 'input_vector_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%r_V = load i10 %input_vector_addr_1"   --->   Operation 26 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%r_V_54 = load i10 %input_vector_addr_2"   --->   Operation 27 'load' 'r_V_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%r_V = load i10 %input_vector_addr_1"   --->   Operation 28 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%r_V_54 = load i10 %input_vector_addr_2"   --->   Operation 29 'load' 'r_V_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1018 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read10"   --->   Operation 30 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read917 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read9"   --->   Operation 31 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read616 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read6"   --->   Operation 32 'read' 'p_read616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read515 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read5"   --->   Operation 33 'read' 'p_read515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i40 %r_V"   --->   Operation 34 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i40 %r_V_54"   --->   Operation 35 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i40 %p_read515"   --->   Operation 36 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (6.91ns)   --->   "%r_V_55 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 37 'mul' 'r_V_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i40 %p_read917"   --->   Operation 38 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (6.91ns)   --->   "%r_V_56 = mul i73 %sext_ln1273_9, i73 %sext_ln1270_11"   --->   Operation 39 'mul' 'r_V_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i40 %p_read616"   --->   Operation 40 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (6.91ns)   --->   "%r_V_57 = mul i73 %sext_ln1273_10, i73 %sext_ln1270"   --->   Operation 41 'mul' 'r_V_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i40 %p_read1018"   --->   Operation 42 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (6.91ns)   --->   "%r_V_58 = mul i73 %sext_ln1273_11, i73 %sext_ln1270_11"   --->   Operation 43 'mul' 'r_V_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i10 %sub_ln1271_1"   --->   Operation 44 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%input_vector_addr = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_3"   --->   Operation 45 'getelementptr' 'input_vector_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%input_vector_load = load i10 %input_vector_addr"   --->   Operation 46 'load' 'input_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_5 : Operation 47 [1/2] (6.91ns)   --->   "%r_V_55 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 47 'mul' 'r_V_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/2] (6.91ns)   --->   "%r_V_56 = mul i73 %sext_ln1273_9, i73 %sext_ln1270_11"   --->   Operation 48 'mul' 'r_V_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (6.91ns)   --->   "%r_V_57 = mul i73 %sext_ln1273_10, i73 %sext_ln1270"   --->   Operation 49 'mul' 'r_V_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/2] (6.91ns)   --->   "%r_V_58 = mul i73 %sext_ln1273_11, i73 %sext_ln1270_11"   --->   Operation 50 'mul' 'r_V_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.36>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%output_vector_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %output_vector_offset"   --->   Operation 51 'read' 'output_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_29 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read12"   --->   Operation 52 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_30 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read11"   --->   Operation 53 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_read825 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read8"   --->   Operation 54 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_read724 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read7"   --->   Operation 55 'read' 'p_read724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_read423 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read4"   --->   Operation 56 'read' 'p_read423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_read322 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read3"   --->   Operation 57 'read' 'p_read322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_read221 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read2"   --->   Operation 58 'read' 'p_read221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_read120 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read1"   --->   Operation 59 'read' 'p_read120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_read19 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read"   --->   Operation 60 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%input_vector_load = load i10 %input_vector_addr"   --->   Operation 61 'load' 'input_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_6 : Operation 62 [1/1] (3.77ns)   --->   "%ret_V = add i73 %r_V_55, i73 %r_V_56"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V, i32 33, i32 72"   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.77ns)   --->   "%ret_V_38 = add i73 %r_V_57, i73 %r_V_58"   --->   Operation 64 'add' 'ret_V_38' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V_38, i32 33, i32 72"   --->   Operation 65 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.58ns)   --->   "%switch_ln16 = switch i2 %output_vector_offset_read, void %branch2, i2 0, void %entry9, i2 1, void %branch1" [src/threed_render_hls.cpp:16]   --->   Operation 66 'switch' 'switch_ln16' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry9" [src/threed_render_hls.cpp:16]   --->   Operation 67 'br' 'br_ln16' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry9" [src/threed_render_hls.cpp:16]   --->   Operation 68 'br' 'br_ln16' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 1, void %branch2, i1 0, void %branch1, i1 0, void %entry"   --->   Operation 69 'phi' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 0, void %branch2, i1 1, void %branch1, i1 0, void %entry"   --->   Operation 70 'phi' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 0, void %branch2, i1 0, void %branch1, i1 1, void %entry"   --->   Operation 71 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%switch_ln17 = switch i2 %output_vector_offset_read, void %branch5, i2 0, void %entry914, i2 1, void %branch4" [src/threed_render_hls.cpp:17]   --->   Operation 72 'switch' 'switch_ln17' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry914" [src/threed_render_hls.cpp:17]   --->   Operation 73 'br' 'br_ln17' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry914" [src/threed_render_hls.cpp:17]   --->   Operation 74 'br' 'br_ln17' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag11_0 = phi i1 0, void %branch5, i1 0, void %branch4, i1 1, void %entry9"   --->   Operation 75 'phi' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%write_flag14_0 = phi i1 0, void %branch5, i1 1, void %branch4, i1 0, void %entry9"   --->   Operation 76 'phi' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%write_flag17_0 = phi i1 1, void %branch5, i1 0, void %branch4, i1 0, void %entry9"   --->   Operation 77 'phi' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%switch_ln18 = switch i2 %output_vector_offset_read, void %branch8, i2 0, void %entry91419, i2 1, void %branch7" [src/threed_render_hls.cpp:18]   --->   Operation 78 'switch' 'switch_ln18' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry91419" [src/threed_render_hls.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry91419" [src/threed_render_hls.cpp:18]   --->   Operation 80 'br' 'br_ln18' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i40 %p_read825, void %branch8, i40 %p_read825, void %branch7, i40 %trunc_ln818_7, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 81 'phi' 'phi_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln19_3 = phi i40 %p_read_30, void %branch8, i40 %trunc_ln818_7, void %branch7, i40 %p_read_30, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 82 'phi' 'phi_ln19_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln19_4 = phi i40 %trunc_ln818_7, void %branch8, i40 %p_read_29, void %branch7, i40 %p_read_29, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 83 'phi' 'phi_ln19_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.56ns)   --->   "%select_ln19 = select i1 %write_flag_0, i40 %input_vector_load, i40 %p_read19" [src/threed_render_hls.cpp:19]   --->   Operation 84 'select' 'select_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.56ns)   --->   "%select_ln19_6 = select i1 %write_flag4_0, i40 %input_vector_load, i40 %p_read120" [src/threed_render_hls.cpp:19]   --->   Operation 85 'select' 'select_ln19_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%select_ln19_7 = select i1 %write_flag8_0, i40 %input_vector_load, i40 %p_read221" [src/threed_render_hls.cpp:19]   --->   Operation 86 'select' 'select_ln19_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.56ns)   --->   "%select_ln19_8 = select i1 %write_flag11_0, i40 %trunc_ln, i40 %p_read322" [src/threed_render_hls.cpp:19]   --->   Operation 87 'select' 'select_ln19_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.56ns)   --->   "%select_ln19_9 = select i1 %write_flag14_0, i40 %trunc_ln, i40 %p_read423" [src/threed_render_hls.cpp:19]   --->   Operation 88 'select' 'select_ln19_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.56ns)   --->   "%select_ln19_10 = select i1 %write_flag17_0, i40 %trunc_ln, i40 %p_read724" [src/threed_render_hls.cpp:19]   --->   Operation 89 'select' 'select_ln19_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%mrv = insertvalue i360 <undef>, i40 %select_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 90 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i360 %mrv, i40 %select_ln19_6" [src/threed_render_hls.cpp:19]   --->   Operation 91 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i360 %mrv_1, i40 %select_ln19_7" [src/threed_render_hls.cpp:19]   --->   Operation 92 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i360 %mrv_2, i40 %select_ln19_8" [src/threed_render_hls.cpp:19]   --->   Operation 93 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i360 %mrv_3, i40 %select_ln19_9" [src/threed_render_hls.cpp:19]   --->   Operation 94 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i360 %mrv_4, i40 %select_ln19_10" [src/threed_render_hls.cpp:19]   --->   Operation 95 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i360 %mrv_5, i40 %phi_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 96 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i360 %mrv_6, i40 %phi_ln19_3" [src/threed_render_hls.cpp:19]   --->   Operation 97 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i360 %mrv_7, i40 %phi_ln19_4" [src/threed_render_hls.cpp:19]   --->   Operation 98 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i360 %mrv_8" [src/threed_render_hls.cpp:19]   --->   Operation 99 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.29ns
The critical path consists of the following:
	wire read operation ('input_vector_offset_read') on port 'input_vector_offset' [33]  (0 ns)
	'sub' operation ('sub_ln1271') [38]  (1.82 ns)
	'add' operation ('add_ln1271') [40]  (1.73 ns)
	'sub' operation ('sub_ln1271_1') [44]  (1.73 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1271_1') [47]  (1.73 ns)
	'getelementptr' operation ('input_vector_addr_1') [49]  (0 ns)
	'load' operation ('r.V') on array 'input_vector' [54]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_vector' [54]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	wire read operation ('p_read515') on port 'p_read5' [31]  (0 ns)
	'mul' operation ('r.V') [59]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (6.91 ns)

 <State 6>: 5.37ns
The critical path consists of the following:
	'add' operation ('ret.V') [68]  (3.78 ns)
	multiplexor before 'phi' operation ('phi_ln19', src/threed_render_hls.cpp:19) with incoming values : ('p_read825') ('trunc_ln818_7') [94]  (1.59 ns)
	'phi' operation ('phi_ln19', src/threed_render_hls.cpp:19) with incoming values : ('p_read825') ('trunc_ln818_7') [94]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
