#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_Seg_1_bLCDDSD */
#define LCD_Seg_1_bLCDDSD_CtrlReg__0__MASK 0x01u
#define LCD_Seg_1_bLCDDSD_CtrlReg__0__POS 0
#define LCD_Seg_1_bLCDDSD_CtrlReg__1__MASK 0x02u
#define LCD_Seg_1_bLCDDSD_CtrlReg__1__POS 1
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define LCD_Seg_1_bLCDDSD_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LCD_Seg_1_bLCDDSD_CtrlReg__2__MASK 0x04u
#define LCD_Seg_1_bLCDDSD_CtrlReg__2__POS 2
#define LCD_Seg_1_bLCDDSD_CtrlReg__3__MASK 0x08u
#define LCD_Seg_1_bLCDDSD_CtrlReg__3__POS 3
#define LCD_Seg_1_bLCDDSD_CtrlReg__7__MASK 0x80u
#define LCD_Seg_1_bLCDDSD_CtrlReg__7__POS 7
#define LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__MASK 0x8Fu
#define LCD_Seg_1_bLCDDSD_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_Seg_1_bLCDDSD_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_REG CYREG_B0_UDB11_A0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__A1_REG CYREG_B0_UDB11_A1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_REG CYREG_B0_UDB11_D0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__D1_REG CYREG_B0_UDB11_D1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_REG CYREG_B0_UDB11_F0
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__F1_REG CYREG_B0_UDB11_F1
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_Seg_1_bLCDDSD_NoSleep_bSegLCDdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* LCD_Seg_1_Com */
#define LCD_Seg_1_Com__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Seg_1_Com__0__MASK 0x01u
#define LCD_Seg_1_Com__0__PC CYREG_PRT2_PC0
#define LCD_Seg_1_Com__0__PORT 2u
#define LCD_Seg_1_Com__0__SHIFT 0
#define LCD_Seg_1_Com__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Seg_1_Com__1__MASK 0x02u
#define LCD_Seg_1_Com__1__PC CYREG_PRT2_PC1
#define LCD_Seg_1_Com__1__PORT 2u
#define LCD_Seg_1_Com__1__SHIFT 1
#define LCD_Seg_1_Com__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Seg_1_Com__2__MASK 0x04u
#define LCD_Seg_1_Com__2__PC CYREG_PRT2_PC2
#define LCD_Seg_1_Com__2__PORT 2u
#define LCD_Seg_1_Com__2__SHIFT 2
#define LCD_Seg_1_Com__3__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Seg_1_Com__3__MASK 0x10u
#define LCD_Seg_1_Com__3__PC CYREG_PRT2_PC4
#define LCD_Seg_1_Com__3__PORT 2u
#define LCD_Seg_1_Com__3__SHIFT 4
#define LCD_Seg_1_Com__4__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Seg_1_Com__4__MASK 0x20u
#define LCD_Seg_1_Com__4__PC CYREG_PRT2_PC5
#define LCD_Seg_1_Com__4__PORT 2u
#define LCD_Seg_1_Com__4__SHIFT 5
#define LCD_Seg_1_Com__AG CYREG_PRT2_AG
#define LCD_Seg_1_Com__AMUX CYREG_PRT2_AMUX
#define LCD_Seg_1_Com__BIE CYREG_PRT2_BIE
#define LCD_Seg_1_Com__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Seg_1_Com__BYP CYREG_PRT2_BYP
#define LCD_Seg_1_Com__CTL CYREG_PRT2_CTL
#define LCD_Seg_1_Com__DM0 CYREG_PRT2_DM0
#define LCD_Seg_1_Com__DM1 CYREG_PRT2_DM1
#define LCD_Seg_1_Com__DM2 CYREG_PRT2_DM2
#define LCD_Seg_1_Com__DR CYREG_PRT2_DR
#define LCD_Seg_1_Com__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Seg_1_Com__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Seg_1_Com__LCD_COM_MASK__0 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__1 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__12 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__15 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__2 0x37u
#define LCD_Seg_1_Com__LCD_COM_MASK__3 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__4 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__5 0x00u
#define LCD_Seg_1_Com__LCD_COM_MASK__6 0x00u
#define LCD_Seg_1_Com__LCD_COM_PIN__0 0u
#define LCD_Seg_1_Com__LCD_COM_PIN__1 1u
#define LCD_Seg_1_Com__LCD_COM_PIN__2 2u
#define LCD_Seg_1_Com__LCD_COM_PIN__3 4u
#define LCD_Seg_1_Com__LCD_COM_PIN__4 5u
#define LCD_Seg_1_Com__LCD_COM_PORT__0 2u
#define LCD_Seg_1_Com__LCD_COM_PORT__1 2u
#define LCD_Seg_1_Com__LCD_COM_PORT__2 2u
#define LCD_Seg_1_Com__LCD_COM_PORT__3 2u
#define LCD_Seg_1_Com__LCD_COM_PORT__4 2u
#define LCD_Seg_1_Com__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Seg_1_Com__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Seg_1_Com__LCD_SEG_MASK__0 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__1 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__12 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__15 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__2 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__3 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__4 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__5 0x00u
#define LCD_Seg_1_Com__LCD_SEG_MASK__6 0x00u
#define LCD_Seg_1_Com__MASK 0x1Fu
#define LCD_Seg_1_Com__PORT 2u
#define LCD_Seg_1_Com__PRT CYREG_PRT2_PRT
#define LCD_Seg_1_Com__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Seg_1_Com__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Seg_1_Com__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Seg_1_Com__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Seg_1_Com__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Seg_1_Com__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Seg_1_Com__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Seg_1_Com__PS CYREG_PRT2_PS
#define LCD_Seg_1_Com__SHIFT 0
#define LCD_Seg_1_Com__SLW CYREG_PRT2_SLW

/* LCD_Seg_1_Frame_Dma */
#define LCD_Seg_1_Frame_Dma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LCD_Seg_1_Frame_Dma__DRQ_NUMBER 1u
#define LCD_Seg_1_Frame_Dma__NUMBEROF_TDS 0u
#define LCD_Seg_1_Frame_Dma__PRIORITY 2u
#define LCD_Seg_1_Frame_Dma__TERMIN_EN 0u
#define LCD_Seg_1_Frame_Dma__TERMIN_SEL 0u
#define LCD_Seg_1_Frame_Dma__TERMOUT0_EN 0u
#define LCD_Seg_1_Frame_Dma__TERMOUT0_SEL 0u
#define LCD_Seg_1_Frame_Dma__TERMOUT1_EN 0u
#define LCD_Seg_1_Frame_Dma__TERMOUT1_SEL 0u

/* LCD_Seg_1_Int_Clock */
#define LCD_Seg_1_Int_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define LCD_Seg_1_Int_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define LCD_Seg_1_Int_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define LCD_Seg_1_Int_Clock__CFG2_SRC_SEL_MASK 0x07u
#define LCD_Seg_1_Int_Clock__INDEX 0x00u
#define LCD_Seg_1_Int_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD_Seg_1_Int_Clock__PM_ACT_MSK 0x01u
#define LCD_Seg_1_Int_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD_Seg_1_Int_Clock__PM_STBY_MSK 0x01u

/* LCD_Seg_1_LCD */
#define LCD_Seg_1_LCD__CFG CYREG_LCDTMR_CFG
#define LCD_Seg_1_LCD__CR CYREG_LCDDRV_CR
#define LCD_Seg_1_LCD__CR0 CYREG_LCDDAC_CR0
#define LCD_Seg_1_LCD__CR1 CYREG_LCDDAC_CR1
#define LCD_Seg_1_LCD__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define LCD_Seg_1_LCD__PM_ACT_MSK 0x10u
#define LCD_Seg_1_LCD__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define LCD_Seg_1_LCD__PM_STBY_MSK 0x10u
#define LCD_Seg_1_LCD__SW0 CYREG_LCDDAC_SW0
#define LCD_Seg_1_LCD__SW1 CYREG_LCDDAC_SW1
#define LCD_Seg_1_LCD__SW2 CYREG_LCDDAC_SW2
#define LCD_Seg_1_LCD__SW3 CYREG_LCDDAC_SW3
#define LCD_Seg_1_LCD__SW4 CYREG_LCDDAC_SW4

/* LCD_Seg_1_Lcd_Dma */
#define LCD_Seg_1_Lcd_Dma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LCD_Seg_1_Lcd_Dma__DRQ_NUMBER 0u
#define LCD_Seg_1_Lcd_Dma__NUMBEROF_TDS 0u
#define LCD_Seg_1_Lcd_Dma__PRIORITY 2u
#define LCD_Seg_1_Lcd_Dma__TERMIN_EN 0u
#define LCD_Seg_1_Lcd_Dma__TERMIN_SEL 0u
#define LCD_Seg_1_Lcd_Dma__TERMOUT0_EN 1u
#define LCD_Seg_1_Lcd_Dma__TERMOUT0_SEL 0u
#define LCD_Seg_1_Lcd_Dma__TERMOUT1_EN 0u
#define LCD_Seg_1_Lcd_Dma__TERMOUT1_SEL 0u

/* LCD_Seg_1_Seg */
#define LCD_Seg_1_Seg__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LCD_Seg_1_Seg__0__MASK 0x01u
#define LCD_Seg_1_Seg__0__PC CYREG_PRT3_PC0
#define LCD_Seg_1_Seg__0__PORT 3u
#define LCD_Seg_1_Seg__0__SHIFT 0
#define LCD_Seg_1_Seg__1__INTTYPE CYREG_PICU3_INTTYPE1
#define LCD_Seg_1_Seg__1__MASK 0x02u
#define LCD_Seg_1_Seg__1__PC CYREG_PRT3_PC1
#define LCD_Seg_1_Seg__1__PORT 3u
#define LCD_Seg_1_Seg__1__SHIFT 1
#define LCD_Seg_1_Seg__2__INTTYPE CYREG_PICU3_INTTYPE2
#define LCD_Seg_1_Seg__2__MASK 0x04u
#define LCD_Seg_1_Seg__2__PC CYREG_PRT3_PC2
#define LCD_Seg_1_Seg__2__PORT 3u
#define LCD_Seg_1_Seg__2__SHIFT 2
#define LCD_Seg_1_Seg__3__INTTYPE CYREG_PICU3_INTTYPE3
#define LCD_Seg_1_Seg__3__MASK 0x08u
#define LCD_Seg_1_Seg__3__PC CYREG_PRT3_PC3
#define LCD_Seg_1_Seg__3__PORT 3u
#define LCD_Seg_1_Seg__3__SHIFT 3
#define LCD_Seg_1_Seg__4__INTTYPE CYREG_PICU3_INTTYPE4
#define LCD_Seg_1_Seg__4__MASK 0x10u
#define LCD_Seg_1_Seg__4__PC CYREG_PRT3_PC4
#define LCD_Seg_1_Seg__4__PORT 3u
#define LCD_Seg_1_Seg__4__SHIFT 4
#define LCD_Seg_1_Seg__5__INTTYPE CYREG_PICU3_INTTYPE5
#define LCD_Seg_1_Seg__5__MASK 0x20u
#define LCD_Seg_1_Seg__5__PC CYREG_PRT3_PC5
#define LCD_Seg_1_Seg__5__PORT 3u
#define LCD_Seg_1_Seg__5__SHIFT 5
#define LCD_Seg_1_Seg__6__INTTYPE CYREG_PICU3_INTTYPE6
#define LCD_Seg_1_Seg__6__MASK 0x40u
#define LCD_Seg_1_Seg__6__PC CYREG_PRT3_PC6
#define LCD_Seg_1_Seg__6__PORT 3u
#define LCD_Seg_1_Seg__6__SHIFT 6
#define LCD_Seg_1_Seg__AG CYREG_PRT3_AG
#define LCD_Seg_1_Seg__AMUX CYREG_PRT3_AMUX
#define LCD_Seg_1_Seg__BIE CYREG_PRT3_BIE
#define LCD_Seg_1_Seg__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_Seg_1_Seg__BYP CYREG_PRT3_BYP
#define LCD_Seg_1_Seg__CTL CYREG_PRT3_CTL
#define LCD_Seg_1_Seg__DM0 CYREG_PRT3_DM0
#define LCD_Seg_1_Seg__DM1 CYREG_PRT3_DM1
#define LCD_Seg_1_Seg__DM2 CYREG_PRT3_DM2
#define LCD_Seg_1_Seg__DR CYREG_PRT3_DR
#define LCD_Seg_1_Seg__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_Seg_1_Seg__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_Seg_1_Seg__LCD_COM_MASK__0 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__1 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__12 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__15 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__2 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__3 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__4 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__5 0x00u
#define LCD_Seg_1_Seg__LCD_COM_MASK__6 0x00u
#define LCD_Seg_1_Seg__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_Seg_1_Seg__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_Seg_1_Seg__LCD_SEG_MASK__0 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__1 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__12 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__15 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__2 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__3 0x7Fu
#define LCD_Seg_1_Seg__LCD_SEG_MASK__4 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__5 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_MASK__6 0x00u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__0 0u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__1 1u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__2 2u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__3 3u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__4 4u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__5 5u
#define LCD_Seg_1_Seg__LCD_SEG_PIN__6 6u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__0 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__1 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__2 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__3 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__4 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__5 3u
#define LCD_Seg_1_Seg__LCD_SEG_PORT__6 3u
#define LCD_Seg_1_Seg__MASK 0x7Fu
#define LCD_Seg_1_Seg__PORT 3u
#define LCD_Seg_1_Seg__PRT CYREG_PRT3_PRT
#define LCD_Seg_1_Seg__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_Seg_1_Seg__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_Seg_1_Seg__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_Seg_1_Seg__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_Seg_1_Seg__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_Seg_1_Seg__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_Seg_1_Seg__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_Seg_1_Seg__PS CYREG_PRT3_PS
#define LCD_Seg_1_Seg__SHIFT 0
#define LCD_Seg_1_Seg__SLW CYREG_PRT3_SLW

/* LCD_Seg_1_TD_DoneInt */
#define LCD_Seg_1_TD_DoneInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD_Seg_1_TD_DoneInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD_Seg_1_TD_DoneInt__INTC_MASK 0x01u
#define LCD_Seg_1_TD_DoneInt__INTC_NUMBER 0u
#define LCD_Seg_1_TD_DoneInt__INTC_PRIOR_NUM 7u
#define LCD_Seg_1_TD_DoneInt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define LCD_Seg_1_TD_DoneInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD_Seg_1_TD_DoneInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_Seg_1_Wakeup */
#define LCD_Seg_1_Wakeup__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD_Seg_1_Wakeup__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD_Seg_1_Wakeup__INTC_MASK 0x02u
#define LCD_Seg_1_Wakeup__INTC_NUMBER 1u
#define LCD_Seg_1_Wakeup__INTC_PRIOR_NUM 7u
#define LCD_Seg_1_Wakeup__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define LCD_Seg_1_Wakeup__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD_Seg_1_Wakeup__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "LEDMatrix_Video"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define SegLcdPort__PORT_GROUP "2,3"
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
