<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `rp_pac`."><title>rp_pac::dma::regs - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ba5701c5741a7b69.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.71.0-nightly (b628260df 2023-04-22)" data-search-js="search-618e954b235f6acc.js" data-settings-js="settings-298e1ea74db45b39.js" data-settings-css="settings-7bfb4c59cc6bc502.css" data-theme-light-css="light-0f8c037637f9eb3e.css" data-theme-dark-css="dark-1097f8e92a01e3cf.css" data-theme-ayu-css="ayu-614652228113ac93.css" ></div><script src="../../../static.files/storage-62ce34ea385b278a.js"></script><script defer src="../../../static.files/main-f0540c1d82cde29b.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../../../static.files/light-0f8c037637f9eb3e.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../../../static.files/dark-1097f8e92a01e3cf.css"><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../rp_pac/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../../../rp_pac/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Module regs</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">rp_pac</a>::<wbr><a href="../index.html">dma</a>::<wbr><a class="mod" href="#">regs</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../../src/rp_pac/dma/regs.rs.html#1-592">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.ChanAbort.html" title="struct rp_pac::dma::regs::ChanAbort">ChanAbort</a></div><div class="desc docblock-short">Abort an in-progress transfer sequence on one or more channels</div></li><li><div class="item-name"><a class="struct" href="struct.CtrlTrig.html" title="struct rp_pac::dma::regs::CtrlTrig">CtrlTrig</a></div><div class="desc docblock-short">DMA Channel 9 Control and Status</div></li><li><div class="item-name"><a class="struct" href="struct.DbgCtdreq.html" title="struct rp_pac::dma::regs::DbgCtdreq">DbgCtdreq</a></div><div class="desc docblock-short">Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</div></li><li><div class="item-name"><a class="struct" href="struct.FifoLevels.html" title="struct rp_pac::dma::regs::FifoLevels">FifoLevels</a></div><div class="desc docblock-short">Debug RAF, WAF, TDF levels</div></li><li><div class="item-name"><a class="struct" href="struct.Inte0.html" title="struct rp_pac::dma::regs::Inte0">Inte0</a></div><div class="desc docblock-short">Interrupt Enables for IRQ 0</div></li><li><div class="item-name"><a class="struct" href="struct.Inte1.html" title="struct rp_pac::dma::regs::Inte1">Inte1</a></div><div class="desc docblock-short">Interrupt Enables for IRQ 1</div></li><li><div class="item-name"><a class="struct" href="struct.Intf0.html" title="struct rp_pac::dma::regs::Intf0">Intf0</a></div><div class="desc docblock-short">Force Interrupts</div></li><li><div class="item-name"><a class="struct" href="struct.Intf1.html" title="struct rp_pac::dma::regs::Intf1">Intf1</a></div><div class="desc docblock-short">Force Interrupts for IRQ 1</div></li><li><div class="item-name"><a class="struct" href="struct.Intr.html" title="struct rp_pac::dma::regs::Intr">Intr</a></div><div class="desc docblock-short">Interrupt Status (raw)</div></li><li><div class="item-name"><a class="struct" href="struct.Ints0.html" title="struct rp_pac::dma::regs::Ints0">Ints0</a></div><div class="desc docblock-short">Interrupt Status for IRQ 0</div></li><li><div class="item-name"><a class="struct" href="struct.Ints1.html" title="struct rp_pac::dma::regs::Ints1">Ints1</a></div><div class="desc docblock-short">Interrupt Status (masked) for IRQ 1</div></li><li><div class="item-name"><a class="struct" href="struct.MultiChanTrigger.html" title="struct rp_pac::dma::regs::MultiChanTrigger">MultiChanTrigger</a></div><div class="desc docblock-short">Trigger one or more channels simultaneously</div></li><li><div class="item-name"><a class="struct" href="struct.Nchannels.html" title="struct rp_pac::dma::regs::Nchannels">Nchannels</a></div><div class="desc docblock-short">The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</div></li><li><div class="item-name"><a class="struct" href="struct.SniffCtrl.html" title="struct rp_pac::dma::regs::SniffCtrl">SniffCtrl</a></div><div class="desc docblock-short">Sniffer Control</div></li><li><div class="item-name"><a class="struct" href="struct.Timer.html" title="struct rp_pac::dma::regs::Timer">Timer</a></div><div class="desc docblock-short">Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</div></li></ul></section></div></main></body></html>