/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [21:0] _04_;
  reg [14:0] _05_;
  reg [13:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire [17:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_1z[5] ? celloutsig_1_2z : in_data[124];
  assign celloutsig_0_27z = celloutsig_0_2z[0] ? celloutsig_0_5z[1] : celloutsig_0_4z;
  assign celloutsig_0_13z = ~(celloutsig_0_2z[0] | celloutsig_0_11z);
  assign celloutsig_0_30z = ~(celloutsig_0_20z | _00_);
  assign celloutsig_0_46z = ~celloutsig_0_9z;
  assign celloutsig_0_54z = ~celloutsig_0_17z;
  assign celloutsig_1_2z = ~in_data[191];
  assign celloutsig_1_3z = ~celloutsig_1_0z[9];
  assign celloutsig_1_4z = ~celloutsig_1_1z[5];
  assign celloutsig_0_8z = ~celloutsig_0_3z[2];
  assign celloutsig_0_21z = ~celloutsig_0_13z;
  assign celloutsig_0_68z = ~((celloutsig_0_9z | celloutsig_0_30z) & (_01_ | celloutsig_0_30z));
  assign celloutsig_0_7z = ~((_02_ | celloutsig_0_6z) & (_01_ | in_data[46]));
  assign celloutsig_0_34z = celloutsig_0_32z[3] | ~(celloutsig_0_27z);
  assign celloutsig_1_10z = celloutsig_1_1z[8] | ~(celloutsig_1_1z[8]);
  assign celloutsig_0_16z = celloutsig_0_9z | ~(in_data[18]);
  assign celloutsig_0_23z = celloutsig_0_16z ^ celloutsig_0_17z;
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_5z);
  assign celloutsig_0_5z = in_data[38:35] + { _02_, _03_[5:3] };
  reg [4:0] _26_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _26_ <= 5'h00;
    else _26_ <= in_data[39:35];
  assign { _02_, _03_[5:2] } = _26_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 15'h0000;
    else _05_ <= { celloutsig_0_36z[13:0], celloutsig_0_26z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 14'h0000;
    else _06_ <= { _04_[3:2], _02_, _03_[5:2], _04_[8], _01_, _00_, _04_[5:2] };
  reg [6:0] _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _29_ <= 7'h00;
    else _29_ <= { _03_[5:4], _02_, _03_[5:2] };
  assign { _04_[8], _01_, _00_, _04_[5:2] } = _29_;
  assign celloutsig_0_53z = _05_[5:1] >= celloutsig_0_22z[5:1];
  assign celloutsig_1_6z = { in_data[143:133], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } > { celloutsig_1_1z[13:4], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_26z = { in_data[50:49], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_7z, _02_, _03_[5:2], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_24z } > { in_data[65:52], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } <= { celloutsig_1_0z[10:9], celloutsig_1_5z };
  assign celloutsig_0_69z = ! { _06_[12:3], celloutsig_0_46z, celloutsig_0_63z, celloutsig_0_53z, celloutsig_0_46z, celloutsig_0_13z };
  assign celloutsig_0_11z = ! { _03_[4:3], celloutsig_0_10z };
  assign celloutsig_0_15z = { in_data[63:58], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } < in_data[54:42];
  assign celloutsig_0_19z = { celloutsig_0_2z[2], _04_[8], _01_, _00_, _04_[5:2], celloutsig_0_14z } < { celloutsig_0_3z[23:22], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_4z = _04_[3] & ~(celloutsig_0_3z[17]);
  assign celloutsig_0_63z = celloutsig_0_51z[0] & ~(celloutsig_0_54z);
  assign celloutsig_1_0z = in_data[152] ? in_data[139:126] : in_data[117:104];
  assign celloutsig_0_9z = { celloutsig_0_3z[15], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } != celloutsig_0_3z[20:16];
  assign celloutsig_0_14z = celloutsig_0_3z[14:9] != in_data[45:40];
  assign celloutsig_0_17z = { in_data[10:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z } != { celloutsig_0_3z[20:9], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_3z[16:15], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z } != { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_2z = - _03_[4:2];
  assign celloutsig_0_3z = - { _01_, _02_, _03_[5:2], celloutsig_0_2z, _02_, _03_[5:2], _04_[8], _01_, _00_, _04_[5:2], celloutsig_0_2z };
  assign celloutsig_1_5z = | celloutsig_1_1z[13:1];
  assign celloutsig_1_18z = | { in_data[133:132], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_20z = celloutsig_0_7z & _04_[5];
  assign celloutsig_0_10z = | { celloutsig_0_9z, in_data[13:7] };
  assign celloutsig_0_36z = { celloutsig_0_13z, celloutsig_0_35z } >> in_data[56:39];
  assign celloutsig_1_11z = { in_data[135], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_6z } >> { celloutsig_1_0z[2:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_3z[7:2], celloutsig_0_2z } - { celloutsig_0_12z[5:0], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_24z } ~^ { celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_0_35z = { celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_13z } ~^ { celloutsig_0_22z[5:1], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_31z, _04_[8], _01_, _00_, _04_[5:2], celloutsig_0_15z };
  assign celloutsig_0_51z = { celloutsig_0_35z[15:2], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_21z } ~^ { celloutsig_0_35z, _04_[8], _01_, _00_, _04_[5:2] };
  assign celloutsig_1_1z = in_data[133:119] ~^ { celloutsig_1_0z[13], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[14:7], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z } ~^ { in_data[75:63], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_6z = ~((celloutsig_0_5z[1] & _04_[5]) | celloutsig_0_5z[1]);
  assign celloutsig_0_38z = ~((celloutsig_0_34z & celloutsig_0_36z[9]) | (celloutsig_0_11z & celloutsig_0_6z));
  assign celloutsig_0_31z = ~((celloutsig_0_22z[0] & celloutsig_0_26z) | (celloutsig_0_5z[2] & _01_));
  assign { _03_[12:11], _03_[6] } = { celloutsig_0_9z, celloutsig_0_23z, _02_ };
  assign { _04_[21:9], _04_[7:6], _04_[1:0] } = { celloutsig_0_3z[9], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_4z, _01_, _00_, celloutsig_0_17z, celloutsig_0_21z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
