module snake {
	input clk,
	output f1_19
	};
reg[24:0] dly;
always@ (posedge clk) dly<=dly+1'b1;
assign f1_19=dly;
endmodule
