Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Oct 28 14:57:02 2024
| Host         : pavilion-e79168 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_invaders_timing_summary_routed.rpt -pb fpga_invaders_timing_summary_routed.pb -rpx fpga_invaders_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_invaders
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       391         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (391)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (856)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (391)
--------------------------
 There are 250 register/latch pins with no clock driven by root clock pin: gc/counter_clk_reg[21]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: gc/drw/vram_clk_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: i2c_master/i2c_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (856)
--------------------------------------------------
 There are 856 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.086        0.000                      0                  444        0.186        0.000                      0                  444        4.020        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.086        0.000                      0                  444        0.186        0.000                      0                  444        4.020        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 gc/genblk1[0].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[0].cc/detection_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.051ns (23.839%)  route 6.552ns (76.161%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.559     5.080    gc/genblk1[0].cc/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  gc/genblk1[0].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  gc/genblk1[0].cc/b_ptr_reg[3]/Q
                         net (fo=22, routed)          0.829     6.387    gc/genblk1[0].cc/b_ptr_reg[3]
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.301     6.688 r  gc/genblk1[0].cc/i__carry_i_10/O
                         net (fo=17, routed)          1.659     8.347    gc/genblk1[0].cc/i__carry_i_10_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  gc/genblk1[0].cc/i__carry_i_4__0/O
                         net (fo=4, routed)           0.738     9.209    gc/genblk1[0].cc/i__carry_i_4__0_n_0
    SLICE_X31Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.333 r  gc/genblk1[0].cc/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.333    gc/genblk1[0].cc/i__carry_i_8_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  gc/genblk1[0].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           2.000    11.865    gc/genblk1[0].cc/detection24_in
    SLICE_X54Y57         LUT5 (Prop_lut5_I1_O)        0.152    12.017 r  gc/genblk1[0].cc/out_collided_bullet[7]_i_3/O
                         net (fo=6, routed)           0.993    13.010    gc/genblk1[0].cc/out_collided_bullet[7]_i_3_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I2_O)        0.340    13.350 r  gc/genblk1[0].cc/detection_i_1__0/O
                         net (fo=1, routed)           0.333    13.683    gc/genblk1[0].cc/detection_i_1__0_n_0
    SLICE_X52Y57         FDRE                                         r  gc/genblk1[0].cc/detection_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    gc/genblk1[0].cc/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  gc/genblk1[0].cc/detection_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.235    14.770    gc/genblk1[0].cc/detection_reg
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 gc/genblk1[6].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.869ns (23.269%)  route 6.163ns (76.731%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.554     5.075    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gc/genblk1[6].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gc/genblk1[6].cc/b_ptr_reg[3]/Q
                         net (fo=21, routed)          0.692     6.223    gc/genblk1[6].cc/b_ptr_reg[3]
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.375 r  gc/genblk1[6].cc/i__carry_i_10__5/O
                         net (fo=17, routed)          1.402     7.777    gc/genblk1[6].cc/i__carry_i_10__5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332     8.109 r  gc/genblk1[6].cc/i__carry_i_4__18/O
                         net (fo=4, routed)           0.987     9.096    gc/genblk1[6].cc/i__carry_i_4__18_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  gc/genblk1[6].cc/i__carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.220    gc/genblk1[6].cc/i__carry_i_8__17_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.752 r  gc/genblk1[6].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.518    11.270    gc/genblk1[6].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946    12.340    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149    12.489 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618    13.107    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[0]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.590    gc/genblk1[6].cc/out_collided_bullet_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 gc/genblk1[6].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.869ns (23.269%)  route 6.163ns (76.731%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.554     5.075    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gc/genblk1[6].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gc/genblk1[6].cc/b_ptr_reg[3]/Q
                         net (fo=21, routed)          0.692     6.223    gc/genblk1[6].cc/b_ptr_reg[3]
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.375 r  gc/genblk1[6].cc/i__carry_i_10__5/O
                         net (fo=17, routed)          1.402     7.777    gc/genblk1[6].cc/i__carry_i_10__5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332     8.109 r  gc/genblk1[6].cc/i__carry_i_4__18/O
                         net (fo=4, routed)           0.987     9.096    gc/genblk1[6].cc/i__carry_i_4__18_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  gc/genblk1[6].cc/i__carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.220    gc/genblk1[6].cc/i__carry_i_8__17_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.752 r  gc/genblk1[6].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.518    11.270    gc/genblk1[6].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946    12.340    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149    12.489 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618    13.107    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.590    gc/genblk1[6].cc/out_collided_bullet_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 gc/genblk1[6].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.869ns (23.269%)  route 6.163ns (76.731%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.554     5.075    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gc/genblk1[6].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gc/genblk1[6].cc/b_ptr_reg[3]/Q
                         net (fo=21, routed)          0.692     6.223    gc/genblk1[6].cc/b_ptr_reg[3]
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.375 r  gc/genblk1[6].cc/i__carry_i_10__5/O
                         net (fo=17, routed)          1.402     7.777    gc/genblk1[6].cc/i__carry_i_10__5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332     8.109 r  gc/genblk1[6].cc/i__carry_i_4__18/O
                         net (fo=4, routed)           0.987     9.096    gc/genblk1[6].cc/i__carry_i_4__18_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  gc/genblk1[6].cc/i__carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.220    gc/genblk1[6].cc/i__carry_i_8__17_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.752 r  gc/genblk1[6].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.518    11.270    gc/genblk1[6].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946    12.340    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149    12.489 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618    13.107    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.590    gc/genblk1[6].cc/out_collided_bullet_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 gc/genblk1[6].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.869ns (23.269%)  route 6.163ns (76.731%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.554     5.075    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gc/genblk1[6].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gc/genblk1[6].cc/b_ptr_reg[3]/Q
                         net (fo=21, routed)          0.692     6.223    gc/genblk1[6].cc/b_ptr_reg[3]
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.375 r  gc/genblk1[6].cc/i__carry_i_10__5/O
                         net (fo=17, routed)          1.402     7.777    gc/genblk1[6].cc/i__carry_i_10__5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332     8.109 r  gc/genblk1[6].cc/i__carry_i_4__18/O
                         net (fo=4, routed)           0.987     9.096    gc/genblk1[6].cc/i__carry_i_4__18_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  gc/genblk1[6].cc/i__carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.220    gc/genblk1[6].cc/i__carry_i_8__17_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.752 r  gc/genblk1[6].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.518    11.270    gc/genblk1[6].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946    12.340    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149    12.489 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618    13.107    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[3]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.590    gc/genblk1[6].cc/out_collided_bullet_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 gc/genblk1[6].cc/b_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.869ns (23.269%)  route 6.163ns (76.731%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.554     5.075    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gc/genblk1[6].cc/b_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gc/genblk1[6].cc/b_ptr_reg[3]/Q
                         net (fo=21, routed)          0.692     6.223    gc/genblk1[6].cc/b_ptr_reg[3]
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.152     6.375 r  gc/genblk1[6].cc/i__carry_i_10__5/O
                         net (fo=17, routed)          1.402     7.777    gc/genblk1[6].cc/i__carry_i_10__5_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332     8.109 r  gc/genblk1[6].cc/i__carry_i_4__18/O
                         net (fo=4, routed)           0.987     9.096    gc/genblk1[6].cc/i__carry_i_4__18_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  gc/genblk1[6].cc/i__carry_i_8__17/O
                         net (fo=1, routed)           0.000     9.220    gc/genblk1[6].cc/i__carry_i_8__17_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.752 r  gc/genblk1[6].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.518    11.270    gc/genblk1[6].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946    12.340    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149    12.489 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618    13.107    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[7]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.590    gc/genblk1[6].cc/out_collided_bullet_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 gc/genblk1[3].cc/b_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[3].cc/out_collided_bullet_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.891ns (23.780%)  route 6.061ns (76.220%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.558     5.079    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  gc/genblk1[3].cc/b_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  gc/genblk1[3].cc/b_ptr_reg[0]/Q
                         net (fo=40, routed)          0.726     6.261    gc/genblk1[3].cc/b_ptr_reg[0]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.413 r  gc/genblk1[3].cc/i__carry_i_10__2/O
                         net (fo=17, routed)          1.546     7.959    gc/genblk1[3].cc/i__carry_i_10__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.332     8.291 r  gc/genblk1[3].cc/i__carry_i_2__8/O
                         net (fo=4, routed)           0.718     9.008    gc/genblk1[3].cc/i__carry_i_2__8_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  gc/genblk1[3].cc/i__carry_i_7__27/O
                         net (fo=1, routed)           0.000     9.132    gc/genblk1[3].cc/i__carry_i_7__27_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.682 r  gc/genblk1[3].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.578    11.261    gc/genblk1[3].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.385 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2/O
                         net (fo=7, routed)           1.018    12.403    gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.153    12.556 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2/O
                         net (fo=5, routed)           0.475    13.031    gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2_n_0
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[0]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.607    gc/genblk1[3].cc/out_collided_bullet_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 gc/genblk1[3].cc/b_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[3].cc/out_collided_bullet_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.891ns (23.780%)  route 6.061ns (76.220%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.558     5.079    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  gc/genblk1[3].cc/b_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  gc/genblk1[3].cc/b_ptr_reg[0]/Q
                         net (fo=40, routed)          0.726     6.261    gc/genblk1[3].cc/b_ptr_reg[0]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.413 r  gc/genblk1[3].cc/i__carry_i_10__2/O
                         net (fo=17, routed)          1.546     7.959    gc/genblk1[3].cc/i__carry_i_10__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.332     8.291 r  gc/genblk1[3].cc/i__carry_i_2__8/O
                         net (fo=4, routed)           0.718     9.008    gc/genblk1[3].cc/i__carry_i_2__8_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  gc/genblk1[3].cc/i__carry_i_7__27/O
                         net (fo=1, routed)           0.000     9.132    gc/genblk1[3].cc/i__carry_i_7__27_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.682 r  gc/genblk1[3].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.578    11.261    gc/genblk1[3].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.385 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2/O
                         net (fo=7, routed)           1.018    12.403    gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.153    12.556 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2/O
                         net (fo=5, routed)           0.475    13.031    gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2_n_0
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[1]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.607    gc/genblk1[3].cc/out_collided_bullet_reg[1]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 gc/genblk1[3].cc/b_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[3].cc/out_collided_bullet_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.891ns (23.780%)  route 6.061ns (76.220%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.558     5.079    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  gc/genblk1[3].cc/b_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  gc/genblk1[3].cc/b_ptr_reg[0]/Q
                         net (fo=40, routed)          0.726     6.261    gc/genblk1[3].cc/b_ptr_reg[0]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.413 r  gc/genblk1[3].cc/i__carry_i_10__2/O
                         net (fo=17, routed)          1.546     7.959    gc/genblk1[3].cc/i__carry_i_10__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.332     8.291 r  gc/genblk1[3].cc/i__carry_i_2__8/O
                         net (fo=4, routed)           0.718     9.008    gc/genblk1[3].cc/i__carry_i_2__8_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  gc/genblk1[3].cc/i__carry_i_7__27/O
                         net (fo=1, routed)           0.000     9.132    gc/genblk1[3].cc/i__carry_i_7__27_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.682 r  gc/genblk1[3].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.578    11.261    gc/genblk1[3].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.385 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2/O
                         net (fo=7, routed)           1.018    12.403    gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.153    12.556 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2/O
                         net (fo=5, routed)           0.475    13.031    gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2_n_0
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[2]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.607    gc/genblk1[3].cc/out_collided_bullet_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 gc/genblk1[3].cc/b_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[3].cc/out_collided_bullet_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.891ns (23.780%)  route 6.061ns (76.220%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.558     5.079    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  gc/genblk1[3].cc/b_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  gc/genblk1[3].cc/b_ptr_reg[0]/Q
                         net (fo=40, routed)          0.726     6.261    gc/genblk1[3].cc/b_ptr_reg[0]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.413 r  gc/genblk1[3].cc/i__carry_i_10__2/O
                         net (fo=17, routed)          1.546     7.959    gc/genblk1[3].cc/i__carry_i_10__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.332     8.291 r  gc/genblk1[3].cc/i__carry_i_2__8/O
                         net (fo=4, routed)           0.718     9.008    gc/genblk1[3].cc/i__carry_i_2__8_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  gc/genblk1[3].cc/i__carry_i_7__27/O
                         net (fo=1, routed)           0.000     9.132    gc/genblk1[3].cc/i__carry_i_7__27_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.682 r  gc/genblk1[3].cc/detection2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.578    11.261    gc/genblk1[3].cc/detection2_inferred__0/i__carry_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.385 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2/O
                         net (fo=7, routed)           1.018    12.403    gc/genblk1[3].cc/out_collided_bullet[7]_i_3__2_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.153    12.556 r  gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2/O
                         net (fo=5, routed)           0.475    13.031    gc/genblk1[3].cc/out_collided_bullet[7]_i_1__2_n_0
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  gc/genblk1[3].cc/out_collided_bullet_reg[3]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.607    gc/genblk1[3].cc/out_collided_bullet_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gc/rng/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/rng/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.556     1.439    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gc/rng/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.119     1.699    gc/rng/value_rng[0]
    SLICE_X42Y65         FDRE                                         r  gc/rng/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.825     1.952    gc/rng/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  gc/rng/lfsr_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.059     1.513    gc/rng/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gc/rng/lfsr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/rng/lfsr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.556     1.439    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gc/rng/lfsr_reg[14]/Q
                         net (fo=1, routed)           0.116     1.696    gc/rng/lfsr[14]
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.824     1.951    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.071     1.510    gc/rng/lfsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gc/rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/rng/lfsr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.556     1.439    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  gc/rng/lfsr_reg[11]/Q
                         net (fo=1, routed)           0.053     1.621    gc/rng/lfsr[11]
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.824     1.951    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)        -0.007     1.432    gc/rng/lfsr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 gc/rng/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/rng/lfsr_reg[9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.744%)  route 0.197ns (58.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.557     1.440    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gc/rng/lfsr_reg[5]/Q
                         net (fo=14, routed)          0.197     1.778    gc/rng/value_rng[5]
    SLICE_X42Y66         SRL16E                                       r  gc/rng/lfsr_reg[9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.824     1.951    gc/rng/clk_IBUF_BUFG
    SLICE_X42Y66         SRL16E                                       r  gc/rng/lfsr_reg[9]_srl4/CLK
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.570    gc/rng/lfsr_reg[9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 command_pointer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            command_pointer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  command_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  command_pointer_reg[7]/Q
                         net (fo=2, routed)           0.114     1.698    command_pointer_reg__0[7]
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  command_pointer[7]_i_2/O
                         net (fo=1, routed)           0.000     1.743    p_0_in[7]
    SLICE_X43Y37         FDRE                                         r  command_pointer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  command_pointer_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    command_pointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 command_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            command_pointer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.365%)  route 0.133ns (41.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  command_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  command_pointer_reg[0]/Q
                         net (fo=17, routed)          0.133     1.716    command_pointer_reg[0]
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  command_pointer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.761    p_0_in[5]
    SLICE_X43Y36         FDRE                                         r  command_pointer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  command_pointer_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.092     1.534    command_pointer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gc/rng/lfsr_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/rng/lfsr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.556     1.439    gc/rng/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  gc/rng/lfsr_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  gc/rng/lfsr_reg[10]__0/Q
                         net (fo=2, routed)           0.116     1.704    gc/rng/lfsr[10]
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.824     1.951    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  gc/rng/lfsr_reg[11]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.022     1.474    gc/rng/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 gc/genblk1[1].cc/b_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/genblk1[1].cc/b_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.419%)  route 0.201ns (51.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    gc/genblk1[1].cc/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  gc/genblk1[1].cc/b_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gc/genblk1[1].cc/b_ptr_reg[0]/Q
                         net (fo=41, routed)          0.201     1.789    gc/genblk1[1].cc/b_ptr_reg[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I1_O)        0.048     1.837 r  gc/genblk1[1].cc/b_ptr[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.837    gc/genblk1[1].cc/p_0_in__1[3]
    SLICE_X50Y58         FDRE                                         r  gc/genblk1[1].cc/b_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.833     1.961    gc/genblk1[1].cc/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  gc/genblk1[1].cc/b_ptr_reg[3]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.131     1.590    gc/genblk1[1].cc/b_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gc/counter_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/counter_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.559     1.442    gc/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  gc/counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gc/counter_clk_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    gc/counter_clk_reg_n_0_[3]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  gc/counter_clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    gc/counter_clk_reg[0]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  gc/counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.827     1.954    gc/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  gc/counter_clk_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    gc/counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gc/counter_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/counter_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    gc/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  gc/counter_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gc/counter_clk_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    gc/counter_clk_reg_n_0_[11]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  gc/counter_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    gc/counter_clk_reg[8]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  gc/counter_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.956    gc/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  gc/counter_clk_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    gc/counter_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16   gc/drw/vram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17   gc/drw/vram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   gc/drw/vram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   gc/drw/vram/ram_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y38   address_vram_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y41   address_vram_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y40   address_vram_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y40   address_vram_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y41   address_vram_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66   gc/rng/lfsr_reg[9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66   gc/rng/lfsr_reg[9]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38   address_vram_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38   address_vram_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   address_vram_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   address_vram_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66   gc/rng/lfsr_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y66   gc/rng/lfsr_reg[9]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38   address_vram_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38   address_vram_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   address_vram_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41   address_vram_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y40   address_vram_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           847 Endpoints
Min Delay           847 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 0.920ns (8.344%)  route 10.106ns (91.656%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[0]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  gc/state_reg[0]/Q
                         net (fo=84, routed)          4.404     4.922    gc/state_reg_n_0_[0]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.046 r  gc/enemy_map[11]_i_2/O
                         net (fo=25, routed)          3.134     8.180    gc/enemy_map
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  gc/player[15]_i_2/O
                         net (fo=9, routed)           1.626     9.930    gc/player[15]_i_2_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.154    10.084 r  gc/player[15]_i_1/O
                         net (fo=4, routed)           0.942    11.026    gc/player[15]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  gc/player_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 0.920ns (8.344%)  route 10.106ns (91.656%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[0]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  gc/state_reg[0]/Q
                         net (fo=84, routed)          4.404     4.922    gc/state_reg_n_0_[0]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.046 r  gc/enemy_map[11]_i_2/O
                         net (fo=25, routed)          3.134     8.180    gc/enemy_map
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  gc/player[15]_i_2/O
                         net (fo=9, routed)           1.626     9.930    gc/player[15]_i_2_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.154    10.084 r  gc/player[15]_i_1/O
                         net (fo=4, routed)           0.942    11.026    gc/player[15]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  gc/player_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 0.920ns (8.344%)  route 10.106ns (91.656%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[0]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  gc/state_reg[0]/Q
                         net (fo=84, routed)          4.404     4.922    gc/state_reg_n_0_[0]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.046 r  gc/enemy_map[11]_i_2/O
                         net (fo=25, routed)          3.134     8.180    gc/enemy_map
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  gc/player[15]_i_2/O
                         net (fo=9, routed)           1.626     9.930    gc/player[15]_i_2_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.154    10.084 r  gc/player[15]_i_1/O
                         net (fo=4, routed)           0.942    11.026    gc/player[15]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  gc/player_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.730ns  (logic 0.920ns (8.574%)  route 9.810ns (91.426%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[0]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  gc/state_reg[0]/Q
                         net (fo=84, routed)          4.404     4.922    gc/state_reg_n_0_[0]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     5.046 r  gc/enemy_map[11]_i_2/O
                         net (fo=25, routed)          3.134     8.180    gc/enemy_map
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  gc/player[15]_i_2/O
                         net (fo=9, routed)           1.626     9.930    gc/player[15]_i_2_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.154    10.084 r  gc/player[15]_i_1/O
                         net (fo=4, routed)           0.646    10.730    gc/player[15]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  gc/player_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/enemy_map_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gc/bullets_reg[8][17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 1.528ns (14.682%)  route 8.879ns (85.318%))
  Logic Levels:           6  (FDSE=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDSE                         0.000     0.000 r  gc/enemy_map_reg[10]/C
    SLICE_X48Y57         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  gc/enemy_map_reg[10]/Q
                         net (fo=4, routed)           1.789     2.245    gc/rng/bullets[6][20]_i_2_10
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.369 f  gc/rng/bullets[6][21]_i_4/O
                         net (fo=5, routed)           1.006     3.375    gc/rng/bullets[6][21]_i_4_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.152     3.527 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071     5.598    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320     5.918 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872     6.790    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326     7.116 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225     8.341    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.917    10.407    gc/genblk1[5].cc_n_1
    SLICE_X36Y51         FDRE                                         r  gc/bullets_reg[8][17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/enemy_map_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gc/bullets_reg[8][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 1.528ns (14.682%)  route 8.879ns (85.318%))
  Logic Levels:           6  (FDSE=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDSE                         0.000     0.000 r  gc/enemy_map_reg[10]/C
    SLICE_X48Y57         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  gc/enemy_map_reg[10]/Q
                         net (fo=4, routed)           1.789     2.245    gc/rng/bullets[6][20]_i_2_10
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.369 f  gc/rng/bullets[6][21]_i_4/O
                         net (fo=5, routed)           1.006     3.375    gc/rng/bullets[6][21]_i_4_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.152     3.527 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071     5.598    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320     5.918 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872     6.790    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326     7.116 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225     8.341    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.917    10.407    gc/genblk1[5].cc_n_1
    SLICE_X36Y51         FDRE                                         r  gc/bullets_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/i2c_scl_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 4.364ns (42.219%)  route 5.973ns (57.781%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  i2c_master/i2c_scl_enable_reg/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  i2c_master/i2c_scl_enable_reg/Q
                         net (fo=1, routed)           1.342     1.866    i2c_master/i2c_scl_enable
    SLICE_X30Y69         LUT2 (Prop_lut2_I0_O)        0.116     1.982 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.631     6.613    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    10.336 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    10.336    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[1][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.302ns  (logic 1.151ns (11.172%)  route 9.151ns (88.828%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[1]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  gc/state_reg[1]/Q
                         net (fo=119, routed)         4.472     4.950    gc/genblk1[11].cc/collided_bullets_map_reg[11]_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.301     5.251 r  gc/genblk1[11].cc/bullets[1][31]_i_16/O
                         net (fo=1, routed)           0.973     6.224    gc/genblk1[9].cc/bullets[1][31]_i_4
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.348 r  gc/genblk1[9].cc/bullets[1][31]_i_8/O
                         net (fo=1, routed)           0.953     7.301    gc/genblk1[10].cc/bullets_reg[1][15]_2
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.425 f  gc/genblk1[10].cc/bullets[1][31]_i_4/O
                         net (fo=20, routed)          2.212     9.637    gc/rng/bullets_reg[1][0]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.761 r  gc/rng/bullets[1][31]_i_1/O
                         net (fo=19, routed)          0.541    10.302    gc/bullets
    SLICE_X34Y51         FDRE                                         r  gc/bullets_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[1][25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.302ns  (logic 1.151ns (11.172%)  route 9.151ns (88.828%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[1]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  gc/state_reg[1]/Q
                         net (fo=119, routed)         4.472     4.950    gc/genblk1[11].cc/collided_bullets_map_reg[11]_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.301     5.251 r  gc/genblk1[11].cc/bullets[1][31]_i_16/O
                         net (fo=1, routed)           0.973     6.224    gc/genblk1[9].cc/bullets[1][31]_i_4
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.348 r  gc/genblk1[9].cc/bullets[1][31]_i_8/O
                         net (fo=1, routed)           0.953     7.301    gc/genblk1[10].cc/bullets_reg[1][15]_2
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.425 f  gc/genblk1[10].cc/bullets[1][31]_i_4/O
                         net (fo=20, routed)          2.212     9.637    gc/rng/bullets_reg[1][0]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.761 r  gc/rng/bullets[1][31]_i_1/O
                         net (fo=19, routed)          0.541    10.302    gc/bullets
    SLICE_X34Y51         FDRE                                         r  gc/bullets_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[1][26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.302ns  (logic 1.151ns (11.172%)  route 9.151ns (88.828%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  gc/state_reg[1]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  gc/state_reg[1]/Q
                         net (fo=119, routed)         4.472     4.950    gc/genblk1[11].cc/collided_bullets_map_reg[11]_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.301     5.251 r  gc/genblk1[11].cc/bullets[1][31]_i_16/O
                         net (fo=1, routed)           0.973     6.224    gc/genblk1[9].cc/bullets[1][31]_i_4
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.348 r  gc/genblk1[9].cc/bullets[1][31]_i_8/O
                         net (fo=1, routed)           0.953     7.301    gc/genblk1[10].cc/bullets_reg[1][15]_2
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.425 f  gc/genblk1[10].cc/bullets[1][31]_i_4/O
                         net (fo=20, routed)          2.212     9.637    gc/rng/bullets_reg[1][0]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.761 r  gc/rng/bullets[1][31]_i_1/O
                         net (fo=19, routed)          0.541    10.302    gc/bullets
    SLICE_X34Y51         FDRE                                         r  gc/bullets_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.580%)  route 0.077ns (37.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[7]/C
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2c_master/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.077     0.205    i2c_master/FSM_onehot_state_reg_n_0_[7]
    SLICE_X40Y37         FDCE                                         r  i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.765%)  route 0.148ns (51.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[6]/C
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.148     0.289    i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X40Y37         FDCE                                         r  i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE                         0.000     0.000 r  gc/player_reg[13]/C
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[13]/Q
                         net (fo=25, routed)          0.121     0.262    gc/p_0_in[5]
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.045     0.307 r  gc/player[14]_i_1/O
                         net (fo=1, routed)           0.000     0.307    gc/player[14]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  gc/player_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/c_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  gc/drw/c_ptr_reg[3]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/c_ptr_reg[3]/Q
                         net (fo=5, routed)           0.121     0.262    gc/drw/c_ptr_reg[3]
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  gc/drw/address_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    gc/drw/address_in[3]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  gc/drw/address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.305%)  route 0.122ns (39.695%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE                         0.000     0.000 r  gc/player_reg[9]/C
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[9]/Q
                         net (fo=40, routed)          0.122     0.263    gc/p_0_in[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.308 r  gc/player[12]_i_1/O
                         net (fo=1, routed)           0.000     0.308    gc/player[12]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  gc/player_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/lsr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/lsr_ptr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE                         0.000     0.000 r  gc/drw/lsr_ptr_reg[3]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/lsr_ptr_reg[3]/Q
                         net (fo=69, routed)          0.132     0.273    gc/drw/lsr_ptr_reg[3]
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  gc/drw/lsr_ptr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    gc/drw/lsr_ptr[5]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  gc/drw/lsr_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/lsr_ptr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/lsr_ptr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE                         0.000     0.000 r  gc/drw/lsr_ptr_reg[10]/C
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gc/drw/lsr_ptr_reg[10]/Q
                         net (fo=8, routed)           0.142     0.283    gc/drw/lsr_ptr_reg__0[10]
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.045     0.328 r  gc/drw/lsr_ptr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    gc/drw/lsr_ptr[0]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  gc/drw/lsr_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/enemy_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/enemy_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.515%)  route 0.143ns (43.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE                         0.000     0.000 r  gc/drw/enemy_counter_reg[3]/C
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/enemy_counter_reg[3]/Q
                         net (fo=14, routed)          0.143     0.284    gc/drw/enemy_counter_reg[3]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  gc/drw/enemy_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.329    gc/drw/p_0_in__0[6]
    SLICE_X49Y44         FDRE                                         r  gc/drw/enemy_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/lsr_ptr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/lsr_ptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE                         0.000     0.000 r  gc/drw/lsr_ptr_reg[10]/C
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gc/drw/lsr_ptr_reg[10]/Q
                         net (fo=8, routed)           0.143     0.284    gc/drw/lsr_ptr_reg__0[10]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  gc/drw/lsr_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    gc/drw/lsr_ptr[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  gc/drw/lsr_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/bullets_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[7][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.728%)  route 0.148ns (44.272%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE                         0.000     0.000 r  gc/bullets_reg[7][0]/C
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/bullets_reg[7][0]/Q
                         net (fo=37, routed)          0.148     0.289    gc/rng/bullets_reg[7][17][0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  gc/rng/bullets[7][8]_i_1/O
                         net (fo=1, routed)           0.000     0.334    gc/p_1_out[8]
    SLICE_X48Y56         FDRE                                         r  gc/bullets_reg[7][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           586 Endpoints
Min Delay           586 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 1.526ns (14.180%)  route 9.235ns (85.820%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.917    15.829    gc/genblk1[5].cc_n_1
    SLICE_X36Y51         FDRE                                         r  gc/bullets_reg[8][17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 1.526ns (14.180%)  route 9.235ns (85.820%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.917    15.829    gc/genblk1[5].cc_n_1
    SLICE_X36Y51         FDRE                                         r  gc/bullets_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 1.526ns (14.369%)  route 9.094ns (85.631%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.776    15.688    gc/genblk1[5].cc_n_1
    SLICE_X36Y52         FDRE                                         r  gc/bullets_reg[8][16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 1.526ns (14.369%)  route 9.094ns (85.631%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.776    15.688    gc/genblk1[5].cc_n_1
    SLICE_X36Y52         FDRE                                         r  gc/bullets_reg[8][19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 1.526ns (14.369%)  route 9.094ns (85.631%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.776    15.688    gc/genblk1[5].cc_n_1
    SLICE_X36Y52         FDRE                                         r  gc/bullets_reg[8][20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][24]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 1.526ns (14.369%)  route 9.094ns (85.631%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.776    15.688    gc/genblk1[5].cc_n_1
    SLICE_X36Y52         FDSE                                         r  gc/bullets_reg[8][24]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.324ns  (logic 1.526ns (14.780%)  route 8.798ns (85.220%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.480    15.392    gc/genblk1[5].cc_n_1
    SLICE_X37Y54         FDRE                                         r  gc/bullets_reg[8][21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][26]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 1.526ns (14.784%)  route 8.796ns (85.216%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.477    15.390    gc/genblk1[5].cc_n_1
    SLICE_X35Y54         FDSE                                         r  gc/bullets_reg[8][26]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/bullets_reg[8][30]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 1.526ns (14.998%)  route 8.648ns (85.002%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.547     5.068    gc/rng/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  gc/rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  gc/rng/lfsr_reg[4]/Q
                         net (fo=17, routed)          2.189     7.713    gc/rng/value_rng[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.837 r  gc/rng/bullets[6][21]_i_3/O
                         net (fo=5, routed)           0.962     8.799    gc/rng/bullets[6][21]_i_3_n_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.150     8.949 f  gc/rng/bullets[6][19]_i_2/O
                         net (fo=83, routed)          2.071    11.020    gc/rng/enemy_map_reg[6]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.320    11.340 f  gc/rng/bullets[8][23]_i_7/O
                         net (fo=1, routed)           0.872    12.212    gc/rng/bullets[8][23]_i_7_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    12.538 r  gc/rng/bullets[8][23]_i_2/O
                         net (fo=20, routed)          1.225    13.763    gc/genblk1[5].cc/bullets_reg[8][24]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.150    13.913 r  gc/genblk1[5].cc/bullets[8][23]_i_1/O
                         net (fo=16, routed)          1.330    15.242    gc/genblk1[5].cc_n_1
    SLICE_X35Y55         FDSE                                         r  gc/bullets_reg[8][30]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/i2c_clk_indep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 4.390ns (43.325%)  route 5.743ns (56.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.541     5.062    i2c_master/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  i2c_master/i2c_clk_indep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  i2c_master/i2c_clk_indep_reg/Q
                         net (fo=3, routed)           1.112     6.692    i2c_master/i2c_clk_indep_reg_n_0
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.148     6.840 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.631    11.470    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    15.194 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    15.194    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mode_reg[6]/Q
                         net (fo=2, routed)           0.125     1.710    i2c_master/saved_data_reg[6]_0
    SLICE_X44Y38         FDRE                                         r  i2c_master/saved_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[10].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    gc/genblk1[10].cc/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  gc/genblk1[10].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  gc/genblk1[10].cc/detection_reg/Q
                         net (fo=3, routed)           0.099     1.687    gc/genblk1[10].cc/detection_reg_n_0
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.732 r  gc/genblk1[10].cc/enemy_map[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    gc/genblk1[10].cc_n_15
    SLICE_X50Y59         FDSE                                         r  gc/enemy_map_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[1].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    gc/genblk1[1].cc/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  gc/genblk1[1].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  gc/genblk1[1].cc/detection_reg/Q
                         net (fo=3, routed)           0.110     1.697    gc/genblk1[1].cc/detection_reg_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  gc/genblk1[1].cc/enemy_map[10]_i_1/O
                         net (fo=1, routed)           0.000     1.742    gc/genblk1[1].cc_n_19
    SLICE_X48Y57         FDSE                                         r  gc/enemy_map_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[8].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    gc/genblk1[8].cc/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  gc/genblk1[8].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  gc/genblk1[8].cc/detection_reg/Q
                         net (fo=3, routed)           0.147     1.734    gc/genblk1[8].cc/detection_reg_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.779 r  gc/genblk1[8].cc/enemy_map[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    gc/genblk1[8].cc_n_22
    SLICE_X49Y59         FDSE                                         r  gc/enemy_map_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.666%)  route 0.167ns (47.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  input_l_reg/Q
                         net (fo=7, routed)           0.167     1.753    gc/input_l
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  gc/player[10]_i_1/O
                         net (fo=1, routed)           0.000     1.798    gc/player[10]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  gc/player_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[3].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.072%)  route 0.192ns (47.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.447    gc/genblk1[3].cc/clk_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  gc/genblk1[3].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  gc/genblk1[3].cc/detection_reg/Q
                         net (fo=3, routed)           0.192     1.804    gc/genblk1[3].cc/detection_reg_n_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  gc/genblk1[3].cc/enemy_map[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    gc/genblk1[3].cc_n_11
    SLICE_X51Y54         FDSE                                         r  gc/enemy_map_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[7].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.325%)  route 0.224ns (54.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    gc/genblk1[7].cc/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  gc/genblk1[7].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  gc/genblk1[7].cc/detection_reg/Q
                         net (fo=3, routed)           0.224     1.809    gc/genblk1[7].cc/detection_reg_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  gc/genblk1[7].cc/enemy_map[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    gc/genblk1[7].cc_n_14
    SLICE_X47Y60         FDSE                                         r  gc/enemy_map_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.783%)  route 0.229ns (55.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  input_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  input_r_reg/Q
                         net (fo=1, routed)           0.162     1.749    gc/input_r
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  gc/player[15]_i_2/O
                         net (fo=9, routed)           0.068     1.861    gc/player[15]_i_2_n_0
    SLICE_X29Y44         FDRE                                         r  gc/player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.367%)  route 0.233ns (55.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  enable_reg/Q
                         net (fo=7, routed)           0.233     1.817    i2c_master/enable
    SLICE_X40Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.862 r  i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X40Y39         FDPE                                         r  i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/genblk1[0].cc/detection_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/enemy_map_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.083%)  route 0.208ns (49.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    gc/genblk1[0].cc/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  gc/genblk1[0].cc/detection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  gc/genblk1[0].cc/detection_reg/Q
                         net (fo=3, routed)           0.208     1.819    gc/genblk1[0].cc/detection_reg_n_0
    SLICE_X52Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  gc/genblk1[0].cc/enemy_map[11]_i_3/O
                         net (fo=1, routed)           0.000     1.864    gc/genblk1[0].cc_n_13
    SLICE_X52Y56         FDSE                                         r  gc/enemy_map_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.502ns (15.918%)  route 7.934ns (84.082%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.881     4.337    gc/genblk1[6].cc/i__carry__0_i_1__11_1[8]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  gc/genblk1[6].cc/i__carry__0_i_10__11/O
                         net (fo=1, routed)           0.466     4.927    gc/genblk1[6].cc/i__carry__0_i_10__11_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.051 r  gc/genblk1[6].cc/i__carry__0_i_1__12/O
                         net (fo=4, routed)           0.928     5.979    gc/genblk1[6].cc/bullets[23]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  gc/genblk1[6].cc/detection2_carry_i_5__8/O
                         net (fo=1, routed)           0.000     6.103    gc/genblk1[6].cc/detection2_carry_i_5__8_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.504 r  gc/genblk1[6].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.094     7.598    gc/genblk1[6].cc/detection2_carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.722 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946     8.668    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149     8.817 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618     9.436    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439     4.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[0]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.502ns (15.918%)  route 7.934ns (84.082%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.881     4.337    gc/genblk1[6].cc/i__carry__0_i_1__11_1[8]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  gc/genblk1[6].cc/i__carry__0_i_10__11/O
                         net (fo=1, routed)           0.466     4.927    gc/genblk1[6].cc/i__carry__0_i_10__11_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.051 r  gc/genblk1[6].cc/i__carry__0_i_1__12/O
                         net (fo=4, routed)           0.928     5.979    gc/genblk1[6].cc/bullets[23]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  gc/genblk1[6].cc/detection2_carry_i_5__8/O
                         net (fo=1, routed)           0.000     6.103    gc/genblk1[6].cc/detection2_carry_i_5__8_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.504 r  gc/genblk1[6].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.094     7.598    gc/genblk1[6].cc/detection2_carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.722 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946     8.668    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149     8.817 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618     9.436    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439     4.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[1]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.502ns (15.918%)  route 7.934ns (84.082%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.881     4.337    gc/genblk1[6].cc/i__carry__0_i_1__11_1[8]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  gc/genblk1[6].cc/i__carry__0_i_10__11/O
                         net (fo=1, routed)           0.466     4.927    gc/genblk1[6].cc/i__carry__0_i_10__11_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.051 r  gc/genblk1[6].cc/i__carry__0_i_1__12/O
                         net (fo=4, routed)           0.928     5.979    gc/genblk1[6].cc/bullets[23]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  gc/genblk1[6].cc/detection2_carry_i_5__8/O
                         net (fo=1, routed)           0.000     6.103    gc/genblk1[6].cc/detection2_carry_i_5__8_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.504 r  gc/genblk1[6].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.094     7.598    gc/genblk1[6].cc/detection2_carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.722 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946     8.668    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149     8.817 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618     9.436    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439     4.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[2]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.502ns (15.918%)  route 7.934ns (84.082%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.881     4.337    gc/genblk1[6].cc/i__carry__0_i_1__11_1[8]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  gc/genblk1[6].cc/i__carry__0_i_10__11/O
                         net (fo=1, routed)           0.466     4.927    gc/genblk1[6].cc/i__carry__0_i_10__11_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.051 r  gc/genblk1[6].cc/i__carry__0_i_1__12/O
                         net (fo=4, routed)           0.928     5.979    gc/genblk1[6].cc/bullets[23]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  gc/genblk1[6].cc/detection2_carry_i_5__8/O
                         net (fo=1, routed)           0.000     6.103    gc/genblk1[6].cc/detection2_carry_i_5__8_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.504 r  gc/genblk1[6].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.094     7.598    gc/genblk1[6].cc/detection2_carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.722 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946     8.668    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149     8.817 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618     9.436    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439     4.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[3]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[6].cc/out_collided_bullet_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.502ns (15.918%)  route 7.934ns (84.082%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.881     4.337    gc/genblk1[6].cc/i__carry__0_i_1__11_1[8]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.461 r  gc/genblk1[6].cc/i__carry__0_i_10__11/O
                         net (fo=1, routed)           0.466     4.927    gc/genblk1[6].cc/i__carry__0_i_10__11_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.051 r  gc/genblk1[6].cc/i__carry__0_i_1__12/O
                         net (fo=4, routed)           0.928     5.979    gc/genblk1[6].cc/bullets[23]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  gc/genblk1[6].cc/detection2_carry_i_5__8/O
                         net (fo=1, routed)           0.000     6.103    gc/genblk1[6].cc/detection2_carry_i_5__8_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.504 r  gc/genblk1[6].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.094     7.598    gc/genblk1[6].cc/detection2_carry_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.722 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5/O
                         net (fo=7, routed)           0.946     8.668    gc/genblk1[6].cc/out_collided_bullet[7]_i_3__5_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.149     8.817 r  gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5/O
                         net (fo=5, routed)           0.618     9.436    gc/genblk1[6].cc/out_collided_bullet[7]_i_1__5_n_0
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439     4.780    gc/genblk1[6].cc/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  gc/genblk1[6].cc/out_collided_bullet_reg[7]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[11].cc/out_collided_bullet_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.275ns  (logic 1.472ns (15.870%)  route 7.803ns (84.130%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.376     3.832    gc/genblk1[11].cc/i__carry__0_i_1__21_1[8]
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  gc/genblk1[11].cc/i__carry__0_i_10__21/O
                         net (fo=1, routed)           0.264     4.220    gc/genblk1[11].cc/i__carry__0_i_10__21_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.344 r  gc/genblk1[11].cc/i__carry__0_i_1__22/O
                         net (fo=4, routed)           0.987     5.331    gc/genblk1[11].cc/bullets[23]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  gc/genblk1[11].cc/detection2_carry_i_1__10/O
                         net (fo=1, routed)           0.675     6.130    gc/genblk1[11].cc/detection2_carry_i_1__10_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.526 r  gc/genblk1[11].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.221     7.747    gc/genblk1[11].cc/detection2_carry_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10/O
                         net (fo=7, routed)           0.790     8.661    gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10/O
                         net (fo=5, routed)           0.490     9.275    gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10_n_0
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440     4.781    gc/genblk1[11].cc/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[0]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[11].cc/out_collided_bullet_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.275ns  (logic 1.472ns (15.870%)  route 7.803ns (84.130%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.376     3.832    gc/genblk1[11].cc/i__carry__0_i_1__21_1[8]
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  gc/genblk1[11].cc/i__carry__0_i_10__21/O
                         net (fo=1, routed)           0.264     4.220    gc/genblk1[11].cc/i__carry__0_i_10__21_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.344 r  gc/genblk1[11].cc/i__carry__0_i_1__22/O
                         net (fo=4, routed)           0.987     5.331    gc/genblk1[11].cc/bullets[23]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  gc/genblk1[11].cc/detection2_carry_i_1__10/O
                         net (fo=1, routed)           0.675     6.130    gc/genblk1[11].cc/detection2_carry_i_1__10_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.526 r  gc/genblk1[11].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.221     7.747    gc/genblk1[11].cc/detection2_carry_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10/O
                         net (fo=7, routed)           0.790     8.661    gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10/O
                         net (fo=5, routed)           0.490     9.275    gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10_n_0
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440     4.781    gc/genblk1[11].cc/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[1]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[11].cc/out_collided_bullet_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.275ns  (logic 1.472ns (15.870%)  route 7.803ns (84.130%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.376     3.832    gc/genblk1[11].cc/i__carry__0_i_1__21_1[8]
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  gc/genblk1[11].cc/i__carry__0_i_10__21/O
                         net (fo=1, routed)           0.264     4.220    gc/genblk1[11].cc/i__carry__0_i_10__21_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.344 r  gc/genblk1[11].cc/i__carry__0_i_1__22/O
                         net (fo=4, routed)           0.987     5.331    gc/genblk1[11].cc/bullets[23]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  gc/genblk1[11].cc/detection2_carry_i_1__10/O
                         net (fo=1, routed)           0.675     6.130    gc/genblk1[11].cc/detection2_carry_i_1__10_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.526 r  gc/genblk1[11].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.221     7.747    gc/genblk1[11].cc/detection2_carry_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10/O
                         net (fo=7, routed)           0.790     8.661    gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10/O
                         net (fo=5, routed)           0.490     9.275    gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10_n_0
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440     4.781    gc/genblk1[11].cc/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[2]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[11].cc/out_collided_bullet_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.275ns  (logic 1.472ns (15.870%)  route 7.803ns (84.130%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.376     3.832    gc/genblk1[11].cc/i__carry__0_i_1__21_1[8]
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  gc/genblk1[11].cc/i__carry__0_i_10__21/O
                         net (fo=1, routed)           0.264     4.220    gc/genblk1[11].cc/i__carry__0_i_10__21_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.344 r  gc/genblk1[11].cc/i__carry__0_i_1__22/O
                         net (fo=4, routed)           0.987     5.331    gc/genblk1[11].cc/bullets[23]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  gc/genblk1[11].cc/detection2_carry_i_1__10/O
                         net (fo=1, routed)           0.675     6.130    gc/genblk1[11].cc/detection2_carry_i_1__10_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.526 r  gc/genblk1[11].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.221     7.747    gc/genblk1[11].cc/detection2_carry_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10/O
                         net (fo=7, routed)           0.790     8.661    gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10/O
                         net (fo=5, routed)           0.490     9.275    gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10_n_0
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440     4.781    gc/genblk1[11].cc/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[3]/C

Slack:                    inf
  Source:                 gc/bullets_reg[6][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/genblk1[11].cc/out_collided_bullet_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.275ns  (logic 1.472ns (15.870%)  route 7.803ns (84.130%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  gc/bullets_reg[6][23]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gc/bullets_reg[6][23]/Q
                         net (fo=18, routed)          3.376     3.832    gc/genblk1[11].cc/i__carry__0_i_1__21_1[8]
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  gc/genblk1[11].cc/i__carry__0_i_10__21/O
                         net (fo=1, routed)           0.264     4.220    gc/genblk1[11].cc/i__carry__0_i_10__21_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.344 r  gc/genblk1[11].cc/i__carry__0_i_1__22/O
                         net (fo=4, routed)           0.987     5.331    gc/genblk1[11].cc/bullets[23]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  gc/genblk1[11].cc/detection2_carry_i_1__10/O
                         net (fo=1, routed)           0.675     6.130    gc/genblk1[11].cc/detection2_carry_i_1__10_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.526 r  gc/genblk1[11].cc/detection2_carry/CO[3]
                         net (fo=1, routed)           1.221     7.747    gc/genblk1[11].cc/detection2_carry_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.871 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10/O
                         net (fo=7, routed)           0.790     8.661    gc/genblk1[11].cc/out_collided_bullet[7]_i_3__10_n_0
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10/O
                         net (fo=5, routed)           0.490     9.275    gc/genblk1[11].cc/out_collided_bullet[7]_i_1__10_n_0
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440     4.781    gc/genblk1[11].cc/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  gc/genblk1[11].cc/out_collided_bullet_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/drw/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.772%)  route 0.289ns (67.228%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  gc/drw/data_in_reg[1]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/data_in_reg[1]/Q
                         net (fo=2, routed)           0.289     0.430    gc/drw/vram/ram_reg_2_2[1]
    RAMB18_X1Y17         RAMB18E1                                     r  gc/drw/vram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  gc/drw/vram/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.239%)  route 0.296ns (67.761%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[8]/C
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[8]/Q
                         net (fo=2, routed)           0.296     0.437    gc/drw/vram/ram_reg_1_0[8]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.238%)  route 0.296ns (67.762%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[2]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[2]/Q
                         net (fo=2, routed)           0.296     0.437    gc/drw/vram/ram_reg_1_0[2]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[10]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[10]/Q
                         net (fo=2, routed)           0.297     0.438    gc/drw/vram/ram_reg_1_0[10]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.189%)  route 0.297ns (67.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[6]/C
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[6]/Q
                         net (fo=2, routed)           0.297     0.438    gc/drw/vram/ram_reg_1_0[6]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.169%)  route 0.297ns (67.831%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[3]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[3]/Q
                         net (fo=2, routed)           0.297     0.438    gc/drw/vram/ram_reg_1_0[3]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/addres_enemy_texture_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.164%)  route 0.297ns (67.836%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  gc/drw/addres_enemy_texture_reg[4]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/addres_enemy_texture_reg[4]/Q
                         net (fo=2, routed)           0.297     0.438    gc/drw/vram/ram_reg_1_0[4]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.877     2.005    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.737%)  route 0.318ns (69.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  gc/drw/address_in_reg[7]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/address_in_reg[7]/Q
                         net (fo=2, routed)           0.318     0.459    gc/drw/vram/Q[7]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.737%)  route 0.318ns (69.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  gc/drw/address_in_reg[7]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/address_in_reg[7]/Q
                         net (fo=2, routed)           0.318     0.459    gc/drw/vram/Q[7]
    RAMB18_X1Y17         RAMB18E1                                     r  gc/drw/vram/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  gc/drw/vram/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.631%)  route 0.319ns (69.369%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  gc/drw/address_in_reg[4]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/address_in_reg[4]/Q
                         net (fo=2, routed)           0.319     0.460    gc/drw/vram/Q[4]
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  gc/drw/vram/ram_reg_1/CLKARDCLK





