# Reading pref.tcl
# do fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:14 on Apr 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 11:53:14 on Apr 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:15 on Apr 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v 
# -- Compiling module tb_fsm
# 
# Top level modules:
# 	tb_fsm
# End time: 11:53:15 on Apr 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_fsm
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_fsm 
# Start time: 11:53:15 on Apr 08,2022
# Loading work.tb_fsm
# Loading work.fsm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v(22)
#    Time: 300 ps  Iteration: 0  Instance: /tb_fsm
# Break in Module tb_fsm at C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v line 22
# Load canceled
add wave -position insertpoint  \
sim:/tb_fsm/u0/state
add wave -position insertpoint  \
sim:/tb_fsm/u0/next
# Load canceled
restart -f
run -all
# ** Note: $stop    : C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v(22)
#    Time: 300 ps  Iteration: 0  Instance: /tb_fsm
# Break in Module tb_fsm at C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week06/fsm/tb_fsm.v line 22
# End time: 11:56:19 on Apr 08,2022, Elapsed time: 0:03:04
# Errors: 0, Warnings: 0
