Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Tue Feb 25 16:16:05 2025

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  13719
    Number of guided Components               |  13102 out of  13719  95.5%
    Number of re-implemented Components       |    394 out of  13719   2.9%
    Number of new/changed Components          |    223 out of  13719   1.6%
  Number of Nets in the input design          |  32310
    Number of guided Nets                     |  28566 out of  32310  88.4%
    Number of partially guided Nets           |   1580 out of  32310   4.9%
    Number of re-routed Nets                  |   1590 out of  32310   4.9%
    Number of new/changed Nets                |    574 out of  32310   1.8%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16 : SLICE_X46Y16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)31 : SLICE_X47Y22.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X24Y15.
 rgmii_0_io/rgmii_rx_dv_reg : SLICE_X24Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038 : SLICE_X67Y135.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4 : SLICE_X61Y19.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12) : SLICE_X68Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(3) : SLICE_X25Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86 : SLICE_X70Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86 : SLICE_X83Y139.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14) : SLICE_X61Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26 : SLICE_X82Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34 : SLICE_X83Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27 : SLICE_X82Y129.
 nf2_core/wr_0_addr(6) : SLICE_X56Y120.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X59Y128.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(16) : SLICE_X68Y128.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2 : SLICE_X7Y2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2 : SLICE_X19Y8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2 : SLICE_X60Y19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0) : SLICE_X57Y120.
 nf2_core/user_data_path/op_lut_in_reg_data(22) : SLICE_X57Y130.
 nf2_core/user_data_path/oq_in_reg_data(8) : SLICE_X56Y129.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack : SLICE_X92Y139.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(12) : SLICE_X60Y133.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0) : SLICE_X71Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012 : SLICE_X59Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next112 : SLICE_X62Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1) : SLICE_X63Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12) : SLICE_X60Y17.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)16_2 : SLICE_X40Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b : SLICE_X60Y124.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5) : SLICE_X59Y17.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4> : SLICE_X65Y18.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1 : SLICE_X50Y103.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11 : SLICE_X67Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6> : SLICE_X64Y18.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(29) : SLICE_X56Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack : SLICE_X67Y133.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8) : SLICE_X63Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86 : SLICE_X70Y132.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117 : SLICE_X17Y9.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_badframe : SLICE_X67Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96 : SLICE_X79Y121.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src_wr_done : SLICE_X69Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked : SLICE_X71Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(0) : SLICE_X66Y131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg : SLICE_X60Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1) : SLICE_X73Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4) : SLICE_X71Y130.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9 : SLICE_X6Y2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(25) :
SLICE_X73Y127.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9 : SLICE_X18Y9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(30) :
SLICE_X68Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)67 : SLICE_X78Y130.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9 : SLICE_X61Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack : SLICE_X70Y136.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(17) : SLICE_X74Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(16) : SLICE_X73Y132.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(4) : SLICE_X6Y7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(8) : SLICE_X3Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1) : SLICE_X13Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5) : SLICE_X13Y10.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(2) : SLICE_X66Y142.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack : SLICE_X81Y122.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(6) : SLICE_X14Y6.
 gmii_0_tx_er_int : SLICE_X3Y1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12) : SLICE_X2Y9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1> :
SLICE_X33Y29.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N3 : SLICE_X59Y22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a : SLICE_X73Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed : SLICE_X75Y132.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8 : SLICE_X5Y5.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2) : SLICE_X4Y2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(10) : SLICE_X5Y8.
 nf2_core/nf2_mdio/tri_ctrl(17) : SLICE_X5Y6.
 rgmii_0_io/gmii_txd_rising(0) : SLICE_X7Y5.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(24) : SLICE_X81Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2) : SLICE_X80Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_req_cmp_eq0000 : SLICE_X79Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)5 : SLICE_X83Y130.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(22) : SLICE_X82Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116 : SLICE_X25Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10 : SLICE_X44Y21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63 : SLICE_X91Y124.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)64 : SLICE_X47Y23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg : SLICE_X59Y20.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem21/SP : SLICE_X128Y82.
 nf2_core/nf2_dma/sys_txfifo_rd_data(20) : SLICE_X129Y82.
 nf2_core/nf2_mdio/wr_data(0) : SLICE_X12Y11.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg : SLICE_X15Y17.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg : SLICE_X14Y16.
 gmii_0_tx_en_int : SLICE_X7Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3) : SLICE_X92Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30) : SLICE_X87Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b : SLICE_X91Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(29) : SLICE_X95Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63 : SLICE_X93Y139.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15) : SLICE_X59Y130.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X46Y24.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X46Y27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5) : SLICE_X33Y26.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X4Y3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X13Y8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X59Y12.
 nf2_core/core_256kb_0_reg_rd_data(24) : SLICE_X8Y99.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(8) : SLICE_X94Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(25) : SLICE_X94Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_address(1) : SLICE_X31Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_address(2) : SLICE_X34Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_address(3) : SLICE_X29Y124.
 nf2_core/user_data_path/pipeline_datapath/imem_address(4) : SLICE_X24Y131.
 nf2_core/user_data_path/pipeline_datapath/imem_address(6) : SLICE_X35Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_address(8) : SLICE_X28Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(16) :
SLICE_X94Y136.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(20) : SLICE_X47Y141.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(23) : SLICE_X50Y143.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(2) : SLICE_X92Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(20) : SLICE_X93Y120.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/raddr(1) : SLICE_X93Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(25) :
SLICE_X94Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(18) : SLICE_X92Y135.
 nf2_core/user_data_path/output_queues/enable_send_pkt(4) : SLICE_X57Y118.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30 : SLICE_X47Y16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X57Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30 : SLICE_X85Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X84Y21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X46Y21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X32Y24.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X55Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X84Y18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X43Y16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X26Y18.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X53Y8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X87Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X32Y29.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X56Y15.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X86Y26.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(16) : SLICE_X50Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(10) : SLICE_X97Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000013 :
SLICE_X78Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41 : SLICE_X83Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(16) :
SLICE_X60Y136.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(56) : SLICE_X53Y136.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(74) : SLICE_X53Y141.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(86) : SLICE_X46Y141.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)44 : SLICE_X48Y23.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(81) : SLICE_X47Y138.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(82) : SLICE_X52Y144.
 nf2_core/user_data_path/pipeline_datapath/imem32x512/B6 : RAMB16_X4Y16.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2 : SLICE_X99Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004 : SLICE_X71Y126.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X47Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96 : SLICE_X79Y128.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X32Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X55Y14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)96 : SLICE_X71Y133.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X86Y24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N38 : SLICE_X95Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)59 : SLICE_X71Y138.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X12Y8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X43Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X43Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X63Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X59Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X40Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X43Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X59Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13 : SLICE_X63Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97 : SLICE_X43Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97 : SLICE_X43Y97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32 : SLICE_X59Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X43Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X61Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28 : SLICE_X60Y50.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002238 : SLICE_X60Y120.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00003038 : SLICE_X20Y133.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376 : SLICE_X82Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/reset_MAC : SLICE_X32Y28.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002770 : SLICE_X81Y104.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002838 : SLICE_X29Y130.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51 : SLICE_X13Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux000045 : SLICE_X57Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X62Y132.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(50) : SLICE_X94Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X79Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X95Y30.
 nf2_core/user_data_path/output_queues/enable_send_pkt(3) : SLICE_X57Y121.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(0) : SLICE_X43Y121.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(1) : SLICE_X44Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(3) : SLICE_X41Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(4) : SLICE_X35Y132.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X44Y39.
 nf2_core/user_data_path/pipeline_datapath_in_reg_ack : SLICE_X35Y138.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N85 : SLICE_X61Y72.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X78Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X45Y90.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98620 : SLICE_X44Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98621 : SLICE_X39Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98622 : SLICE_X63Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98623 : SLICE_X60Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X44Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X63Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X60Y55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N49 : SLICE_X45Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77 : SLICE_X69Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77 : SLICE_X60Y42.
 nf2_core/user_data_path/output_queues/enable_send_pkt(0) : SLICE_X58Y120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77 : SLICE_X68Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77 : SLICE_X61Y40.
 N412 : SLICE_X116Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X45Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X68Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X60Y43.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(3) : SLICE_X51Y138.
 nf2_core/user_data_path/oq_in_reg_addr(0) : SLICE_X71Y131.
 nf2_core/user_data_path/oq_in_reg_addr(4) : SLICE_X60Y135.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X44Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X44Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X67Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X59Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(3) :
SLICE_X57Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(9) :
SLICE_X60Y139.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N17 : SLICE_X6Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)96 : SLICE_X75Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96 : SLICE_X71Y134.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N17 : SLICE_X12Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)96 : SLICE_X72Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5 : SLICE_X93Y137.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N17 : SLICE_X60Y12.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001358 : SLICE_X85Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19 : SLICE_X82Y125.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002458 : SLICE_X84Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002858 : SLICE_X84Y96.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N18 : SLICE_X24Y136.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1 : SLICE_X45Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1 : SLICE_X84Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X82Y115.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(28) : SLICE_X56Y118.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(29) : SLICE_X56Y121.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(8) : SLICE_X37Y136.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)163 : SLICE_X71Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)148 : SLICE_X59Y43.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(1) : SLICE_X52Y116.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000138 : SLICE_X35Y117.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(11) : SLICE_X45Y125.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(23) : SLICE_X49Y140.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(0) : SLICE_X56Y115.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(2) : SLICE_X53Y117.
 nf2_core/device_id_reg/reg_rd_data_mux0000(30)13 : SLICE_X8Y94.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_dvld : SLICE_X51Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000 : SLICE_X82Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X7Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X17Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X61Y27.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1) : SLICE_X7Y7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(7) : SLICE_X61Y14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N281 : SLICE_X90Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2 : SLICE_X10Y23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2 : SLICE_X69Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2 : SLICE_X49Y16.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(30) : SLICE_X59Y142.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(16) : SLICE_X43Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b : SLICE_X72Y131.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N141 : SLICE_X15Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X82Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X78Y40.
 nf2_core/user_data_path/output_queues/enable_send_pkt(7) : SLICE_X59Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N41 : SLICE_X72Y130.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N16 : SLICE_X58Y16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0) : SLICE_X93Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In10 : SLICE_X16Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5 : SLICE_X19Y11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_req_cmp_eq0000 :
SLICE_X79Y131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7 : SLICE_X19Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82 : SLICE_X80Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3) : SLICE_X21Y12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26) : SLICE_X20Y13.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(2) : SLICE_X23Y10.
 gmii_2_txd_int(5) : SLICE_X22Y13.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6) : SLICE_X26Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0) : SLICE_X24Y6.
 nf2_core/user_data_path/oq_in_reg_data(17) : SLICE_X56Y128.
 rgmii_2_io/gmii_txd_rising(4) : SLICE_X22Y8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 :
SLICE_X29Y17.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X27Y17.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N3 : SLICE_X17Y14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(4) : SLICE_X46Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long(0) : SLICE_X33Y27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12 : SLICE_X37Y49.
 nf2_core/core_256kb_0_reg_addr(195) : SLICE_X33Y49.
 gmii_2_txd_int(6) : SLICE_X27Y4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(1) : SLICE_X37Y17.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0) : SLICE_X37Y16.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22) : SLICE_X35Y49.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0 : SLICE_X41Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a : SLICE_X73Y126.
 nf2_core/user_data_path/oq_in_reg_src(1).99874 : SLICE_X45Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a : SLICE_X82Y123.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1_REPLICA_0 : SLICE_X102Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_1 : SLICE_X66Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_5 : SLICE_X57Y18.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_7 : SLICE_X65Y17.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_8 : SLICE_X14Y4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_9 : SLICE_X11Y8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_10 : SLICE_X1Y6.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(8) : SLICE_X2Y96.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_4 : SLICE_X8Y6.
 nf2_core/user_data_path/pipeline_datapath/imem_address(5) : SLICE_X24Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_address(0) : SLICE_X28Y122.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X29Y23.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(78) : SLICE_X33Y132.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(7) : SLICE_X34Y130.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(2) : SLICE_X35Y127.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X38Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32 : SLICE_X40Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32 : SLICE_X41Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6> :
SLICE_X42Y34.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12 : SLICE_X43Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X43Y95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X44Y36.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(5) : SLICE_X44Y131.
 nf2_core/user_data_path/pipeline_datapath/imem_din(16) : SLICE_X44Y133.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(20) : SLICE_X44Y139.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(5) : SLICE_X46Y135.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)31 : SLICE_X47Y24.
 nf2_core/user_data_path/pipeline_datapath_in_reg_rd_wr_L : SLICE_X47Y130.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(14) : SLICE_X47Y135.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51 : SLICE_X48Y16.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(19) : SLICE_X48Y120.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6) : SLICE_X48Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_din(5) : SLICE_X48Y124.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(2) : SLICE_X48Y126.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(4) : SLICE_X48Y129.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(21) : SLICE_X48Y133.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(10) : SLICE_X48Y141.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(11) : SLICE_X49Y128.
 nf2_core/user_data_path/pipeline_datapath/imem_din(23) : SLICE_X49Y135.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(87) : SLICE_X49Y136.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(24) : SLICE_X49Y141.
 nf2_core/user_data_path/pipeline_datapath/imem_din(7) : SLICE_X50Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(10) : SLICE_X50Y135.
 nf2_core/user_data_path/pipeline_datapath/imem_din(24) : SLICE_X51Y139.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(3) : SLICE_X52Y123.
 nf2_core/user_data_path/pipeline_datapath/imem_din(2) : SLICE_X52Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(4) : SLICE_X52Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_din(3) : SLICE_X53Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(6) : SLICE_X53Y129.
 nf2_core/user_data_path/pipeline_datapath/imem_din(20) : SLICE_X53Y139.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12) : SLICE_X54Y112.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(29) : SLICE_X54Y124.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(9) : SLICE_X54Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_din(11) : SLICE_X54Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(1) : SLICE_X55Y113.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(25) : SLICE_X55Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001 : SLICE_X56Y119.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(29) : SLICE_X56Y123.
 nf2_core/user_data_path/pipeline_datapath/imem_din(15) : SLICE_X56Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(25) : SLICE_X56Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(8) : SLICE_X56Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(21) : SLICE_X57Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_din(26) : SLICE_X57Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(27) : SLICE_X57Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(12) : SLICE_X57Y128.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(31) : SLICE_X58Y121.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23) : SLICE_X58Y128.
 nf2_core/user_data_path/pipeline_datapath/imem_din(31) : SLICE_X58Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X59Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12 : SLICE_X59Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)51_SW0_1 : SLICE_X59Y50.
 nf2_core/user_data_path/pipeline_datapath/imem_din(30) : SLICE_X59Y134.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32 : SLICE_X60Y46.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next137 : SLICE_X61Y17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13 : SLICE_X62Y44.
 nf2_core/user_data_path/oq_in_reg_data(20) : SLICE_X62Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3 : SLICE_X68Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(31) :
SLICE_X68Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31) :
SLICE_X69Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1 : SLICE_X69Y127.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N82 : SLICE_X71Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(7) : SLICE_X71Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25) :
SLICE_X72Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0) : SLICE_X72Y128.
 nf2_core/user_data_path/output_queues/oq_regs/addr(2) : SLICE_X72Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41 : SLICE_X76Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(1) : SLICE_X77Y132.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(27) : SLICE_X78Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N124 : SLICE_X80Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N112 : SLICE_X81Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N128 : SLICE_X82Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X82Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)10 : SLICE_X83Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)3 : SLICE_X83Y129.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37) : SLICE_X91Y86.


The following Components are new/changed.
-----------------------------------------
 nf2_core/core_256kb_0_reg_rd_data(24) : SLICE_X8Y99.
 nf2_core/user_data_path/pipeline_datapath/imem_address(1) : SLICE_X31Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_address(2) : SLICE_X34Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_address(3) : SLICE_X29Y124.
 nf2_core/user_data_path/pipeline_datapath/imem_address(4) : SLICE_X24Y131.
 nf2_core/user_data_path/pipeline_datapath/imem_address(6) : SLICE_X35Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_address(8) : SLICE_X28Y128.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(20) : SLICE_X47Y141.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(23) : SLICE_X50Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30 : SLICE_X47Y16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X57Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30 : SLICE_X85Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X84Y21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X46Y21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X32Y24.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X55Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48 : SLICE_X84Y18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X43Y16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X26Y18.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X53Y8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X87Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X32Y29.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X56Y15.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X86Y26.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(16) : SLICE_X50Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000013 :
SLICE_X78Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41 : SLICE_X83Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(16) :
SLICE_X60Y136.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(56) : SLICE_X53Y136.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(74) : SLICE_X53Y141.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(86) : SLICE_X46Y141.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(81) : SLICE_X47Y138.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(82) : SLICE_X52Y144.
 nf2_core/user_data_path/pipeline_datapath/imem32x512/B6 : RAMB16_X4Y16.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2 : SLICE_X99Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004 : SLICE_X71Y126.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X47Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96 : SLICE_X79Y128.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X32Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X55Y14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)96 : SLICE_X71Y133.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103 : SLICE_X86Y24.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X12Y8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X43Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X43Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X63Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97 : SLICE_X59Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X40Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X43Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97 : SLICE_X59Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13 : SLICE_X63Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97 : SLICE_X43Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97 : SLICE_X43Y97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32 : SLICE_X59Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X43Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X61Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28 : SLICE_X60Y50.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002238 : SLICE_X60Y120.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00003038 : SLICE_X20Y133.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376 : SLICE_X82Y102.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002770 : SLICE_X81Y104.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002838 : SLICE_X29Y130.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51 : SLICE_X13Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux000045 : SLICE_X57Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X62Y132.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X79Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X95Y30.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(0) : SLICE_X43Y121.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(1) : SLICE_X44Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(3) : SLICE_X41Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(4) : SLICE_X35Y132.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X44Y39.
 nf2_core/user_data_path/pipeline_datapath_in_reg_ack : SLICE_X35Y138.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N85 : SLICE_X61Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X45Y90.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98620 : SLICE_X44Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98621 : SLICE_X39Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98622 : SLICE_X63Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.98623 : SLICE_X60Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X44Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X63Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X60Y55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N49 : SLICE_X45Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77 : SLICE_X69Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77 : SLICE_X60Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77 : SLICE_X68Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77 : SLICE_X61Y40.
 N412 : SLICE_X116Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X45Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X68Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77 : SLICE_X60Y43.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(3) : SLICE_X51Y138.
 nf2_core/user_data_path/oq_in_reg_addr(0) : SLICE_X71Y131.
 nf2_core/user_data_path/oq_in_reg_addr(4) : SLICE_X60Y135.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X44Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X44Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X67Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132 : SLICE_X59Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(3) :
SLICE_X57Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(9) :
SLICE_X60Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)96 : SLICE_X75Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96 : SLICE_X71Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)96 : SLICE_X72Y132.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001358 : SLICE_X85Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19 : SLICE_X82Y125.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002458 : SLICE_X84Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002858 : SLICE_X84Y96.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N18 : SLICE_X24Y136.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1 : SLICE_X45Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1 : SLICE_X84Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X82Y115.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(28) : SLICE_X56Y118.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(29) : SLICE_X56Y121.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(8) : SLICE_X37Y136.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)163 : SLICE_X71Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)148 : SLICE_X59Y43.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(1) : SLICE_X52Y116.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000138 : SLICE_X35Y117.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(11) : SLICE_X45Y125.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(23) : SLICE_X49Y140.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(0) : SLICE_X56Y115.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(2) : SLICE_X53Y117.
 nf2_core/device_id_reg/reg_rd_data_mux0000(30)13 : SLICE_X8Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000 : SLICE_X82Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X7Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X17Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132 : SLICE_X61Y27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N281 : SLICE_X90Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2 : SLICE_X10Y23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2 : SLICE_X69Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2 : SLICE_X49Y16.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(30) : SLICE_X59Y142.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(16) : SLICE_X43Y141.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N141 : SLICE_X15Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X82Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X78Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N41 : SLICE_X72Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0 : SLICE_X41Y54.
 nf2_core/user_data_path/oq_in_reg_src(1).99874 : SLICE_X45Y135.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1_REPLICA_0 : SLICE_X102Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_1 : SLICE_X66Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_5 : SLICE_X57Y18.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_7 : SLICE_X65Y17.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_8 : SLICE_X14Y4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_9 : SLICE_X11Y8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_10 : SLICE_X1Y6.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(8) : SLICE_X2Y96.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_4 : SLICE_X8Y6.
 nf2_core/user_data_path/pipeline_datapath/imem_address(5) : SLICE_X24Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_address(0) : SLICE_X28Y122.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14 : SLICE_X29Y23.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(78) : SLICE_X33Y132.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(7) : SLICE_X34Y130.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(2) : SLICE_X35Y127.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X38Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32 : SLICE_X40Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32 : SLICE_X41Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6> :
SLICE_X42Y34.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12 : SLICE_X43Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12 : SLICE_X43Y95.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(5) : SLICE_X44Y131.
 nf2_core/user_data_path/pipeline_datapath/imem_din(16) : SLICE_X44Y133.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(20) : SLICE_X44Y139.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(5) : SLICE_X46Y135.
 nf2_core/user_data_path/pipeline_datapath_in_reg_rd_wr_L : SLICE_X47Y130.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(14) : SLICE_X47Y135.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51 : SLICE_X48Y16.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(19) : SLICE_X48Y120.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6) : SLICE_X48Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_din(5) : SLICE_X48Y124.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(2) : SLICE_X48Y126.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(4) : SLICE_X48Y129.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(21) : SLICE_X48Y133.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(10) : SLICE_X48Y141.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(11) : SLICE_X49Y128.
 nf2_core/user_data_path/pipeline_datapath/imem_din(23) : SLICE_X49Y135.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(87) : SLICE_X49Y136.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(24) : SLICE_X49Y141.
 nf2_core/user_data_path/pipeline_datapath/imem_din(7) : SLICE_X50Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(10) : SLICE_X50Y135.
 nf2_core/user_data_path/pipeline_datapath/imem_din(24) : SLICE_X51Y139.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(3) : SLICE_X52Y123.
 nf2_core/user_data_path/pipeline_datapath/imem_din(2) : SLICE_X52Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(4) : SLICE_X52Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_din(3) : SLICE_X53Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(6) : SLICE_X53Y129.
 nf2_core/user_data_path/pipeline_datapath/imem_din(20) : SLICE_X53Y139.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12) : SLICE_X54Y112.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(29) : SLICE_X54Y124.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(9) : SLICE_X54Y125.
 nf2_core/user_data_path/pipeline_datapath/imem_din(11) : SLICE_X54Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(1) : SLICE_X55Y113.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(25) : SLICE_X55Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001 : SLICE_X56Y119.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(29) : SLICE_X56Y123.
 nf2_core/user_data_path/pipeline_datapath/imem_din(15) : SLICE_X56Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(25) : SLICE_X56Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(8) : SLICE_X56Y130.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(21) : SLICE_X57Y122.
 nf2_core/user_data_path/pipeline_datapath/imem_din(26) : SLICE_X57Y126.
 nf2_core/user_data_path/pipeline_datapath/imem_din(27) : SLICE_X57Y127.
 nf2_core/user_data_path/pipeline_datapath/imem_din(12) : SLICE_X57Y128.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(31) : SLICE_X58Y121.
 nf2_core/user_data_path/pipeline_datapath/imem_din(31) : SLICE_X58Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X59Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12 : SLICE_X59Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)51_SW0_1 : SLICE_X59Y50.
 nf2_core/user_data_path/pipeline_datapath/imem_din(30) : SLICE_X59Y134.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32 : SLICE_X60Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13 : SLICE_X62Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3 : SLICE_X68Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31) :
SLICE_X69Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1 : SLICE_X69Y127.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N82 : SLICE_X71Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25) :
SLICE_X72Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41 : SLICE_X76Y135.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(27) : SLICE_X78Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N124 : SLICE_X80Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N112 : SLICE_X81Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N128 : SLICE_X82Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X82Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)3 : SLICE_X83Y129.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37) : SLICE_X91Y86.


The following Nets were re-routed.
----------------------------------
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 reset1_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/udp_reg_wr_data(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_lt0000_cy(6).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/user_data_path/in_arb_in_reg_data(22).
 nf2_core/mac_groups[1].nf2_mac_grp/reset_MAC.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0000_cy(12).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_dvld.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(20).
 nf2_core/user_data_path/reset_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(21).
 nf2_core/user_data_path/oq_in_reg_src(1).
 nf2_core/user_data_path/oq_in_reg_addr(18).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(16).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(5).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(26).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122.
 nf2_core/user_data_path/op_lut_in_reg_addr(5).
 nf2_core/user_data_path/op_lut_in_reg_addr(19).
 nf2_core/user_data_path/output_queues/pkt_stored.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)31.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)16_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/oq_in_reg_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(12).
 nf2_core/user_data_path/udp_reg_addr_in(20).
 nf2_core/user_data_path/output_queues/store_pkt/N54.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0003.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(17).
 nf2_core/user_data_path/udp_reg_addr_in(17).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0019.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0013.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0012.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)16_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0019.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0017.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0016.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0013.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0012.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0019.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0015.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0013.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/user_data_path/output_queues/remove_pkt/N7.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)9.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(16).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)32.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(5).
 nf2_core/udp_reg_wr_data(12).
 nf2_core/udp_reg_wr_data(5).
 nf2_core/user_data_path/in_arb_in_reg_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(7).
 nf2_core/user_data_path/in_arb_in_reg_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(18).
 nf2_core/user_data_path/udp_reg_rd_wr_L_in.
 rgmii_0_io/rgmii_rx_dv_ddr.
 rgmii_0_io/rgmii_rx_dv_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(5)16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8).
 nf2_core/in_ctrl(0)(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/user_data_path/oq_in_reg_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(22).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)112.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0006_
2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(29).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N19.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(22).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30).
 nf2_core/core_256kb_0_reg_addr(6).
 nf2_core/core_256kb_0_reg_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000036.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000025.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)51_SW0_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)51_SW0_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/oq_in_reg_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(7).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/gmac_tx_dvld_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(0).
 nf2_core/core_256kb_0_reg_rd_data(321).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/core_256kb_0_reg_rd_data(326).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/core_256kb_0_reg_wr_data(361).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(19).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(27).
 nf2_core/user_data_path/op_lut_in_reg_data(20).
 nf2_core/user_data_path/op_lut_in_reg_data(12).
 nf2_core/user_data_path/op_lut_in_reg_data(21).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N17.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N17.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N21.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N17.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(18).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_addr_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N1.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15).
 nf2_core/user_data_path/op_lut_in_reg_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N38.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)13.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(9).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_src_out(1).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(7).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(7).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(11).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(9).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(13).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(15).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(5).
 nf2_core/wr_0_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(13).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(16).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(10).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(14).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(19).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(18).
 nf2_core/user_data_path/pipeline_datapath_in_reg_req.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(27).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(2).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0000_cy(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)34.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(42).
 nf2_core/user_data_path/in_arb_in_reg_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(29).
 nf2_core/user_data_path/oq_in_reg_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N40.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(4).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(43).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/user_data_path/pipeline_datapath/imem_rw_address(5).
 nf2_core/core_256kb_0_reg_addr(128).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)18.
 N424.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N52.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/store_pkt/N26.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N25.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N18.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N25.
 nf2_core/nf2_mdio/phy_wr_data(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N100.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13).
 nf2_core/core_256kb_0_reg_rd_data(307).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(8).
 nf2_core/core_256kb_0_reg_rd_data(308).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N30.
 nf2_core/core_256kb_0_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/core_256kb_0_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N2.
 nf2_core/user_data_path/in_arb_in_reg_data(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/op_lut_in_reg_data(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/op_lut_in_reg_data(14).
 nf2_core/user_data_path/op_lut_in_reg_data(8).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(8).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/core_256kb_0_reg_rd_data(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)163.
 nf2_core/core_256kb_0_reg_rd_data(24).
 nf2_core/core_256kb_0_reg_rd_data(479).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1.
 gmii_3_txd_int(7).
 nf2_core/core_256kb_0_reg_rd_data(153).
 nf2_core/core_256kb_0_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N32.
 nf2_core/core_256kb_0_reg_rd_data(5).
 nf2_core/core_256kb_0_reg_rd_data(390).
 nf2_core/core_256kb_0_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack.
 nf2_core/core_256kb_0_reg_rd_data(7).
 nf2_core/core_256kb_0_reg_rd_data(8).
 nf2_core/device_id_reg/reg_rd_data_mux0000(10).
 nf2_core/core_256kb_0_reg_rd_data(459).
 nf2_core/core_256kb_0_reg_rd_data(491).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_overrun.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/core_256kb_0_reg_rd_data(332).
 nf2_core/core_reg_rd_data(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/core_256kb_0_reg_rd_data(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/core_256kb_0_reg_rd_data(366).
 nf2_core/core_256kb_0_reg_rd_data(14).
 nf2_core/core_256kb_0_reg_rd_data(15).
 nf2_core/udp_reg_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_cmp_eq0001.
 nf2_core/user_data_path/op_lut_in_reg_data(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)48.
 nf2_core/user_data_path/oq_in_reg_addr(5).
 nf2_core/user_data_path/oq_in_reg_addr(1).
 nf2_core/user_data_path/oq_in_reg_addr(0).
 nf2_core/core_256kb_0_reg_rd_data(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)48.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(12).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(13).
 nf2_core/udp_reg_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)140.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)12.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N5.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N181.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In8.
 nf2_core/device_id_reg/N21.
 nf2_core/device_id_reg/N20.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(28).
 nf2_core/udp_reg_wr_data(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N8.
 nf2_core/user_data_path/op_lut_in_reg_data(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(59).
 nf2_core/user_data_path/output_queues/enable_send_pkt(7).
 nf2_core/user_data_path/output_queues/enable_send_pkt(4).
 nf2_core/user_data_path/output_queues/enable_send_pkt(3).
 nf2_core/user_data_path/output_queues/enable_send_pkt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N24.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N18.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_ack.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(70).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<2>.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/sram_reg_wr_data(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(67).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281.
 rgmii_2_io/gmii_txd_rising(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a.
 rgmii_2_io/gmii_txd_rising(5).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_empty.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_172(10).
 nf2_core/user_data_path/in_arb_in_reg_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000061.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00017.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out_next.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_badframe.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(1).
 nf2_core/user_data_path/op_lut_in_reg_ack.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(15).
 N426.
 nf2_core/user_data_path/op_lut_in_reg_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src_wr_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N181.
 N416.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86.
 nf2_core/core_reg_wr_data(11).
 nf2_core/core_reg_wr_data(22).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 N412.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(8)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(20).
 nf2_core/device_id_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15).
 nf2_core/udp_reg_addr(20).
 nf2_core/user_data_path/output_queues/store_pkt/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(4
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(25).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N291.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)44.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)31.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(7
).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(55).
 nf2_core/user_data_path/op_lut_in_reg_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(21).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(1).
 N420.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_req.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(69).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_update_d1.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/core_256kb_0_reg_wr_data(340).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000016.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/raddr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)79.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N29.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(64).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(6).
 gmii_0_tx_er_int.
 nf2_core/core_256kb_0_reg_addr(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(13).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N44.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N431.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(18).
 nf2_core/core_256kb_0_reg_addr(10).
 nf2_core/core_256kb_0_reg_addr(11).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)41.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(3).
 nf2_core/in_data(3)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(10).
 gmii_2_txd_int(6).
 nf2_core/nf2_mdio/tri_ctrl(16).
 nf2_core/nf2_mdio/tri_ctrl_mux0000(14).
 nf2_core/nf2_mdio/tri_ctrl(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)46.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched.
 gmii_0_tx_en_int.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6.
 gmii_0_txd_int(0).
 gmii_0_txd_int(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N23.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_eq0001_cy(5).
 rgmii_0_io/gmii_txd_rising(0).
 rgmii_0_io/gmii_txd_rising(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)58.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(68).
 nf2_core/in_data(5)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)72.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(16).
 rgmii_1_io/rgmii_rxd_reg(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In8.
 nf2_core/udp_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2).
 nf2_core/udp_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/sram_reg_wr_data(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(64).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N65.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N62.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)58.
 nf2_core/nf2_dma/sys_txfifo_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/nf2_mdio/wr_data(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N22.
 nf2_core/in_data(7)(39).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N75.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(51).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(58).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N133.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)18.
 nf2_core/nf2_dma/sys_txfifo_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N89.
 N414.
 N422.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(54).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(50).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(24).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)31.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(35).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(19).
 nf2_core/mac_groups[3].nf2_mac_grp/disable_crc_gen.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_next.
 nf2_core/device_id_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(26).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(31).
 nf2_core/nf2_mdio/phy_wr_data(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N5.
 nf2_core/nf2_mdio/wr_data_nxt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(7).
 nf2_core/user_data_path/oq_in_reg_addr(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(35).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(39).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(50).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(27).
 nf2_core/mac_groups[2].nf2_mac_grp/disable_crc_gen.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(18).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg_next.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/in_data(1)(39).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(63).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(40).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_04_2.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(14).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(5).
 nf2_core/user_data_path/pipeline_datapath_in_reg_ack.
 nf2_core/user_data_path/pipeline_datapath_in_reg_src(0).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_src_out(0).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(7).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(2).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)9.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f530.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)232.
 nf2_core/user_data_path/op_lut_in_reg_data(5).
 nf2_core/user_data_path/op_lut_in_reg_addr(9).
 nf2_core/user_data_path/oq_in_reg_data(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(52).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(7)48.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(20).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(14).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)9.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg_next_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/in_arb_in_reg_data(0).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(10).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)13.
 nf2_core/user_data_path/output_queues/remove_pkt/N37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(29).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f519.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(26).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)9.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(28).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux00009.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rq2_wptr(2).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(63).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(26).
 nf2_core/user_data_path/oq_in_reg_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)31.
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(22).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(0).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(29).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(0)163.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(7)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(63).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(18).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(15).
 nf2_core/device_id_reg/reg_rd_data_mux0000(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/tmp_debug(21).
 nf2_core/device_id_reg/N8.
 nf2_core/device_id_reg/reg_rd_data_mux0000(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(5).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbinnext(1).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/device_id_reg/N16.
 nf2_core/device_id_reg/reg_rd_data_mux0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(19).
 nf2_core/device_id_reg/reg_rd_data_mux0000(24)33.
 nf2_core/device_id_reg/reg_rd_data_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(8).
 nf2_core/device_id_reg/N40.
 nf2_core/device_id_reg/reg_rd_data_mux0000(29).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(25).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f513.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(20).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f56.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(14).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f516.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_or0000.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(64).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(20).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(19).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(2).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N20.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(26).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f527.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rq2_wptr(1).
 nf2_core/user_data_path/output_queues/remove_pkt/N39.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/cpci_bus/p2n_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N561.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37).
 nf2_core/user_data_path/op_lut_in_reg_addr(10).
 nf2_core/user_data_path/op_lut_in_reg_addr(21).
 nf2_core/user_data_path/op_lut_in_reg_addr(14).
 nf2_core/user_data_path/op_lut_in_reg_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/out_data(3)(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70.
 nf2_core/out_data(5)(56).
 nf2_core/out_data(7)(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(16).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(31).
 nf2_core/cpci_reg_wr_data(8).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(56).
 nf2_core/out_data(6)(12).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(11).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(21).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(23).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(24).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/out_data(7)(42).
 nf2_core/out_data(6)(61).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(27)56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(2).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(20).
 nf2_core/device_id_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N110.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(5).
 nf2_core/core_reg_rd_data(26).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(38).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(32).
 nf2_core/user_data_path/pipeline_datapath/imem_wdata(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f51.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f55.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(36).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)17.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(38).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(6)48.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(19).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(20).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001332.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001358.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(29).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003032.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003058.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003076.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long(0).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(22).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(3).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(23).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(56).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(49).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002432.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002458.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002476.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N12.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(31).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(25).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002726.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002752.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002770.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(7).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(61).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(34).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002832.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002858.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002876.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002932.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002958.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002976.
 nf2_core/device_id_reg/N44.
 nf2_core/cpu_q_dma_wr_data(1)(21).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(33).
 nf2_core/user_data_path/op_lut_in_reg_data(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(20).
 nf2_core/user_data_path/op_lut_in_reg_data(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(36).
 nf2_core/user_data_path/op_lut_in_reg_data(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/user_data_path/op_lut_in_reg_data(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(1).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000_10_f525.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(46).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/device_id_reg/N23.
 nf2_core/device_id_reg/N32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(0).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(2).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(4).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(0).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/device_id_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N104.
 nf2_core/user_data_path/op_lut_in_reg_addr(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next137.
 nf2_core/user_data_path/op_lut_in_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/pipeline_datapath/imem_write(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(21).
 nf2_core/device_id_reg/N42.
 nf2_core/device_id_reg/reg_rd_data_mux0000(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(19).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(28).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N32.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(29).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N30.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(8).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(22).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(22).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(1).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_data_out(1).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(31).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(25).
 nf2_core/user_data_path/in_arb_in_reg_data(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000265.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(10).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(11).
 nf2_core/user_data_path/pipeline_datapath/hwreg1(13).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N36.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(11).
 nf2_core/user_data_path/op_lut_in_reg_data(4).
 nf2_core/device_id_reg/reg_rd_data_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(7).
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(0).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000109.
 nf2_core/core_256kb_0_reg_wr_data(285).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N34.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N28.
 nf2_core/user_data_path/output_queues/store_pkt/N42.
 nf2_core/user_data_path/pipeline_datapath/module_regs/sw_reg_data_out(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N26.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N22.
 nf2_core/user_data_path/output_queues/remove_pkt/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N19.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N54.
 rgmii_1_io/rgmii_rxd_reg(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)131.
 rgmii_1_io/gmii_rxd_reg(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 rgmii_1_io/gmii_rxd_reg(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(5).
 gmii_2_txd_int(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)21.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(9).
 gmii_2_txd_int(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N23.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(27).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/udp_reg_addr(17).
 nf2_core/user_data_path/pipeline_datapath_in_reg_src(1).
 nf2_core/core_256kb_0_reg_addr(195).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/udp_reg_wr_data(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N01.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N19.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/user_data_path/op_lut_in_reg_src(1).
 nf2_core/user_data_path/in_arb_in_reg_src(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(22).
 N418.
 nf2_core/udp_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(61).
 nf2_core/device_id_reg/reg_rd_data_mux0000(8).
 nf2_core/device_id_reg/reg_rd_data_mux0000(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/user_data_path/pipeline_datapath/hwreg1(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/user_data_path/op_lut_in_reg_addr(18).
 nf2_core/user_data_path/pipeline_datapath/module_regs/hw_reg_addr_out_swapped(5).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)26.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(6).


The following Nets are new/changed.
-----------------------------------
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(85).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N64.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)96.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(91).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(80).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)96.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)96.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N74.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)96.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(0)252.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)96.
 nf2_core/device_id_reg/N231.
 nf2_core/device_id_reg/N10.
 nf2_core/device_id_reg/N25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N301.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N138.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N46.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N4.
 N428.
 nf2_core/device_id_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)7_1.
 nf2_core/device_id_reg/N65.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)13.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(76).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(84).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(83).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(77).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(93).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(90).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(94).
 nf2_core/device_id_reg/N67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In103.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/device_id_reg/N251.
 nf2_core/device_id_reg/reg_rd_data_mux0000(14)52_1.
 nf2_core/device_id_reg/N38.
 nf2_core/device_id_reg/reg_rd_data_mux0000(24)55.
 nf2_core/device_id_reg/reg_rd_data_mux0000(26)_2.
 nf2_core/device_id_reg/N30.
 nf2_core/device_id_reg/reg_rd_data_mux0000(29)20.
 nf2_core/device_id_reg/reg_rd_data_mux0000(29)41.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N141.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N141.
 nf2_core/user_data_path/pipeline_datapath/imem_address(0).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(1).
 nf2_core/user_data_path/pipeline_datapath/imem_address(1).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(2).
 nf2_core/user_data_path/pipeline_datapath/imem_address(2).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(3).
 nf2_core/user_data_path/pipeline_datapath/imem_address(3).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(4).
 nf2_core/user_data_path/pipeline_datapath/imem_address(4).
 nf2_core/user_data_path/pipeline_datapath/imem_address(5).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(6).
 nf2_core/user_data_path/pipeline_datapath/imem_address(6).
 nf2_core/user_data_path/pipeline_datapath/imem_address(7).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(8).
 nf2_core/user_data_path/pipeline_datapath/imem_address(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta_xor(0)1_1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta_xor(0)1_1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta_xor(0)1_1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta_xor(0)1_1.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000047.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)37.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In30.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In14.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000013.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000013.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000047.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(74).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(86).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(78).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(87).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(88).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(89).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(81).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(82).
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(92).
 nf2_core/user_data_path/pipeline_datapath/imem_din(0).
 nf2_core/user_data_path/pipeline_datapath/imem_din(1).
 nf2_core/user_data_path/pipeline_datapath/imem_din(2).
 nf2_core/user_data_path/pipeline_datapath/imem_din(3).
 nf2_core/user_data_path/pipeline_datapath/imem_din(4).
 nf2_core/user_data_path/pipeline_datapath/imem_din(5).
 nf2_core/user_data_path/pipeline_datapath/imem_din(6).
 nf2_core/user_data_path/pipeline_datapath/imem_din(7).
 nf2_core/user_data_path/pipeline_datapath/imem_din(8).
 nf2_core/user_data_path/pipeline_datapath/imem_din(9).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)37.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty_val417.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N69.
 nf2_core/user_data_path/pipeline_datapath/imem_we.
 nf2_core/user_data_path/pipeline_datapath/imem_din(10).
 nf2_core/user_data_path/pipeline_datapath/imem_din(11).
 nf2_core/user_data_path/pipeline_datapath/imem_din(12).
 nf2_core/user_data_path/pipeline_datapath/imem_din(13).
 nf2_core/user_data_path/pipeline_datapath/imem_din(14).
 nf2_core/user_data_path/pipeline_datapath/imem_din(15).
 nf2_core/user_data_path/pipeline_datapath/imem_din(16).
 nf2_core/user_data_path/pipeline_datapath/imem_din(17).
 nf2_core/user_data_path/pipeline_datapath/imem_din(18).
 nf2_core/user_data_path/pipeline_datapath/imem_din(19).
 nf2_core/user_data_path/pipeline_datapath/imem_din(20).
 nf2_core/user_data_path/pipeline_datapath/imem_din(21).
 nf2_core/user_data_path/pipeline_datapath/imem_din(22).
 nf2_core/user_data_path/pipeline_datapath/imem_din(23).
 nf2_core/user_data_path/pipeline_datapath/imem_din(24).
 nf2_core/user_data_path/pipeline_datapath/imem_din(25).
 nf2_core/user_data_path/pipeline_datapath/imem_din(26).
 nf2_core/user_data_path/pipeline_datapath/imem_din(27).
 nf2_core/user_data_path/pipeline_datapath/imem_din(28).
 nf2_core/user_data_path/pipeline_datapath/imem_din(29).
 nf2_core/user_data_path/pipeline_datapath/imem_din(30).
 nf2_core/user_data_path/pipeline_datapath/imem_din(31).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(0).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(1).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(2).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(3).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(4).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(5).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(6).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(7).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(8).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(9).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(10).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(11).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(12).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(13).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(14).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(15).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(16).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(17).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(18).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(19).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(20).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(21).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(22).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(23).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(24).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(25).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(26).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(27).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(28).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(29).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(30).
 nf2_core/user_data_path/pipeline_datapath/imem_dout_wire(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/device_id_reg/reg_rd_data_mux0000(22)28.
 nf2_core/device_id_reg/reg_rd_data_mux0000(22)22.
 nf2_core/device_id_reg/reg_rd_data_mux0000(22)42.
 nf2_core/device_id_reg/N35.
 nf2_core/device_id_reg/reg_rd_data_mux0000(26)_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000044.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(75).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux00008.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000044.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(2)97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)97.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(95).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(79).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)97.
 nf2_core/device_id_reg/reg_rd_data_mux0000(0)_SW0_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(5)28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000047.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)104_2.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N16.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(17).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001038.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(19).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001238.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(27).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002138.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(20).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001438.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(28).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002238.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(7).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00003038.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(29).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002338.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(8).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00003138.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(22).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001638.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(3).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002438.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(23).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001738.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(1).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002385.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(31).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002638.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(25).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00001938.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(5).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux00002838.
 nf2_core/device_id_reg/N59.
 nf2_core/device_id_reg/reg_rd_data_mux0000(30)13.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N25.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N25.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N25.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)51.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux000045.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1.
 nf2_core/device_id_reg/N57.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(0).
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(2).
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(4).
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(6).
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(9).
 nf2_core/device_id_reg/reg_rd_data_mux0000(22)9_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/user_data_path/pipeline_datapath/module_regs/software_regs(73).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00008.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N66.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/device_id_reg/reg_rd_data_mux0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/device_id_reg/N121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000044.
 nf2_core/device_id_reg/N47.
 nf2_core/device_id_reg/N46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(1)132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00005.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)104_SW1_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)104.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N78.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N126.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N72.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N120.
 nf2_core/device_id_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N118.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N76.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(21).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000040.
 nf2_core/device_id_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N70.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(30).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N60.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init_1.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N46.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N56.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N44.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N54.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N401.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N52.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N48.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N50.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000138.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(10).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000338.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(11).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000438.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(12).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000538.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(13).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000638.
 nf2_core/user_data_path/pipeline_datapath/imem_rdata(15).
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/Mmux_reg_data_out_mux0000838.
 nf2_core/device_id_reg/reg_rd_data_mux0000(5)16.
 nf2_core/device_id_reg/reg_rd_data_mux0000(22)9.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N281.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N281.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N281.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N281.
 nf2_core/user_data_path/output_port_lookup/N2.
 nf2_core/user_data_path/pipeline_datapath/module_regs/.generic_hw_regs/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1_REPLICA_0_lut.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1_REPLICA_0.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_1_lut.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_5.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_7_lut.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_8_lut.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000161_REPLICA_11.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length101_INV_0_REPLICA_12.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_REPLICA_10_lut.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/device_id_reg/N49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_4_lut.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2.
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(5).
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N141.
 nf2_core/user_data_path/pipeline_datapath/imem_address_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)24.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_REPLICA_6_lut.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(4)24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_190(3)24.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N141.
