{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573813505404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573813505413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 11:25:05 2019 " "Processing started: Fri Nov 15 11:25:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573813505413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813505413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParPort -c ParPort " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParPort -c ParPort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813505413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573813506392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573813506392 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "parport.qsys " "Elaborating Platform Designer system entity \"parport.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573813521548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:28 Progress: Loading quartus/parport.qsys " "2019.11.15.11:25:28 Progress: Loading quartus/parport.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813528094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:29 Progress: Reading input file " "2019.11.15.11:25:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813529320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:29 Progress: Adding ParPort_0 \[ParPort 1.0\] " "2019.11.15.11:25:29 Progress: Adding ParPort_0 \[ParPort 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813529494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module ParPort_0 " "2019.11.15.11:25:32 Progress: Parameterizing module ParPort_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding ParPort_1 \[ParPort 1.0\] " "2019.11.15.11:25:32 Progress: Adding ParPort_1 \[ParPort 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module ParPort_1 " "2019.11.15.11:25:32 Progress: Parameterizing module ParPort_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.11.15.11:25:32 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module clk_0 " "2019.11.15.11:25:32 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\] " "2019.11.15.11:25:32 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module epcs_flash_controller_0 " "2019.11.15.11:25:32 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.11.15.11:25:32 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module jtag_uart_0 " "2019.11.15.11:25:32 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.11.15.11:25:32 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module nios2_gen2_0 " "2019.11.15.11:25:32 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.11.15.11:25:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Parameterizing module onchip_memory2_0 " "2019.11.15.11:25:32 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:32 Progress: Building connections " "2019.11.15.11:25:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813532996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:33 Progress: Parameterizing connections " "2019.11.15.11:25:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813533078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:33 Progress: Validating " "2019.11.15.11:25:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813533080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.11:25:34 Progress: Done reading input file " "2019.11.15.11:25:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813534661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parport.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Parport.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813536692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parport.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Parport.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813536693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parport: Generating parport \"parport\" for QUARTUS_SYNTH " "Parport: Generating parport \"parport\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813537751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ParPort_0: \"parport\" instantiated ParPort \"ParPort_0\" " "ParPort_0: \"parport\" instantiated ParPort \"ParPort_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813547314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'parport_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'parport_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813547340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=parport_epcs_flash_controller_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0003_epcs_flash_controller_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0003_epcs_flash_controller_0_gen//parport_epcs_flash_controller_0_component_configuration.pl\}  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=parport_epcs_flash_controller_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0003_epcs_flash_controller_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0003_epcs_flash_controller_0_gen//parport_epcs_flash_controller_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813547340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'parport_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'parport_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"parport\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"parport\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'parport_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'parport_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=parport_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0004_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0004_jtag_uart_0_gen//parport_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=parport_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0004_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0004_jtag_uart_0_gen//parport_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'parport_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'parport_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"parport\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"parport\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813548999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"parport\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"parport\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813550112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'parport_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'parport_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813550143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=parport_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0005_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0005_onchip_memory2_0_gen//parport_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=parport_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0005_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0005_onchip_memory2_0_gen//parport_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813550143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'parport_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'parport_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813550914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"parport\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"parport\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813550938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813556454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813557071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813557699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813558309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813558900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"parport\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"parport\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813562748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"parport\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"parport\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813562797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"parport\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"parport\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813562848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'parport_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'parport_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813562906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=parport_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0008_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0008_cpu_gen//parport_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=parport_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0008_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_2577089651062504094.dir/0008_cpu_gen//parport_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813562906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:04 (*) Starting Nios II generation " "Cpu: # 2019.11.15 11:26:04 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:04 (*)   Checking for plaintext license. " "Cpu: # 2019.11.15 11:26:04 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.11.15 11:26:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.15 11:26:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.15 11:26:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Plaintext license not found. " "Cpu: # 2019.11.15 11:26:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.15 11:26:05 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.11.15 11:26:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.15 11:26:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.15 11:26:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.11.15 11:26:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.15 11:26:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)   Creating all objects for CPU " "Cpu: # 2019.11.15 11:26:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:05 (*)     Testbench " "Cpu: # 2019.11.15 11:26:05 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)     Instruction decoding " "Cpu: # 2019.11.15 11:26:06 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)       Instruction fields " "Cpu: # 2019.11.15 11:26:06 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)       Instruction decodes " "Cpu: # 2019.11.15 11:26:06 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.15 11:26:06 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)       Instruction controls " "Cpu: # 2019.11.15 11:26:06 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:06 (*)     Pipeline frontend " "Cpu: # 2019.11.15 11:26:06 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:07 (*)     Pipeline backend " "Cpu: # 2019.11.15 11:26:07 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:10 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.15 11:26:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:12 (*)   Creating encrypted RTL " "Cpu: # 2019.11.15 11:26:12 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 11:26:13 (*) Done Nios II generation " "Cpu: # 2019.11.15 11:26:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'parport_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'parport_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813573926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ParPort_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ParPort_0_avalon_slave_0_burst_adapter\" " "ParPort_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ParPort_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ParPort_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ParPort_0_avalon_slave_0_rsp_width_adapter\" " "ParPort_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ParPort_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813574800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813575927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813577055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813577076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813577091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parport: Done \"parport\" with 35 modules, 64 files " "Parport: Done \"parport\" with 35 modules, 64 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813577098 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "parport.qsys " "Finished elaborating Platform Designer system entity \"parport.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573813578592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallelport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "ParallelPort.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/ParallelPort.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "ParallelPort.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/ParallelPort.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/parport.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/parport.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport " "Found entity 1: parport" {  } { { "db/ip/parport/parport.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/parport.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parallelport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/parport/submodules/parallelport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/parport/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/parport/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/parport/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/parport/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/parport/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/parport/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/parport/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580165 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/parport/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580178 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580178 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580178 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580178 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/parport/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/parport/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/parport/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/parport/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580217 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/parport/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/parport/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/parport/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/parport/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/parport/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/parport/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/parport/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/parport/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/parport/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_epcs_flash_controller_0.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/parport/submodules/parport_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_epcs_flash_controller_0_sub " "Found entity 1: parport_epcs_flash_controller_0_sub" {  } { { "db/ip/parport/submodules/parport_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580262 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_parport_epcs_flash_controller_0_atom " "Found entity 2: tornado_parport_epcs_flash_controller_0_atom" {  } { { "db/ip/parport/submodules/parport_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580262 ""} { "Info" "ISGN_ENTITY_NAME" "3 parport_epcs_flash_controller_0 " "Found entity 3: parport_epcs_flash_controller_0" {  } { { "db/ip/parport/submodules/parport_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_epcs_flash_controller_0.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_irq_mapper " "Found entity 1: parport_irq_mapper" {  } { { "db/ip/parport/submodules/parport_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/parport/submodules/parport_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_jtag_uart_0_sim_scfifo_w " "Found entity 1: parport_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/parport/submodules/parport_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580276 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_jtag_uart_0_scfifo_w " "Found entity 2: parport_jtag_uart_0_scfifo_w" {  } { { "db/ip/parport/submodules/parport_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580276 ""} { "Info" "ISGN_ENTITY_NAME" "3 parport_jtag_uart_0_sim_scfifo_r " "Found entity 3: parport_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/parport/submodules/parport_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580276 ""} { "Info" "ISGN_ENTITY_NAME" "4 parport_jtag_uart_0_scfifo_r " "Found entity 4: parport_jtag_uart_0_scfifo_r" {  } { { "db/ip/parport/submodules/parport_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580276 ""} { "Info" "ISGN_ENTITY_NAME" "5 parport_jtag_uart_0 " "Found entity 5: parport_jtag_uart_0" {  } { { "db/ip/parport/submodules/parport_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0 " "Found entity 1: parport_mm_interconnect_0" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_avalon_st_adapter " "Found entity 1: parport_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: parport_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_cmd_demux " "Found entity 1: parport_mm_interconnect_0_cmd_demux" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_cmd_demux_001 " "Found entity 1: parport_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_cmd_mux " "Found entity 1: parport_mm_interconnect_0_cmd_mux" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_cmd_mux_001 " "Found entity 1: parport_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parport_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parport_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_router_default_decode " "Found entity 1: parport_mm_interconnect_0_router_default_decode" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580334 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_mm_interconnect_0_router " "Found entity 2: parport_mm_interconnect_0_router" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parport_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parport_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_router_001_default_decode " "Found entity 1: parport_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580342 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_mm_interconnect_0_router_001 " "Found entity 2: parport_mm_interconnect_0_router_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parport_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parport_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_router_002_default_decode " "Found entity 1: parport_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580348 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_mm_interconnect_0_router_002 " "Found entity 2: parport_mm_interconnect_0_router_002" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parport_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parport_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_router_003_default_decode " "Found entity 1: parport_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580355 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_mm_interconnect_0_router_003 " "Found entity 2: parport_mm_interconnect_0_router_003" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parport_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parport_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at parport_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573813580358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_router_004_default_decode " "Found entity 1: parport_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580362 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_mm_interconnect_0_router_004 " "Found entity 2: parport_mm_interconnect_0_router_004" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_rsp_demux " "Found entity 1: parport_mm_interconnect_0_rsp_demux" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_rsp_demux_001 " "Found entity 1: parport_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_rsp_mux " "Found entity 1: parport_mm_interconnect_0_rsp_mux" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parport_mm_interconnect_0_rsp_mux_001 " "Found entity 1: parport_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0 " "Found entity 1: parport_nios2_gen2_0" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813580387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813580387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: parport_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "2 parport_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: parport_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "3 parport_nios2_gen2_0_cpu_bht_module " "Found entity 3: parport_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "4 parport_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: parport_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "5 parport_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: parport_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "6 parport_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: parport_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "7 parport_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: parport_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "8 parport_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: parport_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "9 parport_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: parport_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "10 parport_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: parport_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "11 parport_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: parport_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "12 parport_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: parport_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "13 parport_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: parport_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "14 parport_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: parport_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "15 parport_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: parport_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "16 parport_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: parport_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "17 parport_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: parport_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "18 parport_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: parport_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "19 parport_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: parport_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "20 parport_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: parport_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "21 parport_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: parport_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "22 parport_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: parport_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "23 parport_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: parport_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "24 parport_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: parport_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "25 parport_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: parport_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "26 parport_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: parport_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""} { "Info" "ISGN_ENTITY_NAME" "27 parport_nios2_gen2_0_cpu " "Found entity 27: parport_nios2_gen2_0_cpu" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: parport_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: parport_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: parport_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_mult_cell " "Found entity 1: parport_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_nios2_gen2_0_cpu_test_bench " "Found entity 1: parport_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/parport/submodules/parport_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/parport/submodules/parport_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/parport/submodules/parport_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parport_onchip_memory2_0 " "Found entity 1: parport_onchip_memory2_0" {  } { { "db/ip/parport/submodules/parport_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573813581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "parport_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at parport_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/parport/submodules/parport_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parport_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1573813581439 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "ParallelPort " "Top-level entity \"ParallelPort\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "ParallelPort c:/intelfpga_lite/parport/hw/quartus/db/ip/parport/submodules/parallelport.vhd parport " "Instance could be entity \"ParallelPort\" in file c:/intelfpga_lite/parport/hw/quartus/db/ip/parport/submodules/parallelport.vhd compiled in library parport" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 5 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1573813581728 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "ParallelPort ParallelPort.vhd work " "Instance could be entity \"ParallelPort\" in file ParallelPort.vhd compiled in library work" {  } { { "ParallelPort.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/ParallelPort.vhd" 5 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1573813581728 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1573813581728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParallelPort " "Elaborating entity \"ParallelPort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573813581732 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iRegPin parallelport.vhd(46) " "VHDL Process Statement warning at parallelport.vhd(46): inferring latch(es) for signal or variable \"iRegPin\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573813581734 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[0\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[0\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581736 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[1\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[1\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581736 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[2\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[2\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581736 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[3\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[3\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581736 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[4\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[4\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581736 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[5\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[5\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581737 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[6\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[6\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581737 "|ParallelPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iRegPin\[7\] parallelport.vhd(46) " "Inferred latch for \"iRegPin\[7\]\" at parallelport.vhd(46)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581737 "|ParallelPort"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "iRegPin\[7\] parallelport.vhd(43) " "Can't resolve multiple constant drivers for net \"iRegPin\[7\]\" at parallelport.vhd(43)" {  } { { "db/ip/parport/submodules/parallelport.vhd" "" { Text "C:/intelFPGA_lite/ParPort/hw/quartus/db/ip/parport/submodules/parallelport.vhd" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573813581738 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "para