vhdl work "\\pluto\users\AlTaylor\mid_dcm.vhd"
vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab3\sram_test\low_dcm.vhd"
vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab2\heartbeat COMPLETED\heartbeat.vhd"
vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab2\heartbeat COMPLETED\top.vhd"
