

================================================================
== Vitis HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Sun Nov  3 13:43:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    125|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      72|   6610|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     438|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     510|   6954|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1  |        0|   0|  36|   179|    0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2  |        0|   0|  36|   179|    0|
    |mul_32s_32s_32_1_1_U403                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U404                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U405                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U406                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U407                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U408                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |Total                                              |                                         |        0|   0|  72|  6610|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub56_fu_149_p2                                                      |         +|   0|  0|  39|          32|           2|
    |sub_fu_163_p2                                                        |         +|   0|  0|  39|          32|           2|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_92_p2                                                   |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                                                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                                                      |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0| 125|         100|           9|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  93|         19|    1|         19|
    |ap_done                         |   9|          2|    1|          2|
    |connect_8_blk_n                 |   9|          2|    1|          2|
    |connect_8_read                  |  20|          4|    1|          4|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |  59|         11|   64|        704|
    |out_stream_TVALID_int_regslice  |  20|          4|    1|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 219|         44|   70|        737|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_256                                               |  32|   0|   32|          0|
    |KER_size_0_reg_241                                              |  32|   0|   32|          0|
    |KER_size_1_reg_251                                              |  32|   0|   32|          0|
    |OFM_bound_reg_272                                               |  32|   0|   32|          0|
    |OFM_size_0_reg_246                                              |  32|   0|   32|          0|
    |OFM_size_1_reg_267                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  18|   0|   18|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln50_reg_174                                               |   1|   0|    1|          0|
    |sub56_reg_262                                                   |  32|   0|   32|          0|
    |sub_reg_278                                                     |  32|   0|   32|          0|
    |valIn_35_reg_178                                                |  32|   0|   32|          0|
    |valIn_36_reg_188                                                |  32|   0|   32|          0|
    |valIn_37_reg_199                                                |  32|   0|   32|          0|
    |valIn_39_reg_214                                                |  32|   0|   32|          0|
    |valIn_40_reg_225                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 438|   0|  438|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|connect_8_dout            |   in|   32|     ap_fifo|       connect_8|       pointer|
|connect_8_num_data_valid  |   in|    7|     ap_fifo|       connect_8|       pointer|
|connect_8_fifo_cap        |   in|    7|     ap_fifo|       connect_8|       pointer|
|connect_8_empty_n         |   in|    1|     ap_fifo|       connect_8|       pointer|
|connect_8_read            |  out|    1|     ap_fifo|       connect_8|       pointer|
|out_stream_TDATA          |  out|   64|        axis|      out_stream|       pointer|
|out_stream_TVALID         |  out|    1|        axis|      out_stream|       pointer|
|out_stream_TREADY         |   in|    1|        axis|      out_stream|       pointer|
+--------------------------+-----+-----+------------+----------------+--------------+

