
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;
 int AHB_20_22MHZ ;
 int AR9170_GPIO_REG_PORT_DATA ;
 int AR9170_GPIO_REG_PORT_TYPE ;
 int AR9170_MAC_POWER_STATE_CTRL_RESET ;
 int AR9170_MAC_REG_DMA_TRIGGER ;
 int AR9170_MAC_REG_POWER_STATE_CTRL ;
 int AR9170_PHY_ACTIVE_DIS ;
 int AR9170_PHY_ADC_CTL_OFF_PWDADC ;
 int AR9170_PHY_ADC_CTL_OFF_PWDDAC ;
 int AR9170_PHY_ADC_SCTL_SEL_EXTERNAL_RADIO ;
 int AR9170_PHY_ADC_SCTL_SEL_INTERNAL_ADDAC ;
 int AR9170_PHY_REG_ACTIVE ;
 int AR9170_PHY_REG_ADC_CTL ;
 int AR9170_PHY_REG_ADC_SERIAL_CTL ;
 int AR9170_PTA_DMA_MODE_CTRL_DISABLE_USB ;
 int AR9170_PTA_DMA_MODE_CTRL_RESET ;
 int AR9170_PTA_REG_DMA_MODE_CTRL ;
 int AR9170_PWR_REG_BASE ;
 int AR9170_PWR_REG_PLL_ADDAC ;
 int AR9170_PWR_REG_RESET ;
 int AR9170_PWR_RESET_COMMIT_RESET_MASK ;
 int AR9170_PWR_RESET_DMA_MASK ;
 int AR9170_PWR_RESET_WLAN_MASK ;
 int AR9170_USB_DMA_CTL_DOWN_STREAM ;
 int AR9170_USB_DMA_CTL_ENABLE_FROM_DEVICE ;
 int AR9170_USB_DMA_CTL_ENABLE_TO_DEVICE ;
 int AR9170_USB_DMA_CTL_UP_PACKET_MODE ;
 int AR9170_USB_REG_DMA_CTL ;
 int andl (int ,int) ;
 int clock_set (int ,int) ;
 int orl (int ,int) ;
 int set (int,int) ;

__attribute__((used)) static void turn_power_off(void)
{
 set(AR9170_PHY_REG_ACTIVE, AR9170_PHY_ACTIVE_DIS);
 set(AR9170_PHY_REG_ADC_CTL, 0xa0000000 |
     AR9170_PHY_ADC_CTL_OFF_PWDADC | AR9170_PHY_ADC_CTL_OFF_PWDDAC);


 set(AR9170_GPIO_REG_PORT_DATA, 0);
 set(AR9170_GPIO_REG_PORT_TYPE, 0xf);

 set(AR9170_PWR_REG_BASE, 0x40021);

 set(AR9170_MAC_REG_DMA_TRIGGER, 0);

 andl(AR9170_USB_REG_DMA_CTL, ~(AR9170_USB_DMA_CTL_ENABLE_TO_DEVICE |
           AR9170_USB_DMA_CTL_ENABLE_FROM_DEVICE |
           AR9170_USB_DMA_CTL_UP_PACKET_MODE |
           AR9170_USB_DMA_CTL_DOWN_STREAM));


 orl(AR9170_PTA_REG_DMA_MODE_CTRL, AR9170_PTA_DMA_MODE_CTRL_RESET);
 andl(AR9170_PTA_REG_DMA_MODE_CTRL, ~AR9170_PTA_DMA_MODE_CTRL_RESET);

 orl(AR9170_PTA_REG_DMA_MODE_CTRL, AR9170_PTA_DMA_MODE_CTRL_DISABLE_USB);

 set(AR9170_MAC_REG_POWER_STATE_CTRL,
     AR9170_MAC_POWER_STATE_CTRL_RESET);


 set(AR9170_PWR_REG_RESET, AR9170_PWR_RESET_COMMIT_RESET_MASK |
      AR9170_PWR_RESET_DMA_MASK |
      AR9170_PWR_RESET_WLAN_MASK);
 set(AR9170_PWR_REG_RESET, 0x0);

 clock_set(AHB_20_22MHZ, 0);

 set(AR9170_PWR_REG_PLL_ADDAC, 0x5163);
 set(AR9170_PHY_REG_ADC_SERIAL_CTL, AR9170_PHY_ADC_SCTL_SEL_EXTERNAL_RADIO);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0xf8);
 set(0x1c589c, 0x27);
 set(0x1c589c, 0xf9);
 set(0x1c589c, 0x90);
 set(0x1c589c, 0x04);
 set(0x1c589c, 0x48);
 set(0x1c589c, 0x19);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0x70);
 set(0x1c589c, 0x0c);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c589c, 0);
 set(0x1c58c4, 0);
 set(AR9170_PHY_REG_ADC_SERIAL_CTL, AR9170_PHY_ADC_SCTL_SEL_INTERNAL_ADDAC);
}
