LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY contador IS	
	PORT(
		iSW :   IN STD_LOGIC_VECTOR (1 downto 0);
		iKEY :   IN STD_LOGIC_VECTOR (0 downto 0);
		oHEX0_D : OUT STD_LOGIC_VECTOR (7 downto 0);
		oHEX0_DP : OUT STD_LOGIC;
		oHEX1_D : OUT STD_LOGIC_VECTOR (7 downto 0);
		oHEX1_DP : OUT STD_LOGIC
	);
END contador;

ARCHITECTURE hardwareContador OF contador IS 

	COMPONENT FlipFlopT IS
		PORT(   iSW:   IN STD_LOGIC;
				iSW1:   IN STD_LOGIC;
				iKEY:   IN STD_LOGIC;
				oLEDR : OUT STD_LOGIC
		);
	END COMPONENT;	
	
	COMPONENT BinToHex8 IS
		PORT (
			iSW : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			oHEX0_D : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			oHEX1_D : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
			oHEX0_DP : OUT STD_LOGIC;
			oHEX1_DP : OUT STD_LOGIC
		);
	END COMPONENT;
	
	SIGNAL s : STD_LOGIC_VECTOR(7 downto 0);
	SIGNAL e : STD_LOGIC_VECTOR(6 DOWNTO 0);
	
	BEGIN
	
	cont1 : FlipFlopT port map(iSW(0),not iSW(1), iKEY(0), s(0));
	e(0) <= iSW(0) AND s(0);
	cont2 : FlipFlopT port map(e(0),not iSW(1), iKEY(0), s(1));
	e(1) <= e(0) AND s(1);
	cont3 : FlipFlopT port map(e(1),not iSW(1), iKEY(0), s(2));
	e(2) <= e(1) AND s(2);
	cont4 : FlipFlopT port map(e(2),not iSW(1), iKEY(0), s(3));
	e(3) <= e(2) AND s(3);
	cont5 : FlipFlopT port map(e(3),not iSW(1),iKEY(0), s(4));
	e(4) <= e(3) AND s(4);
	cont6 : FlipFlopT port map(e(4),not iSW(1), iKEY(0), s(5));
	e(5) <= e(4) AND s(5);
	cont7 : FlipFlopT port map(e(5),not iSW(1), iKEY(0), s(6));
	e(6) <= e(5) AND s(6);
	cont8 : FlipFlopT port map(e(6),not iSW(1), iKEY(0), s(7));
	
	hex : BinToHex8 port map(s(7 downto 0),oHEX0_D(6 downto 0), oHEX1_D(6 downto 0),oHEX0_DP,oHEX1_DP);  
	
	END hardwareContador;
	