# CMOS-inverter

Designed a CMOS inverter to analyse trip point and rise-time and fall-time. The widths of the PMOS and NMOS were varied to get trip point of VDD/2 i.e., 0.9V. And he sthe other experient is to ensure that the rise and fall time of the CMOS inverter is the same.
