<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="14.7" />
  <FPGA family="spartan6" device="xc6slx45" package="csg324" speedgrade="-3" />
  <File Type="MHS" URL="../../mb_system.mhs" />
  <File Type="UCF" URL="../../data\mb_system.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" />
  <File Type="CSDEV" URL="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" />
  <File Type="CSDEV" URL="../../pcores/wing_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/wing_v1_00_a/hdl/vhdl/wing.vhd" />
  <File Type="CSDEV" URL="../../pcores/timebase_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/timebase_v1_00_a/hdl/vhdl/timebase.vhd" />
  <File Type="CSDEV" URL="../../pcores/uart_v1_00_a/hdl/verilog/uart_rx6.v" />
  <File Type="CSDEV" URL="../../pcores/uart_v1_00_a/hdl/verilog/uart_tx6.v" />
  <File Type="CSDEV" URL="../../pcores/uart_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/uart_v1_00_a/hdl/vhdl/uart.vhd" />
  <File Type="CSDEV" URL="../../pcores/spi_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/spi_v1_00_a/hdl/vhdl/spi.vhd" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/dac.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/syn_fifo.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/calc_phase_inc.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/calc_rhythm_phase.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/edge_detector.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/env_rate_counter.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/envelope_generator.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/ksl_add_rom.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/operator.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/opl3_exp_lut.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/opl3_log_sine_lut.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/phase_generator.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/tremolo.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/vibrato.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/verilog/opl2.v" />
  <File Type="CSDEV" URL="../../pcores/sound_v1_00_a/hdl/vhdl/sound.vhd" />
  <File Type="CSDEV" URL="../../pcores/ps2_v1_00_a/hdl/verilog/PS2_Command_Out.v" />
  <File Type="CSDEV" URL="../../pcores/ps2_v1_00_a/hdl/verilog/PS2_Data_In.v" />
  <File Type="CSDEV" URL="../../pcores/ps2_v1_00_a/hdl/verilog/PS2_Controller.v" />
  <File Type="CSDEV" URL="../../pcores/ps2_v1_00_a/hdl/verilog/user_logic.v" />
  <File Type="CSDEV" URL="../../pcores/ps2_v1_00_a/hdl/vhdl/ps2.vhd" />


</Synthesis_deps>
