<stg><name>reset_mem</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2048 x i512]* %mem_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %range_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %range_V)

]]></Node>
<StgValue><ssdm name="range_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %sram_idx_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sram_idx_V_read)

]]></Node>
<StgValue><ssdm name="sram_idx_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln37 = add i16 %range_V_read, %sram_idx_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i16 [ %sram_idx_V_read_1, %0 ], [ %add_ln700, %.preheader.0 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_op_assign = phi i16 [ 0, %0 ], [ %i, %.preheader.0 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln37 = icmp eq i16 %i_op_assign, %range_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i = add i16 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln37, label %2, label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:0  %zext_ln544 = zext i16 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:1  %mem_V_addr = getelementptr [2048 x i512]* %mem_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="mem_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="512" op_3_bw="64">
<![CDATA[
.preheader.0:2  call void @_ssdm_op_Write.bram.i512(i512* %mem_V_addr, i512 0, i64 -1)

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  %add_ln700 = add i16 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16">
<![CDATA[
:0  ret i16 %add_ln37

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="sram_idx_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sram_idx_V_read"/></StgValue>
</port>
<port id="23" name="range_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="range_V"/></StgValue>
</port>
<port id="24" name="mem_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="25" toId="3">
</dataflow>
<dataflow id="27" from="mem_V" to="specbramwithbyteenable_ln0" fromId="24" toId="3">
</dataflow>
<dataflow id="29" from="_ssdm_op_Read.ap_auto.i16" to="range_V_read" fromId="28" toId="4">
</dataflow>
<dataflow id="30" from="range_V" to="range_V_read" fromId="23" toId="4">
</dataflow>
<dataflow id="31" from="_ssdm_op_Read.ap_auto.i16" to="sram_idx_V_read_1" fromId="28" toId="5">
</dataflow>
<dataflow id="32" from="sram_idx_V_read" to="sram_idx_V_read_1" fromId="22" toId="5">
</dataflow>
<dataflow id="33" from="range_V_read" to="add_ln37" fromId="4" toId="6">
</dataflow>
<dataflow id="34" from="sram_idx_V_read_1" to="add_ln37" fromId="5" toId="6">
</dataflow>
<dataflow id="35" from="sram_idx_V_read_1" to="t_V" fromId="5" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="36" from="br_ln37" to="t_V" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="add_ln700" to="t_V" fromId="17" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="38" from="br_ln37" to="t_V" fromId="18" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="40" from="StgValue_39" to="i_op_assign" fromId="39" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="41" from="br_ln37" to="i_op_assign" fromId="7" toId="9">
</dataflow>
<dataflow id="42" from="i" to="i_op_assign" fromId="12" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="43" from="br_ln37" to="i_op_assign" fromId="18" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="44" from="i_op_assign" to="icmp_ln37" fromId="9" toId="10">
</dataflow>
<dataflow id="45" from="range_V_read" to="icmp_ln37" fromId="4" toId="10">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="46" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_48" to="empty" fromId="48" toId="11">
</dataflow>
<dataflow id="51" from="StgValue_50" to="empty" fromId="50" toId="11">
</dataflow>
<dataflow id="52" from="StgValue_48" to="empty" fromId="48" toId="11">
</dataflow>
<dataflow id="53" from="i_op_assign" to="i" fromId="9" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="12">
</dataflow>
<dataflow id="56" from="icmp_ln37" to="br_ln37" fromId="10" toId="13">
</dataflow>
<dataflow id="57" from="t_V" to="zext_ln544" fromId="8" toId="14">
</dataflow>
<dataflow id="58" from="mem_V" to="mem_V_addr" fromId="24" toId="15">
</dataflow>
<dataflow id="59" from="StgValue_48" to="mem_V_addr" fromId="48" toId="15">
</dataflow>
<dataflow id="60" from="zext_ln544" to="mem_V_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="62" from="_ssdm_op_Write.bram.i512" to="store_ln40" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="mem_V_addr" to="store_ln40" fromId="15" toId="16">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln40" fromId="64" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln40" fromId="66" toId="16">
</dataflow>
<dataflow id="68" from="t_V" to="add_ln700" fromId="8" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_54" to="add_ln700" fromId="54" toId="17">
</dataflow>
<dataflow id="70" from="add_ln37" to="ret_ln44" fromId="6" toId="19">
</dataflow>
<dataflow id="71" from="icmp_ln37" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
