Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id D27F2B9B70C
	for <lists+amd-gfx@lfdr.de>; Wed, 24 Sep 2025 20:22:46 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 5E67E10E7B7;
	Wed, 24 Sep 2025 18:22:45 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="F94IuvHG";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from DM1PR04CU001.outbound.protection.outlook.com
 (mail-centralusazon11010015.outbound.protection.outlook.com [52.101.61.15])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 961B710E7B5
 for <amd-gfx@lists.freedesktop.org>; Wed, 24 Sep 2025 18:22:40 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=s2W4IgmzbG1cAXA0OKzLDKnnRWLDeB6zeJLmS5XjURHvglINbmJG7jz8R4rxWMW937rFftTW1pnoeJbJzgfuoeM31/hnsxYGi57inhwlUzpX7AtcCWkXJvudN3zNjG+phGQj1DDDLa/9WY9rGEPHRvw7RuBjWNJz4JP1yXzUGX7LDEZOyDNZSByZ25P9U9nFA2JGNNXWgKpXuJ5Jh1qwXGnjXY1IGJ58orruuXsUY3dxpDYFZqHOfeMaWfu+86S37+TejnjtT0Y/ML1ej0Os6DRzGfV/fjxOnCdSCntNBNU+0AChWZowwnp0uYtHurH0hs0dRrjs84QOHBihnikAow==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=jiCMDG5jAJwMXGpHZbHMLZnzivyTZHfUCMeEHejr0RY=;
 b=GvAbphWo+tAhoQSEfV3etInnfN7hyMKfJ6Zuja2MylqIdx8VUvhj30rI6Rzvkr/9v6KddQR4vD38pEn5spcCFeV9w/kZ1aSMh2lUOp9xOZP+DXAq4FPk5AmQYwD80y0VT83swRwPCAtD86GwgNuMY1sndkOQJAMbxcGnagnRKAe0G7oPSbN1Nrwtgo1DOlYKYi4Ph1pedQKdFSnov3xjA4FLJXOb/ICHMucpeO6UTFF+Xh+wkECkf0g8x5vz+uQ+MWOhNE0NvQv5xJwQ/0G60waXi32WSkwD91aRfEQLHlGPlBXg5XLaaRPZD91S99fAc24dTtrsF/NlGNMjoMgRkg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=amd.com; 
 dmarc=pass (p=quarantine sp=quarantine pct=100) action=none
 header.from=amd.com; dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=jiCMDG5jAJwMXGpHZbHMLZnzivyTZHfUCMeEHejr0RY=;
 b=F94IuvHGV9J+YO36icr9UbiKw/6FafheSWiotnOu5Qkd+ppNVt8qr63iBh+jB6cDPvAVo1nGjqhUyUXKVpyBz6hanMV2zFsWaJFrxB8hkrmakTjlxEkbkH5vrKJtx+OBjbSrcQ4cHeECcoTnK8LJ+8p8i2BKctcOiWjzhA/dMdc=
Received: from CH0PR13CA0005.namprd13.prod.outlook.com (2603:10b6:610:b1::10)
 by SJ2PR12MB7944.namprd12.prod.outlook.com (2603:10b6:a03:4c5::16)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9137.19; Wed, 24 Sep
 2025 18:22:35 +0000
Received: from CH1PEPF0000A349.namprd04.prod.outlook.com
 (2603:10b6:610:b1:cafe::bf) by CH0PR13CA0005.outlook.office365.com
 (2603:10b6:610:b1::10) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9160.9 via Frontend Transport; Wed,
 24 Sep 2025 18:22:35 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb08.amd.com; pr=C
Received: from satlexmb08.amd.com (165.204.84.17) by
 CH1PEPF0000A349.mail.protection.outlook.com (10.167.244.9) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9160.9 via Frontend Transport; Wed, 24 Sep 2025 18:22:35 +0000
Received: from satlexmb07.amd.com (10.181.42.216) by satlexmb08.amd.com
 (10.181.42.217) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Wed, 24 Sep
 2025 11:22:23 -0700
Received: from roman-vdev.amd.com (10.180.168.240) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server id 15.2.2562.17 via Frontend
 Transport; Wed, 24 Sep 2025 11:22:22 -0700
From: <Roman.Li@amd.com>
To: <amd-gfx@lists.freedesktop.org>
CC: Harry Wentland <harry.wentland@amd.com>, Leo Li <sunpeng.li@amd.com>,
 Aurabindo Pillai <aurabindo.pillai@amd.com>, Roman Li <roman.li@amd.com>,
 Wayne Lin <wayne.lin@amd.com>, Tom Chung <chiahsuan.chung@amd.com>, "Fangzhi
 Zuo" <jerry.zuo@amd.com>, Dan Wheeler <daniel.wheeler@amd.com>, Ray Wu
 <Ray.Wu@amd.com>, Ivan Lipski <ivan.lipski@amd.com>, Alex Hung
 <alex.hung@amd.com>, Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>,
 "Alvin Lee" <alvin.lee2@amd.com>
Subject: [PATCH 05/10] drm/amd/display: Rename should_use_dmub_lock to reflect
 inbox1 usage
Date: Wed, 24 Sep 2025 14:21:56 -0400
Message-ID: <20250924182201.1049389-6-Roman.Li@amd.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250924182201.1049389-1-Roman.Li@amd.com>
References: <20250924182201.1049389-1-Roman.Li@amd.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: CH1PEPF0000A349:EE_|SJ2PR12MB7944:EE_
X-MS-Office365-Filtering-Correlation-Id: 5cf5dc3e-1e80-42c8-a068-08ddfb9755d4
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|36860700013|1800799024|376014|82310400026; 
X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Uth8yu7on5CvnCzhfkWNcIpcUFVmL8Yi+GlLHtofRN0+WiYbPCFjydjSS28h?=
 =?us-ascii?Q?PL/12gzp31IoFM7X7yEIrQqugtzSb7vV7C5P5Ey8bDcoWZt+DnNps/3K7/wd?=
 =?us-ascii?Q?eAd2eXObpea3FIB4o4ObYvIGrpuLG6CfpbNxLEdWe+ue/BREf/cFXYSmZF5A?=
 =?us-ascii?Q?4ChvSmw/g2eGr4HZm4bfmNB2Y+tMGKRlc+bMCiMSp/dKAVBRg7GbPVPdAKC7?=
 =?us-ascii?Q?Xc37idZbm9CbK6Xfe5h6wPf5fQBcqBkposHGFRui/zEHkHc2FbfOX0FZoR6+?=
 =?us-ascii?Q?Zj+3GK+BEAKAIhZ4sdafKllGt3lbHTnySqvOwdIqx6sS1DdZU4mcAZfMZ93n?=
 =?us-ascii?Q?1KWWQRVDXUiDYg8PdPTTQQnnfYlYWUi+vqK4JALtHJL6H9cVTkHP4prOZgxk?=
 =?us-ascii?Q?afvfUvBFTO9p2cIDLpq1Tm1ACH7h4Cub1t1jF3JvkLAWNkopw+HbEcnplroj?=
 =?us-ascii?Q?lN6YR2SQkdZf1urnkKsG3Ijo0VH0UO7Lz6JALkN6GojBu4OT2O/agbdkoPog?=
 =?us-ascii?Q?c7w5OrlAYtdp/AFIfe+3jiJFnUABMSPaRQ/VqyV/J8xMRCkh32xRyTGRyYp+?=
 =?us-ascii?Q?vtjyUXz9wMAYGLqJd2DUrXYJCyEIZ23IvrF3fhTEQPziyXGsqrv89T/btTAZ?=
 =?us-ascii?Q?1FQPPFYvZC1FwotZ7iVUy5q0MjJpLFY2sRTo6RP2chWt/Ex6SvGQiLDg9O9Q?=
 =?us-ascii?Q?HC5bWCbyy1kyJ1q/uGRci2en4O2XuTa45p26MLT3pLfCAiW4S+Ded0JpUvRn?=
 =?us-ascii?Q?TTnEMSoo6D1/ECu5Cy94a1L0HTY1cxLEJdAYoWaLhFMg6F93BCwlFGza1XQd?=
 =?us-ascii?Q?w+yZvl/c/g4Z/8JQtzNO1AkSnMGPo3UhOfeVV0Pp9druOoE2rfY2L/ns3z2q?=
 =?us-ascii?Q?waaEvR5troV37vbqUEyWE8KlFKXo8OxDna4ODm5PEsvQW6pgk9g/hZwnk80e?=
 =?us-ascii?Q?MQyPzFiu4wn/lra2be+lgaiDjLMeeVTJTTtxMes6tEZlSlHiqZcWjA12Qlti?=
 =?us-ascii?Q?CUPNYtmrkyTlVrxlnfWoCq+Oc+h2CLWYaTN1bAIORvPmeix87irQ7msT8n5l?=
 =?us-ascii?Q?GgkKY4Nkz+FMyui4OqbuXinDe03tPscJQ7irK4MDe03d/CRs8E+L2umB/O4Y?=
 =?us-ascii?Q?ugzxSs6b5VBKtEHt3H9MsxLfrtox2ZRT3o+nJbHdRkdj7G6OW5fpE+t8jJLv?=
 =?us-ascii?Q?8pWlmu+SPwAClrID+GmmOnXDjTLWM8tszbwkr0Wm6QbAolefM3jYeloTGI5e?=
 =?us-ascii?Q?ZtbC/MvbpV82dJFNnNKu9FBgChpfl9FG68Ujqay9B4cSbxcMWsdLskGUd6AI?=
 =?us-ascii?Q?Vgb+rldjDfNp1hPet6o8Ln12Du7CE8CsLekiVh6jMZIzsfZYNEvB7Osque7p?=
 =?us-ascii?Q?4cU+x/yCKvFXD/2GCl3BfrArXYa27qQRRwcUaP4HQulTyawwN11/c99DPeYh?=
 =?us-ascii?Q?Uq2BtAbqvrjrfdO0ryjLB0rWvX3REF6l1yj1OUK0XPE5YH+1XdSoV1CICcGI?=
 =?us-ascii?Q?vMuzslmBo5i7QfmMSPLASPFr7Qn55lbZ5T9s?=
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:satlexmb08.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(36860700013)(1800799024)(376014)(82310400026); DIR:OUT;
 SFP:1101; 
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Sep 2025 18:22:35.4528 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 5cf5dc3e-1e80-42c8-a068-08ddfb9755d4
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[satlexmb08.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000A349.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB7944
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

From: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>

[Why]
Newer DCN use the DMCUB HW lock via inbox0 for performance reasons while
older ones will use inbox1.

The should_use_dmub_lock() function does not describe whether the lock
in general should be used, but whether it should be used via inbox1.

[How]
Rename the function to should_use_dmub_inbox1_lock() to reflect this.

Reviewed-by: Alvin Lee <alvin.lee2@amd.com>
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: Roman Li <roman.li@amd.com>
---
 drivers/gpu/drm/amd/display/dc/core/dc.c               |  4 ++--
 drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.c  |  2 +-
 drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.h  | 10 +++++++++-
 .../gpu/drm/amd/display/dc/hwss/dcn10/dcn10_hwseq.c    |  2 +-
 .../gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c    |  2 +-
 .../drm/amd/display/dc/link/accessories/link_dp_cts.c  |  4 ++--
 6 files changed, 16 insertions(+), 8 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/dc/core/dc.c b/drivers/gpu/drm/amd/display/dc/core/dc.c
index 3f5ec076da1c..be885801a9ed 100644
--- a/drivers/gpu/drm/amd/display/dc/core/dc.c
+++ b/drivers/gpu/drm/amd/display/dc/core/dc.c
@@ -4149,7 +4149,7 @@ static void commit_planes_for_stream(struct dc *dc,
 	if ((update_type != UPDATE_TYPE_FAST) && stream->update_flags.bits.dsc_changed)
 		if (top_pipe_to_program &&
 			top_pipe_to_program->stream_res.tg->funcs->lock_doublebuffer_enable) {
-			if (should_use_dmub_lock(dc, stream->link)) {
+			if (should_use_dmub_inbox1_lock(dc, stream->link)) {
 				union dmub_hw_lock_flags hw_locks = { 0 };
 				struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
@@ -4419,7 +4419,7 @@ static void commit_planes_for_stream(struct dc *dc,
 				top_pipe_to_program->stream_res.tg,
 				CRTC_STATE_VACTIVE);
 
-			if (should_use_dmub_lock(dc, stream->link)) {
+			if (should_use_dmub_inbox1_lock(dc, stream->link)) {
 				union dmub_hw_lock_flags hw_locks = { 0 };
 				struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.c b/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.c
index 17c30c5b1679..39f5fa73c43e 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.c
+++ b/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.c
@@ -61,7 +61,7 @@ void dmub_hw_lock_mgr_inbox0_cmd(struct dc_dmub_srv *dmub_srv,
 	dc_dmub_srv_wait_for_inbox0_ack(dmub_srv);
 }
 
-bool should_use_dmub_lock(const struct dc *dc, const struct dc_link *link)
+bool should_use_dmub_inbox1_lock(const struct dc *dc, const struct dc_link *link)
 {
 	/* ASIC doesn't support DMUB */
 	if (!dc->ctx->dmub_srv)
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.h b/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.h
index 6e8863877686..9f53d2ea5fa5 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.h
+++ b/drivers/gpu/drm/amd/display/dc/dce/dmub_hw_lock_mgr.h
@@ -37,6 +37,14 @@ void dmub_hw_lock_mgr_cmd(struct dc_dmub_srv *dmub_srv,
 void dmub_hw_lock_mgr_inbox0_cmd(struct dc_dmub_srv *dmub_srv,
 		union dmub_inbox0_cmd_lock_hw hw_lock_cmd);
 
-bool should_use_dmub_lock(const struct dc *dc, const struct dc_link *link);
+/**
+ * should_use_dmub_inbox1_lock() - Checks if the DMCUB hardware lock via inbox1 should be used.
+ *
+ * @dc: pointer to DC object
+ * @link: optional pointer to the link object to check for enabled link features
+ *
+ * Return: true if the inbox1 lock should be used, false otherwise
+ */
+bool should_use_dmub_inbox1_lock(const struct dc *dc, const struct dc_link *link);
 
 #endif /*_DMUB_HW_LOCK_MGR_H_ */
diff --git a/drivers/gpu/drm/amd/display/dc/hwss/dcn10/dcn10_hwseq.c b/drivers/gpu/drm/amd/display/dc/hwss/dcn10/dcn10_hwseq.c
index cb915abac15a..c88781de6d18 100644
--- a/drivers/gpu/drm/amd/display/dc/hwss/dcn10/dcn10_hwseq.c
+++ b/drivers/gpu/drm/amd/display/dc/hwss/dcn10/dcn10_hwseq.c
@@ -2245,7 +2245,7 @@ void dcn10_cursor_lock(struct dc *dc, struct pipe_ctx *pipe, bool lock)
 	if (lock)
 		delay_cursor_until_vupdate(dc, pipe);
 
-	if (pipe->stream && should_use_dmub_lock(dc, pipe->stream->link)) {
+	if (pipe->stream && should_use_dmub_inbox1_lock(dc, pipe->stream->link)) {
 		union dmub_hw_lock_flags hw_locks = { 0 };
 		struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
diff --git a/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c b/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
index 57343b08a3f0..27a23ce45ec6 100644
--- a/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
+++ b/drivers/gpu/drm/amd/display/dc/hwss/dcn20/dcn20_hwseq.c
@@ -1449,7 +1449,7 @@ void dcn20_pipe_control_lock(
 		!flip_immediate)
 	    dcn20_setup_gsl_group_as_lock(dc, pipe, false);
 
-	if (pipe->stream && should_use_dmub_lock(dc, pipe->stream->link)) {
+	if (pipe->stream && should_use_dmub_inbox1_lock(dc, pipe->stream->link)) {
 		union dmub_hw_lock_flags hw_locks = { 0 };
 		struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
diff --git a/drivers/gpu/drm/amd/display/dc/link/accessories/link_dp_cts.c b/drivers/gpu/drm/amd/display/dc/link/accessories/link_dp_cts.c
index 3c8eb1510226..1593412354cf 100644
--- a/drivers/gpu/drm/amd/display/dc/link/accessories/link_dp_cts.c
+++ b/drivers/gpu/drm/amd/display/dc/link/accessories/link_dp_cts.c
@@ -876,7 +876,7 @@ bool dp_set_test_pattern(
 			return false;
 
 		if (pipe_ctx->stream_res.tg->funcs->lock_doublebuffer_enable) {
-			if (should_use_dmub_lock(pipe_ctx->stream->link->dc, pipe_ctx->stream->link)) {
+			if (should_use_dmub_inbox1_lock(pipe_ctx->stream->link->dc, pipe_ctx->stream->link)) {
 				union dmub_hw_lock_flags hw_locks = { 0 };
 				struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
@@ -924,7 +924,7 @@ bool dp_set_test_pattern(
 				CRTC_STATE_VACTIVE);
 
 		if (pipe_ctx->stream_res.tg->funcs->lock_doublebuffer_disable) {
-			if (should_use_dmub_lock(pipe_ctx->stream->link->dc, pipe_ctx->stream->link)) {
+			if (should_use_dmub_inbox1_lock(pipe_ctx->stream->link->dc, pipe_ctx->stream->link)) {
 				union dmub_hw_lock_flags hw_locks = { 0 };
 				struct dmub_hw_lock_inst_flags inst_flags = { 0 };
 
-- 
2.34.1

