Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  1 14:15:16 2021
| Host         : DESKTOP-KAOI2E3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: clk20khz/SCLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clkled/clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dip_freq/segmentclk/SCLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: freq/SOUNDPERIOD_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: goku_game/frames/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menudisplay/frames/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menudisplay/left/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menudisplay/menuselect/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menudisplay/right/sclock/SCLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: menudisplay/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menudisplay/select/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: resetbutton/sclock/SCLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: volume/segmentclk/SCLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: volume/slowclk/SCLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: volumebar/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: volumebar/shiftleft/sclock/SCLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: volumebar/shiftright/sclock/SCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.962        0.000                      0                  662        0.155        0.000                      0                  662        4.500        0.000                       0                   362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.962        0.000                      0                  662        0.155        0.000                      0                  662        4.500        0.000                       0                   362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.828ns (18.194%)  route 3.723ns (81.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          1.086     9.625    goku_game/frames/SCLOCK0
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.435    14.776    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    goku_game/frames/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.828ns (18.194%)  route 3.723ns (81.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          1.086     9.625    goku_game/frames/SCLOCK0
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.435    14.776    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[22]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    goku_game/frames/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.828ns (18.194%)  route 3.723ns (81.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          1.086     9.625    goku_game/frames/SCLOCK0
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.435    14.776    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[23]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    goku_game/frames/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.828ns (18.796%)  route 3.577ns (81.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.554     5.075    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  goku_game/frames/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.809     6.340    goku_game/frames/COUNT[21]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.464 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.473    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.409    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.533 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.947     9.480    goku_game/frames/SCLOCK0
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[17]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.828ns (18.796%)  route 3.577ns (81.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.554     5.075    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  goku_game/frames/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.809     6.340    goku_game/frames/COUNT[21]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.464 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.473    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.409    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.533 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.947     9.480    goku_game/frames/SCLOCK0
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.828ns (18.796%)  route 3.577ns (81.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.554     5.075    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  goku_game/frames/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.809     6.340    goku_game/frames/COUNT[21]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.464 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.473    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.409    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.533 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.947     9.480    goku_game/frames/SCLOCK0
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[19]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.828ns (18.796%)  route 3.577ns (81.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.554     5.075    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  goku_game/frames/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  goku_game/frames/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.809     6.340    goku_game/frames/COUNT[21]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.464 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.473    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.597 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.409    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.533 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.947     9.480    goku_game/frames/SCLOCK0
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[20]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.828ns (19.418%)  route 3.436ns (80.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.799     9.338    goku_game/frames/SCLOCK0
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[13]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y29         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.828ns (19.418%)  route 3.436ns (80.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.799     9.338    goku_game/frames/SCLOCK0
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[14]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y29         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 goku_game/frames/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.828ns (19.418%)  route 3.436ns (80.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.553     5.074    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  goku_game/frames/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  goku_game/frames/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.816     6.346    goku_game/frames/COUNT[18]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  goku_game/frames/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           1.009     7.479    goku_game/frames/COUNT[0]_i_3__0_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.603 f  goku_game/frames/COUNT[0]_i_2__1/O
                         net (fo=3, routed)           0.812     8.416    goku_game/frames/COUNT[0]_i_2__1_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.540 r  goku_game/frames/COUNT[23]_i_1__0/O
                         net (fo=23, routed)          0.799     9.338    goku_game/frames/SCLOCK0
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.434    14.775    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  goku_game/frames/COUNT_reg[15]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y29         FDRE (Setup_fdre_C_R)       -0.429    14.586    goku_game/frames/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 volume/segmentclk/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volume/segmentclk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.562     1.445    volume/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  volume/segmentclk/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  volume/segmentclk/count_reg[5]/Q
                         net (fo=4, routed)           0.103     1.689    volume/segmentclk/count_reg_n_0_[5]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.734 r  volume/segmentclk/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.734    volume/segmentclk/count[0]_i_1__2_n_0
    SLICE_X52Y35         FDRE                                         r  volume/segmentclk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.832     1.959    volume/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  volume/segmentclk/count_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.121     1.579    volume/segmentclk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dip_freq/segmentclk/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dip_freq/segmentclk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.760%)  route 0.173ns (48.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.565     1.448    dip_freq/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  dip_freq/segmentclk/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  dip_freq/segmentclk/count_reg[5]/Q
                         net (fo=4, routed)           0.173     1.762    dip_freq/segmentclk/count[5]
    SLICE_X54Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  dip_freq/segmentclk/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.807    dip_freq/segmentclk/count[0]_i_1__3_n_0
    SLICE_X54Y40         FDRE                                         r  dip_freq/segmentclk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.836     1.963    dip_freq/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  dip_freq/segmentclk/count_reg[0]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.121     1.585    dip_freq/segmentclk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 volume/segmentclk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volume/segmentclk/SCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.562     1.445    volume/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  volume/segmentclk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  volume/segmentclk/count_reg[7]/Q
                         net (fo=4, routed)           0.183     1.769    volume/segmentclk/count_reg_n_0_[7]
    SLICE_X52Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  volume/segmentclk/SCLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    volume/segmentclk/SCLOCK_i_1__0_n_0
    SLICE_X52Y35         FDRE                                         r  volume/segmentclk/SCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.832     1.959    volume/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  volume/segmentclk/SCLOCK_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.120     1.578    volume/segmentclk/SCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dip_freq/segmentclk/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dip_freq/segmentclk/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.565     1.448    dip_freq/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  dip_freq/segmentclk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  dip_freq/segmentclk/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.706    dip_freq/segmentclk/count[8]
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  dip_freq/segmentclk/count1_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.814    dip_freq/segmentclk/data0[8]
    SLICE_X55Y41         FDRE                                         r  dip_freq/segmentclk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.836     1.963    dip_freq/segmentclk/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  dip_freq/segmentclk/count_reg[8]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    dip_freq/segmentclk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 menudisplay/menuselect/sclock/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menudisplay/menuselect/sclock/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.562     1.445    menudisplay/menuselect/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  menudisplay/menuselect/sclock/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    menudisplay/menuselect/sclock/COUNT_reg_n_0_[8]
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  menudisplay/menuselect/sclock/COUNT1_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    menudisplay/menuselect/sclock/COUNT1_carry__0_n_4
    SLICE_X33Y9          FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.831     1.958    menudisplay/menuselect/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    menudisplay/menuselect/sclock/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 menudisplay/select/sclock/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menudisplay/select/sclock/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.561     1.444    menudisplay/select/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  menudisplay/select/sclock/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.117     1.702    menudisplay/select/sclock/COUNT_reg_n_0_[12]
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  menudisplay/select/sclock/COUNT1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    menudisplay/select/sclock/COUNT1_carry__1_n_4
    SLICE_X29Y11         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.831     1.958    menudisplay/select/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[12]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    menudisplay/select/sclock/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 goku_game/frames/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goku_game/frames/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.553     1.436    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  goku_game/frames/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  goku_game/frames/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.118     1.695    goku_game/frames/COUNT[8]
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  goku_game/frames/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.803    goku_game/frames/data0[8]
    SLICE_X31Y27         FDRE                                         r  goku_game/frames/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.819     1.946    goku_game/frames/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  goku_game/frames/COUNT_reg[8]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    goku_game/frames/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 menudisplay/menuselect/sclock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menudisplay/menuselect/sclock/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.561     1.444    menudisplay/menuselect/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  menudisplay/menuselect/sclock/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.118     1.703    menudisplay/menuselect/sclock/COUNT_reg_n_0_[16]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  menudisplay/menuselect/sclock/COUNT1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.811    menudisplay/menuselect/sclock/COUNT1_carry__2_n_4
    SLICE_X33Y11         FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.830     1.957    menudisplay/menuselect/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  menudisplay/menuselect/sclock/COUNT_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    menudisplay/menuselect/sclock/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 menudisplay/select/sclock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menudisplay/select/sclock/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.560     1.443    menudisplay/select/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  menudisplay/select/sclock/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.118     1.702    menudisplay/select/sclock/COUNT_reg_n_0_[16]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  menudisplay/select/sclock/COUNT1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    menudisplay/select/sclock/COUNT1_carry__2_n_4
    SLICE_X29Y12         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.829     1.956    menudisplay/select/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  menudisplay/select/sclock/COUNT_reg[16]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    menudisplay/select/sclock/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menudisplay/right/sclock/SCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menudisplay/right/sclock/SCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.559     1.442    menudisplay/right/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  menudisplay/right/sclock/SCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  menudisplay/right/sclock/SCLOCK_reg/Q
                         net (fo=3, routed)           0.168     1.751    menudisplay/right/sclock/Q_reg
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  menudisplay/right/sclock/SCLOCK_i_1__4/O
                         net (fo=1, routed)           0.000     1.796    menudisplay/right/sclock/SCLOCK_i_1__4_n_0
    SLICE_X31Y15         FDRE                                         r  menudisplay/right/sclock/SCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.826     1.953    menudisplay/right/sclock/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  menudisplay/right/sclock/SCLOCK_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    menudisplay/right/sclock/SCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    audio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    audio/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   menudisplay/frames/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   volume/segmentclk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   volume/segmentclk/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   volume/segmentclk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   volume/segmentclk/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   volume/segmentclk/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   volume/segmentclk/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   volume/segmentclk/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   volume/segmentclk/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   volume/segmentclk/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   volume/segmentclk/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    audio/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    audio/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    audio/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    audio/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    audio/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    audio/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    audio/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    audio/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   menudisplay/frames/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   menudisplay/frames/COUNT_reg[6]/C



