Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr  2 23:29:19 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: control1/sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 313 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.409   -26275.727                  12557                30921        0.137        0.000                      0                30921        3.750        0.000                       0                  4705  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.409   -26275.727                  12557                30921        0.137        0.000                      0                30921        3.750        0.000                       0                  4705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        12557  Failing Endpoints,  Worst Slack       -7.409ns,  Total Violation   -26275.726ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.409ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 3.933ns (22.757%)  route 13.349ns (77.243%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.441    21.743    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I5_O)        0.124    21.867 r  control2/cpu_instance/PC[4]_rep__4_i_1/O
                         net (fo=1, routed)           0.671    22.538    control2/cpu_instance/PC[4]_rep__4_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.609    14.950    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y111        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__4/C
                         clock pessimism              0.281    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X49Y111        FDRE (Setup_fdre_C_D)       -0.067    15.129    control2/cpu_instance/PC_reg[4]_rep__4
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -22.538    
  -------------------------------------------------------------------
                         slack                                 -7.409    

Slack (VIOLATED) :        -7.383ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[0]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.254ns  (logic 3.933ns (22.794%)  route 13.321ns (77.206%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 r  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.673    19.923    control2/cpu_instance/PC1
    SLICE_X31Y110        LUT4 (Prop_lut4_I1_O)        0.313    20.236 f  control2/cpu_instance/PC[31]_i_5/O
                         net (fo=188, routed)         1.118    21.354    control2/cpu_instance/PC[31]_i_5_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.124    21.478 r  control2/cpu_instance/PC[0]_rep__5_i_1/O
                         net (fo=1, routed)           1.032    22.510    control2/cpu_instance/PC[0]_rep__5_i_1_n_0
    SLICE_X48Y113        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.607    14.948    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y113        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__5/C
                         clock pessimism              0.281    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.067    15.127    control2/cpu_instance/PC_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -22.510    
  -------------------------------------------------------------------
                         slack                                 -7.383    

Slack (VIOLATED) :        -7.368ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[0]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 3.933ns (22.828%)  route 13.296ns (77.172%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 r  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.673    19.923    control2/cpu_instance/PC1
    SLICE_X31Y110        LUT4 (Prop_lut4_I1_O)        0.313    20.236 f  control2/cpu_instance/PC[31]_i_5/O
                         net (fo=188, routed)         1.287    21.523    control2/cpu_instance/PC[31]_i_5_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    21.647 r  control2/cpu_instance/PC[0]_rep__7_i_1/O
                         net (fo=1, routed)           0.837    22.484    control2/cpu_instance/PC[0]_rep__7_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.610    14.951    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__7/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.081    15.116    control2/cpu_instance/PC_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -22.484    
  -------------------------------------------------------------------
                         slack                                 -7.368    

Slack (VIOLATED) :        -7.358ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[4]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.242ns  (logic 3.933ns (22.811%)  route 13.308ns (77.189%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 r  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.673    19.923    control2/cpu_instance/PC1
    SLICE_X31Y110        LUT4 (Prop_lut4_I1_O)        0.313    20.236 f  control2/cpu_instance/PC[31]_i_5/O
                         net (fo=188, routed)         1.298    21.535    control2/cpu_instance/PC[31]_i_5_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    21.659 r  control2/cpu_instance/PC[4]_rep__5_i_1/O
                         net (fo=1, routed)           0.838    22.497    control2/cpu_instance/PC[4]_rep__5_i_1_n_0
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.608    14.949    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
                         clock pessimism              0.306    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.081    15.139    control2/cpu_instance/PC_reg[4]_rep__5
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -22.497    
  -------------------------------------------------------------------
                         slack                                 -7.358    

Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[0]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.163ns  (logic 3.933ns (22.915%)  route 13.230ns (77.085%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.301    21.603    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I5_O)        0.124    21.727 r  control2/cpu_instance/PC[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.691    22.418    control2/cpu_instance/PC[0]_rep__3_i_1_n_0
    SLICE_X34Y119        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.597    14.938    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y119        FDRE                                         r  control2/cpu_instance/PC_reg[0]_rep__3/C
                         clock pessimism              0.196    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X34Y119        FDRE (Setup_fdre_C_D)       -0.031    15.068    control2/cpu_instance/PC_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[4]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.225ns  (logic 3.933ns (22.833%)  route 13.292ns (77.168%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 r  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.673    19.923    control2/cpu_instance/PC1
    SLICE_X31Y110        LUT4 (Prop_lut4_I1_O)        0.313    20.236 f  control2/cpu_instance/PC[31]_i_5/O
                         net (fo=188, routed)         1.528    21.764    control2/cpu_instance/PC[31]_i_5_n_0
    SLICE_X48Y110        LUT6 (Prop_lut6_I3_O)        0.124    21.888 r  control2/cpu_instance/PC[4]_rep__20_i_1/O
                         net (fo=1, routed)           0.593    22.481    control2/cpu_instance/PC[4]_rep__20_i_1_n_0
    SLICE_X48Y110        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.610    14.951    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y110        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__20/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X48Y110        FDRE (Setup_fdre_C_D)       -0.067    15.130    control2/cpu_instance/PC_reg[4]_rep__20
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -22.481    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.328ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[9]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.191ns  (logic 3.933ns (22.878%)  route 13.258ns (77.122%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.176    21.478    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I5_O)        0.124    21.602 r  control2/cpu_instance/PC[9]_rep__4_i_1/O
                         net (fo=1, routed)           0.845    22.446    control2/cpu_instance/PC[9]_rep__4_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  control2/cpu_instance/PC_reg[9]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.612    14.953    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  control2/cpu_instance/PC_reg[9]_rep__4/C
                         clock pessimism              0.281    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.081    15.118    control2/cpu_instance/PC_reg[9]_rep__4
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -22.446    
  -------------------------------------------------------------------
                         slack                                 -7.328    

Slack (VIOLATED) :        -7.320ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.201ns  (logic 3.933ns (22.865%)  route 13.268ns (77.135%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.274    21.576    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I5_O)        0.124    21.700 r  control2/cpu_instance/PC[7]_rep_i_1/O
                         net (fo=1, routed)           0.756    22.456    control2/cpu_instance/PC[7]_rep_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  control2/cpu_instance/PC_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.610    14.951    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  control2/cpu_instance/PC_reg[7]_rep/C
                         clock pessimism              0.281    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.061    15.136    control2/cpu_instance/PC_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -22.456    
  -------------------------------------------------------------------
                         slack                                 -7.320    

Slack (VIOLATED) :        -7.308ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[1]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 3.933ns (22.886%)  route 13.252ns (77.114%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.115    21.417    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.541 r  control2/cpu_instance/PC[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.899    22.441    control2/cpu_instance/PC[1]_rep__5_i_1_n_0
    SLICE_X48Y113        FDRE                                         r  control2/cpu_instance/PC_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.607    14.948    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y113        FDRE                                         r  control2/cpu_instance/PC_reg[1]_rep__5/C
                         clock pessimism              0.281    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)       -0.061    15.133    control2/cpu_instance/PC_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -22.441    
  -------------------------------------------------------------------
                         slack                                 -7.308    

Slack (VIOLATED) :        -7.303ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/PC_reg[15]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.199ns  (logic 3.933ns (22.867%)  route 13.266ns (77.133%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.734     5.255    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  control2/cpu_instance/PC_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  control2/cpu_instance/PC_reg[4]_rep__5/Q
                         net (fo=130, routed)         0.928     6.640    control2/cpu_instance/PC_reg[4]_rep__5_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  control2/cpu_instance/write_i_362/O
                         net (fo=179, routed)         1.016     7.779    control2/cpu_instance/write_i_362_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  control2/cpu_instance/write_i_217/O
                         net (fo=98, routed)          0.925     8.829    control2/cpu_instance/write_i_217_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  control2/cpu_instance/write_i_84/O
                         net (fo=64, routed)          1.102    10.055    control2/cpu_instance/write_i_84_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  control2/cpu_instance/writereg[0]_i_81/O
                         net (fo=6, routed)           0.823    11.002    control2/cpu_instance/writereg[0]_i_81_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  control2/cpu_instance/writereg[0]_i_32/O
                         net (fo=1, routed)           0.826    11.952    control2/cpu_instance/writereg[0]_i_32_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.076 r  control2/cpu_instance/writereg[0]_i_11/O
                         net (fo=1, routed)           0.746    12.821    control2/cpu_instance/writereg[0]_i_11_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  control2/cpu_instance/writereg[0]_i_3/O
                         net (fo=1, routed)           0.000    12.945    control2/cpu_instance/writereg[0]_i_3_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    13.162 r  control2/cpu_instance/writereg_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    13.920    control2/cpu_instance/writereg_reg[0]_i_1_n_0
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.299    14.219 r  control2/cpu_instance/rf_data[28][31]_i_3/O
                         net (fo=284, routed)         1.448    15.667    control2/cpu_instance/ir_inst[21]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.791 r  control2/cpu_instance/dout[3]_i_13/O
                         net (fo=1, routed)           0.000    15.791    control2/cpu_instance/dout[3]_i_13_n_0
    SLICE_X31Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    16.008 r  control2/cpu_instance/dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.435    16.443    control2/cpu_instance/dout_reg[3]_i_5_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.299    16.742 r  control2/cpu_instance/dout[3]_i_1/O
                         net (fo=24, routed)          1.492    18.234    control2/cpu_instance/rf_data[3]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.358 r  control2/cpu_instance/PC[31]_i_32/O
                         net (fo=1, routed)           0.000    18.358    control2/cpu_instance/PC[31]_i_32_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.908 r  control2/cpu_instance/PC_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.908    control2/cpu_instance/PC_reg[31]_i_20_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.022 r  control2/cpu_instance/PC_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.022    control2/cpu_instance/PC_reg[31]_i_12_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.250 f  control2/cpu_instance/PC_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.739    19.989    control2/cpu_instance/PC1
    SLICE_X31Y111        LUT4 (Prop_lut4_I0_O)        0.313    20.302 f  control2/cpu_instance/PC[31]_i_7/O
                         net (fo=188, routed)         1.499    21.801    control2/cpu_instance/PC[31]_i_7_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.925 r  control2/cpu_instance/PC[15]_rep__2_i_1/O
                         net (fo=1, routed)           0.529    22.455    control2/cpu_instance/PC[15]_rep__2_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  control2/cpu_instance/PC_reg[15]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        1.612    14.953    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  control2/cpu_instance/PC_reg[15]_rep__2/C
                         clock pessimism              0.281    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.047    15.152    control2/cpu_instance/PC_reg[15]_rep__2
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                 -7.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[2]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.607%)  route 0.255ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.561     1.444    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  control2/cpu_instance/address_reg[2]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  control2/cpu_instance/address_reg[2]_rep__14/Q
                         net (fo=3, routed)           0.255     1.840    control2/ram/ADDRARDADDR[2]
    RAMB18_X0Y34         RAMB18E1                                     r  control2/ram/memory_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.871     1.999    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y34         RAMB18E1                                     r  control2/ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.704    control2/ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vc/tmp_max_vol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/volume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.561     1.444    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  vc/tmp_max_vol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vc/tmp_max_vol_reg[7]/Q
                         net (fo=3, routed)           0.131     1.716    vc/tmp_max_vol_reg[0]_0[7]
    SLICE_X36Y56         FDRE                                         r  vc/volume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.829     1.957    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  vc/volume_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.070     1.530    vc/volume_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.247%)  route 0.139ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.593     1.476    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  bl/c1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  bl/c1/counter_reg[3]/Q
                         net (fo=3, routed)           0.139     1.756    bl/c1/counter[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  bl/c1/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    bl/c1/p_0_in
    SLICE_X0Y56          FDRE                                         r  bl/c1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.863     1.991    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  bl/c1/cout_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.091     1.583    bl/c1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  counter_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  counter_1_reg[3]/Q
                         net (fo=5, routed)           0.079     1.709    counter_1[3]
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.838 r  counter_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter_1_reg[4]_i_1_n_4
    SLICE_X64Y78         FDRE                                         r  counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.851     1.979    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.600    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.584     1.467    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  counter_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  counter_1_reg[5]/Q
                         net (fo=4, routed)           0.079     1.710    counter_1[5]
    SLICE_X64Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.839 r  counter_1_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.839    counter_1_reg[6]_i_1_n_6
    SLICE_X64Y79         FDRE                                         r  counter_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.852     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.601    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  counter_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_2_reg[23]/Q
                         net (fo=4, routed)           0.082     1.669    counter_2[23]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.796 r  counter_2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    counter_2_reg[24]_i_1_n_4
    SLICE_X32Y46         FDRE                                         r  counter_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  counter_2_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.584     1.467    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y79         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDSE (Prop_fdse_C_Q)         0.141     1.608 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.776    counter_1[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.042     1.818 r  counter_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    counter_1[0]_i_1_n_0
    SLICE_X65Y79         FDSE                                         r  counter_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.852     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y79         FDSE                                         r  counter_1_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X65Y79         FDSE (Hold_fdse_C_D)         0.105     1.572    counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.164     1.632 r  counter_1_reg[9]/Q
                         net (fo=5, routed)           0.090     1.722    counter_1[9]
    SLICE_X64Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.851 r  counter_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.851    counter_1_reg[11]_i_1_n_6
    SLICE_X64Y80         FDRE                                         r  counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.853     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  counter_1_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.134     1.602    counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.586     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  counter_1_reg[13]/Q
                         net (fo=4, routed)           0.090     1.723    counter_1[13]
    SLICE_X64Y81         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.852 r  counter_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.852    counter_1_reg[16]_i_1_n_6
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.854     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.134     1.603    counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.586     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  counter_1_reg[15]/Q
                         net (fo=4, routed)           0.090     1.723    counter_1[15]
    SLICE_X64Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.852 r  counter_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    counter_1_reg[16]_i_1_n_4
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4704, routed)        0.854     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  counter_1_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.134     1.603    counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34   control2/ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34   control2/ram/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y83   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y83   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y82   ac/count2_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y104   control2/oled_buffer_reg_2304_2431_12_12/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y104   control2/oled_buffer_reg_2304_2431_12_12/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y55   control2/oled_buffer_reg_2304_2431_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y55   control2/oled_buffer_reg_2304_2431_13_13/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y55   control2/oled_buffer_reg_2304_2431_13_13/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y74   control2/oled_buffer_reg_2944_3071_10_10/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y74   control2/oled_buffer_reg_2944_3071_10_10/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y77   control2/oled_buffer_reg_4224_4351_3_3/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y77   control2/oled_buffer_reg_4224_4351_3_3/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y77   control2/oled_buffer_reg_4224_4351_3_3/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y115  control2/oled_buffer_reg_1536_1663_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y115  control2/oled_buffer_reg_1536_1663_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y115  control2/oled_buffer_reg_1536_1663_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y115  control2/oled_buffer_reg_1536_1663_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y110   control2/oled_buffer_reg_3712_3839_12_12/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y110   control2/oled_buffer_reg_3712_3839_12_12/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y110   control2/oled_buffer_reg_3712_3839_12_12/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y110   control2/oled_buffer_reg_3712_3839_12_12/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y111  control2/oled_buffer_reg_2432_2559_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y111  control2/oled_buffer_reg_2432_2559_7_7/DP.LOW/CLK



