// Seed: 3212970931
module module_0 ();
  assign id_1 = -1'b0;
  id_2(
      id_3
  );
  localparam id_4 = id_3[-1'h0];
  parameter id_6 = id_5;
  assign module_1.id_2 = 0;
  id_7(
      id_4, -1
  );
  wire id_8;
  assign id_6 = (1);
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_4 >= -1;
  wire id_6;
  id_8 :
  assert property (@(posedge -1'h0 + "") -1) id_7 <= id_8 - -1;
  module_0 modCall_1 ();
  parameter id_9 = 1;
  int id_10;
  bit id_11;
  assign id_7 = id_3;
  if (-1) bit id_12;
  else wire id_13;
  wire id_14;
  id_15(
      .id_0(id_5), .id_1(), .id_2(id_1), .id_3(-1), .id_4(id_4)
  );
  always begin : LABEL_0
    id_11 <= id_12;
  end
endmodule
