

================================================================
== Vitis HLS Report for 'node15'
================================================================
* Date:           Tue Sep 24 20:57:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.420 us|  3.420 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop70_loop71  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      360|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       38|      473|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln522_1_fu_884_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln522_fu_896_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln523_fu_946_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln527_fu_940_p2               |         +|   0|  0|  17|          10|          10|
    |ap_condition_625                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln522_fu_878_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln523_fu_902_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln522_1_fu_920_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln522_fu_908_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 113|          55|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v206_load            |   9|          2|    7|         14|
    |ap_sig_allocacmp_v207_load            |   9|          2|    5|         10|
    |indvar_flatten_fu_184                 |   9|          2|   11|         22|
    |v206_fu_180                           |   9|          2|    7|         14|
    |v207_fu_176                           |   9|          2|    5|         10|
    |v278_0_0_blk_n                        |   9|          2|    1|          2|
    |v278_0_1_blk_n                        |   9|          2|    1|          2|
    |v278_0_2_blk_n                        |   9|          2|    1|          2|
    |v278_0_3_blk_n                        |   9|          2|    1|          2|
    |v278_0_4_blk_n                        |   9|          2|    1|          2|
    |v278_0_5_blk_n                        |   9|          2|    1|          2|
    |v278_0_6_blk_n                        |   9|          2|    1|          2|
    |v278_0_7_blk_n                        |   9|          2|    1|          2|
    |v278_1_0_blk_n                        |   9|          2|    1|          2|
    |v278_1_1_blk_n                        |   9|          2|    1|          2|
    |v278_1_2_blk_n                        |   9|          2|    1|          2|
    |v278_1_3_blk_n                        |   9|          2|    1|          2|
    |v278_1_4_blk_n                        |   9|          2|    1|          2|
    |v278_1_5_blk_n                        |   9|          2|    1|          2|
    |v278_1_6_blk_n                        |   9|          2|    1|          2|
    |v278_1_7_blk_n                        |   9|          2|    1|          2|
    |v278_2_0_blk_n                        |   9|          2|    1|          2|
    |v278_2_1_blk_n                        |   9|          2|    1|          2|
    |v278_2_2_blk_n                        |   9|          2|    1|          2|
    |v278_2_3_blk_n                        |   9|          2|    1|          2|
    |v278_2_4_blk_n                        |   9|          2|    1|          2|
    |v278_2_5_blk_n                        |   9|          2|    1|          2|
    |v278_2_6_blk_n                        |   9|          2|    1|          2|
    |v278_2_7_blk_n                        |   9|          2|    1|          2|
    |v278_3_0_blk_n                        |   9|          2|    1|          2|
    |v278_3_1_blk_n                        |   9|          2|    1|          2|
    |v278_3_2_blk_n                        |   9|          2|    1|          2|
    |v278_3_3_blk_n                        |   9|          2|    1|          2|
    |v278_3_4_blk_n                        |   9|          2|    1|          2|
    |v278_3_5_blk_n                        |   9|          2|    1|          2|
    |v278_3_6_blk_n                        |   9|          2|    1|          2|
    |v278_3_7_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 360|         80|   80|        160|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln527_reg_1027                |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_184             |  11|   0|   11|          0|
    |v206_fu_180                       |   7|   0|    7|          0|
    |v207_fu_176                       |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node15|  return value|
|v278_0_0_din             |  out|   32|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_num_data_valid  |   in|   11|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_fifo_cap        |   in|   11|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_full_n          |   in|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_write           |  out|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_0_1_din             |  out|   32|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_num_data_valid  |   in|   11|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_fifo_cap        |   in|   11|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_full_n          |   in|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_write           |  out|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_0_2_din             |  out|   32|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_num_data_valid  |   in|   11|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_fifo_cap        |   in|   11|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_full_n          |   in|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_write           |  out|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_0_3_din             |  out|   32|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_num_data_valid  |   in|   11|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_fifo_cap        |   in|   11|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_full_n          |   in|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_write           |  out|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_0_4_din             |  out|   32|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_num_data_valid  |   in|   11|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_fifo_cap        |   in|   11|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_full_n          |   in|    1|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_write           |  out|    1|     ap_fifo|      v278_0_4|       pointer|
|v278_0_5_din             |  out|   32|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_num_data_valid  |   in|   11|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_fifo_cap        |   in|   11|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_full_n          |   in|    1|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_write           |  out|    1|     ap_fifo|      v278_0_5|       pointer|
|v278_0_6_din             |  out|   32|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_num_data_valid  |   in|   11|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_fifo_cap        |   in|   11|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_full_n          |   in|    1|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_write           |  out|    1|     ap_fifo|      v278_0_6|       pointer|
|v278_0_7_din             |  out|   32|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_num_data_valid  |   in|   11|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_fifo_cap        |   in|   11|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_full_n          |   in|    1|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_write           |  out|    1|     ap_fifo|      v278_0_7|       pointer|
|v278_1_0_din             |  out|   32|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_num_data_valid  |   in|   11|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_fifo_cap        |   in|   11|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_full_n          |   in|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_write           |  out|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_1_1_din             |  out|   32|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_num_data_valid  |   in|   11|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_fifo_cap        |   in|   11|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_full_n          |   in|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_write           |  out|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_1_2_din             |  out|   32|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_num_data_valid  |   in|   11|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_fifo_cap        |   in|   11|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_full_n          |   in|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_write           |  out|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_1_3_din             |  out|   32|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_num_data_valid  |   in|   11|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_fifo_cap        |   in|   11|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_full_n          |   in|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_write           |  out|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_1_4_din             |  out|   32|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_num_data_valid  |   in|   11|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_fifo_cap        |   in|   11|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_full_n          |   in|    1|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_write           |  out|    1|     ap_fifo|      v278_1_4|       pointer|
|v278_1_5_din             |  out|   32|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_num_data_valid  |   in|   11|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_fifo_cap        |   in|   11|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_full_n          |   in|    1|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_write           |  out|    1|     ap_fifo|      v278_1_5|       pointer|
|v278_1_6_din             |  out|   32|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_num_data_valid  |   in|   11|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_fifo_cap        |   in|   11|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_full_n          |   in|    1|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_write           |  out|    1|     ap_fifo|      v278_1_6|       pointer|
|v278_1_7_din             |  out|   32|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_num_data_valid  |   in|   11|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_fifo_cap        |   in|   11|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_full_n          |   in|    1|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_write           |  out|    1|     ap_fifo|      v278_1_7|       pointer|
|v278_2_0_din             |  out|   32|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_num_data_valid  |   in|   11|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_fifo_cap        |   in|   11|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_full_n          |   in|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_write           |  out|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_2_1_din             |  out|   32|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_num_data_valid  |   in|   11|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_fifo_cap        |   in|   11|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_full_n          |   in|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_write           |  out|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_2_2_din             |  out|   32|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_num_data_valid  |   in|   11|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_fifo_cap        |   in|   11|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_full_n          |   in|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_write           |  out|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_2_3_din             |  out|   32|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_num_data_valid  |   in|   11|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_fifo_cap        |   in|   11|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_full_n          |   in|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_write           |  out|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_2_4_din             |  out|   32|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_num_data_valid  |   in|   11|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_fifo_cap        |   in|   11|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_full_n          |   in|    1|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_write           |  out|    1|     ap_fifo|      v278_2_4|       pointer|
|v278_2_5_din             |  out|   32|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_num_data_valid  |   in|   11|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_fifo_cap        |   in|   11|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_full_n          |   in|    1|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_write           |  out|    1|     ap_fifo|      v278_2_5|       pointer|
|v278_2_6_din             |  out|   32|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_num_data_valid  |   in|   11|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_fifo_cap        |   in|   11|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_full_n          |   in|    1|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_write           |  out|    1|     ap_fifo|      v278_2_6|       pointer|
|v278_2_7_din             |  out|   32|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_num_data_valid  |   in|   11|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_fifo_cap        |   in|   11|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_full_n          |   in|    1|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_write           |  out|    1|     ap_fifo|      v278_2_7|       pointer|
|v278_3_0_din             |  out|   32|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_num_data_valid  |   in|   11|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_fifo_cap        |   in|   11|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_full_n          |   in|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_write           |  out|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_3_1_din             |  out|   32|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_num_data_valid  |   in|   11|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_fifo_cap        |   in|   11|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_full_n          |   in|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_write           |  out|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_3_2_din             |  out|   32|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_num_data_valid  |   in|   11|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_fifo_cap        |   in|   11|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_full_n          |   in|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_write           |  out|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_3_3_din             |  out|   32|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_num_data_valid  |   in|   11|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_fifo_cap        |   in|   11|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_full_n          |   in|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_write           |  out|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_3_4_din             |  out|   32|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_num_data_valid  |   in|   11|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_fifo_cap        |   in|   11|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_full_n          |   in|    1|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_write           |  out|    1|     ap_fifo|      v278_3_4|       pointer|
|v278_3_5_din             |  out|   32|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_num_data_valid  |   in|   11|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_fifo_cap        |   in|   11|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_full_n          |   in|    1|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_write           |  out|    1|     ap_fifo|      v278_3_5|       pointer|
|v278_3_6_din             |  out|   32|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_num_data_valid  |   in|   11|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_fifo_cap        |   in|   11|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_full_n          |   in|    1|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_write           |  out|    1|     ap_fifo|      v278_3_6|       pointer|
|v278_3_7_din             |  out|   32|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_num_data_valid  |   in|   11|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_fifo_cap        |   in|   11|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_full_n          |   in|    1|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_write           |  out|    1|     ap_fifo|      v278_3_7|       pointer|
|v254_0_0_address0        |  out|   10|   ap_memory|      v254_0_0|         array|
|v254_0_0_ce0             |  out|    1|   ap_memory|      v254_0_0|         array|
|v254_0_0_q0              |   in|   32|   ap_memory|      v254_0_0|         array|
|v254_0_1_address0        |  out|   10|   ap_memory|      v254_0_1|         array|
|v254_0_1_ce0             |  out|    1|   ap_memory|      v254_0_1|         array|
|v254_0_1_q0              |   in|   32|   ap_memory|      v254_0_1|         array|
|v254_0_2_address0        |  out|   10|   ap_memory|      v254_0_2|         array|
|v254_0_2_ce0             |  out|    1|   ap_memory|      v254_0_2|         array|
|v254_0_2_q0              |   in|   32|   ap_memory|      v254_0_2|         array|
|v254_0_3_address0        |  out|   10|   ap_memory|      v254_0_3|         array|
|v254_0_3_ce0             |  out|    1|   ap_memory|      v254_0_3|         array|
|v254_0_3_q0              |   in|   32|   ap_memory|      v254_0_3|         array|
|v254_1_0_address0        |  out|   10|   ap_memory|      v254_1_0|         array|
|v254_1_0_ce0             |  out|    1|   ap_memory|      v254_1_0|         array|
|v254_1_0_q0              |   in|   32|   ap_memory|      v254_1_0|         array|
|v254_1_1_address0        |  out|   10|   ap_memory|      v254_1_1|         array|
|v254_1_1_ce0             |  out|    1|   ap_memory|      v254_1_1|         array|
|v254_1_1_q0              |   in|   32|   ap_memory|      v254_1_1|         array|
|v254_1_2_address0        |  out|   10|   ap_memory|      v254_1_2|         array|
|v254_1_2_ce0             |  out|    1|   ap_memory|      v254_1_2|         array|
|v254_1_2_q0              |   in|   32|   ap_memory|      v254_1_2|         array|
|v254_1_3_address0        |  out|   10|   ap_memory|      v254_1_3|         array|
|v254_1_3_ce0             |  out|    1|   ap_memory|      v254_1_3|         array|
|v254_1_3_q0              |   in|   32|   ap_memory|      v254_1_3|         array|
|v254_2_0_address0        |  out|   10|   ap_memory|      v254_2_0|         array|
|v254_2_0_ce0             |  out|    1|   ap_memory|      v254_2_0|         array|
|v254_2_0_q0              |   in|   32|   ap_memory|      v254_2_0|         array|
|v254_2_1_address0        |  out|   10|   ap_memory|      v254_2_1|         array|
|v254_2_1_ce0             |  out|    1|   ap_memory|      v254_2_1|         array|
|v254_2_1_q0              |   in|   32|   ap_memory|      v254_2_1|         array|
|v254_2_2_address0        |  out|   10|   ap_memory|      v254_2_2|         array|
|v254_2_2_ce0             |  out|    1|   ap_memory|      v254_2_2|         array|
|v254_2_2_q0              |   in|   32|   ap_memory|      v254_2_2|         array|
|v254_2_3_address0        |  out|   10|   ap_memory|      v254_2_3|         array|
|v254_2_3_ce0             |  out|    1|   ap_memory|      v254_2_3|         array|
|v254_2_3_q0              |   in|   32|   ap_memory|      v254_2_3|         array|
|v254_3_0_address0        |  out|   10|   ap_memory|      v254_3_0|         array|
|v254_3_0_ce0             |  out|    1|   ap_memory|      v254_3_0|         array|
|v254_3_0_q0              |   in|   32|   ap_memory|      v254_3_0|         array|
|v254_3_1_address0        |  out|   10|   ap_memory|      v254_3_1|         array|
|v254_3_1_ce0             |  out|    1|   ap_memory|      v254_3_1|         array|
|v254_3_1_q0              |   in|   32|   ap_memory|      v254_3_1|         array|
|v254_3_2_address0        |  out|   10|   ap_memory|      v254_3_2|         array|
|v254_3_2_ce0             |  out|    1|   ap_memory|      v254_3_2|         array|
|v254_3_2_q0              |   in|   32|   ap_memory|      v254_3_2|         array|
|v254_3_3_address0        |  out|   10|   ap_memory|      v254_3_3|         array|
|v254_3_3_ce0             |  out|    1|   ap_memory|      v254_3_3|         array|
|v254_3_3_q0              |   in|   32|   ap_memory|      v254_3_3|         array|
|v254_4_0_address0        |  out|   10|   ap_memory|      v254_4_0|         array|
|v254_4_0_ce0             |  out|    1|   ap_memory|      v254_4_0|         array|
|v254_4_0_q0              |   in|   32|   ap_memory|      v254_4_0|         array|
|v254_4_1_address0        |  out|   10|   ap_memory|      v254_4_1|         array|
|v254_4_1_ce0             |  out|    1|   ap_memory|      v254_4_1|         array|
|v254_4_1_q0              |   in|   32|   ap_memory|      v254_4_1|         array|
|v254_4_2_address0        |  out|   10|   ap_memory|      v254_4_2|         array|
|v254_4_2_ce0             |  out|    1|   ap_memory|      v254_4_2|         array|
|v254_4_2_q0              |   in|   32|   ap_memory|      v254_4_2|         array|
|v254_4_3_address0        |  out|   10|   ap_memory|      v254_4_3|         array|
|v254_4_3_ce0             |  out|    1|   ap_memory|      v254_4_3|         array|
|v254_4_3_q0              |   in|   32|   ap_memory|      v254_4_3|         array|
|v254_5_0_address0        |  out|   10|   ap_memory|      v254_5_0|         array|
|v254_5_0_ce0             |  out|    1|   ap_memory|      v254_5_0|         array|
|v254_5_0_q0              |   in|   32|   ap_memory|      v254_5_0|         array|
|v254_5_1_address0        |  out|   10|   ap_memory|      v254_5_1|         array|
|v254_5_1_ce0             |  out|    1|   ap_memory|      v254_5_1|         array|
|v254_5_1_q0              |   in|   32|   ap_memory|      v254_5_1|         array|
|v254_5_2_address0        |  out|   10|   ap_memory|      v254_5_2|         array|
|v254_5_2_ce0             |  out|    1|   ap_memory|      v254_5_2|         array|
|v254_5_2_q0              |   in|   32|   ap_memory|      v254_5_2|         array|
|v254_5_3_address0        |  out|   10|   ap_memory|      v254_5_3|         array|
|v254_5_3_ce0             |  out|    1|   ap_memory|      v254_5_3|         array|
|v254_5_3_q0              |   in|   32|   ap_memory|      v254_5_3|         array|
|v254_6_0_address0        |  out|   10|   ap_memory|      v254_6_0|         array|
|v254_6_0_ce0             |  out|    1|   ap_memory|      v254_6_0|         array|
|v254_6_0_q0              |   in|   32|   ap_memory|      v254_6_0|         array|
|v254_6_1_address0        |  out|   10|   ap_memory|      v254_6_1|         array|
|v254_6_1_ce0             |  out|    1|   ap_memory|      v254_6_1|         array|
|v254_6_1_q0              |   in|   32|   ap_memory|      v254_6_1|         array|
|v254_6_2_address0        |  out|   10|   ap_memory|      v254_6_2|         array|
|v254_6_2_ce0             |  out|    1|   ap_memory|      v254_6_2|         array|
|v254_6_2_q0              |   in|   32|   ap_memory|      v254_6_2|         array|
|v254_6_3_address0        |  out|   10|   ap_memory|      v254_6_3|         array|
|v254_6_3_ce0             |  out|    1|   ap_memory|      v254_6_3|         array|
|v254_6_3_q0              |   in|   32|   ap_memory|      v254_6_3|         array|
|v254_7_0_address0        |  out|   10|   ap_memory|      v254_7_0|         array|
|v254_7_0_ce0             |  out|    1|   ap_memory|      v254_7_0|         array|
|v254_7_0_q0              |   in|   32|   ap_memory|      v254_7_0|         array|
|v254_7_1_address0        |  out|   10|   ap_memory|      v254_7_1|         array|
|v254_7_1_ce0             |  out|    1|   ap_memory|      v254_7_1|         array|
|v254_7_1_q0              |   in|   32|   ap_memory|      v254_7_1|         array|
|v254_7_2_address0        |  out|   10|   ap_memory|      v254_7_2|         array|
|v254_7_2_ce0             |  out|    1|   ap_memory|      v254_7_2|         array|
|v254_7_2_q0              |   in|   32|   ap_memory|      v254_7_2|         array|
|v254_7_3_address0        |  out|   10|   ap_memory|      v254_7_3|         array|
|v254_7_3_ce0             |  out|    1|   ap_memory|      v254_7_3|         array|
|v254_7_3_q0              |   in|   32|   ap_memory|      v254_7_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

