INFO-FLOW: Workspace /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1 opened at Sun Apr 16 22:10:00 PDT 2023
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     set_part xcvu5p-flva2104-1-e 
Execute       create_platform xcvu5p-flva2104-1-e -board  
DBG:HLSDevice: Trying to load device library: /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
Command       create_platform done; 0.95 sec.
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.06 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.08 sec.
Execute   set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
Execute     create_platform xcvu5p-flva2104-1-e -board  
Execute     source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   source ./local_seq_align_multiple_sa/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./local_seq_align_multiple_sa/solution1/directives.tcl
Execute     set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling seq_align_multiple.cpp as C++
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang seq_align_multiple.cpp -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top seq_align_multiple -name=seq_align_multiple 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/all.directive.json -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.14 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.6 sec.
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.75 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.64 sec.
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot -I /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.75 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-1017] unknown pragma ignored (seq_align_multiple.cpp:75:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.7 seconds. CPU system time: 0.96 seconds. Elapsed time: 6.76 seconds; current allocated memory: 209.445 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.g.bc"  
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.g.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.71 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.72 sec.
Execute       run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple 
Execute         ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=seq_align_multiple -mllvm -hls-db-dir -mllvm /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 > /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.96 sec.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:173:6)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:167:6)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:138:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:155:16)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:138:16) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:155:16) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:68:12)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:69:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:70:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:114:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:115:16)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy8_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy7_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy6_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy5_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy4_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy3_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy2_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy1_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.24 seconds. CPU system time: 0.64 seconds. Elapsed time: 15.98 seconds; current allocated memory: 226.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.016 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top seq_align_multiple -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.0.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 262.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.1.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.61 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 295.754 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.g.1.bc to /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.1.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_4' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_5' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_6' (seq_align_multiple.cpp:117) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align'.
Command         transform done; 2.48 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:66:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:69:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 29 basic blocks.
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.05 seconds; current allocated memory: 364.090 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.2.bc -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (seq_align_multiple.cpp:78:28) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:85:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:92:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (seq_align_multiple.cpp:129:27) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:81:34)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:103:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:54:12)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:178:31)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:179:33)
Command         transform done; 2.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 453.094 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.51 sec.
Command     elaborate done; 31.26 sec.
Execute     ap_eval exec zip -j /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.12 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
Execute       ap_set_top_model seq_align_multiple 
Execute       get_model_list seq_align_multiple -filter all-wo-channel -topdown 
Execute       preproc_iomode -model seq_align_multiple 
Execute       preproc_iomode -model seq_align 
Execute       preproc_iomode -model seq_align_Pipeline_kernel_kernel1 
Execute       preproc_iomode -model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       preproc_iomode -model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       preproc_iomode -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       preproc_iomode -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       preproc_iomode -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Model list for configure: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Configuring Module : seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 ...
Execute       set_default_model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       apply_spec_resource_limit seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
INFO-FLOW: Configuring Module : seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 ...
Execute       set_default_model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       apply_spec_resource_limit seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
INFO-FLOW: Configuring Module : seq_align_Pipeline_VITIS_LOOP_100_5 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       apply_spec_resource_limit seq_align_Pipeline_VITIS_LOOP_100_5 
INFO-FLOW: Configuring Module : seq_align_Pipeline_VITIS_LOOP_117_6 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       apply_spec_resource_limit seq_align_Pipeline_VITIS_LOOP_117_6 
INFO-FLOW: Configuring Module : seq_align_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       apply_spec_resource_limit seq_align_Pipeline_kernel_kernel1 
INFO-FLOW: Configuring Module : seq_align ...
Execute       set_default_model seq_align 
Execute       apply_spec_resource_limit seq_align 
INFO-FLOW: Configuring Module : seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       apply_spec_resource_limit seq_align_multiple 
INFO-FLOW: Model list for preprocess: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 ...
Execute       set_default_model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       cdfg_preprocess -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 ...
Execute       set_default_model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       cdfg_preprocess -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       rtl_gen_preprocess seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_VITIS_LOOP_100_5 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       cdfg_preprocess -model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_100_5 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_VITIS_LOOP_117_6 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       cdfg_preprocess -model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_117_6 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       cdfg_preprocess -model seq_align_Pipeline_kernel_kernel1 
Command       cdfg_preprocess done; 0.15 sec.
Execute       rtl_gen_preprocess seq_align_Pipeline_kernel_kernel1 
INFO-FLOW: Preprocessing Module: seq_align ...
Execute       set_default_model seq_align 
Execute       cdfg_preprocess -model seq_align 
Execute       rtl_gen_preprocess seq_align 
INFO-FLOW: Preprocessing Module: seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       cdfg_preprocess -model seq_align_multiple 
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for synthesis: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       schedule -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 455.352 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       bind -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.352 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       schedule -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 458.590 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.
Execute       set_default_model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       bind -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 458.590 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       schedule -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_93_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 461.102 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.
Execute       set_default_model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       bind -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.102 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       schedule -model seq_align_Pipeline_VITIS_LOOP_100_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.102 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_VITIS_LOOP_100_5.
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       bind -model seq_align_Pipeline_VITIS_LOOP_100_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 461.102 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_VITIS_LOOP_100_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       schedule -model seq_align_Pipeline_VITIS_LOOP_117_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.387 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_VITIS_LOOP_117_6.
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       bind -model seq_align_Pipeline_VITIS_LOOP_117_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 461.387 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_VITIS_LOOP_117_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       schedule -model seq_align_Pipeline_kernel_kernel1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'kernel_kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.04425ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel_kernel1' consists of the following:	'load' operation ('dp_mem_93_load', seq_align_multiple.cpp:143) on local variable 'dp_mem' [733]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:143) [767]  (0.374 ns)
	'add' operation ('add_ln859') [879]  (0.933 ns)
	'icmp' operation ('icmp_ln1695') [884]  (0.769 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:43) [885]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_2') [891]  (0.769 ns)
	'select' operation ('select_ln1695') [892]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_3') [893]  (0.769 ns)
	'select' operation ('select_ln50', seq_align_multiple.cpp:50) [894]  (0.374 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:52) [897]  (0.387 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [908]  (0.46 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [908]  (0 ns)
	'store' operation ('dp_mem_93_write_ln129', seq_align_multiple.cpp:129) of variable 'zext_ln66', seq_align_multiple.cpp:66 on local variable 'dp_mem' [3045]  (0.46 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.27 seconds; current allocated memory: 498.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling seq_align_Pipeline_kernel_kernel1.
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       bind -model seq_align_Pipeline_kernel_kernel1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.09 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 514.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.61 sec.
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding seq_align_Pipeline_kernel_kernel1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align 
Execute       schedule -model seq_align 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 514.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align.
Execute       set_default_model seq_align 
Execute       bind -model seq_align 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 514.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.04 sec.
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.bind.adb -f 
INFO-FLOW: Finish binding seq_align.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple 
Execute       schedule -model seq_align_multiple 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 514.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple.
Execute       set_default_model seq_align_multiple 
Execute       bind -model seq_align_multiple 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.45 seconds. CPU system time: 0 seconds. Elapsed time: 5.46 seconds; current allocated memory: 514.367 MB.
Execute       syn_report -verbosereport -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 16.09 sec.
Execute       db_write -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple.
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       rtl_gen_preprocess seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       rtl_gen_preprocess seq_align_Pipeline_kernel_kernel1 
Execute       rtl_gen_preprocess seq_align 
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for RTL generation: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.12 seconds; current allocated memory: 514.367 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.adb 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 514.367 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       gen_rtl seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
Execute       syn_report -csynth -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.adb 
Execute       db_write -model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 514.367 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       gen_rtl seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
Execute       syn_report -csynth -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.adb 
Execute       db_write -model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_VITIS_LOOP_100_5 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_100_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 514.367 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_100_5 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_100_5 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_100_5 
Execute       syn_report -csynth -model seq_align_Pipeline_VITIS_LOOP_100_5 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_100_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_Pipeline_VITIS_LOOP_100_5 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_100_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_Pipeline_VITIS_LOOP_100_5 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_100_5 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.adb 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_100_5 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_VITIS_LOOP_100_5 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_VITIS_LOOP_117_6 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_117_6' pipeline 'VITIS_LOOP_117_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_117_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 514.367 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_117_6 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_117_6 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_117_6 
Execute       syn_report -csynth -model seq_align_Pipeline_VITIS_LOOP_117_6 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_117_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_Pipeline_VITIS_LOOP_117_6 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_VITIS_LOOP_117_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_Pipeline_VITIS_LOOP_117_6 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_117_6 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.adb 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_117_6 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_VITIS_LOOP_117_6 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_Pipeline_kernel_kernel1 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
Command       create_rtl_model done; 0.76 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 539.391 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_kernel_kernel1 -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align_Pipeline_kernel_kernel1 
Execute       gen_rtl seq_align_Pipeline_kernel_kernel1 -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align_Pipeline_kernel_kernel1 
Execute       syn_report -csynth -model seq_align_Pipeline_kernel_kernel1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_kernel_kernel1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.32 sec.
Execute       syn_report -rtlxml -model seq_align_Pipeline_kernel_kernel1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_Pipeline_kernel_kernel1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.15 sec.
Execute       syn_report -verbosereport -model seq_align_Pipeline_kernel_kernel1 -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.74 sec.
Execute       db_write -model seq_align_Pipeline_kernel_kernel1 -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.adb 
Command       db_write done; 1.34 sec.
Execute       db_write -model seq_align_Pipeline_kernel_kernel1 -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info seq_align_Pipeline_kernel_kernel1 -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.48 seconds; current allocated memory: 597.355 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple_seq_align 
Execute       gen_rtl seq_align -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple_seq_align 
Execute       syn_report -csynth -model seq_align -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.04 sec.
Execute       db_write -model seq_align -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.adb 
Execute       db_write -model seq_align -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seq_align_multiple -top_prefix  -sub_prefix seq_align_multiple_ -mg_file /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy1_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy2_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy3_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy4_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy5_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy6_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy7_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummy8_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 597.355 MB.
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vhdl -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/vhdl/seq_align_multiple 
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vlog -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/verilog/seq_align_multiple 
Execute       syn_report -csynth -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_multiple_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/seq_align_multiple_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 16.09 sec.
Execute       db_write -model seq_align_multiple -f -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.adb 
Execute       db_write -model seq_align_multiple -bindview -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple -p /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple 
Execute       export_constraint_db -f -tool general -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       syn_report -designview -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.design.xml 
Command       syn_report done; 2.4 sec.
Execute       syn_report -csynthDesign -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model seq_align_multiple -o /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks seq_align_multiple 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain seq_align_multiple 
INFO-FLOW: Model list for RTL component generation: seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Handling components in module [seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_VITIS_LOOP_100_5] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_VITIS_LOOP_117_6] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_kernel_kernel1] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_mux_164_2_1_1.
INFO-FLOW: Append model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [seq_align_multiple] ... 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO-FLOW: Append model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: Append model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
INFO-FLOW: Append model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
INFO-FLOW: Append model seq_align_Pipeline_VITIS_LOOP_100_5
INFO-FLOW: Append model seq_align_Pipeline_VITIS_LOOP_117_6
INFO-FLOW: Append model seq_align_Pipeline_kernel_kernel1
INFO-FLOW: Append model seq_align
INFO-FLOW: Append model seq_align_multiple
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_mux_164_2_1_1 seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 seq_align_Pipeline_VITIS_LOOP_100_5 seq_align_Pipeline_VITIS_LOOP_117_6 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Generating /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: To file: write model seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
INFO-FLOW: To file: write model seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
INFO-FLOW: To file: write model seq_align_Pipeline_VITIS_LOOP_100_5
INFO-FLOW: To file: write model seq_align_Pipeline_VITIS_LOOP_117_6
INFO-FLOW: To file: write model seq_align_Pipeline_kernel_kernel1
INFO-FLOW: To file: write model seq_align
INFO-FLOW: To file: write model seq_align_multiple
INFO-FLOW: Generating /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/vhdl' dstVlogDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/vlog' tclDir='/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
seq_align_Pipeline_VITIS_LOOP_100_5
seq_align_Pipeline_VITIS_LOOP_117_6
seq_align_Pipeline_kernel_kernel1
seq_align
seq_align_multiple
' expOnly='0'
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.compgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.compgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.compgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.compgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 18.75 seconds; current allocated memory: 597.355 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='seq_align_multiple_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name seq_align_multiple
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
seq_align_Pipeline_VITIS_LOOP_100_5
seq_align_Pipeline_VITIS_LOOP_117_6
seq_align_Pipeline_kernel_kernel1
seq_align
seq_align_multiple
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_100_5.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_117_6.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_Pipeline_kernel_kernel1.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       sc_get_clocks seq_align_multiple 
Execute       source /home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST seq_align_multiple MODULE2INSTS {seq_align_multiple seq_align_multiple seq_align {grp_seq_align_fu_126 grp_seq_align_fu_134 grp_seq_align_fu_142 grp_seq_align_fu_150 grp_seq_align_fu_158 grp_seq_align_fu_166 grp_seq_align_fu_174 grp_seq_align_fu_182} seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623} seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 {grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629} seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 {grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696} seq_align_Pipeline_VITIS_LOOP_100_5 {grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763} seq_align_Pipeline_VITIS_LOOP_117_6 {grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771} seq_align_Pipeline_kernel_kernel1 {grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} INST2MODULE {seq_align_multiple seq_align_multiple grp_seq_align_fu_126 seq_align grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 seq_align_Pipeline_VITIS_LOOP_100_5 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 seq_align_Pipeline_VITIS_LOOP_117_6 grp_seq_align_Pipeline_kernel_kernel1_fu_809 seq_align_Pipeline_kernel_kernel1 grp_seq_align_fu_134 seq_align grp_seq_align_fu_142 seq_align grp_seq_align_fu_150 seq_align grp_seq_align_fu_158 seq_align grp_seq_align_fu_166 seq_align grp_seq_align_fu_174 seq_align grp_seq_align_fu_182 seq_align} INSTDATA {seq_align_multiple {DEPTH 1 CHILDREN {grp_seq_align_fu_126 grp_seq_align_fu_134 grp_seq_align_fu_142 grp_seq_align_fu_150 grp_seq_align_fu_158 grp_seq_align_fu_166 grp_seq_align_fu_174 grp_seq_align_fu_182}} grp_seq_align_fu_126 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_kernel_kernel1_fu_809 {DEPTH 3 CHILDREN {}} grp_seq_align_fu_134 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_142 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_150 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_158 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_166 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_174 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}} grp_seq_align_fu_182 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 grp_seq_align_Pipeline_kernel_kernel1_fu_809}}} MODULEDATA {seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_112_p2 SOURCE seq_align_multiple.cpp:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_121_p2 SOURCE seq_align_multiple.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_189_p2 SOURCE seq_align_multiple.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_200_p2 SOURCE seq_align_multiple.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_957_p2 SOURCE seq_align_multiple.cpp:85 VARIABLE add_ln85_1 LOOP local_dpmem_loop_VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_969_p2 SOURCE seq_align_multiple.cpp:85 VARIABLE add_ln85 LOOP local_dpmem_loop_VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1316_p2 SOURCE seq_align_multiple.cpp:86 VARIABLE add_ln86 LOOP local_dpmem_loop_VITIS_LOOP_86_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_957_p2 SOURCE seq_align_multiple.cpp:92 VARIABLE add_ln92_1 LOOP local_Ixmem_loop_VITIS_LOOP_93_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_969_p2 SOURCE seq_align_multiple.cpp:92 VARIABLE add_ln92 LOOP local_Ixmem_loop_VITIS_LOOP_93_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1320_p2 SOURCE seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP local_Ixmem_loop_VITIS_LOOP_93_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_VITIS_LOOP_100_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_80_p2 SOURCE seq_align_multiple.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_VITIS_LOOP_117_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_357_p2 SOURCE seq_align_multiple.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_kernel_kernel1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_7003_p2 SOURCE seq_align_multiple.cpp:127 VARIABLE add_ln127_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_7015_p2 SOURCE seq_align_multiple.cpp:127 VARIABLE add_ln127 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_7089_p2 SOURCE seq_align_multiple.cpp:135 VARIABLE add_ln135 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_8047_p2 SOURCE seq_align_multiple.cpp:129 VARIABLE empty LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_9235_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1_fu_9241_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_2_fu_8056_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_3_fu_8062_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_4_fu_9293_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_8083_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_30_fu_7112_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_5_fu_10873_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_6_fu_10879_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_7_fu_9441_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_8_fu_9447_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_9_fu_9488_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_8118_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_31_fu_7134_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_10_fu_11060_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_11_fu_11066_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_12_fu_10974_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_13_fu_11008_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_2_fu_8153_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_32_fu_7156_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_14_fu_11247_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_15_fu_11253_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_16_fu_11161_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_17_fu_11195_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_3_fu_8188_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_33_fu_7178_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_18_fu_12032_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_19_fu_12038_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_20_fu_11348_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_21_fu_11382_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_4_fu_8223_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_34_fu_7200_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_22_fu_12133_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_23_fu_12139_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_24_fu_12152_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_25_fu_12200_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_5_fu_8258_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_35_fu_7222_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_26_fu_12279_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_27_fu_12285_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_28_fu_12298_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_29_fu_12346_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_6_fu_8293_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_36_fu_7244_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_30_fu_12425_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_31_fu_12431_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_32_fu_12444_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_33_fu_12492_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_7_fu_8328_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_37_fu_7266_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_34_fu_12571_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_35_fu_12577_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_36_fu_12590_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_37_fu_12638_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_8_fu_8363_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_38_fu_7288_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_38_fu_12717_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_39_fu_12723_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_40_fu_12736_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_41_fu_12784_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_9_fu_8398_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_39_fu_7310_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_42_fu_12863_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_43_fu_12869_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_44_fu_12882_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_45_fu_12930_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_10_fu_8433_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_40_fu_7332_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_46_fu_13009_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_47_fu_13015_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_48_fu_13028_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_49_fu_13076_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_11_fu_8468_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_41_fu_7354_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_50_fu_13155_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_51_fu_13161_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_52_fu_13174_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_53_fu_13222_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_12_fu_8503_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_42_fu_7376_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_54_fu_13301_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_55_fu_13307_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_56_fu_13320_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_57_fu_13368_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_13_fu_8538_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_43_fu_7398_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_58_fu_13447_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_59_fu_13453_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_60_fu_13466_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_61_fu_13514_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_14_fu_8573_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_44_fu_7420_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_62_fu_13593_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_63_fu_13599_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_64_fu_13612_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_65_fu_13660_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_15_fu_7442_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_8611_p2 SOURCE seq_align_multiple.cpp:173 VARIABLE add_ln173 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_45_fu_8617_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_66_fu_13749_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_67_fu_13755_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_68_fu_13768_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_69_fu_13817_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_16_fu_8652_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_46_fu_7464_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_70_fu_13965_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_71_fu_13971_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_72_fu_13984_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_73_fu_13990_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_74_fu_14038_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_17_fu_8687_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_47_fu_7486_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_75_fu_14117_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_76_fu_14123_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_77_fu_14136_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_78_fu_14184_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_18_fu_8722_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_48_fu_7508_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_79_fu_14263_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_80_fu_14269_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_81_fu_14282_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_82_fu_14330_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_19_fu_8757_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_49_fu_7530_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_83_fu_14409_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_84_fu_14415_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_85_fu_14428_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_86_fu_14476_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_20_fu_8792_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_50_fu_7552_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_87_fu_14555_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_88_fu_14561_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_89_fu_14574_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_90_fu_14622_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_21_fu_8827_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_51_fu_7574_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_91_fu_14701_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_92_fu_14707_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_93_fu_14720_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_94_fu_14768_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_22_fu_8862_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_52_fu_7596_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_95_fu_14847_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_95 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_96_fu_14853_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_97_fu_14866_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_97 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_98_fu_14914_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_98 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_23_fu_8897_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_53_fu_7618_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_99_fu_14993_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_99 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_100_fu_14999_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_100 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_101_fu_15012_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_101 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_102_fu_15060_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_24_fu_8932_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_54_fu_7640_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_103_fu_15139_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_103 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_104_fu_15145_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_104 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_105_fu_15158_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_106_fu_15206_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_25_fu_8967_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_55_fu_7662_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_107_fu_15285_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_108_fu_15291_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_109_fu_15304_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_110_fu_15352_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_26_fu_9002_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_56_fu_7684_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_111_fu_15431_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_112_fu_15437_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_113_fu_15450_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_114_fu_15498_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_27_fu_9037_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_57_fu_7706_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_115_fu_15577_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_116_fu_15583_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_117_fu_15596_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_118_fu_15644_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_28_fu_9072_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_58_fu_7728_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_119_fu_15723_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_120_fu_15729_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_121_fu_15742_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_121 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_122_fu_15790_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_122 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_29_fu_9107_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_59_fu_7750_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_123_fu_15869_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_123 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_124_fu_15875_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_124 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_125_fu_15888_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_126_fu_15936_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_126 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_60_fu_7772_p2 SOURCE seq_align_multiple.cpp:163 VARIABLE add_ln163_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_127_fu_16024_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_127 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_128_fu_16037_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_128 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_129_fu_16050_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_129 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_130_fu_16099_p2 SOURCE /home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_130 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_7786_p2 SOURCE seq_align_multiple.cpp:129 VARIABLE add_ln129 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dp_matrix_V_U SOURCE seq_align_multiple.cpp:68 VARIABLE dp_matrix_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME last_pe_score_V_U SOURCE seq_align_multiple.cpp:72 VARIABLE last_pe_score_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME last_pe_scoreIx_V_U SOURCE seq_align_multiple.cpp:73 VARIABLE last_pe_scoreIx_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_1_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_2_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_3_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_4_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_5_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_6_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_7_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_8_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_9_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_10_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_11_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_12_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_13_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_14_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_15_U SOURCE seq_align_multiple.cpp:115 VARIABLE local_reference_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 34 URAM 0}} seq_align_multiple {AREA {DSP 0 BRAM 272 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 605.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
Execute       syn_report -model seq_align_multiple -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 165.45 MHz
Command     autosyn done; 78.12 sec.
Command   csynth_design done; 109.51 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109.07 seconds. CPU system time: 2.07 seconds. Elapsed time: 109.51 seconds; current allocated memory: -637.215 MB.
Command ap_source done; 110.71 sec.
Execute cleanup_all 
