# 1 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c"
# 1 "C:\\rtdruid3-ws\\tc275_erika3_day2\\out//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 4
#define __VERSION__ "4.9.4 build on 2019-06-07"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE__ 1
#define __FAST_MATH__ 1
#define __FINITE_MATH_ONLY__ 1
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 4
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ long unsigned int
#define __PTRDIFF_TYPE__ long int
#define __WCHAR_TYPE__ int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ long int
#define __UINTPTR_TYPE__ long unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 2147483647
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647L
#define __SIZE_MAX__ 4294967295UL
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647L
#define __UINTPTR_MAX__ 4294967295UL
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 24
#define __DBL_DIG__ 6
#define __DBL_MIN_EXP__ (-125)
#define __DBL_MIN_10_EXP__ (-37)
#define __DBL_MAX_EXP__ 128
#define __DBL_MAX_10_EXP__ 38
#define __DBL_DECIMAL_DIG__ 9
#define __DBL_MAX__ ((double)3.4028234663852886e+38L)
#define __DBL_MIN__ ((double)1.1754943508222875e-38L)
#define __DBL_EPSILON__ ((double)1.1920928955078125e-7L)
#define __DBL_DENORM_MIN__ ((double)1.4012984643248171e-45L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMA 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __REGISTER_PREFIX__ %
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __HIGHTEC__ 1
#define __HAVE_SHORT_DOUBLE__ 1
#define __tricore 1
#define __tricore__ 1
#define __TRICORE__ 1
#define __TC161__ 1
#define __TRICORE_CORE__ 0x161
#define __TC27XX__ 1
#define __TRICORE_NAME__ 0x2700
#define __TRICORE_HAVE_DIV__ 1
#define __TRICORE_HAVE_FTOIZ__ 1
#define __TRICORE_HAVE_MOV64__ 1
#define __TRICORE_HAVE_FLOAT16__ 1
#define __BUILTIN_TRICORE_NOP 1
#define __BUILTIN_TRICORE_LROTATE 1
#define __BUILTIN_TRICORE_RROTATE 1
#define __BUILTIN_TRICORE_INSERT 1
#define __BUILTIN_TRICORE_IMASK 1
#define __BUILTIN_TRICORE_SWAPW 1
#define __BUILTIN_TRICORE_SWAPMSKW 1
#define __BUILTIN_TRICORE_CMPSWAPW 1
#define __BUILTIN_TRICORE_SATB 1
#define __BUILTIN_TRICORE_SATH 1
#define __BUILTIN_TRICORE_SATBU 1
#define __BUILTIN_TRICORE_SATHU 1
#define __BUILTIN_TRICORE_LDMST 1
#define __ELF__ 1
# 1 "<command-line>"
#define __HAVE_SHORT_DOUBLE__ 1
# 1 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c"
# 10 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c"
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __INTRINSICS_H__ 

#undef __STRINGIFY
#define __STRINGIFY(x) #x
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __bisr(irq_level) __tric_bisr(irq_level)
#define __BISR(irq_level) __tric_bisr(irq_level)

#define __tric_bisr(irq_level) __asm__ volatile ("bisr " __STRINGIFY (irq_level) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _bisr (const unsigned __irq_level)
{
  __asm__ volatile ("bisr %0" :: "i" (__irq_level) : "memory");
}






#define __MFCR(regaddr) __tric_mfcr (regaddr)
#define __mfcr(regaddr) __tric_mfcr (regaddr)

#define __tric_mfcr(regaddr) (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" __STRINGIFY (regaddr) : "=d" (__res) :: "memory"); __res; }))







static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
                    : "=d" (__res) : "i" (__regaddr) : "memory");
  return __res;
}






#define __MTCR(regaddr,val) __tric_mtcr (regaddr, val)
#define __mtcr(regaddr,val) __tric_mtcr (regaddr, val)

#define __tric_mtcr(regaddr,val) do { unsigned __newval = (unsigned) (val); __asm__ volatile ("mtcr LO:" __STRINGIFY (regaddr) ", %0" :: "d" (__newval) : "memory"); } while (0)






static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
                    :: "i" (__regaddr), "d" (__val) : "memory");
}






#define __syscall(service) __tric_syscall (service)
#define __SYSCALL(service) __tric_syscall (service)

#define __tric_syscall(service) __asm__ volatile ("syscall "__STRINGIFY (service) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _syscall (const unsigned __service)
{
  __asm__ volatile ("syscall %0" :: "i" (__service) : "memory");
}






static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _debug (void)
{
  __asm__ volatile ("debug" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _isync (void)
{
  __asm__ volatile ("isync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _dsync (void)
{
  __asm__ volatile ("dsync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rstv (void)
{
  __asm__ volatile ("rstv" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rslcx (void)
{
    __asm__ volatile ("rslcx" ::: "memory",
                      "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
                      "a2", "a3", "a4", "a5", "a6", "a7", "a11");
}


static __inline__ __attribute__((__always_inline__))
void _svlcx (void)
{
  __asm__ volatile ("svlcx" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
}
# 227 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
static __inline__ __attribute__((__always_inline__))
void _restore (const int irqs_on)
{

  __asm__ volatile ("restore %0" :: "d" (irqs_on) : "memory");






}
# 248 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __CLZ(val) __builtin_clz (val)

#define __CTZ(val) __builtin_ctz (val)

#define __ABS(val) __builtin_abs (val)
# 11 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 3
#define __wdtcon_h 
# 57 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 3
extern void lock_wdtcon (void);
extern void unlock_wdtcon (void);

extern void WDT_Passwd (void);
extern void WDT_Modify (unsigned long modify, unsigned long mask);


extern void lock_safety_wdtcon (void);
extern void unlock_safety_wdtcon (void);
# 12 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2

# 1 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc2x.h" 1
# 9 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc2x.h"
#define __SYSTEM_TC2X_H__ 

# 1 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system.h" 1
# 20 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system.h"
#define __SYSTEM_H__ 






void SYSTEM_Init(void);







unsigned long SYSTEM_GetExtClock(void);






unsigned long SYSTEM_GetCpuClock(void);






unsigned long SYSTEM_GetSysClock(void);



void SYSTEM_EnableInterrupts(void);



void SYSTEM_DisableInterrupts(void);






void SYSTEM_EnableProtection(void);






void SYSTEM_DisableProtection(void);



int SYSTEM_Reset(void);



int SYSTEM_Idle(void);



int SYSTEM_Sleep(void);



void SYSTEM_DbgBreak(void);
# 12 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc2x.h" 2



int SYSTEM_IsCacheEnabled(void);



void SYSTEM_EnaDisCache(int Enable);




void SYSTEM_EnableProtectionExt(int Sel);
void SYSTEM_DisableProtectionExt(int Sel);

void SYSTEM_EnableSecProtection(void);
void SYSTEM_DisableSecProtection(void);

unsigned long SYSTEM_GetStmClock(void);

unsigned long SYSTEM_GetCanClock(void);
# 14 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxscu_reg.h" 1 3
# 34 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxscu_reg.h" 3
#define IFXSCU_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxScu_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxScu_regdef.h" 3
#define IFXSCU_REGDEF_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 1 3
# 27 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define IFX_TYPESREG_H 1







#define Ifx_Strict_16Bit volatile unsigned short
#define Ifx_Strict_32Bit volatile unsigned int
# 48 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define Ifx_VADC_RES Ifx_VADC_G_RES
#define Ifx_VADC_RESD Ifx_VADC_G_RESD
#define Ifx_VADC_CHCTR Ifx_VADC_G_CHCTR
#define Ifx_VADC_RCR Ifx_VADC_G_RCR
# 40 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxScu_regdef.h" 2 3





typedef struct _Ifx_SCU_ACCEN0_Bits
{
    unsigned int EN0:1;
    unsigned int EN1:1;
    unsigned int EN2:1;
    unsigned int EN3:1;
    unsigned int EN4:1;
    unsigned int EN5:1;
    unsigned int EN6:1;
    unsigned int EN7:1;
    unsigned int EN8:1;
    unsigned int EN9:1;
    unsigned int EN10:1;
    unsigned int EN11:1;
    unsigned int EN12:1;
    unsigned int EN13:1;
    unsigned int EN14:1;
    unsigned int EN15:1;
    unsigned int EN16:1;
    unsigned int EN17:1;
    unsigned int EN18:1;
    unsigned int EN19:1;
    unsigned int EN20:1;
    unsigned int EN21:1;
    unsigned int EN22:1;
    unsigned int EN23:1;
    unsigned int EN24:1;
    unsigned int EN25:1;
    unsigned int EN26:1;
    unsigned int EN27:1;
    unsigned int EN28:1;
    unsigned int EN29:1;
    unsigned int EN30:1;
    unsigned int EN31:1;
} Ifx_SCU_ACCEN0_Bits;


typedef struct _Ifx_SCU_ACCEN1_Bits
{
    unsigned int reserved_0:32;
} Ifx_SCU_ACCEN1_Bits;


typedef struct _Ifx_SCU_ARSTDIS_Bits
{
    unsigned int STM0DIS:1;
    unsigned int STM1DIS:1;
    unsigned int STM2DIS:1;
    unsigned int reserved_3:29;
} Ifx_SCU_ARSTDIS_Bits;


typedef struct _Ifx_SCU_CCUCON0_Bits
{
    unsigned int BAUD1DIV:4;
    unsigned int BAUD2DIV:4;
    unsigned int SRIDIV:4;
    unsigned int LPDIV:4;
    unsigned int SPBDIV:4;
    unsigned int FSI2DIV:2;
    unsigned int reserved_22:2;
    unsigned int FSIDIV:2;
    unsigned int reserved_26:2;
    unsigned int CLKSEL:2;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON0_Bits;


typedef struct _Ifx_SCU_CCUCON1_Bits
{
    unsigned int CANDIV:4;
    unsigned int ERAYDIV:4;
    unsigned int STMDIV:4;
    unsigned int GTMDIV:4;
    unsigned int ETHDIV:4;
    unsigned int ASCLINFDIV:4;
    unsigned int ASCLINSDIV:4;
    unsigned int INSEL:2;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON1_Bits;


typedef struct _Ifx_SCU_CCUCON2_Bits
{
    unsigned int BBBDIV:4;
    unsigned int reserved_4:26;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON2_Bits;


typedef struct _Ifx_SCU_CCUCON3_Bits
{
    unsigned int PLLDIV:6;
    unsigned int PLLSEL:2;
    unsigned int PLLERAYDIV:6;
    unsigned int PLLERAYSEL:2;
    unsigned int SRIDIV:6;
    unsigned int SRISEL:2;
    unsigned int reserved_24:5;
    unsigned int SLCK:1;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON3_Bits;


typedef struct _Ifx_SCU_CCUCON4_Bits
{
    unsigned int SPBDIV:6;
    unsigned int SPBSEL:2;
    unsigned int GTMDIV:6;
    unsigned int GTMSEL:2;
    unsigned int STMDIV:6;
    unsigned int STMSEL:2;
    unsigned int reserved_24:5;
    unsigned int SLCK:1;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON4_Bits;


typedef struct _Ifx_SCU_CCUCON5_Bits
{
    unsigned int MAXDIV:4;
    unsigned int reserved_4:26;
    unsigned int UP:1;
    unsigned int LCK:1;
} Ifx_SCU_CCUCON5_Bits;


typedef struct _Ifx_SCU_CCUCON6_Bits
{
    unsigned int CPU0DIV:6;
    unsigned int reserved_6:26;
} Ifx_SCU_CCUCON6_Bits;


typedef struct _Ifx_SCU_CCUCON7_Bits
{
    unsigned int CPU1DIV:6;
    unsigned int reserved_6:26;
} Ifx_SCU_CCUCON7_Bits;


typedef struct _Ifx_SCU_CCUCON8_Bits
{
    unsigned int CPU2DIV:6;
    unsigned int reserved_6:26;
} Ifx_SCU_CCUCON8_Bits;


typedef struct _Ifx_SCU_CHIPID_Bits
{
    unsigned int CHREV:6;
    unsigned int CHTEC:2;
    unsigned int CHID:8;
    unsigned int EEA:1;
    unsigned int UCODE:7;
    unsigned int FSIZE:4;
    unsigned int SP:2;
    unsigned int SEC:1;
    unsigned int reserved_31:1;
} Ifx_SCU_CHIPID_Bits;


typedef struct _Ifx_SCU_DTSCON_Bits
{
    unsigned int PWD:1;
    unsigned int START:1;
    unsigned int reserved_2:2;
    unsigned int CAL:22;
    unsigned int reserved_26:5;
    unsigned int SLCK:1;
} Ifx_SCU_DTSCON_Bits;


typedef struct _Ifx_SCU_DTSLIM_Bits
{
    unsigned int LOWER:10;
    unsigned int reserved_10:5;
    unsigned int LLU:1;
    unsigned int UPPER:10;
    unsigned int reserved_26:4;
    unsigned int SLCK:1;
    unsigned int UOF:1;
} Ifx_SCU_DTSLIM_Bits;


typedef struct _Ifx_SCU_DTSSTAT_Bits
{
    unsigned int RESULT:10;
    unsigned int reserved_10:4;
    unsigned int RDY:1;
    unsigned int BUSY:1;
    unsigned int reserved_16:16;
} Ifx_SCU_DTSSTAT_Bits;


typedef struct _Ifx_SCU_EICR_Bits
{
    unsigned int reserved_0:4;
    unsigned int EXIS0:3;
    unsigned int reserved_7:1;
    unsigned int FEN0:1;
    unsigned int REN0:1;
    unsigned int LDEN0:1;
    unsigned int EIEN0:1;
    unsigned int INP0:3;
    unsigned int reserved_15:5;
    unsigned int EXIS1:3;
    unsigned int reserved_23:1;
    unsigned int FEN1:1;
    unsigned int REN1:1;
    unsigned int LDEN1:1;
    unsigned int EIEN1:1;
    unsigned int INP1:3;
    unsigned int reserved_31:1;
} Ifx_SCU_EICR_Bits;


typedef struct _Ifx_SCU_EIFR_Bits
{
    unsigned int INTF0:1;
    unsigned int INTF1:1;
    unsigned int INTF2:1;
    unsigned int INTF3:1;
    unsigned int INTF4:1;
    unsigned int INTF5:1;
    unsigned int INTF6:1;
    unsigned int INTF7:1;
    unsigned int reserved_8:24;
} Ifx_SCU_EIFR_Bits;


typedef struct _Ifx_SCU_EMSR_Bits
{
    unsigned int POL:1;
    unsigned int MODE:1;
    unsigned int ENON:1;
    unsigned int PSEL:1;
    unsigned int reserved_4:12;
    unsigned int EMSF:1;
    unsigned int SEMSF:1;
    unsigned int reserved_18:6;
    unsigned int EMSFM:2;
    unsigned int SEMSFM:2;
    unsigned int reserved_28:4;
} Ifx_SCU_EMSR_Bits;


typedef struct _Ifx_SCU_ESRCFG_Bits
{
    unsigned int reserved_0:7;
    unsigned int EDCON:2;
    unsigned int reserved_9:23;
} Ifx_SCU_ESRCFG_Bits;


typedef struct _Ifx_SCU_ESROCFG_Bits
{
    unsigned int ARI:1;
    unsigned int ARC:1;
    unsigned int reserved_2:30;
} Ifx_SCU_ESROCFG_Bits;


typedef struct _Ifx_SCU_EVR13CON_Bits
{
    unsigned int reserved_0:28;
    unsigned int EVR13OFF:1;
    unsigned int BPEVR13OFF:1;
    unsigned int reserved_30:1;
    unsigned int LCK:1;
} Ifx_SCU_EVR13CON_Bits;


typedef struct _Ifx_SCU_EVR33CON_Bits
{
    unsigned int reserved_0:28;
    unsigned int EVR33OFF:1;
    unsigned int BPEVR33OFF:1;
    unsigned int reserved_30:1;
    unsigned int LCK:1;
} Ifx_SCU_EVR33CON_Bits;


typedef struct _Ifx_SCU_EVRADCSTAT_Bits
{
    unsigned int ADC13V:8;
    unsigned int ADC33V:8;
    unsigned int ADCSWDV:8;
    unsigned int reserved_24:7;
    unsigned int VAL:1;
} Ifx_SCU_EVRADCSTAT_Bits;


typedef struct _Ifx_SCU_EVRDVSTAT_Bits
{
    unsigned int DVS13TRIM:8;
    unsigned int reserved_8:8;
    unsigned int DVS33TRIM:8;
    unsigned int reserved_24:7;
    unsigned int VAL:1;
} Ifx_SCU_EVRDVSTAT_Bits;


typedef struct _Ifx_SCU_EVRMONCTRL_Bits
{
    unsigned int EVR13OVMOD:2;
    unsigned int reserved_2:2;
    unsigned int EVR13UVMOD:2;
    unsigned int reserved_6:2;
    unsigned int EVR33OVMOD:2;
    unsigned int reserved_10:2;
    unsigned int EVR33UVMOD:2;
    unsigned int reserved_14:2;
    unsigned int SWDOVMOD:2;
    unsigned int reserved_18:2;
    unsigned int SWDUVMOD:2;
    unsigned int reserved_22:8;
    unsigned int SLCK:1;
    unsigned int reserved_31:1;
} Ifx_SCU_EVRMONCTRL_Bits;


typedef struct _Ifx_SCU_EVROVMON_Bits
{
    unsigned int EVR13OVVAL:8;
    unsigned int EVR33OVVAL:8;
    unsigned int SWDOVVAL:8;
    unsigned int reserved_24:6;
    unsigned int SLCK:1;
    unsigned int LCK:1;
} Ifx_SCU_EVROVMON_Bits;


typedef struct _Ifx_SCU_EVRRSTCON_Bits
{
    unsigned int RST13TRIM:8;
    unsigned int reserved_8:16;
    unsigned int RST13OFF:1;
    unsigned int BPRST13OFF:1;
    unsigned int RST33OFF:1;
    unsigned int BPRST33OFF:1;
    unsigned int RSTSWDOFF:1;
    unsigned int BPRSTSWDOFF:1;
    unsigned int SLCK:1;
    unsigned int LCK:1;
} Ifx_SCU_EVRRSTCON_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF1_Bits
{
    unsigned int SD5P:8;
    unsigned int SD5I:8;
    unsigned int SD5D:8;
    unsigned int reserved_24:7;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF1_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF2_Bits
{
    unsigned int SD33P:8;
    unsigned int SD33I:8;
    unsigned int SD33D:8;
    unsigned int reserved_24:7;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF2_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF3_Bits
{
    unsigned int CT5REG0:8;
    unsigned int CT5REG1:8;
    unsigned int CT5REG2:8;
    unsigned int reserved_24:7;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF3_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF4_Bits
{
    unsigned int CT5REG3:8;
    unsigned int CT5REG4:8;
    unsigned int reserved_16:15;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF4_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF5_Bits
{
    unsigned int CT33REG0:8;
    unsigned int CT33REG1:8;
    unsigned int CT33REG2:8;
    unsigned int reserved_24:7;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF5_Bits;


typedef struct _Ifx_SCU_EVRSDCOEFF6_Bits
{
    unsigned int CT33REG3:8;
    unsigned int CT33REG4:8;
    unsigned int reserved_16:15;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCOEFF6_Bits;


typedef struct _Ifx_SCU_EVRSDCTRL1_Bits
{
    unsigned int SDFREQSPRD:16;
    unsigned int SDFREQ:8;
    unsigned int SDSTEP:4;
    unsigned int reserved_28:2;
    unsigned int SDSAMPLE:1;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCTRL1_Bits;


typedef struct _Ifx_SCU_EVRSDCTRL2_Bits
{
    unsigned int DRVP:8;
    unsigned int SDMINMAXDC:8;
    unsigned int DRVN:8;
    unsigned int SDLUT:6;
    unsigned int reserved_30:1;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCTRL2_Bits;


typedef struct _Ifx_SCU_EVRSDCTRL3_Bits
{
    unsigned int SDPWMPRE:8;
    unsigned int SDPID:8;
    unsigned int SDVOKLVL:8;
    unsigned int reserved_24:7;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCTRL3_Bits;


typedef struct _Ifx_SCU_EVRSDCTRL4_Bits
{
    unsigned int reserved_0:8;
    unsigned int SYNCDIV:3;
    unsigned int reserved_11:20;
    unsigned int LCK:1;
} Ifx_SCU_EVRSDCTRL4_Bits;


typedef struct _Ifx_SCU_EVRSTAT_Bits
{
    unsigned int EVR13:1;
    unsigned int OV13:1;
    unsigned int EVR33:1;
    unsigned int OV33:1;
    unsigned int OVSWD:1;
    unsigned int UV13:1;
    unsigned int UV33:1;
    unsigned int UVSWD:1;
    unsigned int EXTPASS13:1;
    unsigned int EXTPASS33:1;
    unsigned int BGPROK:1;
    unsigned int reserved_11:21;
} Ifx_SCU_EVRSTAT_Bits;


typedef struct _Ifx_SCU_EVRTRIM_Bits
{
    unsigned int EVR13TRIM:8;
    unsigned int SDVOUTSEL:8;
    unsigned int reserved_16:14;
    unsigned int SLCK:1;
    unsigned int LCK:1;
} Ifx_SCU_EVRTRIM_Bits;


typedef struct _Ifx_SCU_EVRUVMON_Bits
{
    unsigned int EVR13UVVAL:8;
    unsigned int EVR33UVVAL:8;
    unsigned int SWDUVVAL:8;
    unsigned int reserved_24:6;
    unsigned int SLCK:1;
    unsigned int LCK:1;
} Ifx_SCU_EVRUVMON_Bits;


typedef struct _Ifx_SCU_EXTCON_Bits
{
    unsigned int EN0:1;
    unsigned int reserved_1:1;
    unsigned int SEL0:4;
    unsigned int reserved_6:10;
    unsigned int EN1:1;
    unsigned int NSEL:1;
    unsigned int SEL1:4;
    unsigned int reserved_22:2;
    unsigned int DIV1:8;
} Ifx_SCU_EXTCON_Bits;


typedef struct _Ifx_SCU_FDR_Bits
{
    unsigned int STEP:10;
    unsigned int reserved_10:4;
    unsigned int DM:2;
    unsigned int RESULT:10;
    unsigned int reserved_26:5;
    unsigned int DISCLK:1;
} Ifx_SCU_FDR_Bits;


typedef struct _Ifx_SCU_FMR_Bits
{
    unsigned int FS0:1;
    unsigned int FS1:1;
    unsigned int FS2:1;
    unsigned int FS3:1;
    unsigned int FS4:1;
    unsigned int FS5:1;
    unsigned int FS6:1;
    unsigned int FS7:1;
    unsigned int reserved_8:8;
    unsigned int FC0:1;
    unsigned int FC1:1;
    unsigned int FC2:1;
    unsigned int FC3:1;
    unsigned int FC4:1;
    unsigned int FC5:1;
    unsigned int FC6:1;
    unsigned int FC7:1;
    unsigned int reserved_24:8;
} Ifx_SCU_FMR_Bits;


typedef struct _Ifx_SCU_ID_Bits
{
    unsigned int MODREV:8;
    unsigned int MODTYPE:8;
    unsigned int MODNUMBER:16;
} Ifx_SCU_ID_Bits;


typedef struct _Ifx_SCU_IGCR_Bits
{
    unsigned int IPEN00:1;
    unsigned int IPEN01:1;
    unsigned int IPEN02:1;
    unsigned int IPEN03:1;
    unsigned int IPEN04:1;
    unsigned int IPEN05:1;
    unsigned int IPEN06:1;
    unsigned int IPEN07:1;
    unsigned int reserved_8:5;
    unsigned int GEEN0:1;
    unsigned int IGP0:2;
    unsigned int IPEN10:1;
    unsigned int IPEN11:1;
    unsigned int IPEN12:1;
    unsigned int IPEN13:1;
    unsigned int IPEN14:1;
    unsigned int IPEN15:1;
    unsigned int IPEN16:1;
    unsigned int IPEN17:1;
    unsigned int reserved_24:5;
    unsigned int GEEN1:1;
    unsigned int IGP1:2;
} Ifx_SCU_IGCR_Bits;


typedef struct _Ifx_SCU_IN_Bits
{
    unsigned int P0:1;
    unsigned int P1:1;
    unsigned int reserved_2:30;
} Ifx_SCU_IN_Bits;


typedef struct _Ifx_SCU_IOCR_Bits
{
    unsigned int reserved_0:4;
    unsigned int PC0:4;
    unsigned int reserved_8:4;
    unsigned int PC1:4;
    unsigned int reserved_16:16;
} Ifx_SCU_IOCR_Bits;


typedef struct _Ifx_SCU_LBISTCTRL0_Bits
{
    unsigned int LBISTREQ:1;
    unsigned int LBISTREQP:1;
    unsigned int PATTERNS:14;
    unsigned int reserved_16:16;
} Ifx_SCU_LBISTCTRL0_Bits;


typedef struct _Ifx_SCU_LBISTCTRL1_Bits
{
    unsigned int SEED:23;
    unsigned int reserved_23:1;
    unsigned int SPLITSH:3;
    unsigned int BODY:1;
    unsigned int LBISTFREQU:4;
} Ifx_SCU_LBISTCTRL1_Bits;


typedef struct _Ifx_SCU_LBISTCTRL2_Bits
{
    unsigned int SIGNATURE:24;
    unsigned int reserved_24:7;
    unsigned int LBISTDONE:1;
} Ifx_SCU_LBISTCTRL2_Bits;


typedef struct _Ifx_SCU_LCLCON_Bits
{
    unsigned int reserved_0:16;
    unsigned int LS:1;
    unsigned int reserved_17:14;
    unsigned int LSEN:1;
} Ifx_SCU_LCLCON_Bits;


typedef struct _Ifx_SCU_LCLTEST_Bits
{
    unsigned int LCLT0:1;
    unsigned int LCLT1:1;
    unsigned int reserved_2:30;
} Ifx_SCU_LCLTEST_Bits;


typedef struct _Ifx_SCU_MANID_Bits
{
    unsigned int DEPT:5;
    unsigned int MANUF:11;
    unsigned int reserved_16:16;
} Ifx_SCU_MANID_Bits;


typedef struct _Ifx_SCU_OMR_Bits
{
    unsigned int PS0:1;
    unsigned int PS1:1;
    unsigned int reserved_2:14;
    unsigned int PCL0:1;
    unsigned int PCL1:1;
    unsigned int reserved_18:14;
} Ifx_SCU_OMR_Bits;


typedef struct _Ifx_SCU_OSCCON_Bits
{
    unsigned int reserved_0:1;
    unsigned int PLLLV:1;
    unsigned int OSCRES:1;
    unsigned int GAINSEL:2;
    unsigned int MODE:2;
    unsigned int SHBY:1;
    unsigned int PLLHV:1;
    unsigned int reserved_9:1;
    unsigned int X1D:1;
    unsigned int X1DEN:1;
    unsigned int reserved_12:4;
    unsigned int OSCVAL:5;
    unsigned int reserved_21:2;
    unsigned int APREN:1;
    unsigned int CAP0EN:1;
    unsigned int CAP1EN:1;
    unsigned int CAP2EN:1;
    unsigned int CAP3EN:1;
    unsigned int reserved_28:4;
} Ifx_SCU_OSCCON_Bits;


typedef struct _Ifx_SCU_OUT_Bits
{
    unsigned int P0:1;
    unsigned int P1:1;
    unsigned int reserved_2:30;
} Ifx_SCU_OUT_Bits;


typedef struct _Ifx_SCU_OVCCON_Bits
{
    unsigned int CSEL0:1;
    unsigned int CSEL1:1;
    unsigned int CSEL2:1;
    unsigned int reserved_3:13;
    unsigned int OVSTRT:1;
    unsigned int OVSTP:1;
    unsigned int DCINVAL:1;
    unsigned int reserved_19:5;
    unsigned int OVCONF:1;
    unsigned int POVCONF:1;
    unsigned int reserved_26:6;
} Ifx_SCU_OVCCON_Bits;


typedef struct _Ifx_SCU_OVCENABLE_Bits
{
    unsigned int OVEN0:1;
    unsigned int OVEN1:1;
    unsigned int OVEN2:1;
    unsigned int reserved_3:29;
} Ifx_SCU_OVCENABLE_Bits;


typedef struct _Ifx_SCU_PDISC_Bits
{
    unsigned int PDIS0:1;
    unsigned int PDIS1:1;
    unsigned int reserved_2:30;
} Ifx_SCU_PDISC_Bits;


typedef struct _Ifx_SCU_PDR_Bits
{
    unsigned int PD0:3;
    unsigned int PL0:1;
    unsigned int PD1:3;
    unsigned int PL1:1;
    unsigned int reserved_8:24;
} Ifx_SCU_PDR_Bits;


typedef struct _Ifx_SCU_PDRR_Bits
{
    unsigned int PDR0:1;
    unsigned int PDR1:1;
    unsigned int PDR2:1;
    unsigned int PDR3:1;
    unsigned int PDR4:1;
    unsigned int PDR5:1;
    unsigned int PDR6:1;
    unsigned int PDR7:1;
    unsigned int reserved_8:24;
} Ifx_SCU_PDRR_Bits;


typedef struct _Ifx_SCU_PLLCON0_Bits
{
    unsigned int VCOBYP:1;
    unsigned int VCOPWD:1;
    unsigned int MODEN:1;
    unsigned int reserved_3:1;
    unsigned int SETFINDIS:1;
    unsigned int CLRFINDIS:1;
    unsigned int OSCDISCDIS:1;
    unsigned int reserved_7:2;
    unsigned int NDIV:7;
    unsigned int PLLPWD:1;
    unsigned int reserved_17:1;
    unsigned int RESLD:1;
    unsigned int reserved_19:5;
    unsigned int PDIV:4;
    unsigned int reserved_28:4;
} Ifx_SCU_PLLCON0_Bits;


typedef struct _Ifx_SCU_PLLCON1_Bits
{
    unsigned int K2DIV:7;
    unsigned int reserved_7:1;
    unsigned int K3DIV:7;
    unsigned int reserved_15:1;
    unsigned int K1DIV:7;
    unsigned int reserved_23:9;
} Ifx_SCU_PLLCON1_Bits;


typedef struct _Ifx_SCU_PLLCON2_Bits
{
    unsigned int MODCFG:16;
    unsigned int reserved_16:16;
} Ifx_SCU_PLLCON2_Bits;


typedef struct _Ifx_SCU_PLLERAYCON0_Bits
{
    unsigned int VCOBYP:1;
    unsigned int VCOPWD:1;
    unsigned int reserved_2:2;
    unsigned int SETFINDIS:1;
    unsigned int CLRFINDIS:1;
    unsigned int OSCDISCDIS:1;
    unsigned int reserved_7:2;
    unsigned int NDIV:5;
    unsigned int reserved_14:2;
    unsigned int PLLPWD:1;
    unsigned int reserved_17:1;
    unsigned int RESLD:1;
    unsigned int reserved_19:5;
    unsigned int PDIV:4;
    unsigned int reserved_28:4;
} Ifx_SCU_PLLERAYCON0_Bits;


typedef struct _Ifx_SCU_PLLERAYCON1_Bits
{
    unsigned int K2DIV:7;
    unsigned int reserved_7:1;
    unsigned int K3DIV:4;
    unsigned int reserved_12:4;
    unsigned int K1DIV:7;
    unsigned int reserved_23:9;
} Ifx_SCU_PLLERAYCON1_Bits;


typedef struct _Ifx_SCU_PLLERAYSTAT_Bits
{
    unsigned int VCOBYST:1;
    unsigned int PWDSTAT:1;
    unsigned int VCOLOCK:1;
    unsigned int FINDIS:1;
    unsigned int K1RDY:1;
    unsigned int K2RDY:1;
    unsigned int reserved_6:26;
} Ifx_SCU_PLLERAYSTAT_Bits;


typedef struct _Ifx_SCU_PLLSTAT_Bits
{
    unsigned int VCOBYST:1;
    unsigned int reserved_1:1;
    unsigned int VCOLOCK:1;
    unsigned int FINDIS:1;
    unsigned int K1RDY:1;
    unsigned int K2RDY:1;
    unsigned int reserved_6:1;
    unsigned int MODRUN:1;
    unsigned int reserved_8:24;
} Ifx_SCU_PLLSTAT_Bits;


typedef struct _Ifx_SCU_PMCSR_Bits
{
    unsigned int REQSLP:2;
    unsigned int SMUSLP:1;
    unsigned int reserved_3:5;
    unsigned int PMST:3;
    unsigned int reserved_11:21;
} Ifx_SCU_PMCSR_Bits;


typedef struct _Ifx_SCU_PMSWCR0_Bits
{
    unsigned int reserved_0:1;
    unsigned int ESR1WKEN:1;
    unsigned int PINAWKEN:1;
    unsigned int PINBWKEN:1;
    unsigned int ESR0DFEN:1;
    unsigned int ESR0EDCON:2;
    unsigned int ESR1DFEN:1;
    unsigned int ESR1EDCON:2;
    unsigned int PINADFEN:1;
    unsigned int PINAEDCON:2;
    unsigned int PINBDFEN:1;
    unsigned int PINBEDCON:2;
    unsigned int reserved_16:1;
    unsigned int STBYRAMSEL:2;
    unsigned int reserved_19:2;
    unsigned int TRISTEN:1;
    unsigned int TRISTREQ:1;
    unsigned int PORSTDF:1;
    unsigned int PWRWKEN:1;
    unsigned int DCDCSYNC:1;
    unsigned int BLNKFIL:3;
    unsigned int ESR0TRIST:1;
    unsigned int reserved_30:1;
    unsigned int LCK:1;
} Ifx_SCU_PMSWCR0_Bits;


typedef struct _Ifx_SCU_PMSWCR1_Bits
{
    unsigned int reserved_0:8;
    unsigned int CPUIDLSEL:3;
    unsigned int reserved_11:1;
    unsigned int IRADIS:1;
    unsigned int reserved_13:11;
    unsigned int CPUSEL:3;
    unsigned int STBYEVEN:1;
    unsigned int STBYEV:3;
    unsigned int reserved_31:1;
} Ifx_SCU_PMSWCR1_Bits;


typedef struct _Ifx_SCU_PMSWSTAT_Bits
{
    unsigned int reserved_0:2;
    unsigned int ESR1WKP:1;
    unsigned int ESR1OVRUN:1;
    unsigned int PINAWKP:1;
    unsigned int PINAOVRUN:1;
    unsigned int PINBWKP:1;
    unsigned int PINBOVRUN:1;
    unsigned int PWRWKP:1;
    unsigned int PORSTDF:1;
    unsigned int HWCFGEVR:3;
    unsigned int STBYRAM:2;
    unsigned int TRIST:1;
    unsigned int reserved_16:4;
    unsigned int ESR1WKEN:1;
    unsigned int PINAWKEN:1;
    unsigned int PINBWKEN:1;
    unsigned int PWRWKEN:1;
    unsigned int BLNKFIL:3;
    unsigned int ESR0TRIST:1;
    unsigned int reserved_28:4;
} Ifx_SCU_PMSWSTAT_Bits;


typedef struct _Ifx_SCU_PMSWSTATCLR_Bits
{
    unsigned int reserved_0:2;
    unsigned int ESR1WKPCLR:1;
    unsigned int ESR1OVRUNCLR:1;
    unsigned int PINAWKPCLR:1;
    unsigned int PINAOVRUNCLR:1;
    unsigned int PINBWKPCLR:1;
    unsigned int PINBOVRUNCLR:1;
    unsigned int PWRWKPCLR:1;
    unsigned int reserved_9:23;
} Ifx_SCU_PMSWSTATCLR_Bits;


typedef struct _Ifx_SCU_RSTCON2_Bits
{
    unsigned int reserved_0:1;
    unsigned int CLRC:1;
    unsigned int reserved_2:10;
    unsigned int CSS0:1;
    unsigned int CSS1:1;
    unsigned int CSS2:1;
    unsigned int reserved_15:1;
    unsigned int USRINFO:16;
} Ifx_SCU_RSTCON2_Bits;


typedef struct _Ifx_SCU_RSTCON_Bits
{
    unsigned int ESR0:2;
    unsigned int ESR1:2;
    unsigned int reserved_4:2;
    unsigned int SMU:2;
    unsigned int SW:2;
    unsigned int STM0:2;
    unsigned int STM1:2;
    unsigned int STM2:2;
    unsigned int reserved_16:16;
} Ifx_SCU_RSTCON_Bits;


typedef struct _Ifx_SCU_RSTSTAT_Bits
{
    unsigned int ESR0:1;
    unsigned int ESR1:1;
    unsigned int reserved_2:1;
    unsigned int SMU:1;
    unsigned int SW:1;
    unsigned int STM0:1;
    unsigned int STM1:1;
    unsigned int STM2:1;
    unsigned int reserved_8:8;
    unsigned int PORST:1;
    unsigned int reserved_17:1;
    unsigned int CB0:1;
    unsigned int CB1:1;
    unsigned int CB3:1;
    unsigned int reserved_21:2;
    unsigned int EVR13:1;
    unsigned int EVR33:1;
    unsigned int SWD:1;
    unsigned int reserved_26:2;
    unsigned int STBYR:1;
    unsigned int reserved_29:3;
} Ifx_SCU_RSTSTAT_Bits;


typedef struct _Ifx_SCU_SAFECON_Bits
{
    unsigned int HBT:1;
    unsigned int reserved_1:31;
} Ifx_SCU_SAFECON_Bits;


typedef struct _Ifx_SCU_STSTAT_Bits
{
    unsigned int HWCFG:8;
    unsigned int FTM:7;
    unsigned int MODE:1;
    unsigned int reserved_16:1;
    unsigned int LUDIS:1;
    unsigned int reserved_18:1;
    unsigned int TRSTL:1;
    unsigned int SPDEN:1;
    unsigned int reserved_21:3;
    unsigned int RAMINT:1;
    unsigned int reserved_25:7;
} Ifx_SCU_STSTAT_Bits;


typedef struct _Ifx_SCU_SWRSTCON_Bits
{
    unsigned int reserved_0:1;
    unsigned int SWRSTREQ:1;
    unsigned int reserved_2:30;
} Ifx_SCU_SWRSTCON_Bits;


typedef struct _Ifx_SCU_SYSCON_Bits
{
    unsigned int CCTRIG0:1;
    unsigned int reserved_1:1;
    unsigned int RAMINTM:2;
    unsigned int SETLUDIS:1;
    unsigned int reserved_5:3;
    unsigned int DATM:1;
    unsigned int reserved_9:23;
} Ifx_SCU_SYSCON_Bits;


typedef struct _Ifx_SCU_TRAPCLR_Bits
{
    unsigned int ESR0T:1;
    unsigned int ESR1T:1;
    unsigned int reserved_2:1;
    unsigned int SMUT:1;
    unsigned int reserved_4:28;
} Ifx_SCU_TRAPCLR_Bits;


typedef struct _Ifx_SCU_TRAPDIS_Bits
{
    unsigned int ESR0T:1;
    unsigned int ESR1T:1;
    unsigned int reserved_2:1;
    unsigned int SMUT:1;
    unsigned int reserved_4:28;
} Ifx_SCU_TRAPDIS_Bits;


typedef struct _Ifx_SCU_TRAPSET_Bits
{
    unsigned int ESR0T:1;
    unsigned int ESR1T:1;
    unsigned int reserved_2:1;
    unsigned int SMUT:1;
    unsigned int reserved_4:28;
} Ifx_SCU_TRAPSET_Bits;


typedef struct _Ifx_SCU_TRAPSTAT_Bits
{
    unsigned int ESR0T:1;
    unsigned int ESR1T:1;
    unsigned int reserved_2:1;
    unsigned int SMUT:1;
    unsigned int reserved_4:28;
} Ifx_SCU_TRAPSTAT_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTCPU_CON0_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON1_Bits
{
    unsigned int reserved_0:2;
    unsigned int IR0:1;
    unsigned int DR:1;
    unsigned int reserved_4:1;
    unsigned int IR1:1;
    unsigned int UR:1;
    unsigned int PAR:1;
    unsigned int TCR:1;
    unsigned int TCTR:7;
    unsigned int reserved_16:16;
} Ifx_SCU_WDTCPU_CON1_Bits;


typedef struct _Ifx_SCU_WDTCPU_SR_Bits
{
    unsigned int AE:1;
    unsigned int OE:1;
    unsigned int IS0:1;
    unsigned int DS:1;
    unsigned int TO:1;
    unsigned int IS1:1;
    unsigned int US:1;
    unsigned int PAS:1;
    unsigned int TCS:1;
    unsigned int TCT:7;
    unsigned int TIM:16;
} Ifx_SCU_WDTCPU_SR_Bits;


typedef struct _Ifx_SCU_WDTS_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTS_CON0_Bits;


typedef struct _Ifx_SCU_WDTS_CON1_Bits
{
    unsigned int CLRIRF:1;
    unsigned int reserved_1:1;
    unsigned int IR0:1;
    unsigned int DR:1;
    unsigned int reserved_4:1;
    unsigned int IR1:1;
    unsigned int UR:1;
    unsigned int PAR:1;
    unsigned int TCR:1;
    unsigned int TCTR:7;
    unsigned int reserved_16:16;
} Ifx_SCU_WDTS_CON1_Bits;


typedef struct _Ifx_SCU_WDTS_SR_Bits
{
    unsigned int AE:1;
    unsigned int OE:1;
    unsigned int IS0:1;
    unsigned int DS:1;
    unsigned int TO:1;
    unsigned int IS1:1;
    unsigned int US:1;
    unsigned int PAS:1;
    unsigned int TCS:1;
    unsigned int TCT:7;
    unsigned int TIM:16;
} Ifx_SCU_WDTS_SR_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ACCEN0_Bits B;
} Ifx_SCU_ACCEN0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ACCEN1_Bits B;
} Ifx_SCU_ACCEN1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ARSTDIS_Bits B;
} Ifx_SCU_ARSTDIS;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON0_Bits B;
} Ifx_SCU_CCUCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON1_Bits B;
} Ifx_SCU_CCUCON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON2_Bits B;
} Ifx_SCU_CCUCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON3_Bits B;
} Ifx_SCU_CCUCON3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON4_Bits B;
} Ifx_SCU_CCUCON4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON5_Bits B;
} Ifx_SCU_CCUCON5;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON6_Bits B;
} Ifx_SCU_CCUCON6;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON7_Bits B;
} Ifx_SCU_CCUCON7;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CCUCON8_Bits B;
} Ifx_SCU_CCUCON8;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_CHIPID_Bits B;
} Ifx_SCU_CHIPID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_DTSCON_Bits B;
} Ifx_SCU_DTSCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_DTSLIM_Bits B;
} Ifx_SCU_DTSLIM;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_DTSSTAT_Bits B;
} Ifx_SCU_DTSSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EICR_Bits B;
} Ifx_SCU_EICR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EIFR_Bits B;
} Ifx_SCU_EIFR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EMSR_Bits B;
} Ifx_SCU_EMSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ESRCFG_Bits B;
} Ifx_SCU_ESRCFG;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ESROCFG_Bits B;
} Ifx_SCU_ESROCFG;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVR13CON_Bits B;
} Ifx_SCU_EVR13CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVR33CON_Bits B;
} Ifx_SCU_EVR33CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRADCSTAT_Bits B;
} Ifx_SCU_EVRADCSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRDVSTAT_Bits B;
} Ifx_SCU_EVRDVSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRMONCTRL_Bits B;
} Ifx_SCU_EVRMONCTRL;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVROVMON_Bits B;
} Ifx_SCU_EVROVMON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRRSTCON_Bits B;
} Ifx_SCU_EVRRSTCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF1_Bits B;
} Ifx_SCU_EVRSDCOEFF1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF2_Bits B;
} Ifx_SCU_EVRSDCOEFF2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF3_Bits B;
} Ifx_SCU_EVRSDCOEFF3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF4_Bits B;
} Ifx_SCU_EVRSDCOEFF4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF5_Bits B;
} Ifx_SCU_EVRSDCOEFF5;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCOEFF6_Bits B;
} Ifx_SCU_EVRSDCOEFF6;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCTRL1_Bits B;
} Ifx_SCU_EVRSDCTRL1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCTRL2_Bits B;
} Ifx_SCU_EVRSDCTRL2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCTRL3_Bits B;
} Ifx_SCU_EVRSDCTRL3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSDCTRL4_Bits B;
} Ifx_SCU_EVRSDCTRL4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRSTAT_Bits B;
} Ifx_SCU_EVRSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRTRIM_Bits B;
} Ifx_SCU_EVRTRIM;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EVRUVMON_Bits B;
} Ifx_SCU_EVRUVMON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_EXTCON_Bits B;
} Ifx_SCU_EXTCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_FDR_Bits B;
} Ifx_SCU_FDR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_FMR_Bits B;
} Ifx_SCU_FMR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_ID_Bits B;
} Ifx_SCU_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_IGCR_Bits B;
} Ifx_SCU_IGCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_IN_Bits B;
} Ifx_SCU_IN;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_IOCR_Bits B;
} Ifx_SCU_IOCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_LBISTCTRL0_Bits B;
} Ifx_SCU_LBISTCTRL0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_LBISTCTRL1_Bits B;
} Ifx_SCU_LBISTCTRL1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_LBISTCTRL2_Bits B;
} Ifx_SCU_LBISTCTRL2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_LCLCON_Bits B;
} Ifx_SCU_LCLCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_LCLTEST_Bits B;
} Ifx_SCU_LCLTEST;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_MANID_Bits B;
} Ifx_SCU_MANID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_OMR_Bits B;
} Ifx_SCU_OMR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_OSCCON_Bits B;
} Ifx_SCU_OSCCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_OUT_Bits B;
} Ifx_SCU_OUT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_OVCCON_Bits B;
} Ifx_SCU_OVCCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_OVCENABLE_Bits B;
} Ifx_SCU_OVCENABLE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PDISC_Bits B;
} Ifx_SCU_PDISC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PDR_Bits B;
} Ifx_SCU_PDR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PDRR_Bits B;
} Ifx_SCU_PDRR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLCON0_Bits B;
} Ifx_SCU_PLLCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLCON1_Bits B;
} Ifx_SCU_PLLCON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLCON2_Bits B;
} Ifx_SCU_PLLCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLERAYCON0_Bits B;
} Ifx_SCU_PLLERAYCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLERAYCON1_Bits B;
} Ifx_SCU_PLLERAYCON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLERAYSTAT_Bits B;
} Ifx_SCU_PLLERAYSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PLLSTAT_Bits B;
} Ifx_SCU_PLLSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PMCSR_Bits B;
} Ifx_SCU_PMCSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PMSWCR0_Bits B;
} Ifx_SCU_PMSWCR0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PMSWCR1_Bits B;
} Ifx_SCU_PMSWCR1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PMSWSTAT_Bits B;
} Ifx_SCU_PMSWSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_PMSWSTATCLR_Bits B;
} Ifx_SCU_PMSWSTATCLR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_RSTCON_Bits B;
} Ifx_SCU_RSTCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_RSTCON2_Bits B;
} Ifx_SCU_RSTCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_RSTSTAT_Bits B;
} Ifx_SCU_RSTSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_SAFECON_Bits B;
} Ifx_SCU_SAFECON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_STSTAT_Bits B;
} Ifx_SCU_STSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_SWRSTCON_Bits B;
} Ifx_SCU_SWRSTCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_SYSCON_Bits B;
} Ifx_SCU_SYSCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_TRAPCLR_Bits B;
} Ifx_SCU_TRAPCLR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_TRAPDIS_Bits B;
} Ifx_SCU_TRAPDIS;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_TRAPSET_Bits B;
} Ifx_SCU_TRAPSET;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_TRAPSTAT_Bits B;
} Ifx_SCU_TRAPSTAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTCPU_CON0_Bits B;
} Ifx_SCU_WDTCPU_CON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTCPU_CON1_Bits B;
} Ifx_SCU_WDTCPU_CON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTCPU_SR_Bits B;
} Ifx_SCU_WDTCPU_SR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTS_CON0_Bits B;
} Ifx_SCU_WDTS_CON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTS_CON1_Bits B;
} Ifx_SCU_WDTS_CON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SCU_WDTS_SR_Bits B;
} Ifx_SCU_WDTS_SR;
# 1933 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxScu_regdef.h" 3
typedef volatile struct _Ifx_SCU_WDTCPU
{
    Ifx_SCU_WDTCPU_CON0 CON0;
    Ifx_SCU_WDTCPU_CON1 CON1;
    Ifx_SCU_WDTCPU_SR SR;
} Ifx_SCU_WDTCPU;


typedef volatile struct _Ifx_SCU_WDTS
{
    Ifx_SCU_WDTS_CON0 CON0;
    Ifx_SCU_WDTS_CON1 CON1;
    Ifx_SCU_WDTS_SR SR;
} Ifx_SCU_WDTS;
# 1959 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxScu_regdef.h" 3
typedef volatile struct _Ifx_SCU
{
    unsigned char reserved_0[8];
    Ifx_SCU_ID ID;
    unsigned char reserved_C[4];
    Ifx_SCU_OSCCON OSCCON;
    Ifx_SCU_PLLSTAT PLLSTAT;
    Ifx_SCU_PLLCON0 PLLCON0;
    Ifx_SCU_PLLCON1 PLLCON1;
    Ifx_SCU_PLLCON2 PLLCON2;
    Ifx_SCU_PLLERAYSTAT PLLERAYSTAT;
    Ifx_SCU_PLLERAYCON0 PLLERAYCON0;
    Ifx_SCU_PLLERAYCON1 PLLERAYCON1;
    Ifx_SCU_CCUCON0 CCUCON0;
    Ifx_SCU_CCUCON1 CCUCON1;
    Ifx_SCU_FDR FDR;
    Ifx_SCU_EXTCON EXTCON;
    Ifx_SCU_CCUCON2 CCUCON2;
    Ifx_SCU_CCUCON3 CCUCON3;
    Ifx_SCU_CCUCON4 CCUCON4;
    Ifx_SCU_CCUCON5 CCUCON5;
    Ifx_SCU_RSTSTAT RSTSTAT;
    unsigned char reserved_54[4];
    Ifx_SCU_RSTCON RSTCON;
    Ifx_SCU_ARSTDIS ARSTDIS;
    Ifx_SCU_SWRSTCON SWRSTCON;
    Ifx_SCU_RSTCON2 RSTCON2;
    unsigned char reserved_68[4];
    Ifx_SCU_EVRRSTCON EVRRSTCON;
    Ifx_SCU_ESRCFG ESRCFG[2];
    Ifx_SCU_ESROCFG ESROCFG;
    Ifx_SCU_SYSCON SYSCON;
    Ifx_SCU_CCUCON6 CCUCON6;
    Ifx_SCU_CCUCON7 CCUCON7;
    Ifx_SCU_CCUCON8 CCUCON8;
    unsigned char reserved_8C[16];
    Ifx_SCU_PDR PDR;
    Ifx_SCU_IOCR IOCR;
    Ifx_SCU_OUT OUT;
    Ifx_SCU_OMR OMR;
    Ifx_SCU_IN IN;
    Ifx_SCU_EVRSTAT EVRSTAT;
    Ifx_SCU_EVRDVSTAT EVRDVSTAT;
    Ifx_SCU_EVR13CON EVR13CON;
    Ifx_SCU_EVR33CON EVR33CON;
    Ifx_SCU_STSTAT STSTAT;
    unsigned char reserved_C4[4];
    Ifx_SCU_PMSWCR0 PMSWCR0;
    Ifx_SCU_PMSWSTAT PMSWSTAT;
    Ifx_SCU_PMSWSTATCLR PMSWSTATCLR;
    Ifx_SCU_PMCSR PMCSR[3];
    Ifx_SCU_DTSSTAT DTSSTAT;
    Ifx_SCU_DTSCON DTSCON;
    Ifx_SCU_PMSWCR1 PMSWCR1;
    unsigned char reserved_EC[4];
    Ifx_SCU_WDTS WDTS;
    Ifx_SCU_EMSR EMSR;
    Ifx_SCU_WDTCPU WDTCPU[3];
    Ifx_SCU_TRAPSTAT TRAPSTAT;
    Ifx_SCU_TRAPSET TRAPSET;
    Ifx_SCU_TRAPCLR TRAPCLR;
    Ifx_SCU_TRAPDIS TRAPDIS;
    Ifx_SCU_LCLCON LCLCON0;
    Ifx_SCU_LCLCON LCLCON1;
    Ifx_SCU_LCLTEST LCLTEST;
    Ifx_SCU_CHIPID CHIPID;
    Ifx_SCU_MANID MANID;
    unsigned char reserved_148[8];
    Ifx_SCU_SAFECON SAFECON;
    unsigned char reserved_154[16];
    Ifx_SCU_LBISTCTRL0 LBISTCTRL0;
    Ifx_SCU_LBISTCTRL1 LBISTCTRL1;
    Ifx_SCU_LBISTCTRL2 LBISTCTRL2;
    unsigned char reserved_170[28];
    Ifx_SCU_PDISC PDISC;
    unsigned char reserved_190[8];
    Ifx_SCU_EVRTRIM EVRTRIM;
    Ifx_SCU_EVRADCSTAT EVRADCSTAT;
    Ifx_SCU_EVRUVMON EVRUVMON;
    Ifx_SCU_EVROVMON EVROVMON;
    Ifx_SCU_EVRMONCTRL EVRMONCTRL;
    unsigned char reserved_1AC[4];
    Ifx_SCU_EVRSDCTRL1 EVRSDCTRL1;
    Ifx_SCU_EVRSDCTRL2 EVRSDCTRL2;
    Ifx_SCU_EVRSDCTRL3 EVRSDCTRL3;
    Ifx_SCU_EVRSDCTRL4 EVRSDCTRL4;
    Ifx_SCU_EVRSDCOEFF1 EVRSDCOEFF1;
    Ifx_SCU_EVRSDCOEFF2 EVRSDCOEFF2;
    Ifx_SCU_EVRSDCOEFF3 EVRSDCOEFF3;
    Ifx_SCU_EVRSDCOEFF4 EVRSDCOEFF4;
    Ifx_SCU_EVRSDCOEFF5 EVRSDCOEFF5;
    Ifx_SCU_EVRSDCOEFF6 EVRSDCOEFF6;
    unsigned char reserved_1D8[8];
    Ifx_SCU_OVCENABLE OVCENABLE;
    Ifx_SCU_OVCCON OVCCON;
    unsigned char reserved_1E8[40];
    Ifx_SCU_EICR EICR[4];
    Ifx_SCU_EIFR EIFR;
    Ifx_SCU_FMR FMR;
    Ifx_SCU_PDRR PDRR;
    Ifx_SCU_IGCR IGCR[4];
    unsigned char reserved_23C[4];
    Ifx_SCU_DTSLIM DTSLIM;
    unsigned char reserved_244[436];
    Ifx_SCU_ACCEN1 ACCEN1;
    Ifx_SCU_ACCEN0 ACCEN0;
} Ifx_SCU;
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxscu_reg.h" 2 3





#define MODULE_SCU (*(Ifx_SCU*)0xF0036000u)







#define SCU_ACCEN0 (*(volatile Ifx_SCU_ACCEN0*)0xF00363FCu)


#define SCU_ACCEN1 (*(volatile Ifx_SCU_ACCEN1*)0xF00363F8u)


#define SCU_ARSTDIS (*(volatile Ifx_SCU_ARSTDIS*)0xF003605Cu)


#define SCU_CCUCON0 (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u)


#define SCU_CCUCON1 (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u)


#define SCU_CCUCON2 (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u)


#define SCU_CCUCON3 (*(volatile Ifx_SCU_CCUCON3*)0xF0036044u)


#define SCU_CCUCON4 (*(volatile Ifx_SCU_CCUCON4*)0xF0036048u)


#define SCU_CCUCON5 (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu)


#define SCU_CCUCON6 (*(volatile Ifx_SCU_CCUCON6*)0xF0036080u)


#define SCU_CCUCON7 (*(volatile Ifx_SCU_CCUCON7*)0xF0036084u)


#define SCU_CCUCON8 (*(volatile Ifx_SCU_CCUCON8*)0xF0036088u)


#define SCU_CHIPID (*(volatile Ifx_SCU_CHIPID*)0xF0036140u)


#define SCU_DTSCON (*(volatile Ifx_SCU_DTSCON*)0xF00360E4u)


#define SCU_DTSLIM (*(volatile Ifx_SCU_DTSLIM*)0xF0036240u)


#define SCU_DTSSTAT (*(volatile Ifx_SCU_DTSSTAT*)0xF00360E0u)


#define SCU_EICR0 (*(volatile Ifx_SCU_EICR*)0xF0036210u)


#define SCU_EICR1 (*(volatile Ifx_SCU_EICR*)0xF0036214u)


#define SCU_EICR2 (*(volatile Ifx_SCU_EICR*)0xF0036218u)


#define SCU_EICR3 (*(volatile Ifx_SCU_EICR*)0xF003621Cu)


#define SCU_EIFR (*(volatile Ifx_SCU_EIFR*)0xF0036220u)


#define SCU_EMSR (*(volatile Ifx_SCU_EMSR*)0xF00360FCu)


#define SCU_ESRCFG0 (*(volatile Ifx_SCU_ESRCFG*)0xF0036070u)


#define SCU_ESRCFG1 (*(volatile Ifx_SCU_ESRCFG*)0xF0036074u)


#define SCU_ESROCFG (*(volatile Ifx_SCU_ESROCFG*)0xF0036078u)


#define SCU_EVR13CON (*(volatile Ifx_SCU_EVR13CON*)0xF00360B8u)


#define SCU_EVR33CON (*(volatile Ifx_SCU_EVR33CON*)0xF00360BCu)


#define SCU_EVRADCSTAT (*(volatile Ifx_SCU_EVRADCSTAT*)0xF003619Cu)


#define SCU_EVRDVSTAT (*(volatile Ifx_SCU_EVRDVSTAT*)0xF00360B4u)


#define SCU_EVRMONCTRL (*(volatile Ifx_SCU_EVRMONCTRL*)0xF00361A8u)


#define SCU_EVROVMON (*(volatile Ifx_SCU_EVROVMON*)0xF00361A4u)


#define SCU_EVRRSTCON (*(volatile Ifx_SCU_EVRRSTCON*)0xF003606Cu)


#define SCU_EVRSDCOEFF1 (*(volatile Ifx_SCU_EVRSDCOEFF1*)0xF00361C0u)


#define SCU_EVRSDCOEFF2 (*(volatile Ifx_SCU_EVRSDCOEFF2*)0xF00361C4u)


#define SCU_EVRSDCOEFF3 (*(volatile Ifx_SCU_EVRSDCOEFF3*)0xF00361C8u)


#define SCU_EVRSDCOEFF4 (*(volatile Ifx_SCU_EVRSDCOEFF4*)0xF00361CCu)


#define SCU_EVRSDCOEFF5 (*(volatile Ifx_SCU_EVRSDCOEFF5*)0xF00361D0u)


#define SCU_EVRSDCOEFF6 (*(volatile Ifx_SCU_EVRSDCOEFF6*)0xF00361D4u)


#define SCU_EVRSDCTRL1 (*(volatile Ifx_SCU_EVRSDCTRL1*)0xF00361B0u)


#define SCU_EVRSDCTRL2 (*(volatile Ifx_SCU_EVRSDCTRL2*)0xF00361B4u)


#define SCU_EVRSDCTRL3 (*(volatile Ifx_SCU_EVRSDCTRL3*)0xF00361B8u)


#define SCU_EVRSDCTRL4 (*(volatile Ifx_SCU_EVRSDCTRL4*)0xF00361BCu)


#define SCU_EVRSTAT (*(volatile Ifx_SCU_EVRSTAT*)0xF00360B0u)


#define SCU_EVRTRIM (*(volatile Ifx_SCU_EVRTRIM*)0xF0036198u)


#define SCU_EVRUVMON (*(volatile Ifx_SCU_EVRUVMON*)0xF00361A0u)


#define SCU_EXTCON (*(volatile Ifx_SCU_EXTCON*)0xF003603Cu)


#define SCU_FDR (*(volatile Ifx_SCU_FDR*)0xF0036038u)


#define SCU_FMR (*(volatile Ifx_SCU_FMR*)0xF0036224u)


#define SCU_ID (*(volatile Ifx_SCU_ID*)0xF0036008u)


#define SCU_IGCR0 (*(volatile Ifx_SCU_IGCR*)0xF003622Cu)


#define SCU_IGCR1 (*(volatile Ifx_SCU_IGCR*)0xF0036230u)


#define SCU_IGCR2 (*(volatile Ifx_SCU_IGCR*)0xF0036234u)


#define SCU_IGCR3 (*(volatile Ifx_SCU_IGCR*)0xF0036238u)


#define SCU_IN (*(volatile Ifx_SCU_IN*)0xF00360ACu)


#define SCU_IOCR (*(volatile Ifx_SCU_IOCR*)0xF00360A0u)


#define SCU_LBISTCTRL0 (*(volatile Ifx_SCU_LBISTCTRL0*)0xF0036164u)


#define SCU_LBISTCTRL1 (*(volatile Ifx_SCU_LBISTCTRL1*)0xF0036168u)


#define SCU_LBISTCTRL2 (*(volatile Ifx_SCU_LBISTCTRL2*)0xF003616Cu)


#define SCU_LCLCON0 (*(volatile Ifx_SCU_LCLCON*)0xF0036134u)


#define SCU_LCLCON1 (*(volatile Ifx_SCU_LCLCON*)0xF0036138u)


#define SCU_LCLTEST (*(volatile Ifx_SCU_LCLTEST*)0xF003613Cu)


#define SCU_MANID (*(volatile Ifx_SCU_MANID*)0xF0036144u)


#define SCU_OMR (*(volatile Ifx_SCU_OMR*)0xF00360A8u)


#define SCU_OSCCON (*(volatile Ifx_SCU_OSCCON*)0xF0036010u)


#define SCU_OUT (*(volatile Ifx_SCU_OUT*)0xF00360A4u)


#define SCU_OVCCON (*(volatile Ifx_SCU_OVCCON*)0xF00361E4u)


#define SCU_OVCENABLE (*(volatile Ifx_SCU_OVCENABLE*)0xF00361E0u)


#define SCU_PDISC (*(volatile Ifx_SCU_PDISC*)0xF003618Cu)


#define SCU_PDR (*(volatile Ifx_SCU_PDR*)0xF003609Cu)


#define SCU_PDRR (*(volatile Ifx_SCU_PDRR*)0xF0036228u)


#define SCU_PLLCON0 (*(volatile Ifx_SCU_PLLCON0*)0xF0036018u)


#define SCU_PLLCON1 (*(volatile Ifx_SCU_PLLCON1*)0xF003601Cu)


#define SCU_PLLCON2 (*(volatile Ifx_SCU_PLLCON2*)0xF0036020u)


#define SCU_PLLERAYCON0 (*(volatile Ifx_SCU_PLLERAYCON0*)0xF0036028u)


#define SCU_PLLERAYCON1 (*(volatile Ifx_SCU_PLLERAYCON1*)0xF003602Cu)


#define SCU_PLLERAYSTAT (*(volatile Ifx_SCU_PLLERAYSTAT*)0xF0036024u)


#define SCU_PLLSTAT (*(volatile Ifx_SCU_PLLSTAT*)0xF0036014u)


#define SCU_PMCSR0 (*(volatile Ifx_SCU_PMCSR*)0xF00360D4u)


#define SCU_PMCSR1 (*(volatile Ifx_SCU_PMCSR*)0xF00360D8u)


#define SCU_PMCSR2 (*(volatile Ifx_SCU_PMCSR*)0xF00360DCu)


#define SCU_PMSWCR0 (*(volatile Ifx_SCU_PMSWCR0*)0xF00360C8u)


#define SCU_PMSWCR1 (*(volatile Ifx_SCU_PMSWCR1*)0xF00360E8u)


#define SCU_PMSWSTAT (*(volatile Ifx_SCU_PMSWSTAT*)0xF00360CCu)


#define SCU_PMSWSTATCLR (*(volatile Ifx_SCU_PMSWSTATCLR*)0xF00360D0u)


#define SCU_RSTCON (*(volatile Ifx_SCU_RSTCON*)0xF0036058u)


#define SCU_RSTCON2 (*(volatile Ifx_SCU_RSTCON2*)0xF0036064u)


#define SCU_RSTSTAT (*(volatile Ifx_SCU_RSTSTAT*)0xF0036050u)


#define SCU_SAFECON (*(volatile Ifx_SCU_SAFECON*)0xF0036150u)


#define SCU_STSTAT (*(volatile Ifx_SCU_STSTAT*)0xF00360C0u)


#define SCU_SWRSTCON (*(volatile Ifx_SCU_SWRSTCON*)0xF0036060u)


#define SCU_SYSCON (*(volatile Ifx_SCU_SYSCON*)0xF003607Cu)


#define SCU_TRAPCLR (*(volatile Ifx_SCU_TRAPCLR*)0xF003612Cu)


#define SCU_TRAPDIS (*(volatile Ifx_SCU_TRAPDIS*)0xF0036130u)


#define SCU_TRAPSET (*(volatile Ifx_SCU_TRAPSET*)0xF0036128u)


#define SCU_TRAPSTAT (*(volatile Ifx_SCU_TRAPSTAT*)0xF0036124u)


#define SCU_WDTCPU0_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF0036100u)




#define SCU_WDTCPU0CON0 (SCU_WDTCPU0_CON0)


#define SCU_WDTCPU0_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF0036104u)




#define SCU_WDTCPU0CON1 (SCU_WDTCPU0_CON1)


#define SCU_WDTCPU0_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036108u)




#define SCU_WDTCPU0SR (SCU_WDTCPU0_SR)


#define SCU_WDTCPU1_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF003610Cu)




#define SCU_WDTCPU1CON0 (SCU_WDTCPU1_CON0)


#define SCU_WDTCPU1_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF0036110u)




#define SCU_WDTCPU1CON1 (SCU_WDTCPU1_CON1)


#define SCU_WDTCPU1_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036114u)




#define SCU_WDTCPU1SR (SCU_WDTCPU1_SR)


#define SCU_WDTCPU2_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF0036118u)




#define SCU_WDTCPU2CON0 (SCU_WDTCPU2_CON0)


#define SCU_WDTCPU2_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF003611Cu)




#define SCU_WDTCPU2CON1 (SCU_WDTCPU2_CON1)


#define SCU_WDTCPU2_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036120u)




#define SCU_WDTCPU2SR (SCU_WDTCPU2_SR)


#define SCU_WDTS_CON0 (*(volatile Ifx_SCU_WDTS_CON0*)0xF00360F0u)




#define SCU_WDTSCON0 (SCU_WDTS_CON0)


#define SCU_WDTS_CON1 (*(volatile Ifx_SCU_WDTS_CON1*)0xF00360F4u)




#define SCU_WDTSCON1 (SCU_WDTS_CON1)


#define SCU_WDTS_SR (*(volatile Ifx_SCU_WDTS_SR*)0xF00360F8u)




#define SCU_WDTSSR (SCU_WDTS_SR)
# 16 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxscu_bf.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxscu_bf.h" 3
#define IFXSCU_BF_H 1






#define IFX_SCU_ACCEN0_EN0_LEN (1u)


#define IFX_SCU_ACCEN0_EN0_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN0_OFF (0u)


#define IFX_SCU_ACCEN0_EN10_LEN (1u)


#define IFX_SCU_ACCEN0_EN10_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN10_OFF (10u)


#define IFX_SCU_ACCEN0_EN11_LEN (1u)


#define IFX_SCU_ACCEN0_EN11_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN11_OFF (11u)


#define IFX_SCU_ACCEN0_EN12_LEN (1u)


#define IFX_SCU_ACCEN0_EN12_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN12_OFF (12u)


#define IFX_SCU_ACCEN0_EN13_LEN (1u)


#define IFX_SCU_ACCEN0_EN13_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN13_OFF (13u)


#define IFX_SCU_ACCEN0_EN14_LEN (1u)


#define IFX_SCU_ACCEN0_EN14_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN14_OFF (14u)


#define IFX_SCU_ACCEN0_EN15_LEN (1u)


#define IFX_SCU_ACCEN0_EN15_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN15_OFF (15u)


#define IFX_SCU_ACCEN0_EN16_LEN (1u)


#define IFX_SCU_ACCEN0_EN16_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN16_OFF (16u)


#define IFX_SCU_ACCEN0_EN17_LEN (1u)


#define IFX_SCU_ACCEN0_EN17_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN17_OFF (17u)


#define IFX_SCU_ACCEN0_EN18_LEN (1u)


#define IFX_SCU_ACCEN0_EN18_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN18_OFF (18u)


#define IFX_SCU_ACCEN0_EN19_LEN (1u)


#define IFX_SCU_ACCEN0_EN19_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN19_OFF (19u)


#define IFX_SCU_ACCEN0_EN1_LEN (1u)


#define IFX_SCU_ACCEN0_EN1_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN1_OFF (1u)


#define IFX_SCU_ACCEN0_EN20_LEN (1u)


#define IFX_SCU_ACCEN0_EN20_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN20_OFF (20u)


#define IFX_SCU_ACCEN0_EN21_LEN (1u)


#define IFX_SCU_ACCEN0_EN21_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN21_OFF (21u)


#define IFX_SCU_ACCEN0_EN22_LEN (1u)


#define IFX_SCU_ACCEN0_EN22_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN22_OFF (22u)


#define IFX_SCU_ACCEN0_EN23_LEN (1u)


#define IFX_SCU_ACCEN0_EN23_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN23_OFF (23u)


#define IFX_SCU_ACCEN0_EN24_LEN (1u)


#define IFX_SCU_ACCEN0_EN24_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN24_OFF (24u)


#define IFX_SCU_ACCEN0_EN25_LEN (1u)


#define IFX_SCU_ACCEN0_EN25_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN25_OFF (25u)


#define IFX_SCU_ACCEN0_EN26_LEN (1u)


#define IFX_SCU_ACCEN0_EN26_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN26_OFF (26u)


#define IFX_SCU_ACCEN0_EN27_LEN (1u)


#define IFX_SCU_ACCEN0_EN27_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN27_OFF (27u)


#define IFX_SCU_ACCEN0_EN28_LEN (1u)


#define IFX_SCU_ACCEN0_EN28_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN28_OFF (28u)


#define IFX_SCU_ACCEN0_EN29_LEN (1u)


#define IFX_SCU_ACCEN0_EN29_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN29_OFF (29u)


#define IFX_SCU_ACCEN0_EN2_LEN (1u)


#define IFX_SCU_ACCEN0_EN2_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN2_OFF (2u)


#define IFX_SCU_ACCEN0_EN30_LEN (1u)


#define IFX_SCU_ACCEN0_EN30_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN30_OFF (30u)


#define IFX_SCU_ACCEN0_EN31_LEN (1u)


#define IFX_SCU_ACCEN0_EN31_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN31_OFF (31u)


#define IFX_SCU_ACCEN0_EN3_LEN (1u)


#define IFX_SCU_ACCEN0_EN3_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN3_OFF (3u)


#define IFX_SCU_ACCEN0_EN4_LEN (1u)


#define IFX_SCU_ACCEN0_EN4_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN4_OFF (4u)


#define IFX_SCU_ACCEN0_EN5_LEN (1u)


#define IFX_SCU_ACCEN0_EN5_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN5_OFF (5u)


#define IFX_SCU_ACCEN0_EN6_LEN (1u)


#define IFX_SCU_ACCEN0_EN6_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN6_OFF (6u)


#define IFX_SCU_ACCEN0_EN7_LEN (1u)


#define IFX_SCU_ACCEN0_EN7_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN7_OFF (7u)


#define IFX_SCU_ACCEN0_EN8_LEN (1u)


#define IFX_SCU_ACCEN0_EN8_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN8_OFF (8u)


#define IFX_SCU_ACCEN0_EN9_LEN (1u)


#define IFX_SCU_ACCEN0_EN9_MSK (0x1u)


#define IFX_SCU_ACCEN0_EN9_OFF (9u)


#define IFX_SCU_ARSTDIS_STM0DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM0DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM0DIS_OFF (0u)


#define IFX_SCU_ARSTDIS_STM1DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM1DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM1DIS_OFF (1u)


#define IFX_SCU_ARSTDIS_STM2DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM2DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM2DIS_OFF (2u)


#define IFX_SCU_CCUCON0_BAUD1DIV_LEN (4u)


#define IFX_SCU_CCUCON0_BAUD1DIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_BAUD1DIV_OFF (0u)


#define IFX_SCU_CCUCON0_BAUD2DIV_LEN (4u)


#define IFX_SCU_CCUCON0_BAUD2DIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_BAUD2DIV_OFF (4u)


#define IFX_SCU_CCUCON0_CLKSEL_LEN (2u)


#define IFX_SCU_CCUCON0_CLKSEL_MSK (0x3u)


#define IFX_SCU_CCUCON0_CLKSEL_OFF (28u)


#define IFX_SCU_CCUCON0_FSI2DIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSI2DIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSI2DIV_OFF (20u)


#define IFX_SCU_CCUCON0_FSIDIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSIDIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSIDIV_OFF (24u)


#define IFX_SCU_CCUCON0_LCK_LEN (1u)


#define IFX_SCU_CCUCON0_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON0_LCK_OFF (31u)


#define IFX_SCU_CCUCON0_LPDIV_LEN (4u)


#define IFX_SCU_CCUCON0_LPDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_LPDIV_OFF (12u)


#define IFX_SCU_CCUCON0_SPBDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SPBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SPBDIV_OFF (16u)


#define IFX_SCU_CCUCON0_SRIDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SRIDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SRIDIV_OFF (8u)


#define IFX_SCU_CCUCON0_UP_LEN (1u)


#define IFX_SCU_CCUCON0_UP_MSK (0x1u)


#define IFX_SCU_CCUCON0_UP_OFF (30u)


#define IFX_SCU_CCUCON1_ASCLINFDIV_LEN (4u)


#define IFX_SCU_CCUCON1_ASCLINFDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_ASCLINFDIV_OFF (20u)


#define IFX_SCU_CCUCON1_ASCLINSDIV_LEN (4u)


#define IFX_SCU_CCUCON1_ASCLINSDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_ASCLINSDIV_OFF (24u)


#define IFX_SCU_CCUCON1_CANDIV_LEN (4u)


#define IFX_SCU_CCUCON1_CANDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_CANDIV_OFF (0u)


#define IFX_SCU_CCUCON1_ERAYDIV_LEN (4u)


#define IFX_SCU_CCUCON1_ERAYDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_ERAYDIV_OFF (4u)


#define IFX_SCU_CCUCON1_ETHDIV_LEN (4u)


#define IFX_SCU_CCUCON1_ETHDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_ETHDIV_OFF (16u)


#define IFX_SCU_CCUCON1_GTMDIV_LEN (4u)


#define IFX_SCU_CCUCON1_GTMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_GTMDIV_OFF (12u)


#define IFX_SCU_CCUCON1_INSEL_LEN (2u)


#define IFX_SCU_CCUCON1_INSEL_MSK (0x3u)


#define IFX_SCU_CCUCON1_INSEL_OFF (28u)


#define IFX_SCU_CCUCON1_LCK_LEN (1u)


#define IFX_SCU_CCUCON1_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON1_LCK_OFF (31u)


#define IFX_SCU_CCUCON1_STMDIV_LEN (4u)


#define IFX_SCU_CCUCON1_STMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_STMDIV_OFF (8u)


#define IFX_SCU_CCUCON1_UP_LEN (1u)


#define IFX_SCU_CCUCON1_UP_MSK (0x1u)


#define IFX_SCU_CCUCON1_UP_OFF (30u)


#define IFX_SCU_CCUCON2_BBBDIV_LEN (4u)


#define IFX_SCU_CCUCON2_BBBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON2_BBBDIV_OFF (0u)


#define IFX_SCU_CCUCON2_LCK_LEN (1u)


#define IFX_SCU_CCUCON2_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON2_LCK_OFF (31u)


#define IFX_SCU_CCUCON2_UP_LEN (1u)


#define IFX_SCU_CCUCON2_UP_MSK (0x1u)


#define IFX_SCU_CCUCON2_UP_OFF (30u)


#define IFX_SCU_CCUCON3_LCK_LEN (1u)


#define IFX_SCU_CCUCON3_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON3_LCK_OFF (31u)


#define IFX_SCU_CCUCON3_PLLDIV_LEN (6u)


#define IFX_SCU_CCUCON3_PLLDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON3_PLLDIV_OFF (0u)


#define IFX_SCU_CCUCON3_PLLERAYDIV_LEN (6u)


#define IFX_SCU_CCUCON3_PLLERAYDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON3_PLLERAYDIV_OFF (8u)


#define IFX_SCU_CCUCON3_PLLERAYSEL_LEN (2u)


#define IFX_SCU_CCUCON3_PLLERAYSEL_MSK (0x3u)


#define IFX_SCU_CCUCON3_PLLERAYSEL_OFF (14u)


#define IFX_SCU_CCUCON3_PLLSEL_LEN (2u)


#define IFX_SCU_CCUCON3_PLLSEL_MSK (0x3u)


#define IFX_SCU_CCUCON3_PLLSEL_OFF (6u)


#define IFX_SCU_CCUCON3_SLCK_LEN (1u)


#define IFX_SCU_CCUCON3_SLCK_MSK (0x1u)


#define IFX_SCU_CCUCON3_SLCK_OFF (29u)


#define IFX_SCU_CCUCON3_SRIDIV_LEN (6u)


#define IFX_SCU_CCUCON3_SRIDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON3_SRIDIV_OFF (16u)


#define IFX_SCU_CCUCON3_SRISEL_LEN (2u)


#define IFX_SCU_CCUCON3_SRISEL_MSK (0x3u)


#define IFX_SCU_CCUCON3_SRISEL_OFF (22u)


#define IFX_SCU_CCUCON3_UP_LEN (1u)


#define IFX_SCU_CCUCON3_UP_MSK (0x1u)


#define IFX_SCU_CCUCON3_UP_OFF (30u)


#define IFX_SCU_CCUCON4_GTMDIV_LEN (6u)


#define IFX_SCU_CCUCON4_GTMDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON4_GTMDIV_OFF (8u)


#define IFX_SCU_CCUCON4_GTMSEL_LEN (2u)


#define IFX_SCU_CCUCON4_GTMSEL_MSK (0x3u)


#define IFX_SCU_CCUCON4_GTMSEL_OFF (14u)


#define IFX_SCU_CCUCON4_LCK_LEN (1u)


#define IFX_SCU_CCUCON4_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON4_LCK_OFF (31u)


#define IFX_SCU_CCUCON4_SLCK_LEN (1u)


#define IFX_SCU_CCUCON4_SLCK_MSK (0x1u)


#define IFX_SCU_CCUCON4_SLCK_OFF (29u)


#define IFX_SCU_CCUCON4_SPBDIV_LEN (6u)


#define IFX_SCU_CCUCON4_SPBDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON4_SPBDIV_OFF (0u)


#define IFX_SCU_CCUCON4_SPBSEL_LEN (2u)


#define IFX_SCU_CCUCON4_SPBSEL_MSK (0x3u)


#define IFX_SCU_CCUCON4_SPBSEL_OFF (6u)


#define IFX_SCU_CCUCON4_STMDIV_LEN (6u)


#define IFX_SCU_CCUCON4_STMDIV_MSK (0x3fu)


#define IFX_SCU_CCUCON4_STMDIV_OFF (16u)


#define IFX_SCU_CCUCON4_STMSEL_LEN (2u)


#define IFX_SCU_CCUCON4_STMSEL_MSK (0x3u)


#define IFX_SCU_CCUCON4_STMSEL_OFF (22u)


#define IFX_SCU_CCUCON4_UP_LEN (1u)


#define IFX_SCU_CCUCON4_UP_MSK (0x1u)


#define IFX_SCU_CCUCON4_UP_OFF (30u)


#define IFX_SCU_CCUCON5_LCK_LEN (1u)


#define IFX_SCU_CCUCON5_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON5_LCK_OFF (31u)


#define IFX_SCU_CCUCON5_MAXDIV_LEN (4u)


#define IFX_SCU_CCUCON5_MAXDIV_MSK (0xfu)


#define IFX_SCU_CCUCON5_MAXDIV_OFF (0u)


#define IFX_SCU_CCUCON5_UP_LEN (1u)


#define IFX_SCU_CCUCON5_UP_MSK (0x1u)


#define IFX_SCU_CCUCON5_UP_OFF (30u)


#define IFX_SCU_CCUCON6_CPU0DIV_LEN (6u)


#define IFX_SCU_CCUCON6_CPU0DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON6_CPU0DIV_OFF (0u)


#define IFX_SCU_CCUCON7_CPU1DIV_LEN (6u)


#define IFX_SCU_CCUCON7_CPU1DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON7_CPU1DIV_OFF (0u)


#define IFX_SCU_CCUCON8_CPU2DIV_LEN (6u)


#define IFX_SCU_CCUCON8_CPU2DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON8_CPU2DIV_OFF (0u)


#define IFX_SCU_CHIPID_CHID_LEN (8u)


#define IFX_SCU_CHIPID_CHID_MSK (0xffu)


#define IFX_SCU_CHIPID_CHID_OFF (8u)


#define IFX_SCU_CHIPID_CHREV_LEN (6u)


#define IFX_SCU_CHIPID_CHREV_MSK (0x3fu)


#define IFX_SCU_CHIPID_CHREV_OFF (0u)


#define IFX_SCU_CHIPID_CHTEC_LEN (2u)


#define IFX_SCU_CHIPID_CHTEC_MSK (0x3u)


#define IFX_SCU_CHIPID_CHTEC_OFF (6u)


#define IFX_SCU_CHIPID_EEA_LEN (1u)


#define IFX_SCU_CHIPID_EEA_MSK (0x1u)


#define IFX_SCU_CHIPID_EEA_OFF (16u)


#define IFX_SCU_CHIPID_FSIZE_LEN (4u)


#define IFX_SCU_CHIPID_FSIZE_MSK (0xfu)


#define IFX_SCU_CHIPID_FSIZE_OFF (24u)


#define IFX_SCU_CHIPID_SEC_LEN (1u)


#define IFX_SCU_CHIPID_SEC_MSK (0x1u)


#define IFX_SCU_CHIPID_SEC_OFF (30u)


#define IFX_SCU_CHIPID_SP_LEN (2u)


#define IFX_SCU_CHIPID_SP_MSK (0x3u)


#define IFX_SCU_CHIPID_SP_OFF (28u)


#define IFX_SCU_CHIPID_UCODE_LEN (7u)


#define IFX_SCU_CHIPID_UCODE_MSK (0x7fu)


#define IFX_SCU_CHIPID_UCODE_OFF (17u)


#define IFX_SCU_DTSCON_CAL_LEN (22u)


#define IFX_SCU_DTSCON_CAL_MSK (0x3fffffu)


#define IFX_SCU_DTSCON_CAL_OFF (4u)


#define IFX_SCU_DTSCON_PWD_LEN (1u)


#define IFX_SCU_DTSCON_PWD_MSK (0x1u)


#define IFX_SCU_DTSCON_PWD_OFF (0u)


#define IFX_SCU_DTSCON_SLCK_LEN (1u)


#define IFX_SCU_DTSCON_SLCK_MSK (0x1u)


#define IFX_SCU_DTSCON_SLCK_OFF (31u)


#define IFX_SCU_DTSCON_START_LEN (1u)


#define IFX_SCU_DTSCON_START_MSK (0x1u)


#define IFX_SCU_DTSCON_START_OFF (1u)


#define IFX_SCU_DTSLIM_LLU_LEN (1u)


#define IFX_SCU_DTSLIM_LLU_MSK (0x1u)


#define IFX_SCU_DTSLIM_LLU_OFF (15u)


#define IFX_SCU_DTSLIM_LOWER_LEN (10u)


#define IFX_SCU_DTSLIM_LOWER_MSK (0x3ffu)


#define IFX_SCU_DTSLIM_LOWER_OFF (0u)


#define IFX_SCU_DTSLIM_SLCK_LEN (1u)


#define IFX_SCU_DTSLIM_SLCK_MSK (0x1u)


#define IFX_SCU_DTSLIM_SLCK_OFF (30u)


#define IFX_SCU_DTSLIM_UOF_LEN (1u)


#define IFX_SCU_DTSLIM_UOF_MSK (0x1u)


#define IFX_SCU_DTSLIM_UOF_OFF (31u)


#define IFX_SCU_DTSLIM_UPPER_LEN (10u)


#define IFX_SCU_DTSLIM_UPPER_MSK (0x3ffu)


#define IFX_SCU_DTSLIM_UPPER_OFF (16u)


#define IFX_SCU_DTSSTAT_BUSY_LEN (1u)


#define IFX_SCU_DTSSTAT_BUSY_MSK (0x1u)


#define IFX_SCU_DTSSTAT_BUSY_OFF (15u)


#define IFX_SCU_DTSSTAT_RDY_LEN (1u)


#define IFX_SCU_DTSSTAT_RDY_MSK (0x1u)


#define IFX_SCU_DTSSTAT_RDY_OFF (14u)


#define IFX_SCU_DTSSTAT_RESULT_LEN (10u)


#define IFX_SCU_DTSSTAT_RESULT_MSK (0x3ffu)


#define IFX_SCU_DTSSTAT_RESULT_OFF (0u)


#define IFX_SCU_EICR_EIEN0_LEN (1u)


#define IFX_SCU_EICR_EIEN0_MSK (0x1u)


#define IFX_SCU_EICR_EIEN0_OFF (11u)


#define IFX_SCU_EICR_EIEN1_LEN (1u)


#define IFX_SCU_EICR_EIEN1_MSK (0x1u)


#define IFX_SCU_EICR_EIEN1_OFF (27u)


#define IFX_SCU_EICR_EXIS0_LEN (3u)


#define IFX_SCU_EICR_EXIS0_MSK (0x7u)


#define IFX_SCU_EICR_EXIS0_OFF (4u)


#define IFX_SCU_EICR_EXIS1_LEN (3u)


#define IFX_SCU_EICR_EXIS1_MSK (0x7u)


#define IFX_SCU_EICR_EXIS1_OFF (20u)


#define IFX_SCU_EICR_FEN0_LEN (1u)


#define IFX_SCU_EICR_FEN0_MSK (0x1u)


#define IFX_SCU_EICR_FEN0_OFF (8u)


#define IFX_SCU_EICR_FEN1_LEN (1u)


#define IFX_SCU_EICR_FEN1_MSK (0x1u)


#define IFX_SCU_EICR_FEN1_OFF (24u)


#define IFX_SCU_EICR_INP0_LEN (3u)


#define IFX_SCU_EICR_INP0_MSK (0x7u)


#define IFX_SCU_EICR_INP0_OFF (12u)


#define IFX_SCU_EICR_INP1_LEN (3u)


#define IFX_SCU_EICR_INP1_MSK (0x7u)


#define IFX_SCU_EICR_INP1_OFF (28u)


#define IFX_SCU_EICR_LDEN0_LEN (1u)


#define IFX_SCU_EICR_LDEN0_MSK (0x1u)


#define IFX_SCU_EICR_LDEN0_OFF (10u)


#define IFX_SCU_EICR_LDEN1_LEN (1u)


#define IFX_SCU_EICR_LDEN1_MSK (0x1u)


#define IFX_SCU_EICR_LDEN1_OFF (26u)


#define IFX_SCU_EICR_REN0_LEN (1u)


#define IFX_SCU_EICR_REN0_MSK (0x1u)


#define IFX_SCU_EICR_REN0_OFF (9u)


#define IFX_SCU_EICR_REN1_LEN (1u)


#define IFX_SCU_EICR_REN1_MSK (0x1u)


#define IFX_SCU_EICR_REN1_OFF (25u)


#define IFX_SCU_EIFR_INTF0_LEN (1u)


#define IFX_SCU_EIFR_INTF0_MSK (0x1u)


#define IFX_SCU_EIFR_INTF0_OFF (0u)


#define IFX_SCU_EIFR_INTF1_LEN (1u)


#define IFX_SCU_EIFR_INTF1_MSK (0x1u)


#define IFX_SCU_EIFR_INTF1_OFF (1u)


#define IFX_SCU_EIFR_INTF2_LEN (1u)


#define IFX_SCU_EIFR_INTF2_MSK (0x1u)


#define IFX_SCU_EIFR_INTF2_OFF (2u)


#define IFX_SCU_EIFR_INTF3_LEN (1u)


#define IFX_SCU_EIFR_INTF3_MSK (0x1u)


#define IFX_SCU_EIFR_INTF3_OFF (3u)


#define IFX_SCU_EIFR_INTF4_LEN (1u)


#define IFX_SCU_EIFR_INTF4_MSK (0x1u)


#define IFX_SCU_EIFR_INTF4_OFF (4u)


#define IFX_SCU_EIFR_INTF5_LEN (1u)


#define IFX_SCU_EIFR_INTF5_MSK (0x1u)


#define IFX_SCU_EIFR_INTF5_OFF (5u)


#define IFX_SCU_EIFR_INTF6_LEN (1u)


#define IFX_SCU_EIFR_INTF6_MSK (0x1u)


#define IFX_SCU_EIFR_INTF6_OFF (6u)


#define IFX_SCU_EIFR_INTF7_LEN (1u)


#define IFX_SCU_EIFR_INTF7_MSK (0x1u)


#define IFX_SCU_EIFR_INTF7_OFF (7u)


#define IFX_SCU_EMSR_EMSF_LEN (1u)


#define IFX_SCU_EMSR_EMSF_MSK (0x1u)


#define IFX_SCU_EMSR_EMSF_OFF (16u)


#define IFX_SCU_EMSR_EMSFM_LEN (2u)


#define IFX_SCU_EMSR_EMSFM_MSK (0x3u)


#define IFX_SCU_EMSR_EMSFM_OFF (24u)


#define IFX_SCU_EMSR_ENON_LEN (1u)


#define IFX_SCU_EMSR_ENON_MSK (0x1u)


#define IFX_SCU_EMSR_ENON_OFF (2u)


#define IFX_SCU_EMSR_MODE_LEN (1u)


#define IFX_SCU_EMSR_MODE_MSK (0x1u)


#define IFX_SCU_EMSR_MODE_OFF (1u)


#define IFX_SCU_EMSR_POL_LEN (1u)


#define IFX_SCU_EMSR_POL_MSK (0x1u)


#define IFX_SCU_EMSR_POL_OFF (0u)


#define IFX_SCU_EMSR_PSEL_LEN (1u)


#define IFX_SCU_EMSR_PSEL_MSK (0x1u)


#define IFX_SCU_EMSR_PSEL_OFF (3u)


#define IFX_SCU_EMSR_SEMSF_LEN (1u)


#define IFX_SCU_EMSR_SEMSF_MSK (0x1u)


#define IFX_SCU_EMSR_SEMSF_OFF (17u)


#define IFX_SCU_EMSR_SEMSFM_LEN (2u)


#define IFX_SCU_EMSR_SEMSFM_MSK (0x3u)


#define IFX_SCU_EMSR_SEMSFM_OFF (26u)


#define IFX_SCU_ESRCFG_EDCON_LEN (2u)


#define IFX_SCU_ESRCFG_EDCON_MSK (0x3u)


#define IFX_SCU_ESRCFG_EDCON_OFF (7u)


#define IFX_SCU_ESROCFG_ARC_LEN (1u)


#define IFX_SCU_ESROCFG_ARC_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARC_OFF (1u)


#define IFX_SCU_ESROCFG_ARI_LEN (1u)


#define IFX_SCU_ESROCFG_ARI_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARI_OFF (0u)


#define IFX_SCU_EVR13CON_BPEVR13OFF_LEN (1u)


#define IFX_SCU_EVR13CON_BPEVR13OFF_MSK (0x1u)


#define IFX_SCU_EVR13CON_BPEVR13OFF_OFF (29u)


#define IFX_SCU_EVR13CON_EVR13OFF_LEN (1u)


#define IFX_SCU_EVR13CON_EVR13OFF_MSK (0x1u)


#define IFX_SCU_EVR13CON_EVR13OFF_OFF (28u)


#define IFX_SCU_EVR13CON_LCK_LEN (1u)


#define IFX_SCU_EVR13CON_LCK_MSK (0x1u)


#define IFX_SCU_EVR13CON_LCK_OFF (31u)


#define IFX_SCU_EVR33CON_BPEVR33OFF_LEN (1u)


#define IFX_SCU_EVR33CON_BPEVR33OFF_MSK (0x1u)


#define IFX_SCU_EVR33CON_BPEVR33OFF_OFF (29u)


#define IFX_SCU_EVR33CON_EVR33OFF_LEN (1u)


#define IFX_SCU_EVR33CON_EVR33OFF_MSK (0x1u)


#define IFX_SCU_EVR33CON_EVR33OFF_OFF (28u)


#define IFX_SCU_EVR33CON_LCK_LEN (1u)


#define IFX_SCU_EVR33CON_LCK_MSK (0x1u)


#define IFX_SCU_EVR33CON_LCK_OFF (31u)


#define IFX_SCU_EVRADCSTAT_ADC13V_LEN (8u)


#define IFX_SCU_EVRADCSTAT_ADC13V_MSK (0xffu)


#define IFX_SCU_EVRADCSTAT_ADC13V_OFF (0u)


#define IFX_SCU_EVRADCSTAT_ADC33V_LEN (8u)


#define IFX_SCU_EVRADCSTAT_ADC33V_MSK (0xffu)


#define IFX_SCU_EVRADCSTAT_ADC33V_OFF (8u)


#define IFX_SCU_EVRADCSTAT_ADCSWDV_LEN (8u)


#define IFX_SCU_EVRADCSTAT_ADCSWDV_MSK (0xffu)


#define IFX_SCU_EVRADCSTAT_ADCSWDV_OFF (16u)


#define IFX_SCU_EVRADCSTAT_VAL_LEN (1u)


#define IFX_SCU_EVRADCSTAT_VAL_MSK (0x1u)


#define IFX_SCU_EVRADCSTAT_VAL_OFF (31u)


#define IFX_SCU_EVRDVSTAT_DVS13TRIM_LEN (8u)


#define IFX_SCU_EVRDVSTAT_DVS13TRIM_MSK (0xffu)


#define IFX_SCU_EVRDVSTAT_DVS13TRIM_OFF (0u)


#define IFX_SCU_EVRDVSTAT_DVS33TRIM_LEN (8u)


#define IFX_SCU_EVRDVSTAT_DVS33TRIM_MSK (0xffu)


#define IFX_SCU_EVRDVSTAT_DVS33TRIM_OFF (16u)


#define IFX_SCU_EVRDVSTAT_VAL_LEN (1u)


#define IFX_SCU_EVRDVSTAT_VAL_MSK (0x1u)


#define IFX_SCU_EVRDVSTAT_VAL_OFF (31u)


#define IFX_SCU_EVRMONCTRL_EVR13OVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_EVR13OVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_EVR13OVMOD_OFF (0u)


#define IFX_SCU_EVRMONCTRL_EVR13UVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_EVR13UVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_EVR13UVMOD_OFF (4u)


#define IFX_SCU_EVRMONCTRL_EVR33OVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_EVR33OVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_EVR33OVMOD_OFF (8u)


#define IFX_SCU_EVRMONCTRL_EVR33UVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_EVR33UVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_EVR33UVMOD_OFF (12u)


#define IFX_SCU_EVRMONCTRL_SLCK_LEN (1u)


#define IFX_SCU_EVRMONCTRL_SLCK_MSK (0x1u)


#define IFX_SCU_EVRMONCTRL_SLCK_OFF (30u)


#define IFX_SCU_EVRMONCTRL_SWDOVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_SWDOVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_SWDOVMOD_OFF (16u)


#define IFX_SCU_EVRMONCTRL_SWDUVMOD_LEN (2u)


#define IFX_SCU_EVRMONCTRL_SWDUVMOD_MSK (0x3u)


#define IFX_SCU_EVRMONCTRL_SWDUVMOD_OFF (20u)


#define IFX_SCU_EVROVMON_EVR13OVVAL_LEN (8u)


#define IFX_SCU_EVROVMON_EVR13OVVAL_MSK (0xffu)


#define IFX_SCU_EVROVMON_EVR13OVVAL_OFF (0u)


#define IFX_SCU_EVROVMON_EVR33OVVAL_LEN (8u)


#define IFX_SCU_EVROVMON_EVR33OVVAL_MSK (0xffu)


#define IFX_SCU_EVROVMON_EVR33OVVAL_OFF (8u)


#define IFX_SCU_EVROVMON_LCK_LEN (1u)


#define IFX_SCU_EVROVMON_LCK_MSK (0x1u)


#define IFX_SCU_EVROVMON_LCK_OFF (31u)


#define IFX_SCU_EVROVMON_SLCK_LEN (1u)


#define IFX_SCU_EVROVMON_SLCK_MSK (0x1u)


#define IFX_SCU_EVROVMON_SLCK_OFF (30u)


#define IFX_SCU_EVROVMON_SWDOVVAL_LEN (8u)


#define IFX_SCU_EVROVMON_SWDOVVAL_MSK (0xffu)


#define IFX_SCU_EVROVMON_SWDOVVAL_OFF (16u)


#define IFX_SCU_EVRRSTCON_BPRST13OFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_BPRST13OFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_BPRST13OFF_OFF (25u)


#define IFX_SCU_EVRRSTCON_BPRST33OFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_BPRST33OFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_BPRST33OFF_OFF (27u)


#define IFX_SCU_EVRRSTCON_BPRSTSWDOFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_BPRSTSWDOFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_BPRSTSWDOFF_OFF (29u)


#define IFX_SCU_EVRRSTCON_LCK_LEN (1u)


#define IFX_SCU_EVRRSTCON_LCK_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_LCK_OFF (31u)


#define IFX_SCU_EVRRSTCON_RST13OFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_RST13OFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_RST13OFF_OFF (24u)


#define IFX_SCU_EVRRSTCON_RST13TRIM_LEN (8u)


#define IFX_SCU_EVRRSTCON_RST13TRIM_MSK (0xffu)


#define IFX_SCU_EVRRSTCON_RST13TRIM_OFF (0u)


#define IFX_SCU_EVRRSTCON_RST33OFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_RST33OFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_RST33OFF_OFF (26u)


#define IFX_SCU_EVRRSTCON_RSTSWDOFF_LEN (1u)


#define IFX_SCU_EVRRSTCON_RSTSWDOFF_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_RSTSWDOFF_OFF (28u)


#define IFX_SCU_EVRRSTCON_SLCK_LEN (1u)


#define IFX_SCU_EVRRSTCON_SLCK_MSK (0x1u)


#define IFX_SCU_EVRRSTCON_SLCK_OFF (30u)


#define IFX_SCU_EVRSDCOEFF1_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF1_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF1_LCK_OFF (31u)


#define IFX_SCU_EVRSDCOEFF1_SD5D_LEN (8u)


#define IFX_SCU_EVRSDCOEFF1_SD5D_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF1_SD5D_OFF (16u)


#define IFX_SCU_EVRSDCOEFF1_SD5I_LEN (8u)


#define IFX_SCU_EVRSDCOEFF1_SD5I_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF1_SD5I_OFF (8u)


#define IFX_SCU_EVRSDCOEFF1_SD5P_LEN (8u)


#define IFX_SCU_EVRSDCOEFF1_SD5P_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF1_SD5P_OFF (0u)


#define IFX_SCU_EVRSDCOEFF2_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF2_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF2_LCK_OFF (31u)


#define IFX_SCU_EVRSDCOEFF2_SD33D_LEN (8u)


#define IFX_SCU_EVRSDCOEFF2_SD33D_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF2_SD33D_OFF (16u)


#define IFX_SCU_EVRSDCOEFF2_SD33I_LEN (8u)


#define IFX_SCU_EVRSDCOEFF2_SD33I_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF2_SD33I_OFF (8u)


#define IFX_SCU_EVRSDCOEFF2_SD33P_LEN (8u)


#define IFX_SCU_EVRSDCOEFF2_SD33P_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF2_SD33P_OFF (0u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG0_LEN (8u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG0_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF3_CT5REG0_OFF (0u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG1_LEN (8u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG1_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF3_CT5REG1_OFF (8u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG2_LEN (8u)


#define IFX_SCU_EVRSDCOEFF3_CT5REG2_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF3_CT5REG2_OFF (16u)


#define IFX_SCU_EVRSDCOEFF3_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF3_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF3_LCK_OFF (31u)


#define IFX_SCU_EVRSDCOEFF4_CT5REG3_LEN (8u)


#define IFX_SCU_EVRSDCOEFF4_CT5REG3_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF4_CT5REG3_OFF (0u)


#define IFX_SCU_EVRSDCOEFF4_CT5REG4_LEN (8u)


#define IFX_SCU_EVRSDCOEFF4_CT5REG4_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF4_CT5REG4_OFF (8u)


#define IFX_SCU_EVRSDCOEFF4_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF4_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF4_LCK_OFF (31u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG0_LEN (8u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG0_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF5_CT33REG0_OFF (0u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG1_LEN (8u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG1_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF5_CT33REG1_OFF (8u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG2_LEN (8u)


#define IFX_SCU_EVRSDCOEFF5_CT33REG2_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF5_CT33REG2_OFF (16u)


#define IFX_SCU_EVRSDCOEFF5_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF5_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF5_LCK_OFF (31u)


#define IFX_SCU_EVRSDCOEFF6_CT33REG3_LEN (8u)


#define IFX_SCU_EVRSDCOEFF6_CT33REG3_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF6_CT33REG3_OFF (0u)


#define IFX_SCU_EVRSDCOEFF6_CT33REG4_LEN (8u)


#define IFX_SCU_EVRSDCOEFF6_CT33REG4_MSK (0xffu)


#define IFX_SCU_EVRSDCOEFF6_CT33REG4_OFF (8u)


#define IFX_SCU_EVRSDCOEFF6_LCK_LEN (1u)


#define IFX_SCU_EVRSDCOEFF6_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCOEFF6_LCK_OFF (31u)


#define IFX_SCU_EVRSDCTRL1_LCK_LEN (1u)


#define IFX_SCU_EVRSDCTRL1_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCTRL1_LCK_OFF (31u)


#define IFX_SCU_EVRSDCTRL1_SDFREQ_LEN (8u)


#define IFX_SCU_EVRSDCTRL1_SDFREQ_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL1_SDFREQ_OFF (16u)


#define IFX_SCU_EVRSDCTRL1_SDFREQSPRD_LEN (16u)


#define IFX_SCU_EVRSDCTRL1_SDFREQSPRD_MSK (0xffffu)


#define IFX_SCU_EVRSDCTRL1_SDFREQSPRD_OFF (0u)


#define IFX_SCU_EVRSDCTRL1_SDSAMPLE_LEN (1u)


#define IFX_SCU_EVRSDCTRL1_SDSAMPLE_MSK (0x1u)


#define IFX_SCU_EVRSDCTRL1_SDSAMPLE_OFF (30u)


#define IFX_SCU_EVRSDCTRL1_SDSTEP_LEN (4u)


#define IFX_SCU_EVRSDCTRL1_SDSTEP_MSK (0xfu)


#define IFX_SCU_EVRSDCTRL1_SDSTEP_OFF (24u)


#define IFX_SCU_EVRSDCTRL2_DRVN_LEN (8u)


#define IFX_SCU_EVRSDCTRL2_DRVN_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL2_DRVN_OFF (16u)


#define IFX_SCU_EVRSDCTRL2_DRVP_LEN (8u)


#define IFX_SCU_EVRSDCTRL2_DRVP_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL2_DRVP_OFF (0u)


#define IFX_SCU_EVRSDCTRL2_LCK_LEN (1u)


#define IFX_SCU_EVRSDCTRL2_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCTRL2_LCK_OFF (31u)


#define IFX_SCU_EVRSDCTRL2_SDLUT_LEN (6u)


#define IFX_SCU_EVRSDCTRL2_SDLUT_MSK (0x3fu)


#define IFX_SCU_EVRSDCTRL2_SDLUT_OFF (24u)


#define IFX_SCU_EVRSDCTRL2_SDMINMAXDC_LEN (8u)


#define IFX_SCU_EVRSDCTRL2_SDMINMAXDC_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL2_SDMINMAXDC_OFF (8u)


#define IFX_SCU_EVRSDCTRL3_LCK_LEN (1u)


#define IFX_SCU_EVRSDCTRL3_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCTRL3_LCK_OFF (31u)


#define IFX_SCU_EVRSDCTRL3_SDPID_LEN (8u)


#define IFX_SCU_EVRSDCTRL3_SDPID_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL3_SDPID_OFF (8u)


#define IFX_SCU_EVRSDCTRL3_SDPWMPRE_LEN (8u)


#define IFX_SCU_EVRSDCTRL3_SDPWMPRE_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL3_SDPWMPRE_OFF (0u)


#define IFX_SCU_EVRSDCTRL3_SDVOKLVL_LEN (8u)


#define IFX_SCU_EVRSDCTRL3_SDVOKLVL_MSK (0xffu)


#define IFX_SCU_EVRSDCTRL3_SDVOKLVL_OFF (16u)


#define IFX_SCU_EVRSDCTRL4_LCK_LEN (1u)


#define IFX_SCU_EVRSDCTRL4_LCK_MSK (0x1u)


#define IFX_SCU_EVRSDCTRL4_LCK_OFF (31u)


#define IFX_SCU_EVRSDCTRL4_SYNCDIV_LEN (3u)


#define IFX_SCU_EVRSDCTRL4_SYNCDIV_MSK (0x7u)


#define IFX_SCU_EVRSDCTRL4_SYNCDIV_OFF (8u)


#define IFX_SCU_EVRSTAT_BGPROK_LEN (1u)


#define IFX_SCU_EVRSTAT_BGPROK_MSK (0x1u)


#define IFX_SCU_EVRSTAT_BGPROK_OFF (10u)


#define IFX_SCU_EVRSTAT_EVR13_LEN (1u)


#define IFX_SCU_EVRSTAT_EVR13_MSK (0x1u)


#define IFX_SCU_EVRSTAT_EVR13_OFF (0u)


#define IFX_SCU_EVRSTAT_EVR33_LEN (1u)


#define IFX_SCU_EVRSTAT_EVR33_MSK (0x1u)


#define IFX_SCU_EVRSTAT_EVR33_OFF (2u)


#define IFX_SCU_EVRSTAT_EXTPASS13_LEN (1u)


#define IFX_SCU_EVRSTAT_EXTPASS13_MSK (0x1u)


#define IFX_SCU_EVRSTAT_EXTPASS13_OFF (8u)


#define IFX_SCU_EVRSTAT_EXTPASS33_LEN (1u)


#define IFX_SCU_EVRSTAT_EXTPASS33_MSK (0x1u)


#define IFX_SCU_EVRSTAT_EXTPASS33_OFF (9u)


#define IFX_SCU_EVRSTAT_OV13_LEN (1u)


#define IFX_SCU_EVRSTAT_OV13_MSK (0x1u)


#define IFX_SCU_EVRSTAT_OV13_OFF (1u)


#define IFX_SCU_EVRSTAT_OV33_LEN (1u)


#define IFX_SCU_EVRSTAT_OV33_MSK (0x1u)


#define IFX_SCU_EVRSTAT_OV33_OFF (3u)


#define IFX_SCU_EVRSTAT_OVSWD_LEN (1u)


#define IFX_SCU_EVRSTAT_OVSWD_MSK (0x1u)


#define IFX_SCU_EVRSTAT_OVSWD_OFF (4u)


#define IFX_SCU_EVRSTAT_UV13_LEN (1u)


#define IFX_SCU_EVRSTAT_UV13_MSK (0x1u)


#define IFX_SCU_EVRSTAT_UV13_OFF (5u)


#define IFX_SCU_EVRSTAT_UV33_LEN (1u)


#define IFX_SCU_EVRSTAT_UV33_MSK (0x1u)


#define IFX_SCU_EVRSTAT_UV33_OFF (6u)


#define IFX_SCU_EVRSTAT_UVSWD_LEN (1u)


#define IFX_SCU_EVRSTAT_UVSWD_MSK (0x1u)


#define IFX_SCU_EVRSTAT_UVSWD_OFF (7u)


#define IFX_SCU_EVRTRIM_EVR13TRIM_LEN (8u)


#define IFX_SCU_EVRTRIM_EVR13TRIM_MSK (0xffu)


#define IFX_SCU_EVRTRIM_EVR13TRIM_OFF (0u)


#define IFX_SCU_EVRTRIM_LCK_LEN (1u)


#define IFX_SCU_EVRTRIM_LCK_MSK (0x1u)


#define IFX_SCU_EVRTRIM_LCK_OFF (31u)


#define IFX_SCU_EVRTRIM_SDVOUTSEL_LEN (8u)


#define IFX_SCU_EVRTRIM_SDVOUTSEL_MSK (0xffu)


#define IFX_SCU_EVRTRIM_SDVOUTSEL_OFF (8u)


#define IFX_SCU_EVRTRIM_SLCK_LEN (1u)


#define IFX_SCU_EVRTRIM_SLCK_MSK (0x1u)


#define IFX_SCU_EVRTRIM_SLCK_OFF (30u)


#define IFX_SCU_EVRUVMON_EVR13UVVAL_LEN (8u)


#define IFX_SCU_EVRUVMON_EVR13UVVAL_MSK (0xffu)


#define IFX_SCU_EVRUVMON_EVR13UVVAL_OFF (0u)


#define IFX_SCU_EVRUVMON_EVR33UVVAL_LEN (8u)


#define IFX_SCU_EVRUVMON_EVR33UVVAL_MSK (0xffu)


#define IFX_SCU_EVRUVMON_EVR33UVVAL_OFF (8u)


#define IFX_SCU_EVRUVMON_LCK_LEN (1u)


#define IFX_SCU_EVRUVMON_LCK_MSK (0x1u)


#define IFX_SCU_EVRUVMON_LCK_OFF (31u)


#define IFX_SCU_EVRUVMON_SLCK_LEN (1u)


#define IFX_SCU_EVRUVMON_SLCK_MSK (0x1u)


#define IFX_SCU_EVRUVMON_SLCK_OFF (30u)


#define IFX_SCU_EVRUVMON_SWDUVVAL_LEN (8u)


#define IFX_SCU_EVRUVMON_SWDUVVAL_MSK (0xffu)


#define IFX_SCU_EVRUVMON_SWDUVVAL_OFF (16u)


#define IFX_SCU_EXTCON_DIV1_LEN (8u)


#define IFX_SCU_EXTCON_DIV1_MSK (0xffu)


#define IFX_SCU_EXTCON_DIV1_OFF (24u)


#define IFX_SCU_EXTCON_EN0_LEN (1u)


#define IFX_SCU_EXTCON_EN0_MSK (0x1u)


#define IFX_SCU_EXTCON_EN0_OFF (0u)


#define IFX_SCU_EXTCON_EN1_LEN (1u)


#define IFX_SCU_EXTCON_EN1_MSK (0x1u)


#define IFX_SCU_EXTCON_EN1_OFF (16u)


#define IFX_SCU_EXTCON_NSEL_LEN (1u)


#define IFX_SCU_EXTCON_NSEL_MSK (0x1u)


#define IFX_SCU_EXTCON_NSEL_OFF (17u)


#define IFX_SCU_EXTCON_SEL0_LEN (4u)


#define IFX_SCU_EXTCON_SEL0_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL0_OFF (2u)


#define IFX_SCU_EXTCON_SEL1_LEN (4u)


#define IFX_SCU_EXTCON_SEL1_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL1_OFF (18u)


#define IFX_SCU_FDR_DISCLK_LEN (1u)


#define IFX_SCU_FDR_DISCLK_MSK (0x1u)


#define IFX_SCU_FDR_DISCLK_OFF (31u)


#define IFX_SCU_FDR_DM_LEN (2u)


#define IFX_SCU_FDR_DM_MSK (0x3u)


#define IFX_SCU_FDR_DM_OFF (14u)


#define IFX_SCU_FDR_RESULT_LEN (10u)


#define IFX_SCU_FDR_RESULT_MSK (0x3ffu)


#define IFX_SCU_FDR_RESULT_OFF (16u)


#define IFX_SCU_FDR_STEP_LEN (10u)


#define IFX_SCU_FDR_STEP_MSK (0x3ffu)


#define IFX_SCU_FDR_STEP_OFF (0u)


#define IFX_SCU_FMR_FC0_LEN (1u)


#define IFX_SCU_FMR_FC0_MSK (0x1u)


#define IFX_SCU_FMR_FC0_OFF (16u)


#define IFX_SCU_FMR_FC1_LEN (1u)


#define IFX_SCU_FMR_FC1_MSK (0x1u)


#define IFX_SCU_FMR_FC1_OFF (17u)


#define IFX_SCU_FMR_FC2_LEN (1u)


#define IFX_SCU_FMR_FC2_MSK (0x1u)


#define IFX_SCU_FMR_FC2_OFF (18u)


#define IFX_SCU_FMR_FC3_LEN (1u)


#define IFX_SCU_FMR_FC3_MSK (0x1u)


#define IFX_SCU_FMR_FC3_OFF (19u)


#define IFX_SCU_FMR_FC4_LEN (1u)


#define IFX_SCU_FMR_FC4_MSK (0x1u)


#define IFX_SCU_FMR_FC4_OFF (20u)


#define IFX_SCU_FMR_FC5_LEN (1u)


#define IFX_SCU_FMR_FC5_MSK (0x1u)


#define IFX_SCU_FMR_FC5_OFF (21u)


#define IFX_SCU_FMR_FC6_LEN (1u)


#define IFX_SCU_FMR_FC6_MSK (0x1u)


#define IFX_SCU_FMR_FC6_OFF (22u)


#define IFX_SCU_FMR_FC7_LEN (1u)


#define IFX_SCU_FMR_FC7_MSK (0x1u)


#define IFX_SCU_FMR_FC7_OFF (23u)


#define IFX_SCU_FMR_FS0_LEN (1u)


#define IFX_SCU_FMR_FS0_MSK (0x1u)


#define IFX_SCU_FMR_FS0_OFF (0u)


#define IFX_SCU_FMR_FS1_LEN (1u)


#define IFX_SCU_FMR_FS1_MSK (0x1u)


#define IFX_SCU_FMR_FS1_OFF (1u)


#define IFX_SCU_FMR_FS2_LEN (1u)


#define IFX_SCU_FMR_FS2_MSK (0x1u)


#define IFX_SCU_FMR_FS2_OFF (2u)


#define IFX_SCU_FMR_FS3_LEN (1u)


#define IFX_SCU_FMR_FS3_MSK (0x1u)


#define IFX_SCU_FMR_FS3_OFF (3u)


#define IFX_SCU_FMR_FS4_LEN (1u)


#define IFX_SCU_FMR_FS4_MSK (0x1u)


#define IFX_SCU_FMR_FS4_OFF (4u)


#define IFX_SCU_FMR_FS5_LEN (1u)


#define IFX_SCU_FMR_FS5_MSK (0x1u)


#define IFX_SCU_FMR_FS5_OFF (5u)


#define IFX_SCU_FMR_FS6_LEN (1u)


#define IFX_SCU_FMR_FS6_MSK (0x1u)


#define IFX_SCU_FMR_FS6_OFF (6u)


#define IFX_SCU_FMR_FS7_LEN (1u)


#define IFX_SCU_FMR_FS7_MSK (0x1u)


#define IFX_SCU_FMR_FS7_OFF (7u)


#define IFX_SCU_ID_MODNUMBER_LEN (16u)


#define IFX_SCU_ID_MODNUMBER_MSK (0xffffu)


#define IFX_SCU_ID_MODNUMBER_OFF (16u)


#define IFX_SCU_ID_MODREV_LEN (8u)


#define IFX_SCU_ID_MODREV_MSK (0xffu)


#define IFX_SCU_ID_MODREV_OFF (0u)


#define IFX_SCU_ID_MODTYPE_LEN (8u)


#define IFX_SCU_ID_MODTYPE_MSK (0xffu)


#define IFX_SCU_ID_MODTYPE_OFF (8u)


#define IFX_SCU_IGCR_GEEN0_LEN (1u)


#define IFX_SCU_IGCR_GEEN0_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN0_OFF (13u)


#define IFX_SCU_IGCR_GEEN1_LEN (1u)


#define IFX_SCU_IGCR_GEEN1_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN1_OFF (29u)


#define IFX_SCU_IGCR_IGP0_LEN (2u)


#define IFX_SCU_IGCR_IGP0_MSK (0x3u)


#define IFX_SCU_IGCR_IGP0_OFF (14u)


#define IFX_SCU_IGCR_IGP1_LEN (2u)


#define IFX_SCU_IGCR_IGP1_MSK (0x3u)


#define IFX_SCU_IGCR_IGP1_OFF (30u)


#define IFX_SCU_IGCR_IPEN00_LEN (1u)


#define IFX_SCU_IGCR_IPEN00_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN00_OFF (0u)


#define IFX_SCU_IGCR_IPEN01_LEN (1u)


#define IFX_SCU_IGCR_IPEN01_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN01_OFF (1u)


#define IFX_SCU_IGCR_IPEN02_LEN (1u)


#define IFX_SCU_IGCR_IPEN02_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN02_OFF (2u)


#define IFX_SCU_IGCR_IPEN03_LEN (1u)


#define IFX_SCU_IGCR_IPEN03_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN03_OFF (3u)


#define IFX_SCU_IGCR_IPEN04_LEN (1u)


#define IFX_SCU_IGCR_IPEN04_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN04_OFF (4u)


#define IFX_SCU_IGCR_IPEN05_LEN (1u)


#define IFX_SCU_IGCR_IPEN05_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN05_OFF (5u)


#define IFX_SCU_IGCR_IPEN06_LEN (1u)


#define IFX_SCU_IGCR_IPEN06_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN06_OFF (6u)


#define IFX_SCU_IGCR_IPEN07_LEN (1u)


#define IFX_SCU_IGCR_IPEN07_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN07_OFF (7u)


#define IFX_SCU_IGCR_IPEN10_LEN (1u)


#define IFX_SCU_IGCR_IPEN10_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN10_OFF (16u)


#define IFX_SCU_IGCR_IPEN11_LEN (1u)


#define IFX_SCU_IGCR_IPEN11_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN11_OFF (17u)


#define IFX_SCU_IGCR_IPEN12_LEN (1u)


#define IFX_SCU_IGCR_IPEN12_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN12_OFF (18u)


#define IFX_SCU_IGCR_IPEN13_LEN (1u)


#define IFX_SCU_IGCR_IPEN13_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN13_OFF (19u)


#define IFX_SCU_IGCR_IPEN14_LEN (1u)


#define IFX_SCU_IGCR_IPEN14_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN14_OFF (20u)


#define IFX_SCU_IGCR_IPEN15_LEN (1u)


#define IFX_SCU_IGCR_IPEN15_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN15_OFF (21u)


#define IFX_SCU_IGCR_IPEN16_LEN (1u)


#define IFX_SCU_IGCR_IPEN16_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN16_OFF (22u)


#define IFX_SCU_IGCR_IPEN17_LEN (1u)


#define IFX_SCU_IGCR_IPEN17_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN17_OFF (23u)


#define IFX_SCU_IN_P0_LEN (1u)


#define IFX_SCU_IN_P0_MSK (0x1u)


#define IFX_SCU_IN_P0_OFF (0u)


#define IFX_SCU_IN_P1_LEN (1u)


#define IFX_SCU_IN_P1_MSK (0x1u)


#define IFX_SCU_IN_P1_OFF (1u)


#define IFX_SCU_IOCR_PC0_LEN (4u)


#define IFX_SCU_IOCR_PC0_MSK (0xfu)


#define IFX_SCU_IOCR_PC0_OFF (4u)


#define IFX_SCU_IOCR_PC1_LEN (4u)


#define IFX_SCU_IOCR_PC1_MSK (0xfu)


#define IFX_SCU_IOCR_PC1_OFF (12u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_OFF (0u)


#define IFX_SCU_LBISTCTRL0_LBISTREQP_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQP_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQP_OFF (1u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_LEN (14u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_MSK (0x3fffu)


#define IFX_SCU_LBISTCTRL0_PATTERNS_OFF (2u)


#define IFX_SCU_LBISTCTRL1_BODY_LEN (1u)


#define IFX_SCU_LBISTCTRL1_BODY_MSK (0x1u)


#define IFX_SCU_LBISTCTRL1_BODY_OFF (27u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_LEN (4u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_MSK (0xfu)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_OFF (28u)


#define IFX_SCU_LBISTCTRL1_SEED_LEN (23u)


#define IFX_SCU_LBISTCTRL1_SEED_MSK (0x7fffffu)


#define IFX_SCU_LBISTCTRL1_SEED_OFF (0u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_LEN (3u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_MSK (0x7u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_OFF (24u)


#define IFX_SCU_LBISTCTRL2_LBISTDONE_LEN (1u)


#define IFX_SCU_LBISTCTRL2_LBISTDONE_MSK (0x1u)


#define IFX_SCU_LBISTCTRL2_LBISTDONE_OFF (31u)


#define IFX_SCU_LBISTCTRL2_SIGNATURE_LEN (24u)


#define IFX_SCU_LBISTCTRL2_SIGNATURE_MSK (0xffffffu)


#define IFX_SCU_LBISTCTRL2_SIGNATURE_OFF (0u)


#define IFX_SCU_LCLCON_LS_LEN (1u)


#define IFX_SCU_LCLCON_LS_MSK (0x1u)


#define IFX_SCU_LCLCON_LS_OFF (16u)


#define IFX_SCU_LCLCON_LSEN_LEN (1u)


#define IFX_SCU_LCLCON_LSEN_MSK (0x1u)


#define IFX_SCU_LCLCON_LSEN_OFF (31u)


#define IFX_SCU_LCLTEST_LCLT0_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT0_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT0_OFF (0u)


#define IFX_SCU_LCLTEST_LCLT1_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT1_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT1_OFF (1u)


#define IFX_SCU_MANID_DEPT_LEN (5u)


#define IFX_SCU_MANID_DEPT_MSK (0x1fu)


#define IFX_SCU_MANID_DEPT_OFF (0u)


#define IFX_SCU_MANID_MANUF_LEN (11u)


#define IFX_SCU_MANID_MANUF_MSK (0x7ffu)


#define IFX_SCU_MANID_MANUF_OFF (5u)


#define IFX_SCU_OMR_PCL0_LEN (1u)


#define IFX_SCU_OMR_PCL0_MSK (0x1u)


#define IFX_SCU_OMR_PCL0_OFF (16u)


#define IFX_SCU_OMR_PCL1_LEN (1u)


#define IFX_SCU_OMR_PCL1_MSK (0x1u)


#define IFX_SCU_OMR_PCL1_OFF (17u)


#define IFX_SCU_OMR_PS0_LEN (1u)


#define IFX_SCU_OMR_PS0_MSK (0x1u)


#define IFX_SCU_OMR_PS0_OFF (0u)


#define IFX_SCU_OMR_PS1_LEN (1u)


#define IFX_SCU_OMR_PS1_MSK (0x1u)


#define IFX_SCU_OMR_PS1_OFF (1u)


#define IFX_SCU_OSCCON_APREN_LEN (1u)


#define IFX_SCU_OSCCON_APREN_MSK (0x1u)


#define IFX_SCU_OSCCON_APREN_OFF (23u)


#define IFX_SCU_OSCCON_CAP0EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP0EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP0EN_OFF (24u)


#define IFX_SCU_OSCCON_CAP1EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP1EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP1EN_OFF (25u)


#define IFX_SCU_OSCCON_CAP2EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP2EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP2EN_OFF (26u)


#define IFX_SCU_OSCCON_CAP3EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP3EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP3EN_OFF (27u)


#define IFX_SCU_OSCCON_GAINSEL_LEN (2u)


#define IFX_SCU_OSCCON_GAINSEL_MSK (0x3u)


#define IFX_SCU_OSCCON_GAINSEL_OFF (3u)


#define IFX_SCU_OSCCON_MODE_LEN (2u)


#define IFX_SCU_OSCCON_MODE_MSK (0x3u)


#define IFX_SCU_OSCCON_MODE_OFF (5u)


#define IFX_SCU_OSCCON_OSCRES_LEN (1u)


#define IFX_SCU_OSCCON_OSCRES_MSK (0x1u)


#define IFX_SCU_OSCCON_OSCRES_OFF (2u)


#define IFX_SCU_OSCCON_OSCVAL_LEN (5u)


#define IFX_SCU_OSCCON_OSCVAL_MSK (0x1fu)


#define IFX_SCU_OSCCON_OSCVAL_OFF (16u)


#define IFX_SCU_OSCCON_PLLHV_LEN (1u)


#define IFX_SCU_OSCCON_PLLHV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLHV_OFF (8u)


#define IFX_SCU_OSCCON_PLLLV_LEN (1u)


#define IFX_SCU_OSCCON_PLLLV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLLV_OFF (1u)


#define IFX_SCU_OSCCON_SHBY_LEN (1u)


#define IFX_SCU_OSCCON_SHBY_MSK (0x1u)


#define IFX_SCU_OSCCON_SHBY_OFF (7u)


#define IFX_SCU_OSCCON_X1D_LEN (1u)


#define IFX_SCU_OSCCON_X1D_MSK (0x1u)


#define IFX_SCU_OSCCON_X1D_OFF (10u)


#define IFX_SCU_OSCCON_X1DEN_LEN (1u)


#define IFX_SCU_OSCCON_X1DEN_MSK (0x1u)


#define IFX_SCU_OSCCON_X1DEN_OFF (11u)


#define IFX_SCU_OUT_P0_LEN (1u)


#define IFX_SCU_OUT_P0_MSK (0x1u)


#define IFX_SCU_OUT_P0_OFF (0u)


#define IFX_SCU_OUT_P1_LEN (1u)


#define IFX_SCU_OUT_P1_MSK (0x1u)


#define IFX_SCU_OUT_P1_OFF (1u)


#define IFX_SCU_OVCCON_CSEL0_LEN (1u)


#define IFX_SCU_OVCCON_CSEL0_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL0_OFF (0u)


#define IFX_SCU_OVCCON_CSEL1_LEN (1u)


#define IFX_SCU_OVCCON_CSEL1_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL1_OFF (1u)


#define IFX_SCU_OVCCON_CSEL2_LEN (1u)


#define IFX_SCU_OVCCON_CSEL2_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL2_OFF (2u)


#define IFX_SCU_OVCCON_DCINVAL_LEN (1u)


#define IFX_SCU_OVCCON_DCINVAL_MSK (0x1u)


#define IFX_SCU_OVCCON_DCINVAL_OFF (18u)


#define IFX_SCU_OVCCON_OVCONF_LEN (1u)


#define IFX_SCU_OVCCON_OVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_OVCONF_OFF (24u)


#define IFX_SCU_OVCCON_OVSTP_LEN (1u)


#define IFX_SCU_OVCCON_OVSTP_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTP_OFF (17u)


#define IFX_SCU_OVCCON_OVSTRT_LEN (1u)


#define IFX_SCU_OVCCON_OVSTRT_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTRT_OFF (16u)


#define IFX_SCU_OVCCON_POVCONF_LEN (1u)


#define IFX_SCU_OVCCON_POVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_POVCONF_OFF (25u)


#define IFX_SCU_OVCENABLE_OVEN0_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN0_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN0_OFF (0u)


#define IFX_SCU_OVCENABLE_OVEN1_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN1_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN1_OFF (1u)


#define IFX_SCU_OVCENABLE_OVEN2_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN2_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN2_OFF (2u)


#define IFX_SCU_PDISC_PDIS0_LEN (1u)


#define IFX_SCU_PDISC_PDIS0_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS0_OFF (0u)


#define IFX_SCU_PDISC_PDIS1_LEN (1u)


#define IFX_SCU_PDISC_PDIS1_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS1_OFF (1u)


#define IFX_SCU_PDR_PD0_LEN (3u)


#define IFX_SCU_PDR_PD0_MSK (0x7u)


#define IFX_SCU_PDR_PD0_OFF (0u)


#define IFX_SCU_PDR_PD1_LEN (3u)


#define IFX_SCU_PDR_PD1_MSK (0x7u)


#define IFX_SCU_PDR_PD1_OFF (4u)


#define IFX_SCU_PDR_PL0_LEN (1u)


#define IFX_SCU_PDR_PL0_MSK (0x1u)


#define IFX_SCU_PDR_PL0_OFF (3u)


#define IFX_SCU_PDR_PL1_LEN (1u)


#define IFX_SCU_PDR_PL1_MSK (0x1u)


#define IFX_SCU_PDR_PL1_OFF (7u)


#define IFX_SCU_PDRR_PDR0_LEN (1u)


#define IFX_SCU_PDRR_PDR0_MSK (0x1u)


#define IFX_SCU_PDRR_PDR0_OFF (0u)


#define IFX_SCU_PDRR_PDR1_LEN (1u)


#define IFX_SCU_PDRR_PDR1_MSK (0x1u)


#define IFX_SCU_PDRR_PDR1_OFF (1u)


#define IFX_SCU_PDRR_PDR2_LEN (1u)


#define IFX_SCU_PDRR_PDR2_MSK (0x1u)


#define IFX_SCU_PDRR_PDR2_OFF (2u)


#define IFX_SCU_PDRR_PDR3_LEN (1u)


#define IFX_SCU_PDRR_PDR3_MSK (0x1u)


#define IFX_SCU_PDRR_PDR3_OFF (3u)


#define IFX_SCU_PDRR_PDR4_LEN (1u)


#define IFX_SCU_PDRR_PDR4_MSK (0x1u)


#define IFX_SCU_PDRR_PDR4_OFF (4u)


#define IFX_SCU_PDRR_PDR5_LEN (1u)


#define IFX_SCU_PDRR_PDR5_MSK (0x1u)


#define IFX_SCU_PDRR_PDR5_OFF (5u)


#define IFX_SCU_PDRR_PDR6_LEN (1u)


#define IFX_SCU_PDRR_PDR6_MSK (0x1u)


#define IFX_SCU_PDRR_PDR6_OFF (6u)


#define IFX_SCU_PDRR_PDR7_LEN (1u)


#define IFX_SCU_PDRR_PDR7_MSK (0x1u)


#define IFX_SCU_PDRR_PDR7_OFF (7u)


#define IFX_SCU_PLLCON0_CLRFINDIS_LEN (1u)


#define IFX_SCU_PLLCON0_CLRFINDIS_MSK (0x1u)


#define IFX_SCU_PLLCON0_CLRFINDIS_OFF (5u)


#define IFX_SCU_PLLCON0_MODEN_LEN (1u)


#define IFX_SCU_PLLCON0_MODEN_MSK (0x1u)


#define IFX_SCU_PLLCON0_MODEN_OFF (2u)


#define IFX_SCU_PLLCON0_NDIV_LEN (7u)


#define IFX_SCU_PLLCON0_NDIV_MSK (0x7fu)


#define IFX_SCU_PLLCON0_NDIV_OFF (9u)


#define IFX_SCU_PLLCON0_OSCDISCDIS_LEN (1u)


#define IFX_SCU_PLLCON0_OSCDISCDIS_MSK (0x1u)


#define IFX_SCU_PLLCON0_OSCDISCDIS_OFF (6u)


#define IFX_SCU_PLLCON0_PDIV_LEN (4u)


#define IFX_SCU_PLLCON0_PDIV_MSK (0xfu)


#define IFX_SCU_PLLCON0_PDIV_OFF (24u)


#define IFX_SCU_PLLCON0_PLLPWD_LEN (1u)


#define IFX_SCU_PLLCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_PLLCON0_PLLPWD_OFF (16u)


#define IFX_SCU_PLLCON0_RESLD_LEN (1u)


#define IFX_SCU_PLLCON0_RESLD_MSK (0x1u)


#define IFX_SCU_PLLCON0_RESLD_OFF (18u)


#define IFX_SCU_PLLCON0_SETFINDIS_LEN (1u)


#define IFX_SCU_PLLCON0_SETFINDIS_MSK (0x1u)


#define IFX_SCU_PLLCON0_SETFINDIS_OFF (4u)


#define IFX_SCU_PLLCON0_VCOBYP_LEN (1u)


#define IFX_SCU_PLLCON0_VCOBYP_MSK (0x1u)


#define IFX_SCU_PLLCON0_VCOBYP_OFF (0u)


#define IFX_SCU_PLLCON0_VCOPWD_LEN (1u)


#define IFX_SCU_PLLCON0_VCOPWD_MSK (0x1u)


#define IFX_SCU_PLLCON0_VCOPWD_OFF (1u)


#define IFX_SCU_PLLCON1_K1DIV_LEN (7u)


#define IFX_SCU_PLLCON1_K1DIV_MSK (0x7fu)


#define IFX_SCU_PLLCON1_K1DIV_OFF (16u)


#define IFX_SCU_PLLCON1_K2DIV_LEN (7u)


#define IFX_SCU_PLLCON1_K2DIV_MSK (0x7fu)


#define IFX_SCU_PLLCON1_K2DIV_OFF (0u)


#define IFX_SCU_PLLCON1_K3DIV_LEN (7u)


#define IFX_SCU_PLLCON1_K3DIV_MSK (0x7fu)


#define IFX_SCU_PLLCON1_K3DIV_OFF (8u)


#define IFX_SCU_PLLCON2_MODCFG_LEN (16u)


#define IFX_SCU_PLLCON2_MODCFG_MSK (0xffffu)


#define IFX_SCU_PLLCON2_MODCFG_OFF (0u)


#define IFX_SCU_PLLERAYCON0_CLRFINDIS_LEN (1u)


#define IFX_SCU_PLLERAYCON0_CLRFINDIS_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_CLRFINDIS_OFF (5u)


#define IFX_SCU_PLLERAYCON0_NDIV_LEN (5u)


#define IFX_SCU_PLLERAYCON0_NDIV_MSK (0x1fu)


#define IFX_SCU_PLLERAYCON0_NDIV_OFF (9u)


#define IFX_SCU_PLLERAYCON0_OSCDISCDIS_LEN (1u)


#define IFX_SCU_PLLERAYCON0_OSCDISCDIS_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_OSCDISCDIS_OFF (6u)


#define IFX_SCU_PLLERAYCON0_PDIV_LEN (4u)


#define IFX_SCU_PLLERAYCON0_PDIV_MSK (0xfu)


#define IFX_SCU_PLLERAYCON0_PDIV_OFF (24u)


#define IFX_SCU_PLLERAYCON0_PLLPWD_LEN (1u)


#define IFX_SCU_PLLERAYCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_PLLPWD_OFF (16u)


#define IFX_SCU_PLLERAYCON0_RESLD_LEN (1u)


#define IFX_SCU_PLLERAYCON0_RESLD_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_RESLD_OFF (18u)


#define IFX_SCU_PLLERAYCON0_SETFINDIS_LEN (1u)


#define IFX_SCU_PLLERAYCON0_SETFINDIS_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_SETFINDIS_OFF (4u)


#define IFX_SCU_PLLERAYCON0_VCOBYP_LEN (1u)


#define IFX_SCU_PLLERAYCON0_VCOBYP_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_VCOBYP_OFF (0u)


#define IFX_SCU_PLLERAYCON0_VCOPWD_LEN (1u)


#define IFX_SCU_PLLERAYCON0_VCOPWD_MSK (0x1u)


#define IFX_SCU_PLLERAYCON0_VCOPWD_OFF (1u)


#define IFX_SCU_PLLERAYCON1_K1DIV_LEN (7u)


#define IFX_SCU_PLLERAYCON1_K1DIV_MSK (0x7fu)


#define IFX_SCU_PLLERAYCON1_K1DIV_OFF (16u)


#define IFX_SCU_PLLERAYCON1_K2DIV_LEN (7u)


#define IFX_SCU_PLLERAYCON1_K2DIV_MSK (0x7fu)


#define IFX_SCU_PLLERAYCON1_K2DIV_OFF (0u)


#define IFX_SCU_PLLERAYCON1_K3DIV_LEN (4u)


#define IFX_SCU_PLLERAYCON1_K3DIV_MSK (0xfu)


#define IFX_SCU_PLLERAYCON1_K3DIV_OFF (8u)


#define IFX_SCU_PLLERAYSTAT_FINDIS_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_FINDIS_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_FINDIS_OFF (3u)


#define IFX_SCU_PLLERAYSTAT_K1RDY_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_K1RDY_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_K1RDY_OFF (4u)


#define IFX_SCU_PLLERAYSTAT_K2RDY_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_K2RDY_OFF (5u)


#define IFX_SCU_PLLERAYSTAT_PWDSTAT_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_PWDSTAT_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_PWDSTAT_OFF (1u)


#define IFX_SCU_PLLERAYSTAT_VCOBYST_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_VCOBYST_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_VCOBYST_OFF (0u)


#define IFX_SCU_PLLERAYSTAT_VCOLOCK_LEN (1u)


#define IFX_SCU_PLLERAYSTAT_VCOLOCK_MSK (0x1u)


#define IFX_SCU_PLLERAYSTAT_VCOLOCK_OFF (2u)


#define IFX_SCU_PLLSTAT_FINDIS_LEN (1u)


#define IFX_SCU_PLLSTAT_FINDIS_MSK (0x1u)


#define IFX_SCU_PLLSTAT_FINDIS_OFF (3u)


#define IFX_SCU_PLLSTAT_K1RDY_LEN (1u)


#define IFX_SCU_PLLSTAT_K1RDY_MSK (0x1u)


#define IFX_SCU_PLLSTAT_K1RDY_OFF (4u)


#define IFX_SCU_PLLSTAT_K2RDY_LEN (1u)


#define IFX_SCU_PLLSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_PLLSTAT_K2RDY_OFF (5u)


#define IFX_SCU_PLLSTAT_MODRUN_LEN (1u)


#define IFX_SCU_PLLSTAT_MODRUN_MSK (0x1u)


#define IFX_SCU_PLLSTAT_MODRUN_OFF (7u)


#define IFX_SCU_PLLSTAT_VCOBYST_LEN (1u)


#define IFX_SCU_PLLSTAT_VCOBYST_MSK (0x1u)


#define IFX_SCU_PLLSTAT_VCOBYST_OFF (0u)


#define IFX_SCU_PLLSTAT_VCOLOCK_LEN (1u)


#define IFX_SCU_PLLSTAT_VCOLOCK_MSK (0x1u)


#define IFX_SCU_PLLSTAT_VCOLOCK_OFF (2u)


#define IFX_SCU_PMCSR_PMST_LEN (3u)


#define IFX_SCU_PMCSR_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR_PMST_OFF (8u)


#define IFX_SCU_PMCSR_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR_SMUSLP_LEN (1u)


#define IFX_SCU_PMCSR_SMUSLP_MSK (0x1u)


#define IFX_SCU_PMCSR_SMUSLP_OFF (2u)


#define IFX_SCU_PMSWCR0_BLNKFIL_LEN (3u)


#define IFX_SCU_PMSWCR0_BLNKFIL_MSK (0x7u)


#define IFX_SCU_PMSWCR0_BLNKFIL_OFF (26u)


#define IFX_SCU_PMSWCR0_DCDCSYNC_LEN (1u)


#define IFX_SCU_PMSWCR0_DCDCSYNC_MSK (0x1u)


#define IFX_SCU_PMSWCR0_DCDCSYNC_OFF (25u)


#define IFX_SCU_PMSWCR0_ESR0DFEN_LEN (1u)


#define IFX_SCU_PMSWCR0_ESR0DFEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_ESR0DFEN_OFF (4u)


#define IFX_SCU_PMSWCR0_ESR0EDCON_LEN (2u)


#define IFX_SCU_PMSWCR0_ESR0EDCON_MSK (0x3u)


#define IFX_SCU_PMSWCR0_ESR0EDCON_OFF (5u)


#define IFX_SCU_PMSWCR0_ESR0TRIST_LEN (1u)


#define IFX_SCU_PMSWCR0_ESR0TRIST_MSK (0x1u)


#define IFX_SCU_PMSWCR0_ESR0TRIST_OFF (29u)


#define IFX_SCU_PMSWCR0_ESR1DFEN_LEN (1u)


#define IFX_SCU_PMSWCR0_ESR1DFEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_ESR1DFEN_OFF (7u)


#define IFX_SCU_PMSWCR0_ESR1EDCON_LEN (2u)


#define IFX_SCU_PMSWCR0_ESR1EDCON_MSK (0x3u)


#define IFX_SCU_PMSWCR0_ESR1EDCON_OFF (8u)


#define IFX_SCU_PMSWCR0_ESR1WKEN_LEN (1u)


#define IFX_SCU_PMSWCR0_ESR1WKEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_ESR1WKEN_OFF (1u)


#define IFX_SCU_PMSWCR0_LCK_LEN (1u)


#define IFX_SCU_PMSWCR0_LCK_MSK (0x1u)


#define IFX_SCU_PMSWCR0_LCK_OFF (31u)


#define IFX_SCU_PMSWCR0_PINADFEN_LEN (1u)


#define IFX_SCU_PMSWCR0_PINADFEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PINADFEN_OFF (10u)


#define IFX_SCU_PMSWCR0_PINAEDCON_LEN (2u)


#define IFX_SCU_PMSWCR0_PINAEDCON_MSK (0x3u)


#define IFX_SCU_PMSWCR0_PINAEDCON_OFF (11u)


#define IFX_SCU_PMSWCR0_PINAWKEN_LEN (1u)


#define IFX_SCU_PMSWCR0_PINAWKEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PINAWKEN_OFF (2u)


#define IFX_SCU_PMSWCR0_PINBDFEN_LEN (1u)


#define IFX_SCU_PMSWCR0_PINBDFEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PINBDFEN_OFF (13u)


#define IFX_SCU_PMSWCR0_PINBEDCON_LEN (2u)


#define IFX_SCU_PMSWCR0_PINBEDCON_MSK (0x3u)


#define IFX_SCU_PMSWCR0_PINBEDCON_OFF (14u)


#define IFX_SCU_PMSWCR0_PINBWKEN_LEN (1u)


#define IFX_SCU_PMSWCR0_PINBWKEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PINBWKEN_OFF (3u)


#define IFX_SCU_PMSWCR0_PORSTDF_LEN (1u)


#define IFX_SCU_PMSWCR0_PORSTDF_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PORSTDF_OFF (23u)


#define IFX_SCU_PMSWCR0_PWRWKEN_LEN (1u)


#define IFX_SCU_PMSWCR0_PWRWKEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_PWRWKEN_OFF (24u)


#define IFX_SCU_PMSWCR0_STBYRAMSEL_LEN (2u)


#define IFX_SCU_PMSWCR0_STBYRAMSEL_MSK (0x3u)


#define IFX_SCU_PMSWCR0_STBYRAMSEL_OFF (17u)


#define IFX_SCU_PMSWCR0_TRISTEN_LEN (1u)


#define IFX_SCU_PMSWCR0_TRISTEN_MSK (0x1u)


#define IFX_SCU_PMSWCR0_TRISTEN_OFF (21u)


#define IFX_SCU_PMSWCR0_TRISTREQ_LEN (1u)


#define IFX_SCU_PMSWCR0_TRISTREQ_MSK (0x1u)


#define IFX_SCU_PMSWCR0_TRISTREQ_OFF (22u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_OFF (8u)


#define IFX_SCU_PMSWCR1_CPUSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUSEL_OFF (24u)


#define IFX_SCU_PMSWCR1_IRADIS_LEN (1u)


#define IFX_SCU_PMSWCR1_IRADIS_MSK (0x1u)


#define IFX_SCU_PMSWCR1_IRADIS_OFF (12u)


#define IFX_SCU_PMSWCR1_STBYEV_LEN (3u)


#define IFX_SCU_PMSWCR1_STBYEV_MSK (0x7u)


#define IFX_SCU_PMSWCR1_STBYEV_OFF (28u)


#define IFX_SCU_PMSWCR1_STBYEVEN_LEN (1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_MSK (0x1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_OFF (27u)


#define IFX_SCU_PMSWSTAT_BLNKFIL_LEN (3u)


#define IFX_SCU_PMSWSTAT_BLNKFIL_MSK (0x7u)


#define IFX_SCU_PMSWSTAT_BLNKFIL_OFF (24u)


#define IFX_SCU_PMSWSTAT_ESR0TRIST_LEN (1u)


#define IFX_SCU_PMSWSTAT_ESR0TRIST_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_ESR0TRIST_OFF (27u)


#define IFX_SCU_PMSWSTAT_ESR1OVRUN_LEN (1u)


#define IFX_SCU_PMSWSTAT_ESR1OVRUN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_ESR1OVRUN_OFF (3u)


#define IFX_SCU_PMSWSTAT_ESR1WKEN_LEN (1u)


#define IFX_SCU_PMSWSTAT_ESR1WKEN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_ESR1WKEN_OFF (20u)


#define IFX_SCU_PMSWSTAT_ESR1WKP_LEN (1u)


#define IFX_SCU_PMSWSTAT_ESR1WKP_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_ESR1WKP_OFF (2u)


#define IFX_SCU_PMSWSTAT_HWCFGEVR_LEN (3u)


#define IFX_SCU_PMSWSTAT_HWCFGEVR_MSK (0x7u)


#define IFX_SCU_PMSWSTAT_HWCFGEVR_OFF (10u)


#define IFX_SCU_PMSWSTAT_PINAOVRUN_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINAOVRUN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINAOVRUN_OFF (5u)


#define IFX_SCU_PMSWSTAT_PINAWKEN_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINAWKEN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINAWKEN_OFF (21u)


#define IFX_SCU_PMSWSTAT_PINAWKP_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINAWKP_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINAWKP_OFF (4u)


#define IFX_SCU_PMSWSTAT_PINBOVRUN_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINBOVRUN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINBOVRUN_OFF (7u)


#define IFX_SCU_PMSWSTAT_PINBWKEN_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINBWKEN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINBWKEN_OFF (22u)


#define IFX_SCU_PMSWSTAT_PINBWKP_LEN (1u)


#define IFX_SCU_PMSWSTAT_PINBWKP_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PINBWKP_OFF (6u)


#define IFX_SCU_PMSWSTAT_PORSTDF_LEN (1u)


#define IFX_SCU_PMSWSTAT_PORSTDF_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PORSTDF_OFF (9u)


#define IFX_SCU_PMSWSTAT_PWRWKEN_LEN (1u)


#define IFX_SCU_PMSWSTAT_PWRWKEN_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PWRWKEN_OFF (23u)


#define IFX_SCU_PMSWSTAT_PWRWKP_LEN (1u)


#define IFX_SCU_PMSWSTAT_PWRWKP_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_PWRWKP_OFF (8u)


#define IFX_SCU_PMSWSTAT_STBYRAM_LEN (2u)


#define IFX_SCU_PMSWSTAT_STBYRAM_MSK (0x3u)


#define IFX_SCU_PMSWSTAT_STBYRAM_OFF (13u)


#define IFX_SCU_PMSWSTAT_TRIST_LEN (1u)


#define IFX_SCU_PMSWSTAT_TRIST_MSK (0x1u)


#define IFX_SCU_PMSWSTAT_TRIST_OFF (15u)


#define IFX_SCU_PMSWSTATCLR_ESR1OVRUNCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_ESR1OVRUNCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_ESR1OVRUNCLR_OFF (3u)


#define IFX_SCU_PMSWSTATCLR_ESR1WKPCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_ESR1WKPCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_ESR1WKPCLR_OFF (2u)


#define IFX_SCU_PMSWSTATCLR_PINAOVRUNCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_PINAOVRUNCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_PINAOVRUNCLR_OFF (5u)


#define IFX_SCU_PMSWSTATCLR_PINAWKPCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_PINAWKPCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_PINAWKPCLR_OFF (4u)


#define IFX_SCU_PMSWSTATCLR_PINBOVRUNCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_PINBOVRUNCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_PINBOVRUNCLR_OFF (7u)


#define IFX_SCU_PMSWSTATCLR_PINBWKPCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_PINBWKPCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_PINBWKPCLR_OFF (6u)


#define IFX_SCU_PMSWSTATCLR_PWRWKPCLR_LEN (1u)


#define IFX_SCU_PMSWSTATCLR_PWRWKPCLR_MSK (0x1u)


#define IFX_SCU_PMSWSTATCLR_PWRWKPCLR_OFF (8u)


#define IFX_SCU_RSTCON2_CLRC_LEN (1u)


#define IFX_SCU_RSTCON2_CLRC_MSK (0x1u)


#define IFX_SCU_RSTCON2_CLRC_OFF (1u)


#define IFX_SCU_RSTCON2_CSS0_LEN (1u)


#define IFX_SCU_RSTCON2_CSS0_MSK (0x1u)


#define IFX_SCU_RSTCON2_CSS0_OFF (12u)


#define IFX_SCU_RSTCON2_CSS1_LEN (1u)


#define IFX_SCU_RSTCON2_CSS1_MSK (0x1u)


#define IFX_SCU_RSTCON2_CSS1_OFF (13u)


#define IFX_SCU_RSTCON2_CSS2_LEN (1u)


#define IFX_SCU_RSTCON2_CSS2_MSK (0x1u)


#define IFX_SCU_RSTCON2_CSS2_OFF (14u)


#define IFX_SCU_RSTCON2_USRINFO_LEN (16u)


#define IFX_SCU_RSTCON2_USRINFO_MSK (0xffffu)


#define IFX_SCU_RSTCON2_USRINFO_OFF (16u)


#define IFX_SCU_RSTCON_ESR0_LEN (2u)


#define IFX_SCU_RSTCON_ESR0_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR0_OFF (0u)


#define IFX_SCU_RSTCON_ESR1_LEN (2u)


#define IFX_SCU_RSTCON_ESR1_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR1_OFF (2u)


#define IFX_SCU_RSTCON_SMU_LEN (2u)


#define IFX_SCU_RSTCON_SMU_MSK (0x3u)


#define IFX_SCU_RSTCON_SMU_OFF (6u)


#define IFX_SCU_RSTCON_STM0_LEN (2u)


#define IFX_SCU_RSTCON_STM0_MSK (0x3u)


#define IFX_SCU_RSTCON_STM0_OFF (10u)


#define IFX_SCU_RSTCON_STM1_LEN (2u)


#define IFX_SCU_RSTCON_STM1_MSK (0x3u)


#define IFX_SCU_RSTCON_STM1_OFF (12u)


#define IFX_SCU_RSTCON_STM2_LEN (2u)


#define IFX_SCU_RSTCON_STM2_MSK (0x3u)


#define IFX_SCU_RSTCON_STM2_OFF (14u)


#define IFX_SCU_RSTCON_SW_LEN (2u)


#define IFX_SCU_RSTCON_SW_MSK (0x3u)


#define IFX_SCU_RSTCON_SW_OFF (8u)


#define IFX_SCU_RSTSTAT_CB0_LEN (1u)


#define IFX_SCU_RSTSTAT_CB0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB0_OFF (18u)


#define IFX_SCU_RSTSTAT_CB1_LEN (1u)


#define IFX_SCU_RSTSTAT_CB1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB1_OFF (19u)


#define IFX_SCU_RSTSTAT_CB3_LEN (1u)


#define IFX_SCU_RSTSTAT_CB3_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB3_OFF (20u)


#define IFX_SCU_RSTSTAT_ESR0_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR0_OFF (0u)


#define IFX_SCU_RSTSTAT_ESR1_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR1_OFF (1u)


#define IFX_SCU_RSTSTAT_EVR13_LEN (1u)


#define IFX_SCU_RSTSTAT_EVR13_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVR13_OFF (23u)


#define IFX_SCU_RSTSTAT_EVR33_LEN (1u)


#define IFX_SCU_RSTSTAT_EVR33_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVR33_OFF (24u)


#define IFX_SCU_RSTSTAT_PORST_LEN (1u)


#define IFX_SCU_RSTSTAT_PORST_MSK (0x1u)


#define IFX_SCU_RSTSTAT_PORST_OFF (16u)


#define IFX_SCU_RSTSTAT_SMU_LEN (1u)


#define IFX_SCU_RSTSTAT_SMU_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SMU_OFF (3u)


#define IFX_SCU_RSTSTAT_STBYR_LEN (1u)


#define IFX_SCU_RSTSTAT_STBYR_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STBYR_OFF (28u)


#define IFX_SCU_RSTSTAT_STM0_LEN (1u)


#define IFX_SCU_RSTSTAT_STM0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM0_OFF (5u)


#define IFX_SCU_RSTSTAT_STM1_LEN (1u)


#define IFX_SCU_RSTSTAT_STM1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM1_OFF (6u)


#define IFX_SCU_RSTSTAT_STM2_LEN (1u)


#define IFX_SCU_RSTSTAT_STM2_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM2_OFF (7u)


#define IFX_SCU_RSTSTAT_SW_LEN (1u)


#define IFX_SCU_RSTSTAT_SW_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SW_OFF (4u)


#define IFX_SCU_RSTSTAT_SWD_LEN (1u)


#define IFX_SCU_RSTSTAT_SWD_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SWD_OFF (25u)


#define IFX_SCU_SAFECON_HBT_LEN (1u)


#define IFX_SCU_SAFECON_HBT_MSK (0x1u)


#define IFX_SCU_SAFECON_HBT_OFF (0u)


#define IFX_SCU_STSTAT_FTM_LEN (7u)


#define IFX_SCU_STSTAT_FTM_MSK (0x7fu)


#define IFX_SCU_STSTAT_FTM_OFF (8u)


#define IFX_SCU_STSTAT_HWCFG_LEN (8u)


#define IFX_SCU_STSTAT_HWCFG_MSK (0xffu)


#define IFX_SCU_STSTAT_HWCFG_OFF (0u)


#define IFX_SCU_STSTAT_LUDIS_LEN (1u)


#define IFX_SCU_STSTAT_LUDIS_MSK (0x1u)


#define IFX_SCU_STSTAT_LUDIS_OFF (17u)


#define IFX_SCU_STSTAT_MODE_LEN (1u)


#define IFX_SCU_STSTAT_MODE_MSK (0x1u)


#define IFX_SCU_STSTAT_MODE_OFF (15u)


#define IFX_SCU_STSTAT_RAMINT_LEN (1u)


#define IFX_SCU_STSTAT_RAMINT_MSK (0x1u)


#define IFX_SCU_STSTAT_RAMINT_OFF (24u)


#define IFX_SCU_STSTAT_SPDEN_LEN (1u)


#define IFX_SCU_STSTAT_SPDEN_MSK (0x1u)


#define IFX_SCU_STSTAT_SPDEN_OFF (20u)


#define IFX_SCU_STSTAT_TRSTL_LEN (1u)


#define IFX_SCU_STSTAT_TRSTL_MSK (0x1u)


#define IFX_SCU_STSTAT_TRSTL_OFF (19u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_LEN (1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_MSK (0x1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_OFF (1u)


#define IFX_SCU_SYSCON_CCTRIG0_LEN (1u)


#define IFX_SCU_SYSCON_CCTRIG0_MSK (0x1u)


#define IFX_SCU_SYSCON_CCTRIG0_OFF (0u)


#define IFX_SCU_SYSCON_DATM_LEN (1u)


#define IFX_SCU_SYSCON_DATM_MSK (0x1u)


#define IFX_SCU_SYSCON_DATM_OFF (8u)


#define IFX_SCU_SYSCON_RAMINTM_LEN (2u)


#define IFX_SCU_SYSCON_RAMINTM_MSK (0x3u)


#define IFX_SCU_SYSCON_RAMINTM_OFF (2u)


#define IFX_SCU_SYSCON_SETLUDIS_LEN (1u)


#define IFX_SCU_SYSCON_SETLUDIS_MSK (0x1u)


#define IFX_SCU_SYSCON_SETLUDIS_OFF (4u)


#define IFX_SCU_TRAPCLR_ESR0T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR0T_OFF (0u)


#define IFX_SCU_TRAPCLR_ESR1T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR1T_OFF (1u)


#define IFX_SCU_TRAPCLR_SMUT_LEN (1u)


#define IFX_SCU_TRAPCLR_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPCLR_SMUT_OFF (3u)


#define IFX_SCU_TRAPDIS_ESR0T_LEN (1u)


#define IFX_SCU_TRAPDIS_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPDIS_ESR0T_OFF (0u)


#define IFX_SCU_TRAPDIS_ESR1T_LEN (1u)


#define IFX_SCU_TRAPDIS_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPDIS_ESR1T_OFF (1u)


#define IFX_SCU_TRAPDIS_SMUT_LEN (1u)


#define IFX_SCU_TRAPDIS_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPDIS_SMUT_OFF (3u)


#define IFX_SCU_TRAPSET_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSET_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSET_SMUT_LEN (1u)


#define IFX_SCU_TRAPSET_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSET_SMUT_OFF (3u)


#define IFX_SCU_TRAPSTAT_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSTAT_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSTAT_SMUT_LEN (1u)


#define IFX_SCU_TRAPSTAT_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_SMUT_OFF (3u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTCPU_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTCPU_CON0_PW_LEN (14u)


#define IFX_SCU_WDTCPU_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTCPU_CON0_PW_OFF (2u)


#define IFX_SCU_WDTCPU_CON0_REL_LEN (16u)


#define IFX_SCU_WDTCPU_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTCPU_CON0_REL_OFF (16u)


#define IFX_SCU_WDTCPU_CON1_DR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_DR_OFF (3u)


#define IFX_SCU_WDTCPU_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTCPU_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTCPU_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTCPU_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTCPU_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTCPU_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTCPU_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTCPU_CON1_UR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_UR_OFF (6u)


#define IFX_SCU_WDTCPU_SR_AE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_AE_OFF (0u)


#define IFX_SCU_WDTCPU_SR_DS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_DS_OFF (3u)


#define IFX_SCU_WDTCPU_SR_IS0_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS0_OFF (2u)


#define IFX_SCU_WDTCPU_SR_IS1_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS1_OFF (5u)


#define IFX_SCU_WDTCPU_SR_OE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_OE_OFF (1u)


#define IFX_SCU_WDTCPU_SR_PAS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_PAS_OFF (7u)


#define IFX_SCU_WDTCPU_SR_TCS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TCS_OFF (8u)


#define IFX_SCU_WDTCPU_SR_TCT_LEN (7u)


#define IFX_SCU_WDTCPU_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTCPU_SR_TCT_OFF (9u)


#define IFX_SCU_WDTCPU_SR_TIM_LEN (16u)


#define IFX_SCU_WDTCPU_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTCPU_SR_TIM_OFF (16u)


#define IFX_SCU_WDTCPU_SR_TO_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TO_OFF (4u)


#define IFX_SCU_WDTCPU_SR_US_LEN (1u)


#define IFX_SCU_WDTCPU_SR_US_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_US_OFF (6u)


#define IFX_SCU_WDTS_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTS_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTS_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTS_CON0_PW_LEN (14u)


#define IFX_SCU_WDTS_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTS_CON0_PW_OFF (2u)


#define IFX_SCU_WDTS_CON0_REL_LEN (16u)


#define IFX_SCU_WDTS_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTS_CON0_REL_OFF (16u)


#define IFX_SCU_WDTS_CON1_CLRIRF_LEN (1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_OFF (0u)


#define IFX_SCU_WDTS_CON1_DR_LEN (1u)


#define IFX_SCU_WDTS_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_DR_OFF (3u)


#define IFX_SCU_WDTS_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTS_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTS_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTS_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTS_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTS_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTS_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTS_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTS_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTS_CON1_UR_LEN (1u)


#define IFX_SCU_WDTS_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_UR_OFF (6u)


#define IFX_SCU_WDTS_SR_AE_LEN (1u)


#define IFX_SCU_WDTS_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_AE_OFF (0u)


#define IFX_SCU_WDTS_SR_DS_LEN (1u)


#define IFX_SCU_WDTS_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_DS_OFF (3u)


#define IFX_SCU_WDTS_SR_IS0_LEN (1u)


#define IFX_SCU_WDTS_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS0_OFF (2u)


#define IFX_SCU_WDTS_SR_IS1_LEN (1u)


#define IFX_SCU_WDTS_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS1_OFF (5u)


#define IFX_SCU_WDTS_SR_OE_LEN (1u)


#define IFX_SCU_WDTS_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_OE_OFF (1u)


#define IFX_SCU_WDTS_SR_PAS_LEN (1u)


#define IFX_SCU_WDTS_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_PAS_OFF (7u)


#define IFX_SCU_WDTS_SR_TCS_LEN (1u)


#define IFX_SCU_WDTS_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TCS_OFF (8u)


#define IFX_SCU_WDTS_SR_TCT_LEN (7u)


#define IFX_SCU_WDTS_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTS_SR_TCT_OFF (9u)


#define IFX_SCU_WDTS_SR_TIM_LEN (16u)


#define IFX_SCU_WDTS_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTS_SR_TIM_OFF (16u)


#define IFX_SCU_WDTS_SR_TO_LEN (1u)


#define IFX_SCU_WDTS_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TO_OFF (4u)


#define IFX_SCU_WDTS_SR_US_LEN (1u)


#define IFX_SCU_WDTS_SR_US_MSK (0x1u)


#define IFX_SCU_WDTS_SR_US_OFF (6u)
# 17 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 1 3
# 52 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 3
#define IFXCPU_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
#define IFXCPU_REGDEF_H 1







typedef struct _Ifx_CPU_A_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_A_Bits;


typedef struct _Ifx_CPU_BIV_Bits
{
    volatile unsigned int VSS:1;
    volatile unsigned int BIV:31;
} Ifx_CPU_BIV_Bits;


typedef struct _Ifx_CPU_BTV_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int BTV:31;
} Ifx_CPU_BTV_Bits;


typedef struct _Ifx_CPU_CCNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_CCNT_Bits;


typedef struct _Ifx_CPU_CCTRL_Bits
{
    volatile unsigned int CM:1;
    volatile unsigned int CE:1;
    volatile unsigned int M1:3;
    volatile unsigned int M2:3;
    volatile unsigned int M3:3;
    volatile unsigned int reserved_11:21;
} Ifx_CPU_CCTRL_Bits;


typedef struct _Ifx_CPU_COMPAT_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int RM:1;
    volatile unsigned int SP:1;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_COMPAT_Bits;


typedef struct _Ifx_CPU_CORE_ID_Bits
{
    volatile unsigned int CORE_ID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CORE_ID_Bits;


typedef struct _Ifx_CPU_CPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_CPR_L_Bits;


typedef struct _Ifx_CPU_CPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_CPR_U_Bits;


typedef struct _Ifx_CPU_CPU_ID_Bits
{
    volatile unsigned int MOD_REV:8;
    volatile unsigned int MOD_32B:8;
    volatile unsigned int MOD:16;
} Ifx_CPU_CPU_ID_Bits;


typedef struct _Ifx_CPU_CPXE_Bits
{
    volatile unsigned int XE:8;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CPXE_Bits;


typedef struct _Ifx_CPU_CREVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CREVT_Bits;


typedef struct _Ifx_CPU_CUS_ID_Bits
{
    volatile unsigned int CID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CUS_ID_Bits;


typedef struct _Ifx_CPU_D_Bits
{
    volatile unsigned int DATA:32;
} Ifx_CPU_D_Bits;


typedef struct _Ifx_CPU_DATR_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int SBE:1;
    volatile unsigned int reserved_4:5;
    volatile unsigned int CWE:1;
    volatile unsigned int CFE:1;
    volatile unsigned int reserved_11:3;
    volatile unsigned int SOE:1;
    volatile unsigned int SME:1;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DATR_Bits;


typedef struct _Ifx_CPU_DBGSR_Bits
{
    volatile unsigned int DE:1;
    volatile unsigned int HALT:2;
    volatile unsigned int SIH:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int reserved_5:1;
    volatile unsigned int PREVSUSP:1;
    volatile unsigned int PEVT:1;
    volatile unsigned int EVTSRC:5;
    volatile unsigned int reserved_13:19;
} Ifx_CPU_DBGSR_Bits;


typedef struct _Ifx_CPU_DBGTCR_Bits
{
    volatile unsigned int DTA:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_DBGTCR_Bits;


typedef struct _Ifx_CPU_DCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_DCON0_Bits;


typedef struct _Ifx_CPU_DCON2_Bits
{
    volatile unsigned int DCACHE_SZE:16;
    volatile unsigned int DSCRATCH_SZE:16;
} Ifx_CPU_DCON2_Bits;


typedef struct _Ifx_CPU_DCX_Bits
{
    volatile unsigned int reserved_0:6;
    volatile unsigned int DCXValue:26;
} Ifx_CPU_DCX_Bits;


typedef struct _Ifx_CPU_DEADD_Bits
{
    volatile unsigned int ERROR_ADDRESS:32;
} Ifx_CPU_DEADD_Bits;


typedef struct _Ifx_CPU_DIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_DIEAR_Bits;


typedef struct _Ifx_CPU_DIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_DUAL:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int reserved_14:18;
} Ifx_CPU_DIETR_Bits;


typedef struct _Ifx_CPU_DMS_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DMSValue:31;
} Ifx_CPU_DMS_Bits;


typedef struct _Ifx_CPU_DPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_DPR_L_Bits;


typedef struct _Ifx_CPU_DPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_DPR_U_Bits;


typedef struct _Ifx_CPU_DPRE_Bits
{
    volatile unsigned int RE:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DPRE_Bits;


typedef struct _Ifx_CPU_DPWE_Bits
{
    volatile unsigned int WE:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DPWE_Bits;


typedef struct _Ifx_CPU_DSTR_Bits
{
    volatile unsigned int SRE:1;
    volatile unsigned int GAE:1;
    volatile unsigned int LBE:1;
    volatile unsigned int reserved_3:3;
    volatile unsigned int CRE:1;
    volatile unsigned int reserved_7:7;
    volatile unsigned int DTME:1;
    volatile unsigned int LOE:1;
    volatile unsigned int SDE:1;
    volatile unsigned int SCE:1;
    volatile unsigned int CAC:1;
    volatile unsigned int MPE:1;
    volatile unsigned int CLE:1;
    volatile unsigned int reserved_21:3;
    volatile unsigned int ALN:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_DSTR_Bits;


typedef struct _Ifx_CPU_EXEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_EXEVT_Bits;


typedef struct _Ifx_CPU_FCX_Bits
{
    volatile unsigned int FCXO:16;
    volatile unsigned int FCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FCX_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_CON_Bits
{
    volatile unsigned int TST:1;
    volatile unsigned int TCL:1;
    volatile unsigned int reserved_2:6;
    volatile unsigned int RM:2;
    volatile unsigned int reserved_10:8;
    volatile unsigned int FXE:1;
    volatile unsigned int FUE:1;
    volatile unsigned int FZE:1;
    volatile unsigned int FVE:1;
    volatile unsigned int FIE:1;
    volatile unsigned int reserved_23:3;
    volatile unsigned int FX:1;
    volatile unsigned int FU:1;
    volatile unsigned int FZ:1;
    volatile unsigned int FV:1;
    volatile unsigned int FI:1;
    volatile unsigned int reserved_31:1;
} Ifx_CPU_FPU_TRAP_CON_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_OPC_Bits
{
    volatile unsigned int OPC:8;
    volatile unsigned int FMT:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int DREG:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FPU_TRAP_OPC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_PC_Bits
{
    volatile unsigned int PC:32;
} Ifx_CPU_FPU_TRAP_PC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC1_Bits
{
    volatile unsigned int SRC1:32;
} Ifx_CPU_FPU_TRAP_SRC1_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC2_Bits
{
    volatile unsigned int SRC2:32;
} Ifx_CPU_FPU_TRAP_SRC2_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC3_Bits
{
    volatile unsigned int SRC3:32;
} Ifx_CPU_FPU_TRAP_SRC3_Bits;


typedef struct _Ifx_CPU_ICNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_ICNT_Bits;


typedef struct _Ifx_CPU_ICR_Bits
{
    volatile unsigned int CCPN:10;
    volatile unsigned int reserved_10:5;
    volatile unsigned int IE:1;
    volatile unsigned int PIPN:10;
    volatile unsigned int reserved_26:6;
} Ifx_CPU_ICR_Bits;


typedef struct _Ifx_CPU_ISP_Bits
{
    volatile unsigned int ISP:32;
} Ifx_CPU_ISP_Bits;


typedef struct _Ifx_CPU_LCX_Bits
{
    volatile unsigned int LCXO:16;
    volatile unsigned int LCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_LCX_Bits;


typedef struct _Ifx_CPU_M1CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M1CNT_Bits;


typedef struct _Ifx_CPU_M2CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M2CNT_Bits;


typedef struct _Ifx_CPU_M3CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M3CNT_Bits;


typedef struct _Ifx_CPU_PC_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PC:31;
} Ifx_CPU_PC_Bits;


typedef struct _Ifx_CPU_PCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON0_Bits;


typedef struct _Ifx_CPU_PCON1_Bits
{
    volatile unsigned int PCINV:1;
    volatile unsigned int PBINV:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON1_Bits;


typedef struct _Ifx_CPU_PCON2_Bits
{
    volatile unsigned int PCACHE_SZE:16;
    volatile unsigned int PSCRATCH_SZE:16;
} Ifx_CPU_PCON2_Bits;


typedef struct _Ifx_CPU_PCXI_Bits
{
    volatile unsigned int PCXO:16;
    volatile unsigned int PCXS:4;
    volatile unsigned int UL:1;
    volatile unsigned int PIE:1;
    volatile unsigned int PCPN:10;
} Ifx_CPU_PCXI_Bits;


typedef struct _Ifx_CPU_PIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_PIEAR_Bits;


typedef struct _Ifx_CPU_PIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_DUAL:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int reserved_14:18;
} Ifx_CPU_PIETR_Bits;


typedef struct _Ifx_CPU_PMA0_Bits
{
    volatile unsigned int reserved_0:13;
    volatile unsigned int DAC:3;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA0_Bits;


typedef struct _Ifx_CPU_PMA1_Bits
{
    volatile unsigned int reserved_0:14;
    volatile unsigned int CAC:2;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA1_Bits;


typedef struct _Ifx_CPU_PMA2_Bits
{
    volatile unsigned int PSI:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA2_Bits;


typedef struct _Ifx_CPU_PSTR_Bits
{
    volatile unsigned int FRE:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int FBE:1;
    volatile unsigned int reserved_3:9;
    volatile unsigned int FPE:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int FME:1;
    volatile unsigned int reserved_15:17;
} Ifx_CPU_PSTR_Bits;


typedef struct _Ifx_CPU_PSW_Bits
{
    volatile unsigned int CDC:7;
    volatile unsigned int CDE:1;
    volatile unsigned int GW:1;
    volatile unsigned int IS:1;
    volatile unsigned int IO:2;
    volatile unsigned int PRS:2;
    volatile unsigned int S:1;
    volatile unsigned int reserved_15:12;
    volatile unsigned int SAV:1;
    volatile unsigned int AV:1;
    volatile unsigned int SV:1;
    volatile unsigned int V:1;
    volatile unsigned int C:1;
} Ifx_CPU_PSW_Bits;


typedef struct _Ifx_CPU_SEGEN_Bits
{
    volatile unsigned int ADFLIP:8;
    volatile unsigned int ADTYPE:2;
    volatile unsigned int reserved_10:21;
    volatile unsigned int AE:1;
} Ifx_CPU_SEGEN_Bits;


typedef struct _Ifx_CPU_SMACON_Bits
{
    volatile unsigned int PC:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int PT:1;
    volatile unsigned int reserved_3:5;
    volatile unsigned int DC:1;
    volatile unsigned int reserved_9:1;
    volatile unsigned int DT:1;
    volatile unsigned int reserved_11:13;
    volatile unsigned int IODT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SMACON_Bits;


typedef struct _Ifx_CPU_SPROT_ACCENA_Bits
{
    volatile unsigned int EN:32;
} Ifx_CPU_SPROT_ACCENA_Bits;


typedef struct _Ifx_CPU_SPROT_ACCENB_Bits
{
    volatile unsigned int reserved_0:32;
} Ifx_CPU_SPROT_ACCENB_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_ACCENA_Bits
{
    volatile unsigned int EN:32;
} Ifx_CPU_SPROT_RGN_ACCENA_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_ACCENB_Bits
{
    volatile unsigned int reserved_0:32;
} Ifx_CPU_SPROT_RGN_ACCENB_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_LA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_SPROT_RGN_LA_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_UA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_SPROT_RGN_UA_Bits;


typedef struct _Ifx_CPU_SWEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_SWEVT_Bits;


typedef struct _Ifx_CPU_SYSCON_Bits
{
    volatile unsigned int FCDSF:1;
    volatile unsigned int PROTEN:1;
    volatile unsigned int TPROTEN:1;
    volatile unsigned int IS:1;
    volatile unsigned int IT:1;
    volatile unsigned int RES:11;
    volatile unsigned int U1_IED:1;
    volatile unsigned int U1_IOS:1;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_SYSCON_Bits;


typedef struct _Ifx_CPU_TASK_ASI_Bits
{
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_TASK_ASI_Bits;


typedef struct _Ifx_CPU_TPS_CON_Bits
{
    volatile unsigned int TEXP0:1;
    volatile unsigned int TEXP1:1;
    volatile unsigned int TEXP2:1;
    volatile unsigned int reserved_3:13;
    volatile unsigned int TTRAP:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_TPS_CON_Bits;


typedef struct _Ifx_CPU_TPS_TIMER_Bits
{
    volatile unsigned int Timer:32;
} Ifx_CPU_TPS_TIMER_Bits;


typedef struct _Ifx_CPU_TR_ADR_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_TR_ADR_Bits;


typedef struct _Ifx_CPU_TR_EVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:4;
    volatile unsigned int TYP:1;
    volatile unsigned int RNG:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int ASI_EN:1;
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_21:6;
    volatile unsigned int AST:1;
    volatile unsigned int ALD:1;
    volatile unsigned int reserved_29:3;
} Ifx_CPU_TR_EVT_Bits;


typedef struct _Ifx_CPU_TRIG_ACC_Bits
{
    volatile unsigned int T0:1;
    volatile unsigned int T1:1;
    volatile unsigned int T2:1;
    volatile unsigned int T3:1;
    volatile unsigned int T4:1;
    volatile unsigned int T5:1;
    volatile unsigned int T6:1;
    volatile unsigned int T7:1;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TRIG_ACC_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_A_Bits B;
} Ifx_CPU_A;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_BIV_Bits B;
} Ifx_CPU_BIV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_BTV_Bits B;
} Ifx_CPU_BTV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CCNT_Bits B;
} Ifx_CPU_CCNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CCTRL_Bits B;
} Ifx_CPU_CCTRL;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_COMPAT_Bits B;
} Ifx_CPU_COMPAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CORE_ID_Bits B;
} Ifx_CPU_CORE_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPR_L_Bits B;
} Ifx_CPU_CPR_L;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPR_U_Bits B;
} Ifx_CPU_CPR_U;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPU_ID_Bits B;
} Ifx_CPU_CPU_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPXE_Bits B;
} Ifx_CPU_CPXE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CREVT_Bits B;
} Ifx_CPU_CREVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CUS_ID_Bits B;
} Ifx_CPU_CUS_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_D_Bits B;
} Ifx_CPU_D;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DATR_Bits B;
} Ifx_CPU_DATR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DBGSR_Bits B;
} Ifx_CPU_DBGSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DBGTCR_Bits B;
} Ifx_CPU_DBGTCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCON0_Bits B;
} Ifx_CPU_DCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCON2_Bits B;
} Ifx_CPU_DCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCX_Bits B;
} Ifx_CPU_DCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DEADD_Bits B;
} Ifx_CPU_DEADD;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DIEAR_Bits B;
} Ifx_CPU_DIEAR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DIETR_Bits B;
} Ifx_CPU_DIETR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DMS_Bits B;
} Ifx_CPU_DMS;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPR_L_Bits B;
} Ifx_CPU_DPR_L;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPR_U_Bits B;
} Ifx_CPU_DPR_U;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPRE_Bits B;
} Ifx_CPU_DPRE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPWE_Bits B;
} Ifx_CPU_DPWE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DSTR_Bits B;
} Ifx_CPU_DSTR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_EXEVT_Bits B;
} Ifx_CPU_EXEVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FCX_Bits B;
} Ifx_CPU_FCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_CON_Bits B;
} Ifx_CPU_FPU_TRAP_CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_OPC_Bits B;
} Ifx_CPU_FPU_TRAP_OPC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_PC_Bits B;
} Ifx_CPU_FPU_TRAP_PC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC1_Bits B;
} Ifx_CPU_FPU_TRAP_SRC1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC2_Bits B;
} Ifx_CPU_FPU_TRAP_SRC2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC3_Bits B;
} Ifx_CPU_FPU_TRAP_SRC3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ICNT_Bits B;
} Ifx_CPU_ICNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ICR_Bits B;
} Ifx_CPU_ICR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ISP_Bits B;
} Ifx_CPU_ISP;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_LCX_Bits B;
} Ifx_CPU_LCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M1CNT_Bits B;
} Ifx_CPU_M1CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M2CNT_Bits B;
} Ifx_CPU_M2CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M3CNT_Bits B;
} Ifx_CPU_M3CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PC_Bits B;
} Ifx_CPU_PC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON0_Bits B;
} Ifx_CPU_PCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON1_Bits B;
} Ifx_CPU_PCON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON2_Bits B;
} Ifx_CPU_PCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCXI_Bits B;
} Ifx_CPU_PCXI;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PIEAR_Bits B;
} Ifx_CPU_PIEAR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PIETR_Bits B;
} Ifx_CPU_PIETR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA0_Bits B;
} Ifx_CPU_PMA0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA1_Bits B;
} Ifx_CPU_PMA1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA2_Bits B;
} Ifx_CPU_PMA2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PSTR_Bits B;
} Ifx_CPU_PSTR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PSW_Bits B;
} Ifx_CPU_PSW;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SEGEN_Bits B;
} Ifx_CPU_SEGEN;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SMACON_Bits B;
} Ifx_CPU_SMACON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_ACCENA_Bits B;
} Ifx_CPU_SPROT_ACCENA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_ACCENB_Bits B;
} Ifx_CPU_SPROT_ACCENB;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_ACCENA_Bits B;
} Ifx_CPU_SPROT_RGN_ACCENA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_ACCENB_Bits B;
} Ifx_CPU_SPROT_RGN_ACCENB;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_LA_Bits B;
} Ifx_CPU_SPROT_RGN_LA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_UA_Bits B;
} Ifx_CPU_SPROT_RGN_UA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SWEVT_Bits B;
} Ifx_CPU_SWEVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SYSCON_Bits B;
} Ifx_CPU_SYSCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TASK_ASI_Bits B;
} Ifx_CPU_TASK_ASI;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TPS_CON_Bits B;
} Ifx_CPU_TPS_CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TPS_TIMER_Bits B;
} Ifx_CPU_TPS_TIMER;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TR_ADR_Bits B;
} Ifx_CPU_TR_ADR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TR_EVT_Bits B;
} Ifx_CPU_TR_EVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TRIG_ACC_Bits B;
} Ifx_CPU_TRIG_ACC;
# 1274 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
typedef volatile struct _Ifx_CPU_CPR
{
    Ifx_CPU_CPR_L L;
    Ifx_CPU_CPR_U U;
} Ifx_CPU_CPR;


typedef volatile struct _Ifx_CPU_DPR
{
    Ifx_CPU_DPR_L L;
    Ifx_CPU_DPR_U U;
} Ifx_CPU_DPR;


typedef volatile struct _Ifx_CPU_SPROT_RGN
{
    Ifx_CPU_SPROT_RGN_LA LA;
    Ifx_CPU_SPROT_RGN_UA UA;
    Ifx_CPU_SPROT_RGN_ACCENA ACCENA;
    Ifx_CPU_SPROT_RGN_ACCENB ACCENB;
} Ifx_CPU_SPROT_RGN;


typedef volatile struct _Ifx_CPU_TPS
{
    Ifx_CPU_TPS_CON CON;
    Ifx_CPU_TPS_TIMER TIMER[3];
} Ifx_CPU_TPS;


typedef volatile struct _Ifx_CPU_TR
{
    Ifx_CPU_TR_EVT EVT;
    Ifx_CPU_TR_ADR ADR;
} Ifx_CPU_TR;
# 1321 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
typedef volatile struct _Ifx_CPU
{
    unsigned char reserved_0[4144];
    Ifx_CPU_SEGEN SEGEN;
    unsigned char reserved_1034[28624];
    Ifx_CPU_TASK_ASI TASK_ASI;
    unsigned char reserved_8008[248];
    Ifx_CPU_PMA0 PMA0;
    Ifx_CPU_PMA1 PMA1;
    Ifx_CPU_PMA2 PMA2;
    unsigned char reserved_810C[3828];
    Ifx_CPU_DCON2 DCON2;
    unsigned char reserved_9004[8];
    Ifx_CPU_SMACON SMACON;
    Ifx_CPU_DSTR DSTR;
    unsigned char reserved_9014[4];
    Ifx_CPU_DATR DATR;
    Ifx_CPU_DEADD DEADD;
    Ifx_CPU_DIEAR DIEAR;
    Ifx_CPU_DIETR DIETR;
    unsigned char reserved_9028[24];
    Ifx_CPU_DCON0 DCON0;
    unsigned char reserved_9044[444];
    Ifx_CPU_PSTR PSTR;
    Ifx_CPU_PCON1 PCON1;
    Ifx_CPU_PCON2 PCON2;
    Ifx_CPU_PCON0 PCON0;
    Ifx_CPU_PIEAR PIEAR;
    Ifx_CPU_PIETR PIETR;
    unsigned char reserved_9218[488];
    Ifx_CPU_COMPAT COMPAT;
    unsigned char reserved_9404[3068];
    Ifx_CPU_FPU_TRAP_CON FPU_TRAP_CON;
    Ifx_CPU_FPU_TRAP_PC FPU_TRAP_PC;
    Ifx_CPU_FPU_TRAP_OPC FPU_TRAP_OPC;
    unsigned char reserved_A00C[4];
    Ifx_CPU_FPU_TRAP_SRC1 FPU_TRAP_SRC1;
    Ifx_CPU_FPU_TRAP_SRC2 FPU_TRAP_SRC2;
    Ifx_CPU_FPU_TRAP_SRC3 FPU_TRAP_SRC3;
    unsigned char reserved_A01C[8164];
    Ifx_CPU_DPR DPR[16];
    unsigned char reserved_C080[3968];
    Ifx_CPU_CPR CPR[8];
    unsigned char reserved_D040[4032];
    Ifx_CPU_CPXE CPXE[4];
    Ifx_CPU_DPRE DPRE[4];
    Ifx_CPU_DPWE DPWE[4];
    unsigned char reserved_E030[976];
    Ifx_CPU_TPS TPS;
    unsigned char reserved_E410[3056];
    Ifx_CPU_TR TR[8];
    unsigned char reserved_F040[3008];
    Ifx_CPU_CCTRL CCTRL;
    Ifx_CPU_CCNT CCNT;
    Ifx_CPU_ICNT ICNT;
    Ifx_CPU_M1CNT M1CNT;
    Ifx_CPU_M2CNT M2CNT;
    Ifx_CPU_M3CNT M3CNT;
    unsigned char reserved_FC18[232];
    Ifx_CPU_DBGSR DBGSR;
    unsigned char reserved_FD04[4];
    Ifx_CPU_EXEVT EXEVT;
    Ifx_CPU_CREVT CREVT;
    Ifx_CPU_SWEVT SWEVT;
    unsigned char reserved_FD14[28];
    Ifx_CPU_TRIG_ACC TRIG_ACC;
    unsigned char reserved_FD34[12];
    Ifx_CPU_DMS DMS;
    Ifx_CPU_DCX DCX;
    Ifx_CPU_DBGTCR DBGTCR;
    unsigned char reserved_FD4C[180];
    Ifx_CPU_PCXI PCXI;
    Ifx_CPU_PSW PSW;
    Ifx_CPU_PC PC;
    unsigned char reserved_FE0C[8];
    Ifx_CPU_SYSCON SYSCON;
    Ifx_CPU_CPU_ID CPU_ID;
    Ifx_CPU_CORE_ID CORE_ID;
    Ifx_CPU_BIV BIV;
    Ifx_CPU_BTV BTV;
    Ifx_CPU_ISP ISP;
    Ifx_CPU_ICR ICR;
    unsigned char reserved_FE30[8];
    Ifx_CPU_FCX FCX;
    Ifx_CPU_LCX LCX;
    unsigned char reserved_FE40[16];
    Ifx_CPU_CUS_ID CUS_ID;
    unsigned char reserved_FE54[172];
    Ifx_CPU_D D[16];
    unsigned char reserved_FF40[64];
    Ifx_CPU_A A[16];
    unsigned char reserved_FFC0[64];
} Ifx_CPU;


typedef volatile struct _Ifx_CPU_SPROT
{
    unsigned char reserved_0[57344];
    Ifx_CPU_SPROT_RGN RGN[8];
    unsigned char reserved_E080[128];
    Ifx_CPU_SPROT_ACCENA ACCENA;
    Ifx_CPU_SPROT_ACCENB ACCENB;
    unsigned char reserved_E108[7928];
} Ifx_CPU_SPROT;
# 55 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 2 3





#define MODULE_CPU0 (*(Ifx_CPU*)0xF8810000u)


#define MODULE_CPU0_SPROT (*(Ifx_CPU_SPROT*)0xF8800000u)


#define MODULE_CPU1 (*(Ifx_CPU*)0xF8830000u)


#define MODULE_CPU1_SPROT (*(Ifx_CPU_SPROT*)0xF8820000u)


#define MODULE_CPU2 (*(Ifx_CPU*)0xF8850000u)


#define MODULE_CPU2_SPROT (*(Ifx_CPU_SPROT*)0xF8840000u)







#define CPU0_A0 (*(volatile Ifx_CPU_A*)0xF881FF80u)


#define CPU0_A1 (*(volatile Ifx_CPU_A*)0xF881FF84u)


#define CPU0_A10 (*(volatile Ifx_CPU_A*)0xF881FFA8u)


#define CPU0_A11 (*(volatile Ifx_CPU_A*)0xF881FFACu)


#define CPU0_A12 (*(volatile Ifx_CPU_A*)0xF881FFB0u)


#define CPU0_A13 (*(volatile Ifx_CPU_A*)0xF881FFB4u)


#define CPU0_A14 (*(volatile Ifx_CPU_A*)0xF881FFB8u)


#define CPU0_A15 (*(volatile Ifx_CPU_A*)0xF881FFBCu)


#define CPU0_A2 (*(volatile Ifx_CPU_A*)0xF881FF88u)


#define CPU0_A3 (*(volatile Ifx_CPU_A*)0xF881FF8Cu)


#define CPU0_A4 (*(volatile Ifx_CPU_A*)0xF881FF90u)


#define CPU0_A5 (*(volatile Ifx_CPU_A*)0xF881FF94u)


#define CPU0_A6 (*(volatile Ifx_CPU_A*)0xF881FF98u)


#define CPU0_A7 (*(volatile Ifx_CPU_A*)0xF881FF9Cu)


#define CPU0_A8 (*(volatile Ifx_CPU_A*)0xF881FFA0u)


#define CPU0_A9 (*(volatile Ifx_CPU_A*)0xF881FFA4u)


#define CPU0_BIV (*(volatile Ifx_CPU_BIV*)0xF881FE20u)


#define CPU0_BTV (*(volatile Ifx_CPU_BTV*)0xF881FE24u)


#define CPU0_CCNT (*(volatile Ifx_CPU_CCNT*)0xF881FC04u)


#define CPU0_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF881FC00u)


#define CPU0_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8819400u)


#define CPU0_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF881FE1Cu)


#define CPU0_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF881D000u)


#define CPU0_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF881D004u)


#define CPU0_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF881D008u)


#define CPU0_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF881D00Cu)


#define CPU0_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF881D010u)


#define CPU0_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF881D014u)


#define CPU0_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF881D018u)


#define CPU0_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF881D01Cu)


#define CPU0_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF881D020u)


#define CPU0_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF881D024u)


#define CPU0_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF881D028u)


#define CPU0_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF881D02Cu)


#define CPU0_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF881D030u)


#define CPU0_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF881D034u)


#define CPU0_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF881D038u)


#define CPU0_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF881D03Cu)


#define CPU0_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF881FE18u)


#define CPU0_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF881E000u)




#define CPU0_CPXE_0 (CPU0_CPXE0)


#define CPU0_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF881E004u)




#define CPU0_CPXE_1 (CPU0_CPXE1)


#define CPU0_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF881E008u)




#define CPU0_CPXE_2 (CPU0_CPXE2)


#define CPU0_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF881E00Cu)




#define CPU0_CPXE_3 (CPU0_CPXE3)


#define CPU0_CREVT (*(volatile Ifx_CPU_CREVT*)0xF881FD0Cu)


#define CPU0_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF881FE50u)


#define CPU0_D0 (*(volatile Ifx_CPU_D*)0xF881FF00u)


#define CPU0_D1 (*(volatile Ifx_CPU_D*)0xF881FF04u)


#define CPU0_D10 (*(volatile Ifx_CPU_D*)0xF881FF28u)


#define CPU0_D11 (*(volatile Ifx_CPU_D*)0xF881FF2Cu)


#define CPU0_D12 (*(volatile Ifx_CPU_D*)0xF881FF30u)


#define CPU0_D13 (*(volatile Ifx_CPU_D*)0xF881FF34u)


#define CPU0_D14 (*(volatile Ifx_CPU_D*)0xF881FF38u)


#define CPU0_D15 (*(volatile Ifx_CPU_D*)0xF881FF3Cu)


#define CPU0_D2 (*(volatile Ifx_CPU_D*)0xF881FF08u)


#define CPU0_D3 (*(volatile Ifx_CPU_D*)0xF881FF0Cu)


#define CPU0_D4 (*(volatile Ifx_CPU_D*)0xF881FF10u)


#define CPU0_D5 (*(volatile Ifx_CPU_D*)0xF881FF14u)


#define CPU0_D6 (*(volatile Ifx_CPU_D*)0xF881FF18u)


#define CPU0_D7 (*(volatile Ifx_CPU_D*)0xF881FF1Cu)


#define CPU0_D8 (*(volatile Ifx_CPU_D*)0xF881FF20u)


#define CPU0_D9 (*(volatile Ifx_CPU_D*)0xF881FF24u)


#define CPU0_DATR (*(volatile Ifx_CPU_DATR*)0xF8819018u)


#define CPU0_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF881FD00u)


#define CPU0_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF881FD48u)


#define CPU0_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8819040u)


#define CPU0_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8819000u)


#define CPU0_DCX (*(volatile Ifx_CPU_DCX*)0xF881FD44u)


#define CPU0_DEADD (*(volatile Ifx_CPU_DEADD*)0xF881901Cu)


#define CPU0_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8819020u)


#define CPU0_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8819024u)


#define CPU0_DMS (*(volatile Ifx_CPU_DMS*)0xF881FD40u)


#define CPU0_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF881C000u)


#define CPU0_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF881C004u)


#define CPU0_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF881C050u)


#define CPU0_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF881C054u)


#define CPU0_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF881C058u)


#define CPU0_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF881C05Cu)


#define CPU0_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF881C060u)


#define CPU0_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF881C064u)


#define CPU0_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF881C068u)


#define CPU0_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF881C06Cu)


#define CPU0_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF881C070u)


#define CPU0_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF881C074u)


#define CPU0_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF881C078u)


#define CPU0_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF881C07Cu)


#define CPU0_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF881C008u)


#define CPU0_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF881C00Cu)


#define CPU0_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF881C010u)


#define CPU0_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF881C014u)


#define CPU0_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF881C018u)


#define CPU0_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF881C01Cu)


#define CPU0_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF881C020u)


#define CPU0_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF881C024u)


#define CPU0_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF881C028u)


#define CPU0_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF881C02Cu)


#define CPU0_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF881C030u)


#define CPU0_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF881C034u)


#define CPU0_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF881C038u)


#define CPU0_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF881C03Cu)


#define CPU0_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF881C040u)


#define CPU0_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF881C044u)


#define CPU0_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF881C048u)


#define CPU0_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF881C04Cu)


#define CPU0_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF881E010u)




#define CPU0_DPRE_0 (CPU0_DPRE0)


#define CPU0_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF881E014u)




#define CPU0_DPRE_1 (CPU0_DPRE1)


#define CPU0_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF881E018u)




#define CPU0_DPRE_2 (CPU0_DPRE2)


#define CPU0_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF881E01Cu)




#define CPU0_DPRE_3 (CPU0_DPRE3)


#define CPU0_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF881E020u)




#define CPU0_DPWE_0 (CPU0_DPWE0)


#define CPU0_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF881E024u)




#define CPU0_DPWE_1 (CPU0_DPWE1)


#define CPU0_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF881E028u)




#define CPU0_DPWE_2 (CPU0_DPWE2)


#define CPU0_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF881E02Cu)




#define CPU0_DPWE_3 (CPU0_DPWE3)


#define CPU0_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8819010u)


#define CPU0_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF881FD08u)


#define CPU0_FCX (*(volatile Ifx_CPU_FCX*)0xF881FE38u)


#define CPU0_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF881A000u)


#define CPU0_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF881A008u)


#define CPU0_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF881A004u)


#define CPU0_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF881A010u)


#define CPU0_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF881A014u)


#define CPU0_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF881A018u)


#define CPU0_ICNT (*(volatile Ifx_CPU_ICNT*)0xF881FC08u)


#define CPU0_ICR (*(volatile Ifx_CPU_ICR*)0xF881FE2Cu)


#define CPU0_ISP (*(volatile Ifx_CPU_ISP*)0xF881FE28u)


#define CPU0_LCX (*(volatile Ifx_CPU_LCX*)0xF881FE3Cu)


#define CPU0_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF881FC0Cu)


#define CPU0_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF881FC10u)


#define CPU0_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF881FC14u)


#define CPU0_PC (*(volatile Ifx_CPU_PC*)0xF881FE08u)


#define CPU0_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF881920Cu)


#define CPU0_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8819204u)


#define CPU0_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8819208u)


#define CPU0_PCXI (*(volatile Ifx_CPU_PCXI*)0xF881FE00u)


#define CPU0_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8819210u)


#define CPU0_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8819214u)


#define CPU0_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8818100u)


#define CPU0_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8818104u)


#define CPU0_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8818108u)


#define CPU0_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8819200u)


#define CPU0_PSW (*(volatile Ifx_CPU_PSW*)0xF881FE04u)


#define CPU0_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8811030u)


#define CPU0_SMACON (*(volatile Ifx_CPU_SMACON*)0xF881900Cu)


#define CPU0_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF881FD10u)


#define CPU0_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF881FE14u)


#define CPU0_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8818004u)


#define CPU0_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF881E400u)


#define CPU0_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E404u)


#define CPU0_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E408u)


#define CPU0_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E40Cu)


#define CPU0_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F004u)




#define CPU0_TR0ADR (CPU0_TR0_ADR)


#define CPU0_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F000u)




#define CPU0_TR0EVT (CPU0_TR0_EVT)


#define CPU0_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F00Cu)




#define CPU0_TR1ADR (CPU0_TR1_ADR)


#define CPU0_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F008u)




#define CPU0_TR1EVT (CPU0_TR1_EVT)


#define CPU0_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F014u)




#define CPU0_TR2ADR (CPU0_TR2_ADR)


#define CPU0_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F010u)




#define CPU0_TR2EVT (CPU0_TR2_EVT)


#define CPU0_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F01Cu)




#define CPU0_TR3ADR (CPU0_TR3_ADR)


#define CPU0_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F018u)




#define CPU0_TR3EVT (CPU0_TR3_EVT)


#define CPU0_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F024u)




#define CPU0_TR4ADR (CPU0_TR4_ADR)


#define CPU0_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F020u)




#define CPU0_TR4EVT (CPU0_TR4_EVT)


#define CPU0_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F02Cu)




#define CPU0_TR5ADR (CPU0_TR5_ADR)


#define CPU0_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F028u)




#define CPU0_TR5EVT (CPU0_TR5_EVT)


#define CPU0_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F034u)




#define CPU0_TR6ADR (CPU0_TR6_ADR)


#define CPU0_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F030u)




#define CPU0_TR6EVT (CPU0_TR6_EVT)


#define CPU0_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F03Cu)




#define CPU0_TR7ADR (CPU0_TR7_ADR)


#define CPU0_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F038u)




#define CPU0_TR7EVT (CPU0_TR7_EVT)


#define CPU0_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF881FD30u)







#define CPU1_A0 (*(volatile Ifx_CPU_A*)0xF883FF80u)


#define CPU1_A1 (*(volatile Ifx_CPU_A*)0xF883FF84u)


#define CPU1_A10 (*(volatile Ifx_CPU_A*)0xF883FFA8u)


#define CPU1_A11 (*(volatile Ifx_CPU_A*)0xF883FFACu)


#define CPU1_A12 (*(volatile Ifx_CPU_A*)0xF883FFB0u)


#define CPU1_A13 (*(volatile Ifx_CPU_A*)0xF883FFB4u)


#define CPU1_A14 (*(volatile Ifx_CPU_A*)0xF883FFB8u)


#define CPU1_A15 (*(volatile Ifx_CPU_A*)0xF883FFBCu)


#define CPU1_A2 (*(volatile Ifx_CPU_A*)0xF883FF88u)


#define CPU1_A3 (*(volatile Ifx_CPU_A*)0xF883FF8Cu)


#define CPU1_A4 (*(volatile Ifx_CPU_A*)0xF883FF90u)


#define CPU1_A5 (*(volatile Ifx_CPU_A*)0xF883FF94u)


#define CPU1_A6 (*(volatile Ifx_CPU_A*)0xF883FF98u)


#define CPU1_A7 (*(volatile Ifx_CPU_A*)0xF883FF9Cu)


#define CPU1_A8 (*(volatile Ifx_CPU_A*)0xF883FFA0u)


#define CPU1_A9 (*(volatile Ifx_CPU_A*)0xF883FFA4u)


#define CPU1_BIV (*(volatile Ifx_CPU_BIV*)0xF883FE20u)


#define CPU1_BTV (*(volatile Ifx_CPU_BTV*)0xF883FE24u)


#define CPU1_CCNT (*(volatile Ifx_CPU_CCNT*)0xF883FC04u)


#define CPU1_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF883FC00u)


#define CPU1_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8839400u)


#define CPU1_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF883FE1Cu)


#define CPU1_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF883D000u)


#define CPU1_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF883D004u)


#define CPU1_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF883D008u)


#define CPU1_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF883D00Cu)


#define CPU1_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF883D010u)


#define CPU1_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF883D014u)


#define CPU1_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF883D018u)


#define CPU1_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF883D01Cu)


#define CPU1_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF883D020u)


#define CPU1_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF883D024u)


#define CPU1_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF883D028u)


#define CPU1_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF883D02Cu)


#define CPU1_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF883D030u)


#define CPU1_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF883D034u)


#define CPU1_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF883D038u)


#define CPU1_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF883D03Cu)


#define CPU1_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF883FE18u)


#define CPU1_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF883E000u)




#define CPU1_CPXE_0 (CPU1_CPXE0)


#define CPU1_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF883E004u)




#define CPU1_CPXE_1 (CPU1_CPXE1)


#define CPU1_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF883E008u)




#define CPU1_CPXE_2 (CPU1_CPXE2)


#define CPU1_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF883E00Cu)




#define CPU1_CPXE_3 (CPU1_CPXE3)


#define CPU1_CREVT (*(volatile Ifx_CPU_CREVT*)0xF883FD0Cu)


#define CPU1_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF883FE50u)


#define CPU1_D0 (*(volatile Ifx_CPU_D*)0xF883FF00u)


#define CPU1_D1 (*(volatile Ifx_CPU_D*)0xF883FF04u)


#define CPU1_D10 (*(volatile Ifx_CPU_D*)0xF883FF28u)


#define CPU1_D11 (*(volatile Ifx_CPU_D*)0xF883FF2Cu)


#define CPU1_D12 (*(volatile Ifx_CPU_D*)0xF883FF30u)


#define CPU1_D13 (*(volatile Ifx_CPU_D*)0xF883FF34u)


#define CPU1_D14 (*(volatile Ifx_CPU_D*)0xF883FF38u)


#define CPU1_D15 (*(volatile Ifx_CPU_D*)0xF883FF3Cu)


#define CPU1_D2 (*(volatile Ifx_CPU_D*)0xF883FF08u)


#define CPU1_D3 (*(volatile Ifx_CPU_D*)0xF883FF0Cu)


#define CPU1_D4 (*(volatile Ifx_CPU_D*)0xF883FF10u)


#define CPU1_D5 (*(volatile Ifx_CPU_D*)0xF883FF14u)


#define CPU1_D6 (*(volatile Ifx_CPU_D*)0xF883FF18u)


#define CPU1_D7 (*(volatile Ifx_CPU_D*)0xF883FF1Cu)


#define CPU1_D8 (*(volatile Ifx_CPU_D*)0xF883FF20u)


#define CPU1_D9 (*(volatile Ifx_CPU_D*)0xF883FF24u)


#define CPU1_DATR (*(volatile Ifx_CPU_DATR*)0xF8839018u)


#define CPU1_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF883FD00u)


#define CPU1_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF883FD48u)


#define CPU1_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8839040u)


#define CPU1_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8839000u)


#define CPU1_DCX (*(volatile Ifx_CPU_DCX*)0xF883FD44u)


#define CPU1_DEADD (*(volatile Ifx_CPU_DEADD*)0xF883901Cu)


#define CPU1_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8839020u)


#define CPU1_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8839024u)


#define CPU1_DMS (*(volatile Ifx_CPU_DMS*)0xF883FD40u)


#define CPU1_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF883C000u)


#define CPU1_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF883C004u)


#define CPU1_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF883C050u)


#define CPU1_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF883C054u)


#define CPU1_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF883C058u)


#define CPU1_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF883C05Cu)


#define CPU1_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF883C060u)


#define CPU1_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF883C064u)


#define CPU1_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF883C068u)


#define CPU1_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF883C06Cu)


#define CPU1_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF883C070u)


#define CPU1_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF883C074u)


#define CPU1_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF883C078u)


#define CPU1_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF883C07Cu)


#define CPU1_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF883C008u)


#define CPU1_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF883C00Cu)


#define CPU1_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF883C010u)


#define CPU1_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF883C014u)


#define CPU1_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF883C018u)


#define CPU1_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF883C01Cu)


#define CPU1_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF883C020u)


#define CPU1_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF883C024u)


#define CPU1_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF883C028u)


#define CPU1_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF883C02Cu)


#define CPU1_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF883C030u)


#define CPU1_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF883C034u)


#define CPU1_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF883C038u)


#define CPU1_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF883C03Cu)


#define CPU1_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF883C040u)


#define CPU1_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF883C044u)


#define CPU1_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF883C048u)


#define CPU1_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF883C04Cu)


#define CPU1_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF883E010u)




#define CPU1_DPRE_0 (CPU1_DPRE0)


#define CPU1_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF883E014u)




#define CPU1_DPRE_1 (CPU1_DPRE1)


#define CPU1_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF883E018u)




#define CPU1_DPRE_2 (CPU1_DPRE2)


#define CPU1_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF883E01Cu)




#define CPU1_DPRE_3 (CPU1_DPRE3)


#define CPU1_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF883E020u)




#define CPU1_DPWE_0 (CPU1_DPWE0)


#define CPU1_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF883E024u)




#define CPU1_DPWE_1 (CPU1_DPWE1)


#define CPU1_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF883E028u)




#define CPU1_DPWE_2 (CPU1_DPWE2)


#define CPU1_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF883E02Cu)




#define CPU1_DPWE_3 (CPU1_DPWE3)


#define CPU1_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8839010u)


#define CPU1_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF883FD08u)


#define CPU1_FCX (*(volatile Ifx_CPU_FCX*)0xF883FE38u)


#define CPU1_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF883A000u)


#define CPU1_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF883A008u)


#define CPU1_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF883A004u)


#define CPU1_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF883A010u)


#define CPU1_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF883A014u)


#define CPU1_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF883A018u)


#define CPU1_ICNT (*(volatile Ifx_CPU_ICNT*)0xF883FC08u)


#define CPU1_ICR (*(volatile Ifx_CPU_ICR*)0xF883FE2Cu)


#define CPU1_ISP (*(volatile Ifx_CPU_ISP*)0xF883FE28u)


#define CPU1_LCX (*(volatile Ifx_CPU_LCX*)0xF883FE3Cu)


#define CPU1_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF883FC0Cu)


#define CPU1_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF883FC10u)


#define CPU1_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF883FC14u)


#define CPU1_PC (*(volatile Ifx_CPU_PC*)0xF883FE08u)


#define CPU1_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF883920Cu)


#define CPU1_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8839204u)


#define CPU1_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8839208u)


#define CPU1_PCXI (*(volatile Ifx_CPU_PCXI*)0xF883FE00u)


#define CPU1_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8839210u)


#define CPU1_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8839214u)


#define CPU1_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8838100u)


#define CPU1_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8838104u)


#define CPU1_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8838108u)


#define CPU1_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8839200u)


#define CPU1_PSW (*(volatile Ifx_CPU_PSW*)0xF883FE04u)


#define CPU1_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8831030u)


#define CPU1_SMACON (*(volatile Ifx_CPU_SMACON*)0xF883900Cu)


#define CPU1_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF883FD10u)


#define CPU1_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF883FE14u)


#define CPU1_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8838004u)


#define CPU1_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF883E400u)


#define CPU1_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E404u)


#define CPU1_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E408u)


#define CPU1_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E40Cu)


#define CPU1_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F004u)




#define CPU1_TR0ADR (CPU1_TR0_ADR)


#define CPU1_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F000u)




#define CPU1_TR0EVT (CPU1_TR0_EVT)


#define CPU1_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F00Cu)




#define CPU1_TR1ADR (CPU1_TR1_ADR)


#define CPU1_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F008u)




#define CPU1_TR1EVT (CPU1_TR1_EVT)


#define CPU1_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F014u)




#define CPU1_TR2ADR (CPU1_TR2_ADR)


#define CPU1_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F010u)




#define CPU1_TR2EVT (CPU1_TR2_EVT)


#define CPU1_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F01Cu)




#define CPU1_TR3ADR (CPU1_TR3_ADR)


#define CPU1_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F018u)




#define CPU1_TR3EVT (CPU1_TR3_EVT)


#define CPU1_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F024u)




#define CPU1_TR4ADR (CPU1_TR4_ADR)


#define CPU1_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F020u)




#define CPU1_TR4EVT (CPU1_TR4_EVT)


#define CPU1_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F02Cu)




#define CPU1_TR5ADR (CPU1_TR5_ADR)


#define CPU1_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F028u)




#define CPU1_TR5EVT (CPU1_TR5_EVT)


#define CPU1_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F034u)




#define CPU1_TR6ADR (CPU1_TR6_ADR)


#define CPU1_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F030u)




#define CPU1_TR6EVT (CPU1_TR6_EVT)


#define CPU1_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F03Cu)




#define CPU1_TR7ADR (CPU1_TR7_ADR)


#define CPU1_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F038u)




#define CPU1_TR7EVT (CPU1_TR7_EVT)


#define CPU1_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF883FD30u)







#define CPU2_A0 (*(volatile Ifx_CPU_A*)0xF885FF80u)


#define CPU2_A1 (*(volatile Ifx_CPU_A*)0xF885FF84u)


#define CPU2_A10 (*(volatile Ifx_CPU_A*)0xF885FFA8u)


#define CPU2_A11 (*(volatile Ifx_CPU_A*)0xF885FFACu)


#define CPU2_A12 (*(volatile Ifx_CPU_A*)0xF885FFB0u)


#define CPU2_A13 (*(volatile Ifx_CPU_A*)0xF885FFB4u)


#define CPU2_A14 (*(volatile Ifx_CPU_A*)0xF885FFB8u)


#define CPU2_A15 (*(volatile Ifx_CPU_A*)0xF885FFBCu)


#define CPU2_A2 (*(volatile Ifx_CPU_A*)0xF885FF88u)


#define CPU2_A3 (*(volatile Ifx_CPU_A*)0xF885FF8Cu)


#define CPU2_A4 (*(volatile Ifx_CPU_A*)0xF885FF90u)


#define CPU2_A5 (*(volatile Ifx_CPU_A*)0xF885FF94u)


#define CPU2_A6 (*(volatile Ifx_CPU_A*)0xF885FF98u)


#define CPU2_A7 (*(volatile Ifx_CPU_A*)0xF885FF9Cu)


#define CPU2_A8 (*(volatile Ifx_CPU_A*)0xF885FFA0u)


#define CPU2_A9 (*(volatile Ifx_CPU_A*)0xF885FFA4u)


#define CPU2_BIV (*(volatile Ifx_CPU_BIV*)0xF885FE20u)


#define CPU2_BTV (*(volatile Ifx_CPU_BTV*)0xF885FE24u)


#define CPU2_CCNT (*(volatile Ifx_CPU_CCNT*)0xF885FC04u)


#define CPU2_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF885FC00u)


#define CPU2_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8859400u)


#define CPU2_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF885FE1Cu)


#define CPU2_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF885D000u)


#define CPU2_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF885D004u)


#define CPU2_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF885D008u)


#define CPU2_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF885D00Cu)


#define CPU2_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF885D010u)


#define CPU2_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF885D014u)


#define CPU2_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF885D018u)


#define CPU2_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF885D01Cu)


#define CPU2_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF885D020u)


#define CPU2_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF885D024u)


#define CPU2_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF885D028u)


#define CPU2_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF885D02Cu)


#define CPU2_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF885D030u)


#define CPU2_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF885D034u)


#define CPU2_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF885D038u)


#define CPU2_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF885D03Cu)


#define CPU2_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF885FE18u)


#define CPU2_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF885E000u)




#define CPU2_CPXE_0 (CPU2_CPXE0)


#define CPU2_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF885E004u)




#define CPU2_CPXE_1 (CPU2_CPXE1)


#define CPU2_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF885E008u)




#define CPU2_CPXE_2 (CPU2_CPXE2)


#define CPU2_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF885E00Cu)




#define CPU2_CPXE_3 (CPU2_CPXE3)


#define CPU2_CREVT (*(volatile Ifx_CPU_CREVT*)0xF885FD0Cu)


#define CPU2_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF885FE50u)


#define CPU2_D0 (*(volatile Ifx_CPU_D*)0xF885FF00u)


#define CPU2_D1 (*(volatile Ifx_CPU_D*)0xF885FF04u)


#define CPU2_D10 (*(volatile Ifx_CPU_D*)0xF885FF28u)


#define CPU2_D11 (*(volatile Ifx_CPU_D*)0xF885FF2Cu)


#define CPU2_D12 (*(volatile Ifx_CPU_D*)0xF885FF30u)


#define CPU2_D13 (*(volatile Ifx_CPU_D*)0xF885FF34u)


#define CPU2_D14 (*(volatile Ifx_CPU_D*)0xF885FF38u)


#define CPU2_D15 (*(volatile Ifx_CPU_D*)0xF885FF3Cu)


#define CPU2_D2 (*(volatile Ifx_CPU_D*)0xF885FF08u)


#define CPU2_D3 (*(volatile Ifx_CPU_D*)0xF885FF0Cu)


#define CPU2_D4 (*(volatile Ifx_CPU_D*)0xF885FF10u)


#define CPU2_D5 (*(volatile Ifx_CPU_D*)0xF885FF14u)


#define CPU2_D6 (*(volatile Ifx_CPU_D*)0xF885FF18u)


#define CPU2_D7 (*(volatile Ifx_CPU_D*)0xF885FF1Cu)


#define CPU2_D8 (*(volatile Ifx_CPU_D*)0xF885FF20u)


#define CPU2_D9 (*(volatile Ifx_CPU_D*)0xF885FF24u)


#define CPU2_DATR (*(volatile Ifx_CPU_DATR*)0xF8859018u)


#define CPU2_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF885FD00u)


#define CPU2_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF885FD48u)


#define CPU2_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8859040u)


#define CPU2_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8859000u)


#define CPU2_DCX (*(volatile Ifx_CPU_DCX*)0xF885FD44u)


#define CPU2_DEADD (*(volatile Ifx_CPU_DEADD*)0xF885901Cu)


#define CPU2_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8859020u)


#define CPU2_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8859024u)


#define CPU2_DMS (*(volatile Ifx_CPU_DMS*)0xF885FD40u)


#define CPU2_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF885C000u)


#define CPU2_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF885C004u)


#define CPU2_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF885C050u)


#define CPU2_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF885C054u)


#define CPU2_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF885C058u)


#define CPU2_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF885C05Cu)


#define CPU2_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF885C060u)


#define CPU2_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF885C064u)


#define CPU2_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF885C068u)


#define CPU2_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF885C06Cu)


#define CPU2_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF885C070u)


#define CPU2_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF885C074u)


#define CPU2_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF885C078u)


#define CPU2_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF885C07Cu)


#define CPU2_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF885C008u)


#define CPU2_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF885C00Cu)


#define CPU2_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF885C010u)


#define CPU2_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF885C014u)


#define CPU2_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF885C018u)


#define CPU2_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF885C01Cu)


#define CPU2_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF885C020u)


#define CPU2_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF885C024u)


#define CPU2_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF885C028u)


#define CPU2_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF885C02Cu)


#define CPU2_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF885C030u)


#define CPU2_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF885C034u)


#define CPU2_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF885C038u)


#define CPU2_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF885C03Cu)


#define CPU2_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF885C040u)


#define CPU2_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF885C044u)


#define CPU2_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF885C048u)


#define CPU2_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF885C04Cu)


#define CPU2_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF885E010u)




#define CPU2_DPRE_0 (CPU2_DPRE0)


#define CPU2_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF885E014u)




#define CPU2_DPRE_1 (CPU2_DPRE1)


#define CPU2_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF885E018u)




#define CPU2_DPRE_2 (CPU2_DPRE2)


#define CPU2_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF885E01Cu)




#define CPU2_DPRE_3 (CPU2_DPRE3)


#define CPU2_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF885E020u)




#define CPU2_DPWE_0 (CPU2_DPWE0)


#define CPU2_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF885E024u)




#define CPU2_DPWE_1 (CPU2_DPWE1)


#define CPU2_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF885E028u)




#define CPU2_DPWE_2 (CPU2_DPWE2)


#define CPU2_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF885E02Cu)




#define CPU2_DPWE_3 (CPU2_DPWE3)


#define CPU2_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8859010u)


#define CPU2_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF885FD08u)


#define CPU2_FCX (*(volatile Ifx_CPU_FCX*)0xF885FE38u)


#define CPU2_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF885A000u)


#define CPU2_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF885A008u)


#define CPU2_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF885A004u)


#define CPU2_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF885A010u)


#define CPU2_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF885A014u)


#define CPU2_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF885A018u)


#define CPU2_ICNT (*(volatile Ifx_CPU_ICNT*)0xF885FC08u)


#define CPU2_ICR (*(volatile Ifx_CPU_ICR*)0xF885FE2Cu)


#define CPU2_ISP (*(volatile Ifx_CPU_ISP*)0xF885FE28u)


#define CPU2_LCX (*(volatile Ifx_CPU_LCX*)0xF885FE3Cu)


#define CPU2_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF885FC0Cu)


#define CPU2_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF885FC10u)


#define CPU2_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF885FC14u)


#define CPU2_PC (*(volatile Ifx_CPU_PC*)0xF885FE08u)


#define CPU2_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF885920Cu)


#define CPU2_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8859204u)


#define CPU2_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8859208u)


#define CPU2_PCXI (*(volatile Ifx_CPU_PCXI*)0xF885FE00u)


#define CPU2_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8859210u)


#define CPU2_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8859214u)


#define CPU2_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8858100u)


#define CPU2_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8858104u)


#define CPU2_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8858108u)


#define CPU2_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8859200u)


#define CPU2_PSW (*(volatile Ifx_CPU_PSW*)0xF885FE04u)


#define CPU2_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8851030u)


#define CPU2_SMACON (*(volatile Ifx_CPU_SMACON*)0xF885900Cu)


#define CPU2_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF885FD10u)


#define CPU2_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF885FE14u)


#define CPU2_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8858004u)


#define CPU2_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF885E400u)


#define CPU2_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E404u)


#define CPU2_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E408u)


#define CPU2_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E40Cu)


#define CPU2_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F004u)




#define CPU2_TR0ADR (CPU2_TR0_ADR)


#define CPU2_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F000u)




#define CPU2_TR0EVT (CPU2_TR0_EVT)


#define CPU2_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F00Cu)




#define CPU2_TR1ADR (CPU2_TR1_ADR)


#define CPU2_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F008u)




#define CPU2_TR1EVT (CPU2_TR1_EVT)


#define CPU2_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F014u)




#define CPU2_TR2ADR (CPU2_TR2_ADR)


#define CPU2_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F010u)




#define CPU2_TR2EVT (CPU2_TR2_EVT)


#define CPU2_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F01Cu)




#define CPU2_TR3ADR (CPU2_TR3_ADR)


#define CPU2_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F018u)




#define CPU2_TR3EVT (CPU2_TR3_EVT)


#define CPU2_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F024u)




#define CPU2_TR4ADR (CPU2_TR4_ADR)


#define CPU2_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F020u)




#define CPU2_TR4EVT (CPU2_TR4_EVT)


#define CPU2_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F02Cu)




#define CPU2_TR5ADR (CPU2_TR5_ADR)


#define CPU2_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F028u)




#define CPU2_TR5EVT (CPU2_TR5_EVT)


#define CPU2_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F034u)




#define CPU2_TR6ADR (CPU2_TR6_ADR)


#define CPU2_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F030u)




#define CPU2_TR6EVT (CPU2_TR6_EVT)


#define CPU2_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F03Cu)




#define CPU2_TR7ADR (CPU2_TR7_ADR)


#define CPU2_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F038u)




#define CPU2_TR7EVT (CPU2_TR7_EVT)


#define CPU2_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF885FD30u)







#define CPU_A0 0xFF80


#define CPU_A1 0xFF84


#define CPU_A10 0xFFA8


#define CPU_A11 0xFFAC


#define CPU_A12 0xFFB0


#define CPU_A13 0xFFB4


#define CPU_A14 0xFFB8


#define CPU_A15 0xFFBC


#define CPU_A2 0xFF88


#define CPU_A3 0xFF8C


#define CPU_A4 0xFF90


#define CPU_A5 0xFF94


#define CPU_A6 0xFF98


#define CPU_A7 0xFF9C


#define CPU_A8 0xFFA0


#define CPU_A9 0xFFA4


#define CPU_BIV 0xFE20


#define CPU_BTV 0xFE24


#define CPU_CCNT 0xFC04


#define CPU_CCTRL 0xFC00


#define CPU_COMPAT 0x9400


#define CPU_CORE_ID 0xFE1C



#define CPU_CPR0_L 0xD000



#define CPU_CPR0_U 0xD004



#define CPU_CPR1_L 0xD008



#define CPU_CPR1_U 0xD00C



#define CPU_CPR2_L 0xD010



#define CPU_CPR2_U 0xD014



#define CPU_CPR3_L 0xD018



#define CPU_CPR3_U 0xD01C



#define CPU_CPR4_L 0xD020



#define CPU_CPR4_U 0xD024



#define CPU_CPR5_L 0xD028



#define CPU_CPR5_U 0xD02C



#define CPU_CPR6_L 0xD030



#define CPU_CPR6_U 0xD034



#define CPU_CPR7_L 0xD038



#define CPU_CPR7_U 0xD03C


#define CPU_CPU_ID 0xFE18



#define CPU_CPXE0 0xE000



#define CPU_CPXE1 0xE004



#define CPU_CPXE2 0xE008



#define CPU_CPXE3 0xE00C


#define CPU_CREVT 0xFD0C


#define CPU_CUS_ID 0xFE50


#define CPU_D0 0xFF00


#define CPU_D1 0xFF04


#define CPU_D10 0xFF28


#define CPU_D11 0xFF2C


#define CPU_D12 0xFF30


#define CPU_D13 0xFF34


#define CPU_D14 0xFF38


#define CPU_D15 0xFF3C


#define CPU_D2 0xFF08


#define CPU_D3 0xFF0C


#define CPU_D4 0xFF10


#define CPU_D5 0xFF14


#define CPU_D6 0xFF18


#define CPU_D7 0xFF1C


#define CPU_D8 0xFF20


#define CPU_D9 0xFF24


#define CPU_DATR 0x9018


#define CPU_DBGSR 0xFD00


#define CPU_DBGTCR 0xFD48


#define CPU_DCON0 0x9040


#define CPU_DCON2 0x9000


#define CPU_DCX 0xFD44


#define CPU_DEADD 0x901C


#define CPU_DIEAR 0x9020


#define CPU_DIETR 0x9024


#define CPU_DMS 0xFD40



#define CPU_DPR0_L 0xC000



#define CPU_DPR0_U 0xC004



#define CPU_DPR10_L 0xC050



#define CPU_DPR10_U 0xC054



#define CPU_DPR11_L 0xC058



#define CPU_DPR11_U 0xC05C



#define CPU_DPR12_L 0xC060



#define CPU_DPR12_U 0xC064



#define CPU_DPR13_L 0xC068



#define CPU_DPR13_U 0xC06C



#define CPU_DPR14_L 0xC070



#define CPU_DPR14_U 0xC074



#define CPU_DPR15_L 0xC078



#define CPU_DPR15_U 0xC07C



#define CPU_DPR1_L 0xC008



#define CPU_DPR1_U 0xC00C



#define CPU_DPR2_L 0xC010



#define CPU_DPR2_U 0xC014



#define CPU_DPR3_L 0xC018



#define CPU_DPR3_U 0xC01C



#define CPU_DPR4_L 0xC020



#define CPU_DPR4_U 0xC024



#define CPU_DPR5_L 0xC028



#define CPU_DPR5_U 0xC02C



#define CPU_DPR6_L 0xC030



#define CPU_DPR6_U 0xC034



#define CPU_DPR7_L 0xC038



#define CPU_DPR7_U 0xC03C



#define CPU_DPR8_L 0xC040



#define CPU_DPR8_U 0xC044



#define CPU_DPR9_L 0xC048



#define CPU_DPR9_U 0xC04C



#define CPU_DPRE0 0xE010



#define CPU_DPRE1 0xE014



#define CPU_DPRE2 0xE018



#define CPU_DPRE3 0xE01C



#define CPU_DPWE0 0xE020



#define CPU_DPWE1 0xE024



#define CPU_DPWE2 0xE028



#define CPU_DPWE3 0xE02C


#define CPU_DSTR 0x9010


#define CPU_EXEVT 0xFD08


#define CPU_FCX 0xFE38


#define CPU_FPU_TRAP_CON 0xA000



#define CPU_FPU_TRAP_OPC 0xA008



#define CPU_FPU_TRAP_PC 0xA004



#define CPU_FPU_TRAP_SRC1 0xA010



#define CPU_FPU_TRAP_SRC2 0xA014



#define CPU_FPU_TRAP_SRC3 0xA018


#define CPU_ICNT 0xFC08


#define CPU_ICR 0xFE2C


#define CPU_ISP 0xFE28


#define CPU_LCX 0xFE3C


#define CPU_M1CNT 0xFC0C


#define CPU_M2CNT 0xFC10


#define CPU_M3CNT 0xFC14


#define CPU_PC 0xFE08


#define CPU_PCON0 0x920C


#define CPU_PCON1 0x9204


#define CPU_PCON2 0x9208


#define CPU_PCXI 0xFE00



#define CPU_PIEAR 0x9210


#define CPU_PIETR 0x9214


#define CPU_PMA0 0x8100


#define CPU_PMA1 0x8104


#define CPU_PMA2 0x8108


#define CPU_PSTR 0x9200


#define CPU_PSW 0xFE04


#define CPU_SEGEN 0x1030


#define CPU_SMACON 0x900C


#define CPU_SWEVT 0xFD10


#define CPU_SYSCON 0xFE14



#define CPU_TASK_ASI 0x8004



#define CPU_TPS_CON 0xE400



#define CPU_TPS_TIMER0 0xE404



#define CPU_TPS_TIMER1 0xE408



#define CPU_TPS_TIMER2 0xE40C


#define CPU_TR0_ADR 0xF004


#define CPU_TR0_EVT 0xF000


#define CPU_TR1_ADR 0xF00C


#define CPU_TR1_EVT 0xF008


#define CPU_TR2_ADR 0xF014


#define CPU_TR2_EVT 0xF010


#define CPU_TR3_ADR 0xF01C


#define CPU_TR3_EVT 0xF018


#define CPU_TR4_ADR 0xF024


#define CPU_TR4_EVT 0xF020


#define CPU_TR5_ADR 0xF02C


#define CPU_TR5_EVT 0xF028


#define CPU_TR6_ADR 0xF034


#define CPU_TR6_EVT 0xF030


#define CPU_TR7_ADR 0xF03C


#define CPU_TR7_EVT 0xF038


#define CPU_TRIG_ACC 0xFD30







#define CPU0_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF880E100u)


#define CPU0_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF880E104u)


#define CPU0_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E008u)




#define CPU0_SPROT_RGNACCENA0 (CPU0_SPROT_RGN0_ACCENA)


#define CPU0_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E00Cu)




#define CPU0_SPROT_RGNACCENB0 (CPU0_SPROT_RGN0_ACCENB)


#define CPU0_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E000u)




#define CPU0_SPROT_RGNLA0 (CPU0_SPROT_RGN0_LA)


#define CPU0_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E004u)




#define CPU0_SPROT_RGNUA0 (CPU0_SPROT_RGN0_UA)


#define CPU0_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E018u)




#define CPU0_SPROT_RGNACCENA1 (CPU0_SPROT_RGN1_ACCENA)


#define CPU0_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E01Cu)




#define CPU0_SPROT_RGNACCENB1 (CPU0_SPROT_RGN1_ACCENB)


#define CPU0_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E010u)




#define CPU0_SPROT_RGNLA1 (CPU0_SPROT_RGN1_LA)


#define CPU0_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E014u)




#define CPU0_SPROT_RGNUA1 (CPU0_SPROT_RGN1_UA)


#define CPU0_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E028u)




#define CPU0_SPROT_RGNACCENA2 (CPU0_SPROT_RGN2_ACCENA)


#define CPU0_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E02Cu)




#define CPU0_SPROT_RGNACCENB2 (CPU0_SPROT_RGN2_ACCENB)


#define CPU0_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E020u)




#define CPU0_SPROT_RGNLA2 (CPU0_SPROT_RGN2_LA)


#define CPU0_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E024u)




#define CPU0_SPROT_RGNUA2 (CPU0_SPROT_RGN2_UA)


#define CPU0_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E038u)




#define CPU0_SPROT_RGNACCENA3 (CPU0_SPROT_RGN3_ACCENA)


#define CPU0_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E03Cu)




#define CPU0_SPROT_RGNACCENB3 (CPU0_SPROT_RGN3_ACCENB)


#define CPU0_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E030u)




#define CPU0_SPROT_RGNLA3 (CPU0_SPROT_RGN3_LA)


#define CPU0_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E034u)




#define CPU0_SPROT_RGNUA3 (CPU0_SPROT_RGN3_UA)


#define CPU0_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E048u)




#define CPU0_SPROT_RGNACCENA4 (CPU0_SPROT_RGN4_ACCENA)


#define CPU0_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E04Cu)




#define CPU0_SPROT_RGNACCENB4 (CPU0_SPROT_RGN4_ACCENB)


#define CPU0_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E040u)




#define CPU0_SPROT_RGNLA4 (CPU0_SPROT_RGN4_LA)


#define CPU0_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E044u)




#define CPU0_SPROT_RGNUA4 (CPU0_SPROT_RGN4_UA)


#define CPU0_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E058u)




#define CPU0_SPROT_RGNACCENA5 (CPU0_SPROT_RGN5_ACCENA)


#define CPU0_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E05Cu)




#define CPU0_SPROT_RGNACCENB5 (CPU0_SPROT_RGN5_ACCENB)


#define CPU0_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E050u)




#define CPU0_SPROT_RGNLA5 (CPU0_SPROT_RGN5_LA)


#define CPU0_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E054u)




#define CPU0_SPROT_RGNUA5 (CPU0_SPROT_RGN5_UA)


#define CPU0_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E068u)




#define CPU0_SPROT_RGNACCENA6 (CPU0_SPROT_RGN6_ACCENA)


#define CPU0_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E06Cu)




#define CPU0_SPROT_RGNACCENB6 (CPU0_SPROT_RGN6_ACCENB)


#define CPU0_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E060u)




#define CPU0_SPROT_RGNLA6 (CPU0_SPROT_RGN6_LA)


#define CPU0_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E064u)




#define CPU0_SPROT_RGNUA6 (CPU0_SPROT_RGN6_UA)


#define CPU0_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E078u)




#define CPU0_SPROT_RGNACCENA7 (CPU0_SPROT_RGN7_ACCENA)


#define CPU0_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E07Cu)




#define CPU0_SPROT_RGNACCENB7 (CPU0_SPROT_RGN7_ACCENB)


#define CPU0_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E070u)




#define CPU0_SPROT_RGNLA7 (CPU0_SPROT_RGN7_LA)


#define CPU0_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E074u)




#define CPU0_SPROT_RGNUA7 (CPU0_SPROT_RGN7_UA)







#define CPU1_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF882E100u)


#define CPU1_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF882E104u)


#define CPU1_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E008u)




#define CPU1_SPROT_RGNACCENA0 (CPU1_SPROT_RGN0_ACCENA)


#define CPU1_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E00Cu)




#define CPU1_SPROT_RGNACCENB0 (CPU1_SPROT_RGN0_ACCENB)


#define CPU1_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E000u)




#define CPU1_SPROT_RGNLA0 (CPU1_SPROT_RGN0_LA)


#define CPU1_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E004u)




#define CPU1_SPROT_RGNUA0 (CPU1_SPROT_RGN0_UA)


#define CPU1_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E018u)




#define CPU1_SPROT_RGNACCENA1 (CPU1_SPROT_RGN1_ACCENA)


#define CPU1_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E01Cu)




#define CPU1_SPROT_RGNACCENB1 (CPU1_SPROT_RGN1_ACCENB)


#define CPU1_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E010u)




#define CPU1_SPROT_RGNLA1 (CPU1_SPROT_RGN1_LA)


#define CPU1_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E014u)




#define CPU1_SPROT_RGNUA1 (CPU1_SPROT_RGN1_UA)


#define CPU1_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E028u)




#define CPU1_SPROT_RGNACCENA2 (CPU1_SPROT_RGN2_ACCENA)


#define CPU1_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E02Cu)




#define CPU1_SPROT_RGNACCENB2 (CPU1_SPROT_RGN2_ACCENB)


#define CPU1_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E020u)




#define CPU1_SPROT_RGNLA2 (CPU1_SPROT_RGN2_LA)


#define CPU1_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E024u)




#define CPU1_SPROT_RGNUA2 (CPU1_SPROT_RGN2_UA)


#define CPU1_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E038u)




#define CPU1_SPROT_RGNACCENA3 (CPU1_SPROT_RGN3_ACCENA)


#define CPU1_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E03Cu)




#define CPU1_SPROT_RGNACCENB3 (CPU1_SPROT_RGN3_ACCENB)


#define CPU1_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E030u)




#define CPU1_SPROT_RGNLA3 (CPU1_SPROT_RGN3_LA)


#define CPU1_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E034u)




#define CPU1_SPROT_RGNUA3 (CPU1_SPROT_RGN3_UA)


#define CPU1_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E048u)




#define CPU1_SPROT_RGNACCENA4 (CPU1_SPROT_RGN4_ACCENA)


#define CPU1_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E04Cu)




#define CPU1_SPROT_RGNACCENB4 (CPU1_SPROT_RGN4_ACCENB)


#define CPU1_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E040u)




#define CPU1_SPROT_RGNLA4 (CPU1_SPROT_RGN4_LA)


#define CPU1_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E044u)




#define CPU1_SPROT_RGNUA4 (CPU1_SPROT_RGN4_UA)


#define CPU1_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E058u)




#define CPU1_SPROT_RGNACCENA5 (CPU1_SPROT_RGN5_ACCENA)


#define CPU1_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E05Cu)




#define CPU1_SPROT_RGNACCENB5 (CPU1_SPROT_RGN5_ACCENB)


#define CPU1_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E050u)




#define CPU1_SPROT_RGNLA5 (CPU1_SPROT_RGN5_LA)


#define CPU1_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E054u)




#define CPU1_SPROT_RGNUA5 (CPU1_SPROT_RGN5_UA)


#define CPU1_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E068u)




#define CPU1_SPROT_RGNACCENA6 (CPU1_SPROT_RGN6_ACCENA)


#define CPU1_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E06Cu)




#define CPU1_SPROT_RGNACCENB6 (CPU1_SPROT_RGN6_ACCENB)


#define CPU1_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E060u)




#define CPU1_SPROT_RGNLA6 (CPU1_SPROT_RGN6_LA)


#define CPU1_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E064u)




#define CPU1_SPROT_RGNUA6 (CPU1_SPROT_RGN6_UA)


#define CPU1_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E078u)




#define CPU1_SPROT_RGNACCENA7 (CPU1_SPROT_RGN7_ACCENA)


#define CPU1_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E07Cu)




#define CPU1_SPROT_RGNACCENB7 (CPU1_SPROT_RGN7_ACCENB)


#define CPU1_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E070u)




#define CPU1_SPROT_RGNLA7 (CPU1_SPROT_RGN7_LA)


#define CPU1_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E074u)




#define CPU1_SPROT_RGNUA7 (CPU1_SPROT_RGN7_UA)







#define CPU2_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF884E100u)


#define CPU2_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF884E104u)


#define CPU2_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E008u)




#define CPU2_SPROT_RGNACCENA0 (CPU2_SPROT_RGN0_ACCENA)


#define CPU2_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E00Cu)




#define CPU2_SPROT_RGNACCENB0 (CPU2_SPROT_RGN0_ACCENB)


#define CPU2_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E000u)




#define CPU2_SPROT_RGNLA0 (CPU2_SPROT_RGN0_LA)


#define CPU2_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E004u)




#define CPU2_SPROT_RGNUA0 (CPU2_SPROT_RGN0_UA)


#define CPU2_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E018u)




#define CPU2_SPROT_RGNACCENA1 (CPU2_SPROT_RGN1_ACCENA)


#define CPU2_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E01Cu)




#define CPU2_SPROT_RGNACCENB1 (CPU2_SPROT_RGN1_ACCENB)


#define CPU2_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E010u)




#define CPU2_SPROT_RGNLA1 (CPU2_SPROT_RGN1_LA)


#define CPU2_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E014u)




#define CPU2_SPROT_RGNUA1 (CPU2_SPROT_RGN1_UA)


#define CPU2_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E028u)




#define CPU2_SPROT_RGNACCENA2 (CPU2_SPROT_RGN2_ACCENA)


#define CPU2_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E02Cu)




#define CPU2_SPROT_RGNACCENB2 (CPU2_SPROT_RGN2_ACCENB)


#define CPU2_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E020u)




#define CPU2_SPROT_RGNLA2 (CPU2_SPROT_RGN2_LA)


#define CPU2_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E024u)




#define CPU2_SPROT_RGNUA2 (CPU2_SPROT_RGN2_UA)


#define CPU2_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E038u)




#define CPU2_SPROT_RGNACCENA3 (CPU2_SPROT_RGN3_ACCENA)


#define CPU2_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E03Cu)




#define CPU2_SPROT_RGNACCENB3 (CPU2_SPROT_RGN3_ACCENB)


#define CPU2_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E030u)




#define CPU2_SPROT_RGNLA3 (CPU2_SPROT_RGN3_LA)


#define CPU2_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E034u)




#define CPU2_SPROT_RGNUA3 (CPU2_SPROT_RGN3_UA)


#define CPU2_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E048u)




#define CPU2_SPROT_RGNACCENA4 (CPU2_SPROT_RGN4_ACCENA)


#define CPU2_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E04Cu)




#define CPU2_SPROT_RGNACCENB4 (CPU2_SPROT_RGN4_ACCENB)


#define CPU2_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E040u)




#define CPU2_SPROT_RGNLA4 (CPU2_SPROT_RGN4_LA)


#define CPU2_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E044u)




#define CPU2_SPROT_RGNUA4 (CPU2_SPROT_RGN4_UA)


#define CPU2_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E058u)




#define CPU2_SPROT_RGNACCENA5 (CPU2_SPROT_RGN5_ACCENA)


#define CPU2_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E05Cu)




#define CPU2_SPROT_RGNACCENB5 (CPU2_SPROT_RGN5_ACCENB)


#define CPU2_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E050u)




#define CPU2_SPROT_RGNLA5 (CPU2_SPROT_RGN5_LA)


#define CPU2_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E054u)




#define CPU2_SPROT_RGNUA5 (CPU2_SPROT_RGN5_UA)


#define CPU2_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E068u)




#define CPU2_SPROT_RGNACCENA6 (CPU2_SPROT_RGN6_ACCENA)


#define CPU2_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E06Cu)




#define CPU2_SPROT_RGNACCENB6 (CPU2_SPROT_RGN6_ACCENB)


#define CPU2_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E060u)




#define CPU2_SPROT_RGNLA6 (CPU2_SPROT_RGN6_LA)


#define CPU2_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E064u)




#define CPU2_SPROT_RGNUA6 (CPU2_SPROT_RGN6_UA)


#define CPU2_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E078u)




#define CPU2_SPROT_RGNACCENA7 (CPU2_SPROT_RGN7_ACCENA)


#define CPU2_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E07Cu)




#define CPU2_SPROT_RGNACCENB7 (CPU2_SPROT_RGN7_ACCENB)


#define CPU2_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E070u)




#define CPU2_SPROT_RGNLA7 (CPU2_SPROT_RGN7_LA)


#define CPU2_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E074u)




#define CPU2_SPROT_RGNUA7 (CPU2_SPROT_RGN7_UA)
# 18 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_bf.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_bf.h" 3
#define IFXCPU_BF_H 1






#define IFX_CPU_A_ADDR_LEN (32u)


#define IFX_CPU_A_ADDR_MSK (0xffffffffu)


#define IFX_CPU_A_ADDR_OFF (0u)


#define IFX_CPU_BIV_BIV_LEN (31u)


#define IFX_CPU_BIV_BIV_MSK (0x7fffffffu)


#define IFX_CPU_BIV_BIV_OFF (1u)


#define IFX_CPU_BIV_VSS_LEN (1u)


#define IFX_CPU_BIV_VSS_MSK (0x1u)


#define IFX_CPU_BIV_VSS_OFF (0u)


#define IFX_CPU_BTV_BTV_LEN (31u)


#define IFX_CPU_BTV_BTV_MSK (0x7fffffffu)


#define IFX_CPU_BTV_BTV_OFF (1u)


#define IFX_CPU_CCNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_CCNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_CCNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_CCNT_SOVF_LEN (1u)


#define IFX_CPU_CCNT_SOVF_MSK (0x1u)


#define IFX_CPU_CCNT_SOVF_OFF (31u)


#define IFX_CPU_CCTRL_CE_LEN (1u)


#define IFX_CPU_CCTRL_CE_MSK (0x1u)


#define IFX_CPU_CCTRL_CE_OFF (1u)


#define IFX_CPU_CCTRL_CM_LEN (1u)


#define IFX_CPU_CCTRL_CM_MSK (0x1u)


#define IFX_CPU_CCTRL_CM_OFF (0u)


#define IFX_CPU_CCTRL_M1_LEN (3u)


#define IFX_CPU_CCTRL_M1_MSK (0x7u)


#define IFX_CPU_CCTRL_M1_OFF (2u)


#define IFX_CPU_CCTRL_M2_LEN (3u)


#define IFX_CPU_CCTRL_M2_MSK (0x7u)


#define IFX_CPU_CCTRL_M2_OFF (5u)


#define IFX_CPU_CCTRL_M3_LEN (3u)


#define IFX_CPU_CCTRL_M3_MSK (0x7u)


#define IFX_CPU_CCTRL_M3_OFF (8u)


#define IFX_CPU_COMPAT_RM_LEN (1u)


#define IFX_CPU_COMPAT_RM_MSK (0x1u)


#define IFX_CPU_COMPAT_RM_OFF (3u)


#define IFX_CPU_COMPAT_SP_LEN (1u)


#define IFX_CPU_COMPAT_SP_MSK (0x1u)


#define IFX_CPU_COMPAT_SP_OFF (4u)


#define IFX_CPU_CORE_ID_CORE_ID_LEN (3u)


#define IFX_CPU_CORE_ID_CORE_ID_MSK (0x7u)


#define IFX_CPU_CORE_ID_CORE_ID_OFF (0u)


#define IFX_CPU_CPR_L_LOWBND_LEN (29u)


#define IFX_CPU_CPR_L_LOWBND_MSK (0x1fffffffu)


#define IFX_CPU_CPR_L_LOWBND_OFF (3u)


#define IFX_CPU_CPR_U_UPPBND_LEN (29u)


#define IFX_CPU_CPR_U_UPPBND_MSK (0x1fffffffu)


#define IFX_CPU_CPR_U_UPPBND_OFF (3u)


#define IFX_CPU_CPU_ID_MOD_32B_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_32B_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_32B_OFF (8u)


#define IFX_CPU_CPU_ID_MOD_LEN (16u)


#define IFX_CPU_CPU_ID_MOD_MSK (0xffffu)


#define IFX_CPU_CPU_ID_MOD_OFF (16u)


#define IFX_CPU_CPU_ID_MOD_REV_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_REV_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_REV_OFF (0u)


#define IFX_CPU_CPXE_XE_LEN (8u)


#define IFX_CPU_CPXE_XE_MSK (0xffu)


#define IFX_CPU_CPXE_XE_OFF (0u)


#define IFX_CPU_CREVT_BBM_LEN (1u)


#define IFX_CPU_CREVT_BBM_MSK (0x1u)


#define IFX_CPU_CREVT_BBM_OFF (3u)


#define IFX_CPU_CREVT_BOD_LEN (1u)


#define IFX_CPU_CREVT_BOD_MSK (0x1u)


#define IFX_CPU_CREVT_BOD_OFF (4u)


#define IFX_CPU_CREVT_CNT_LEN (2u)


#define IFX_CPU_CREVT_CNT_MSK (0x3u)


#define IFX_CPU_CREVT_CNT_OFF (6u)


#define IFX_CPU_CREVT_EVTA_LEN (3u)


#define IFX_CPU_CREVT_EVTA_MSK (0x7u)


#define IFX_CPU_CREVT_EVTA_OFF (0u)


#define IFX_CPU_CREVT_SUSP_LEN (1u)


#define IFX_CPU_CREVT_SUSP_MSK (0x1u)


#define IFX_CPU_CREVT_SUSP_OFF (5u)


#define IFX_CPU_CUS_ID_CID_LEN (3u)


#define IFX_CPU_CUS_ID_CID_MSK (0x7u)


#define IFX_CPU_CUS_ID_CID_OFF (0u)


#define IFX_CPU_D_DATA_LEN (32u)


#define IFX_CPU_D_DATA_MSK (0xffffffffu)


#define IFX_CPU_D_DATA_OFF (0u)


#define IFX_CPU_DATR_CFE_LEN (1u)


#define IFX_CPU_DATR_CFE_MSK (0x1u)


#define IFX_CPU_DATR_CFE_OFF (10u)


#define IFX_CPU_DATR_CWE_LEN (1u)


#define IFX_CPU_DATR_CWE_MSK (0x1u)


#define IFX_CPU_DATR_CWE_OFF (9u)


#define IFX_CPU_DATR_SBE_LEN (1u)


#define IFX_CPU_DATR_SBE_MSK (0x1u)


#define IFX_CPU_DATR_SBE_OFF (3u)


#define IFX_CPU_DATR_SME_LEN (1u)


#define IFX_CPU_DATR_SME_MSK (0x1u)


#define IFX_CPU_DATR_SME_OFF (15u)


#define IFX_CPU_DATR_SOE_LEN (1u)


#define IFX_CPU_DATR_SOE_MSK (0x1u)


#define IFX_CPU_DATR_SOE_OFF (14u)


#define IFX_CPU_DBGSR_DE_LEN (1u)


#define IFX_CPU_DBGSR_DE_MSK (0x1u)


#define IFX_CPU_DBGSR_DE_OFF (0u)


#define IFX_CPU_DBGSR_EVTSRC_LEN (5u)


#define IFX_CPU_DBGSR_EVTSRC_MSK (0x1fu)


#define IFX_CPU_DBGSR_EVTSRC_OFF (8u)


#define IFX_CPU_DBGSR_HALT_LEN (2u)


#define IFX_CPU_DBGSR_HALT_MSK (0x3u)


#define IFX_CPU_DBGSR_HALT_OFF (1u)


#define IFX_CPU_DBGSR_PEVT_LEN (1u)


#define IFX_CPU_DBGSR_PEVT_MSK (0x1u)


#define IFX_CPU_DBGSR_PEVT_OFF (7u)


#define IFX_CPU_DBGSR_PREVSUSP_LEN (1u)


#define IFX_CPU_DBGSR_PREVSUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_PREVSUSP_OFF (6u)


#define IFX_CPU_DBGSR_SIH_LEN (1u)


#define IFX_CPU_DBGSR_SIH_MSK (0x1u)


#define IFX_CPU_DBGSR_SIH_OFF (3u)


#define IFX_CPU_DBGSR_SUSP_LEN (1u)


#define IFX_CPU_DBGSR_SUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_SUSP_OFF (4u)


#define IFX_CPU_DBGTCR_DTA_LEN (1u)


#define IFX_CPU_DBGTCR_DTA_MSK (0x1u)


#define IFX_CPU_DBGTCR_DTA_OFF (0u)


#define IFX_CPU_DCON0_DCBYP_LEN (1u)


#define IFX_CPU_DCON0_DCBYP_MSK (0x1u)


#define IFX_CPU_DCON0_DCBYP_OFF (1u)


#define IFX_CPU_DCON2_DCACHE_SZE_LEN (16u)


#define IFX_CPU_DCON2_DCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DCACHE_SZE_OFF (0u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_LEN (16u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DSCRATCH_SZE_OFF (16u)


#define IFX_CPU_DCX_DCXVALUE_LEN (26u)


#define IFX_CPU_DCX_DCXVALUE_MSK (0x3ffffffu)


#define IFX_CPU_DCX_DCXVALUE_OFF (6u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_LEN (32u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_MSK (0xffffffffu)


#define IFX_CPU_DEADD_ERROR_ADDRESS_OFF (0u)


#define IFX_CPU_DIEAR_TA_LEN (32u)


#define IFX_CPU_DIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_DIEAR_TA_OFF (0u)


#define IFX_CPU_DIETR_E_INFO_LEN (6u)


#define IFX_CPU_DIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_DIETR_E_INFO_OFF (5u)


#define IFX_CPU_DIETR_IE_BI_LEN (1u)


#define IFX_CPU_DIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BI_OFF (4u)


#define IFX_CPU_DIETR_IE_BS_LEN (1u)


#define IFX_CPU_DIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BS_OFF (13u)


#define IFX_CPU_DIETR_IE_C_LEN (1u)


#define IFX_CPU_DIETR_IE_C_MSK (0x1u)


#define IFX_CPU_DIETR_IE_C_OFF (2u)


#define IFX_CPU_DIETR_IE_DUAL_LEN (1u)


#define IFX_CPU_DIETR_IE_DUAL_MSK (0x1u)


#define IFX_CPU_DIETR_IE_DUAL_OFF (11u)


#define IFX_CPU_DIETR_IE_S_LEN (1u)


#define IFX_CPU_DIETR_IE_S_MSK (0x1u)


#define IFX_CPU_DIETR_IE_S_OFF (3u)


#define IFX_CPU_DIETR_IE_SP_LEN (1u)


#define IFX_CPU_DIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_DIETR_IE_SP_OFF (12u)


#define IFX_CPU_DIETR_IE_T_LEN (1u)


#define IFX_CPU_DIETR_IE_T_MSK (0x1u)


#define IFX_CPU_DIETR_IE_T_OFF (1u)


#define IFX_CPU_DIETR_IED_LEN (1u)


#define IFX_CPU_DIETR_IED_MSK (0x1u)


#define IFX_CPU_DIETR_IED_OFF (0u)


#define IFX_CPU_DMS_DMSVALUE_LEN (31u)


#define IFX_CPU_DMS_DMSVALUE_MSK (0x7fffffffu)


#define IFX_CPU_DMS_DMSVALUE_OFF (1u)


#define IFX_CPU_DPR_L_LOWBND_LEN (29u)


#define IFX_CPU_DPR_L_LOWBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_L_LOWBND_OFF (3u)


#define IFX_CPU_DPR_U_UPPBND_LEN (29u)


#define IFX_CPU_DPR_U_UPPBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_U_UPPBND_OFF (3u)


#define IFX_CPU_DPRE_RE_LEN (16u)


#define IFX_CPU_DPRE_RE_MSK (0xffffu)


#define IFX_CPU_DPRE_RE_OFF (0u)


#define IFX_CPU_DPWE_WE_LEN (16u)


#define IFX_CPU_DPWE_WE_MSK (0xffffu)


#define IFX_CPU_DPWE_WE_OFF (0u)


#define IFX_CPU_DSTR_ALN_LEN (1u)


#define IFX_CPU_DSTR_ALN_MSK (0x1u)


#define IFX_CPU_DSTR_ALN_OFF (24u)


#define IFX_CPU_DSTR_CAC_LEN (1u)


#define IFX_CPU_DSTR_CAC_MSK (0x1u)


#define IFX_CPU_DSTR_CAC_OFF (18u)


#define IFX_CPU_DSTR_CLE_LEN (1u)


#define IFX_CPU_DSTR_CLE_MSK (0x1u)


#define IFX_CPU_DSTR_CLE_OFF (20u)


#define IFX_CPU_DSTR_CRE_LEN (1u)


#define IFX_CPU_DSTR_CRE_MSK (0x1u)


#define IFX_CPU_DSTR_CRE_OFF (6u)


#define IFX_CPU_DSTR_DTME_LEN (1u)


#define IFX_CPU_DSTR_DTME_MSK (0x1u)


#define IFX_CPU_DSTR_DTME_OFF (14u)


#define IFX_CPU_DSTR_GAE_LEN (1u)


#define IFX_CPU_DSTR_GAE_MSK (0x1u)


#define IFX_CPU_DSTR_GAE_OFF (1u)


#define IFX_CPU_DSTR_LBE_LEN (1u)


#define IFX_CPU_DSTR_LBE_MSK (0x1u)


#define IFX_CPU_DSTR_LBE_OFF (2u)


#define IFX_CPU_DSTR_LOE_LEN (1u)


#define IFX_CPU_DSTR_LOE_MSK (0x1u)


#define IFX_CPU_DSTR_LOE_OFF (15u)


#define IFX_CPU_DSTR_MPE_LEN (1u)


#define IFX_CPU_DSTR_MPE_MSK (0x1u)


#define IFX_CPU_DSTR_MPE_OFF (19u)


#define IFX_CPU_DSTR_SCE_LEN (1u)


#define IFX_CPU_DSTR_SCE_MSK (0x1u)


#define IFX_CPU_DSTR_SCE_OFF (17u)


#define IFX_CPU_DSTR_SDE_LEN (1u)


#define IFX_CPU_DSTR_SDE_MSK (0x1u)


#define IFX_CPU_DSTR_SDE_OFF (16u)


#define IFX_CPU_DSTR_SRE_LEN (1u)


#define IFX_CPU_DSTR_SRE_MSK (0x1u)


#define IFX_CPU_DSTR_SRE_OFF (0u)


#define IFX_CPU_EXEVT_BBM_LEN (1u)


#define IFX_CPU_EXEVT_BBM_MSK (0x1u)


#define IFX_CPU_EXEVT_BBM_OFF (3u)


#define IFX_CPU_EXEVT_BOD_LEN (1u)


#define IFX_CPU_EXEVT_BOD_MSK (0x1u)


#define IFX_CPU_EXEVT_BOD_OFF (4u)


#define IFX_CPU_EXEVT_CNT_LEN (2u)


#define IFX_CPU_EXEVT_CNT_MSK (0x3u)


#define IFX_CPU_EXEVT_CNT_OFF (6u)


#define IFX_CPU_EXEVT_EVTA_LEN (3u)


#define IFX_CPU_EXEVT_EVTA_MSK (0x7u)


#define IFX_CPU_EXEVT_EVTA_OFF (0u)


#define IFX_CPU_EXEVT_SUSP_LEN (1u)


#define IFX_CPU_EXEVT_SUSP_MSK (0x1u)


#define IFX_CPU_EXEVT_SUSP_OFF (5u)


#define IFX_CPU_FCX_FCXO_LEN (16u)


#define IFX_CPU_FCX_FCXO_MSK (0xffffu)


#define IFX_CPU_FCX_FCXO_OFF (0u)


#define IFX_CPU_FCX_FCXS_LEN (4u)


#define IFX_CPU_FCX_FCXS_MSK (0xfu)


#define IFX_CPU_FCX_FCXS_OFF (16u)


#define IFX_CPU_FPU_TRAP_CON_FI_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FI_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FI_OFF (30u)


#define IFX_CPU_FPU_TRAP_CON_FIE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_OFF (22u)


#define IFX_CPU_FPU_TRAP_CON_FU_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FU_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FU_OFF (27u)


#define IFX_CPU_FPU_TRAP_CON_FUE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_OFF (19u)


#define IFX_CPU_FPU_TRAP_CON_FV_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FV_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FV_OFF (29u)


#define IFX_CPU_FPU_TRAP_CON_FVE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_OFF (21u)


#define IFX_CPU_FPU_TRAP_CON_FX_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FX_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FX_OFF (26u)


#define IFX_CPU_FPU_TRAP_CON_FXE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_OFF (18u)


#define IFX_CPU_FPU_TRAP_CON_FZ_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_OFF (28u)


#define IFX_CPU_FPU_TRAP_CON_FZE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_OFF (20u)


#define IFX_CPU_FPU_TRAP_CON_RM_LEN (2u)


#define IFX_CPU_FPU_TRAP_CON_RM_MSK (0x3u)


#define IFX_CPU_FPU_TRAP_CON_RM_OFF (8u)


#define IFX_CPU_FPU_TRAP_CON_TCL_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_OFF (1u)


#define IFX_CPU_FPU_TRAP_CON_TST_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TST_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TST_OFF (0u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_LEN (4u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_MSK (0xfu)


#define IFX_CPU_FPU_TRAP_OPC_DREG_OFF (16u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_LEN (1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_OFF (8u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_LEN (8u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_MSK (0xffu)


#define IFX_CPU_FPU_TRAP_OPC_OPC_OFF (0u)


#define IFX_CPU_FPU_TRAP_PC_PC_LEN (32u)


#define IFX_CPU_FPU_TRAP_PC_PC_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_PC_PC_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_OFF (0u)


#define IFX_CPU_ICNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_ICNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_ICNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_ICNT_SOVF_LEN (1u)


#define IFX_CPU_ICNT_SOVF_MSK (0x1u)


#define IFX_CPU_ICNT_SOVF_OFF (31u)


#define IFX_CPU_ICR_CCPN_LEN (10u)


#define IFX_CPU_ICR_CCPN_MSK (0x3ffu)


#define IFX_CPU_ICR_CCPN_OFF (0u)


#define IFX_CPU_ICR_IE_LEN (1u)


#define IFX_CPU_ICR_IE_MSK (0x1u)


#define IFX_CPU_ICR_IE_OFF (15u)


#define IFX_CPU_ICR_PIPN_LEN (10u)


#define IFX_CPU_ICR_PIPN_MSK (0x3ffu)


#define IFX_CPU_ICR_PIPN_OFF (16u)


#define IFX_CPU_ISP_ISP_LEN (32u)


#define IFX_CPU_ISP_ISP_MSK (0xffffffffu)


#define IFX_CPU_ISP_ISP_OFF (0u)


#define IFX_CPU_LCX_LCXO_LEN (16u)


#define IFX_CPU_LCX_LCXO_MSK (0xffffu)


#define IFX_CPU_LCX_LCXO_OFF (0u)


#define IFX_CPU_LCX_LCXS_LEN (4u)


#define IFX_CPU_LCX_LCXS_MSK (0xfu)


#define IFX_CPU_LCX_LCXS_OFF (16u)


#define IFX_CPU_M1CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M1CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M1CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M1CNT_SOVF_LEN (1u)


#define IFX_CPU_M1CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M1CNT_SOVF_OFF (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M2CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M2CNT_SOVF_LEN (1u)


#define IFX_CPU_M2CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M2CNT_SOVF_OFF (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M3CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M3CNT_SOVF_LEN (1u)


#define IFX_CPU_M3CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M3CNT_SOVF_OFF (31u)


#define IFX_CPU_PC_PC_LEN (31u)


#define IFX_CPU_PC_PC_MSK (0x7fffffffu)


#define IFX_CPU_PC_PC_OFF (1u)


#define IFX_CPU_PCON0_PCBYP_LEN (1u)


#define IFX_CPU_PCON0_PCBYP_MSK (0x1u)


#define IFX_CPU_PCON0_PCBYP_OFF (1u)


#define IFX_CPU_PCON1_PBINV_LEN (1u)


#define IFX_CPU_PCON1_PBINV_MSK (0x1u)


#define IFX_CPU_PCON1_PBINV_OFF (1u)


#define IFX_CPU_PCON1_PCINV_LEN (1u)


#define IFX_CPU_PCON1_PCINV_MSK (0x1u)


#define IFX_CPU_PCON1_PCINV_OFF (0u)


#define IFX_CPU_PCON2_PCACHE_SZE_LEN (16u)


#define IFX_CPU_PCON2_PCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PCACHE_SZE_OFF (0u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_LEN (16u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PSCRATCH_SZE_OFF (16u)


#define IFX_CPU_PCXI_PCPN_LEN (10u)


#define IFX_CPU_PCXI_PCPN_MSK (0x3ffu)


#define IFX_CPU_PCXI_PCPN_OFF (22u)


#define IFX_CPU_PCXI_PCXO_LEN (16u)


#define IFX_CPU_PCXI_PCXO_MSK (0xffffu)


#define IFX_CPU_PCXI_PCXO_OFF (0u)


#define IFX_CPU_PCXI_PCXS_LEN (4u)


#define IFX_CPU_PCXI_PCXS_MSK (0xfu)


#define IFX_CPU_PCXI_PCXS_OFF (16u)


#define IFX_CPU_PCXI_PIE_LEN (1u)


#define IFX_CPU_PCXI_PIE_MSK (0x1u)


#define IFX_CPU_PCXI_PIE_OFF (21u)


#define IFX_CPU_PCXI_UL_LEN (1u)


#define IFX_CPU_PCXI_UL_MSK (0x1u)


#define IFX_CPU_PCXI_UL_OFF (20u)


#define IFX_CPU_PIEAR_TA_LEN (32u)


#define IFX_CPU_PIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_PIEAR_TA_OFF (0u)


#define IFX_CPU_PIETR_E_INFO_LEN (6u)


#define IFX_CPU_PIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_PIETR_E_INFO_OFF (5u)


#define IFX_CPU_PIETR_IE_BI_LEN (1u)


#define IFX_CPU_PIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BI_OFF (4u)


#define IFX_CPU_PIETR_IE_BS_LEN (1u)


#define IFX_CPU_PIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BS_OFF (13u)


#define IFX_CPU_PIETR_IE_C_LEN (1u)


#define IFX_CPU_PIETR_IE_C_MSK (0x1u)


#define IFX_CPU_PIETR_IE_C_OFF (2u)


#define IFX_CPU_PIETR_IE_DUAL_LEN (1u)


#define IFX_CPU_PIETR_IE_DUAL_MSK (0x1u)


#define IFX_CPU_PIETR_IE_DUAL_OFF (11u)


#define IFX_CPU_PIETR_IE_S_LEN (1u)


#define IFX_CPU_PIETR_IE_S_MSK (0x1u)


#define IFX_CPU_PIETR_IE_S_OFF (3u)


#define IFX_CPU_PIETR_IE_SP_LEN (1u)


#define IFX_CPU_PIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_PIETR_IE_SP_OFF (12u)


#define IFX_CPU_PIETR_IE_T_LEN (1u)


#define IFX_CPU_PIETR_IE_T_MSK (0x1u)


#define IFX_CPU_PIETR_IE_T_OFF (1u)


#define IFX_CPU_PIETR_IED_LEN (1u)


#define IFX_CPU_PIETR_IED_MSK (0x1u)


#define IFX_CPU_PIETR_IED_OFF (0u)


#define IFX_CPU_PMA0_DAC_LEN (3u)


#define IFX_CPU_PMA0_DAC_MSK (0x7u)


#define IFX_CPU_PMA0_DAC_OFF (13u)


#define IFX_CPU_PMA1_CAC_LEN (2u)


#define IFX_CPU_PMA1_CAC_MSK (0x3u)


#define IFX_CPU_PMA1_CAC_OFF (14u)


#define IFX_CPU_PMA2_PSI_LEN (16u)


#define IFX_CPU_PMA2_PSI_MSK (0xffffu)


#define IFX_CPU_PMA2_PSI_OFF (0u)


#define IFX_CPU_PSTR_FBE_LEN (1u)


#define IFX_CPU_PSTR_FBE_MSK (0x1u)


#define IFX_CPU_PSTR_FBE_OFF (2u)


#define IFX_CPU_PSTR_FME_LEN (1u)


#define IFX_CPU_PSTR_FME_MSK (0x1u)


#define IFX_CPU_PSTR_FME_OFF (14u)


#define IFX_CPU_PSTR_FPE_LEN (1u)


#define IFX_CPU_PSTR_FPE_MSK (0x1u)


#define IFX_CPU_PSTR_FPE_OFF (12u)


#define IFX_CPU_PSTR_FRE_LEN (1u)


#define IFX_CPU_PSTR_FRE_MSK (0x1u)


#define IFX_CPU_PSTR_FRE_OFF (0u)


#define IFX_CPU_PSW_AV_LEN (1u)


#define IFX_CPU_PSW_AV_MSK (0x1u)


#define IFX_CPU_PSW_AV_OFF (28u)


#define IFX_CPU_PSW_C_LEN (1u)


#define IFX_CPU_PSW_C_MSK (0x1u)


#define IFX_CPU_PSW_C_OFF (31u)


#define IFX_CPU_PSW_CDC_LEN (7u)


#define IFX_CPU_PSW_CDC_MSK (0x7fu)


#define IFX_CPU_PSW_CDC_OFF (0u)


#define IFX_CPU_PSW_CDE_LEN (1u)


#define IFX_CPU_PSW_CDE_MSK (0x1u)


#define IFX_CPU_PSW_CDE_OFF (7u)


#define IFX_CPU_PSW_GW_LEN (1u)


#define IFX_CPU_PSW_GW_MSK (0x1u)


#define IFX_CPU_PSW_GW_OFF (8u)


#define IFX_CPU_PSW_IO_LEN (2u)


#define IFX_CPU_PSW_IO_MSK (0x3u)


#define IFX_CPU_PSW_IO_OFF (10u)


#define IFX_CPU_PSW_IS_LEN (1u)


#define IFX_CPU_PSW_IS_MSK (0x1u)


#define IFX_CPU_PSW_IS_OFF (9u)


#define IFX_CPU_PSW_PRS_LEN (2u)


#define IFX_CPU_PSW_PRS_MSK (0x3u)


#define IFX_CPU_PSW_PRS_OFF (12u)


#define IFX_CPU_PSW_S_LEN (1u)


#define IFX_CPU_PSW_S_MSK (0x1u)


#define IFX_CPU_PSW_S_OFF (14u)


#define IFX_CPU_PSW_SAV_LEN (1u)


#define IFX_CPU_PSW_SAV_MSK (0x1u)


#define IFX_CPU_PSW_SAV_OFF (27u)


#define IFX_CPU_PSW_SV_LEN (1u)


#define IFX_CPU_PSW_SV_MSK (0x1u)


#define IFX_CPU_PSW_SV_OFF (29u)


#define IFX_CPU_PSW_V_LEN (1u)


#define IFX_CPU_PSW_V_MSK (0x1u)


#define IFX_CPU_PSW_V_OFF (30u)


#define IFX_CPU_SEGEN_ADFLIP_LEN (8u)


#define IFX_CPU_SEGEN_ADFLIP_MSK (0xffu)


#define IFX_CPU_SEGEN_ADFLIP_OFF (0u)


#define IFX_CPU_SEGEN_ADTYPE_LEN (2u)


#define IFX_CPU_SEGEN_ADTYPE_MSK (0x3u)


#define IFX_CPU_SEGEN_ADTYPE_OFF (8u)


#define IFX_CPU_SEGEN_AE_LEN (1u)


#define IFX_CPU_SEGEN_AE_MSK (0x1u)


#define IFX_CPU_SEGEN_AE_OFF (31u)


#define IFX_CPU_SMACON_DC_LEN (1u)


#define IFX_CPU_SMACON_DC_MSK (0x1u)


#define IFX_CPU_SMACON_DC_OFF (8u)


#define IFX_CPU_SMACON_DT_LEN (1u)


#define IFX_CPU_SMACON_DT_MSK (0x1u)


#define IFX_CPU_SMACON_DT_OFF (10u)


#define IFX_CPU_SMACON_IODT_LEN (1u)


#define IFX_CPU_SMACON_IODT_MSK (0x1u)


#define IFX_CPU_SMACON_IODT_OFF (24u)


#define IFX_CPU_SMACON_PC_LEN (1u)


#define IFX_CPU_SMACON_PC_MSK (0x1u)


#define IFX_CPU_SMACON_PC_OFF (0u)


#define IFX_CPU_SMACON_PT_LEN (1u)


#define IFX_CPU_SMACON_PT_MSK (0x1u)


#define IFX_CPU_SMACON_PT_OFF (2u)


#define IFX_CPU_SPROT_ACCENA_EN_LEN (32u)


#define IFX_CPU_SPROT_ACCENA_EN_MSK (0xffffffffu)


#define IFX_CPU_SPROT_ACCENA_EN_OFF (0u)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_LEN (32u)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_MSK (0xffffffffu)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_OFF (0u)


#define IFX_CPU_SPROT_RGN_LA_ADDR_LEN (27u)


#define IFX_CPU_SPROT_RGN_LA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_SPROT_RGN_LA_ADDR_OFF (5u)


#define IFX_CPU_SPROT_RGN_UA_ADDR_LEN (27u)


#define IFX_CPU_SPROT_RGN_UA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_SPROT_RGN_UA_ADDR_OFF (5u)


#define IFX_CPU_SWEVT_BBM_LEN (1u)


#define IFX_CPU_SWEVT_BBM_MSK (0x1u)


#define IFX_CPU_SWEVT_BBM_OFF (3u)


#define IFX_CPU_SWEVT_BOD_LEN (1u)


#define IFX_CPU_SWEVT_BOD_MSK (0x1u)


#define IFX_CPU_SWEVT_BOD_OFF (4u)


#define IFX_CPU_SWEVT_CNT_LEN (2u)


#define IFX_CPU_SWEVT_CNT_MSK (0x3u)


#define IFX_CPU_SWEVT_CNT_OFF (6u)


#define IFX_CPU_SWEVT_EVTA_LEN (3u)


#define IFX_CPU_SWEVT_EVTA_MSK (0x7u)


#define IFX_CPU_SWEVT_EVTA_OFF (0u)


#define IFX_CPU_SWEVT_SUSP_LEN (1u)


#define IFX_CPU_SWEVT_SUSP_MSK (0x1u)


#define IFX_CPU_SWEVT_SUSP_OFF (5u)


#define IFX_CPU_SYSCON_FCDSF_LEN (1u)


#define IFX_CPU_SYSCON_FCDSF_MSK (0x1u)


#define IFX_CPU_SYSCON_FCDSF_OFF (0u)


#define IFX_CPU_SYSCON_IS_LEN (1u)


#define IFX_CPU_SYSCON_IS_MSK (0x1u)


#define IFX_CPU_SYSCON_IS_OFF (3u)


#define IFX_CPU_SYSCON_IT_LEN (1u)


#define IFX_CPU_SYSCON_IT_MSK (0x1u)


#define IFX_CPU_SYSCON_IT_OFF (4u)


#define IFX_CPU_SYSCON_PROTEN_LEN (1u)


#define IFX_CPU_SYSCON_PROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_PROTEN_OFF (1u)


#define IFX_CPU_SYSCON_RES_LEN (11u)


#define IFX_CPU_SYSCON_RES_MSK (0x7ffu)


#define IFX_CPU_SYSCON_RES_OFF (5u)


#define IFX_CPU_SYSCON_TPROTEN_LEN (1u)


#define IFX_CPU_SYSCON_TPROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_TPROTEN_OFF (2u)


#define IFX_CPU_SYSCON_U1_IED_LEN (1u)


#define IFX_CPU_SYSCON_U1_IED_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IED_OFF (16u)


#define IFX_CPU_SYSCON_U1_IOS_LEN (1u)


#define IFX_CPU_SYSCON_U1_IOS_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IOS_OFF (17u)


#define IFX_CPU_TASK_ASI_ASI_LEN (5u)


#define IFX_CPU_TASK_ASI_ASI_MSK (0x1fu)


#define IFX_CPU_TASK_ASI_ASI_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP0_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP0_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP0_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP1_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP1_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP1_OFF (1u)


#define IFX_CPU_TPS_CON_TEXP2_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP2_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP2_OFF (2u)


#define IFX_CPU_TPS_CON_TTRAP_LEN (1u)


#define IFX_CPU_TPS_CON_TTRAP_MSK (0x1u)


#define IFX_CPU_TPS_CON_TTRAP_OFF (16u)


#define IFX_CPU_TPS_TIMER_TIMER_LEN (32u)


#define IFX_CPU_TPS_TIMER_TIMER_MSK (0xffffffffu)


#define IFX_CPU_TPS_TIMER_TIMER_OFF (0u)


#define IFX_CPU_TR_ADR_ADDR_LEN (32u)


#define IFX_CPU_TR_ADR_ADDR_MSK (0xffffffffu)


#define IFX_CPU_TR_ADR_ADDR_OFF (0u)


#define IFX_CPU_TR_EVT_ALD_LEN (1u)


#define IFX_CPU_TR_EVT_ALD_MSK (0x1u)


#define IFX_CPU_TR_EVT_ALD_OFF (28u)


#define IFX_CPU_TR_EVT_ASI_EN_LEN (1u)


#define IFX_CPU_TR_EVT_ASI_EN_MSK (0x1u)


#define IFX_CPU_TR_EVT_ASI_EN_OFF (15u)


#define IFX_CPU_TR_EVT_ASI_LEN (5u)


#define IFX_CPU_TR_EVT_ASI_MSK (0x1fu)


#define IFX_CPU_TR_EVT_ASI_OFF (16u)


#define IFX_CPU_TR_EVT_AST_LEN (1u)


#define IFX_CPU_TR_EVT_AST_MSK (0x1u)


#define IFX_CPU_TR_EVT_AST_OFF (27u)


#define IFX_CPU_TR_EVT_BBM_LEN (1u)


#define IFX_CPU_TR_EVT_BBM_MSK (0x1u)


#define IFX_CPU_TR_EVT_BBM_OFF (3u)


#define IFX_CPU_TR_EVT_BOD_LEN (1u)


#define IFX_CPU_TR_EVT_BOD_MSK (0x1u)


#define IFX_CPU_TR_EVT_BOD_OFF (4u)


#define IFX_CPU_TR_EVT_CNT_LEN (2u)


#define IFX_CPU_TR_EVT_CNT_MSK (0x3u)


#define IFX_CPU_TR_EVT_CNT_OFF (6u)


#define IFX_CPU_TR_EVT_EVTA_LEN (3u)


#define IFX_CPU_TR_EVT_EVTA_MSK (0x7u)


#define IFX_CPU_TR_EVT_EVTA_OFF (0u)


#define IFX_CPU_TR_EVT_RNG_LEN (1u)


#define IFX_CPU_TR_EVT_RNG_MSK (0x1u)


#define IFX_CPU_TR_EVT_RNG_OFF (13u)


#define IFX_CPU_TR_EVT_SUSP_LEN (1u)


#define IFX_CPU_TR_EVT_SUSP_MSK (0x1u)


#define IFX_CPU_TR_EVT_SUSP_OFF (5u)


#define IFX_CPU_TR_EVT_TYP_LEN (1u)


#define IFX_CPU_TR_EVT_TYP_MSK (0x1u)


#define IFX_CPU_TR_EVT_TYP_OFF (12u)


#define IFX_CPU_TRIG_ACC_T0_LEN (1u)


#define IFX_CPU_TRIG_ACC_T0_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T0_OFF (0u)


#define IFX_CPU_TRIG_ACC_T1_LEN (1u)


#define IFX_CPU_TRIG_ACC_T1_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T1_OFF (1u)


#define IFX_CPU_TRIG_ACC_T2_LEN (1u)


#define IFX_CPU_TRIG_ACC_T2_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T2_OFF (2u)


#define IFX_CPU_TRIG_ACC_T3_LEN (1u)


#define IFX_CPU_TRIG_ACC_T3_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T3_OFF (3u)


#define IFX_CPU_TRIG_ACC_T4_LEN (1u)


#define IFX_CPU_TRIG_ACC_T4_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T4_OFF (4u)


#define IFX_CPU_TRIG_ACC_T5_LEN (1u)


#define IFX_CPU_TRIG_ACC_T5_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T5_OFF (5u)


#define IFX_CPU_TRIG_ACC_T6_LEN (1u)


#define IFX_CPU_TRIG_ACC_T6_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T6_OFF (6u)


#define IFX_CPU_TRIG_ACC_T7_LEN (1u)


#define IFX_CPU_TRIG_ACC_T7_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T7_OFF (7u)
# 19 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxstm_reg.h" 1 3
# 40 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxstm_reg.h" 3
#define IFXSTM_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxStm_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxStm_regdef.h" 3
#define IFXSTM_REGDEF_H 1







typedef struct _Ifx_STM_ACCEN0_Bits
{
    unsigned int EN0:1;
    unsigned int EN1:1;
    unsigned int EN2:1;
    unsigned int EN3:1;
    unsigned int EN4:1;
    unsigned int EN5:1;
    unsigned int EN6:1;
    unsigned int EN7:1;
    unsigned int EN8:1;
    unsigned int EN9:1;
    unsigned int EN10:1;
    unsigned int EN11:1;
    unsigned int EN12:1;
    unsigned int EN13:1;
    unsigned int EN14:1;
    unsigned int EN15:1;
    unsigned int EN16:1;
    unsigned int EN17:1;
    unsigned int EN18:1;
    unsigned int EN19:1;
    unsigned int EN20:1;
    unsigned int EN21:1;
    unsigned int EN22:1;
    unsigned int EN23:1;
    unsigned int EN24:1;
    unsigned int EN25:1;
    unsigned int EN26:1;
    unsigned int EN27:1;
    unsigned int EN28:1;
    unsigned int EN29:1;
    unsigned int EN30:1;
    unsigned int EN31:1;
} Ifx_STM_ACCEN0_Bits;


typedef struct _Ifx_STM_ACCEN1_Bits
{
    unsigned int reserved_0:32;
} Ifx_STM_ACCEN1_Bits;


typedef struct _Ifx_STM_CAP_Bits
{
    unsigned int STMCAP63_32:32;
} Ifx_STM_CAP_Bits;


typedef struct _Ifx_STM_CAPSV_Bits
{
    unsigned int STMCAP63_32:32;
} Ifx_STM_CAPSV_Bits;


typedef struct _Ifx_STM_CLC_Bits
{
    unsigned int DISR:1;
    unsigned int DISS:1;
    unsigned int reserved_2:1;
    unsigned int EDIS:1;
    unsigned int reserved_4:28;
} Ifx_STM_CLC_Bits;


typedef struct _Ifx_STM_CMCON_Bits
{
    unsigned int MSIZE0:5;
    unsigned int reserved_5:3;
    unsigned int MSTART0:5;
    unsigned int reserved_13:3;
    unsigned int MSIZE1:5;
    unsigned int reserved_21:3;
    unsigned int MSTART1:5;
    unsigned int reserved_29:3;
} Ifx_STM_CMCON_Bits;


typedef struct _Ifx_STM_CMP_Bits
{
    unsigned int CMPVAL:32;
} Ifx_STM_CMP_Bits;


typedef struct _Ifx_STM_ICR_Bits
{
    unsigned int CMP0EN:1;
    unsigned int CMP0IR:1;
    unsigned int CMP0OS:1;
    unsigned int reserved_3:1;
    unsigned int CMP1EN:1;
    unsigned int CMP1IR:1;
    unsigned int CMP1OS:1;
    unsigned int reserved_7:25;
} Ifx_STM_ICR_Bits;


typedef struct _Ifx_STM_ID_Bits
{
    unsigned int MODREV:8;
    unsigned int MODTYPE:8;
    unsigned int MODNUMBER:16;
} Ifx_STM_ID_Bits;


typedef struct _Ifx_STM_ISCR_Bits
{
    unsigned int CMP0IRR:1;
    unsigned int CMP0IRS:1;
    unsigned int CMP1IRR:1;
    unsigned int CMP1IRS:1;
    unsigned int reserved_4:28;
} Ifx_STM_ISCR_Bits;


typedef struct _Ifx_STM_KRST0_Bits
{
    unsigned int RST:1;
    unsigned int RSTSTAT:1;
    unsigned int reserved_2:30;
} Ifx_STM_KRST0_Bits;


typedef struct _Ifx_STM_KRST1_Bits
{
    unsigned int RST:1;
    unsigned int reserved_1:31;
} Ifx_STM_KRST1_Bits;


typedef struct _Ifx_STM_KRSTCLR_Bits
{
    unsigned int CLR:1;
    unsigned int reserved_1:31;
} Ifx_STM_KRSTCLR_Bits;


typedef struct _Ifx_STM_OCS_Bits
{
    unsigned int reserved_0:24;
    unsigned int SUS:4;
    unsigned int SUS_P:1;
    unsigned int SUSSTA:1;
    unsigned int reserved_30:2;
} Ifx_STM_OCS_Bits;


typedef struct _Ifx_STM_TIM0_Bits
{
    unsigned int STM31_0:32;
} Ifx_STM_TIM0_Bits;


typedef struct _Ifx_STM_TIM0SV_Bits
{
    unsigned int STM31_0:32;
} Ifx_STM_TIM0SV_Bits;


typedef struct _Ifx_STM_TIM1_Bits
{
    unsigned int STM35_4:32;
} Ifx_STM_TIM1_Bits;


typedef struct _Ifx_STM_TIM2_Bits
{
    unsigned int STM39_8:32;
} Ifx_STM_TIM2_Bits;


typedef struct _Ifx_STM_TIM3_Bits
{
    unsigned int STM43_12:32;
} Ifx_STM_TIM3_Bits;


typedef struct _Ifx_STM_TIM4_Bits
{
    unsigned int STM47_16:32;
} Ifx_STM_TIM4_Bits;


typedef struct _Ifx_STM_TIM5_Bits
{
    unsigned int STM51_20:32;
} Ifx_STM_TIM5_Bits;


typedef struct _Ifx_STM_TIM6_Bits
{
    unsigned int STM63_32:32;
} Ifx_STM_TIM6_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_ACCEN0_Bits B;
} Ifx_STM_ACCEN0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_ACCEN1_Bits B;
} Ifx_STM_ACCEN1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_CAP_Bits B;
} Ifx_STM_CAP;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_CAPSV_Bits B;
} Ifx_STM_CAPSV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_CLC_Bits B;
} Ifx_STM_CLC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_CMCON_Bits B;
} Ifx_STM_CMCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_CMP_Bits B;
} Ifx_STM_CMP;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_ICR_Bits B;
} Ifx_STM_ICR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_ID_Bits B;
} Ifx_STM_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_ISCR_Bits B;
} Ifx_STM_ISCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_KRST0_Bits B;
} Ifx_STM_KRST0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_KRST1_Bits B;
} Ifx_STM_KRST1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_KRSTCLR_Bits B;
} Ifx_STM_KRSTCLR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_OCS_Bits B;
} Ifx_STM_OCS;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM0_Bits B;
} Ifx_STM_TIM0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM0SV_Bits B;
} Ifx_STM_TIM0SV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM1_Bits B;
} Ifx_STM_TIM1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM2_Bits B;
} Ifx_STM_TIM2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM3_Bits B;
} Ifx_STM_TIM3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM4_Bits B;
} Ifx_STM_TIM4;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM5_Bits B;
} Ifx_STM_TIM5;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_STM_TIM6_Bits B;
} Ifx_STM_TIM6;
# 429 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxStm_regdef.h" 3
typedef volatile struct _Ifx_STM
{
    Ifx_STM_CLC CLC;
    unsigned char reserved_4[4];
    Ifx_STM_ID ID;
    unsigned char reserved_C[4];
    Ifx_STM_TIM0 TIM0;
    Ifx_STM_TIM1 TIM1;
    Ifx_STM_TIM2 TIM2;
    Ifx_STM_TIM3 TIM3;
    Ifx_STM_TIM4 TIM4;
    Ifx_STM_TIM5 TIM5;
    Ifx_STM_TIM6 TIM6;
    Ifx_STM_CAP CAP;
    Ifx_STM_CMP CMP[2];
    Ifx_STM_CMCON CMCON;
    Ifx_STM_ICR ICR;
    Ifx_STM_ISCR ISCR;
    unsigned char reserved_44[12];
    Ifx_STM_TIM0SV TIM0SV;
    Ifx_STM_CAPSV CAPSV;
    unsigned char reserved_58[144];
    Ifx_STM_OCS OCS;
    Ifx_STM_KRSTCLR KRSTCLR;
    Ifx_STM_KRST1 KRST1;
    Ifx_STM_KRST0 KRST0;
    Ifx_STM_ACCEN1 ACCEN1;
    Ifx_STM_ACCEN0 ACCEN0;
} Ifx_STM;
# 43 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxstm_reg.h" 2 3





#define MODULE_STM0 (*(Ifx_STM*)0xF0000000u)


#define MODULE_STM1 (*(Ifx_STM*)0xF0000100u)


#define MODULE_STM2 (*(Ifx_STM*)0xF0000200u)







#define STM0_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00000FCu)


#define STM0_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00000F8u)


#define STM0_CAP (*(volatile Ifx_STM_CAP*)0xF000002Cu)


#define STM0_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0000054u)


#define STM0_CLC (*(volatile Ifx_STM_CLC*)0xF0000000u)


#define STM0_CMCON (*(volatile Ifx_STM_CMCON*)0xF0000038u)


#define STM0_CMP0 (*(volatile Ifx_STM_CMP*)0xF0000030u)


#define STM0_CMP1 (*(volatile Ifx_STM_CMP*)0xF0000034u)


#define STM0_ICR (*(volatile Ifx_STM_ICR*)0xF000003Cu)


#define STM0_ID (*(volatile Ifx_STM_ID*)0xF0000008u)


#define STM0_ISCR (*(volatile Ifx_STM_ISCR*)0xF0000040u)


#define STM0_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00000F4u)


#define STM0_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00000F0u)


#define STM0_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00000ECu)


#define STM0_OCS (*(volatile Ifx_STM_OCS*)0xF00000E8u)


#define STM0_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0000010u)


#define STM0_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0000050u)


#define STM0_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0000014u)


#define STM0_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0000018u)


#define STM0_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000001Cu)


#define STM0_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0000020u)


#define STM0_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0000024u)


#define STM0_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0000028u)







#define STM1_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00001FCu)


#define STM1_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00001F8u)


#define STM1_CAP (*(volatile Ifx_STM_CAP*)0xF000012Cu)


#define STM1_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0000154u)


#define STM1_CLC (*(volatile Ifx_STM_CLC*)0xF0000100u)


#define STM1_CMCON (*(volatile Ifx_STM_CMCON*)0xF0000138u)


#define STM1_CMP0 (*(volatile Ifx_STM_CMP*)0xF0000130u)


#define STM1_CMP1 (*(volatile Ifx_STM_CMP*)0xF0000134u)


#define STM1_ICR (*(volatile Ifx_STM_ICR*)0xF000013Cu)


#define STM1_ID (*(volatile Ifx_STM_ID*)0xF0000108u)


#define STM1_ISCR (*(volatile Ifx_STM_ISCR*)0xF0000140u)


#define STM1_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00001F4u)


#define STM1_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00001F0u)


#define STM1_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00001ECu)


#define STM1_OCS (*(volatile Ifx_STM_OCS*)0xF00001E8u)


#define STM1_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0000110u)


#define STM1_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0000150u)


#define STM1_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0000114u)


#define STM1_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0000118u)


#define STM1_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000011Cu)


#define STM1_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0000120u)


#define STM1_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0000124u)


#define STM1_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0000128u)







#define STM2_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00002FCu)


#define STM2_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00002F8u)


#define STM2_CAP (*(volatile Ifx_STM_CAP*)0xF000022Cu)


#define STM2_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0000254u)


#define STM2_CLC (*(volatile Ifx_STM_CLC*)0xF0000200u)


#define STM2_CMCON (*(volatile Ifx_STM_CMCON*)0xF0000238u)


#define STM2_CMP0 (*(volatile Ifx_STM_CMP*)0xF0000230u)


#define STM2_CMP1 (*(volatile Ifx_STM_CMP*)0xF0000234u)


#define STM2_ICR (*(volatile Ifx_STM_ICR*)0xF000023Cu)


#define STM2_ID (*(volatile Ifx_STM_ID*)0xF0000208u)


#define STM2_ISCR (*(volatile Ifx_STM_ISCR*)0xF0000240u)


#define STM2_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00002F4u)


#define STM2_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00002F0u)


#define STM2_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00002ECu)


#define STM2_OCS (*(volatile Ifx_STM_OCS*)0xF00002E8u)


#define STM2_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0000210u)


#define STM2_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0000250u)


#define STM2_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0000214u)


#define STM2_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0000218u)


#define STM2_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000021Cu)


#define STM2_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0000220u)


#define STM2_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0000224u)


#define STM2_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0000228u)
# 20 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxstm_bf.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxstm_bf.h" 3
#define IFXSTM_BF_H 1






#define IFX_STM_ACCEN0_EN0_LEN (1u)


#define IFX_STM_ACCEN0_EN0_MSK (0x1u)


#define IFX_STM_ACCEN0_EN0_OFF (0u)


#define IFX_STM_ACCEN0_EN10_LEN (1u)


#define IFX_STM_ACCEN0_EN10_MSK (0x1u)


#define IFX_STM_ACCEN0_EN10_OFF (10u)


#define IFX_STM_ACCEN0_EN11_LEN (1u)


#define IFX_STM_ACCEN0_EN11_MSK (0x1u)


#define IFX_STM_ACCEN0_EN11_OFF (11u)


#define IFX_STM_ACCEN0_EN12_LEN (1u)


#define IFX_STM_ACCEN0_EN12_MSK (0x1u)


#define IFX_STM_ACCEN0_EN12_OFF (12u)


#define IFX_STM_ACCEN0_EN13_LEN (1u)


#define IFX_STM_ACCEN0_EN13_MSK (0x1u)


#define IFX_STM_ACCEN0_EN13_OFF (13u)


#define IFX_STM_ACCEN0_EN14_LEN (1u)


#define IFX_STM_ACCEN0_EN14_MSK (0x1u)


#define IFX_STM_ACCEN0_EN14_OFF (14u)


#define IFX_STM_ACCEN0_EN15_LEN (1u)


#define IFX_STM_ACCEN0_EN15_MSK (0x1u)


#define IFX_STM_ACCEN0_EN15_OFF (15u)


#define IFX_STM_ACCEN0_EN16_LEN (1u)


#define IFX_STM_ACCEN0_EN16_MSK (0x1u)


#define IFX_STM_ACCEN0_EN16_OFF (16u)


#define IFX_STM_ACCEN0_EN17_LEN (1u)


#define IFX_STM_ACCEN0_EN17_MSK (0x1u)


#define IFX_STM_ACCEN0_EN17_OFF (17u)


#define IFX_STM_ACCEN0_EN18_LEN (1u)


#define IFX_STM_ACCEN0_EN18_MSK (0x1u)


#define IFX_STM_ACCEN0_EN18_OFF (18u)


#define IFX_STM_ACCEN0_EN19_LEN (1u)


#define IFX_STM_ACCEN0_EN19_MSK (0x1u)


#define IFX_STM_ACCEN0_EN19_OFF (19u)


#define IFX_STM_ACCEN0_EN1_LEN (1u)


#define IFX_STM_ACCEN0_EN1_MSK (0x1u)


#define IFX_STM_ACCEN0_EN1_OFF (1u)


#define IFX_STM_ACCEN0_EN20_LEN (1u)


#define IFX_STM_ACCEN0_EN20_MSK (0x1u)


#define IFX_STM_ACCEN0_EN20_OFF (20u)


#define IFX_STM_ACCEN0_EN21_LEN (1u)


#define IFX_STM_ACCEN0_EN21_MSK (0x1u)


#define IFX_STM_ACCEN0_EN21_OFF (21u)


#define IFX_STM_ACCEN0_EN22_LEN (1u)


#define IFX_STM_ACCEN0_EN22_MSK (0x1u)


#define IFX_STM_ACCEN0_EN22_OFF (22u)


#define IFX_STM_ACCEN0_EN23_LEN (1u)


#define IFX_STM_ACCEN0_EN23_MSK (0x1u)


#define IFX_STM_ACCEN0_EN23_OFF (23u)


#define IFX_STM_ACCEN0_EN24_LEN (1u)


#define IFX_STM_ACCEN0_EN24_MSK (0x1u)


#define IFX_STM_ACCEN0_EN24_OFF (24u)


#define IFX_STM_ACCEN0_EN25_LEN (1u)


#define IFX_STM_ACCEN0_EN25_MSK (0x1u)


#define IFX_STM_ACCEN0_EN25_OFF (25u)


#define IFX_STM_ACCEN0_EN26_LEN (1u)


#define IFX_STM_ACCEN0_EN26_MSK (0x1u)


#define IFX_STM_ACCEN0_EN26_OFF (26u)


#define IFX_STM_ACCEN0_EN27_LEN (1u)


#define IFX_STM_ACCEN0_EN27_MSK (0x1u)


#define IFX_STM_ACCEN0_EN27_OFF (27u)


#define IFX_STM_ACCEN0_EN28_LEN (1u)


#define IFX_STM_ACCEN0_EN28_MSK (0x1u)


#define IFX_STM_ACCEN0_EN28_OFF (28u)


#define IFX_STM_ACCEN0_EN29_LEN (1u)


#define IFX_STM_ACCEN0_EN29_MSK (0x1u)


#define IFX_STM_ACCEN0_EN29_OFF (29u)


#define IFX_STM_ACCEN0_EN2_LEN (1u)


#define IFX_STM_ACCEN0_EN2_MSK (0x1u)


#define IFX_STM_ACCEN0_EN2_OFF (2u)


#define IFX_STM_ACCEN0_EN30_LEN (1u)


#define IFX_STM_ACCEN0_EN30_MSK (0x1u)


#define IFX_STM_ACCEN0_EN30_OFF (30u)


#define IFX_STM_ACCEN0_EN31_LEN (1u)


#define IFX_STM_ACCEN0_EN31_MSK (0x1u)


#define IFX_STM_ACCEN0_EN31_OFF (31u)


#define IFX_STM_ACCEN0_EN3_LEN (1u)


#define IFX_STM_ACCEN0_EN3_MSK (0x1u)


#define IFX_STM_ACCEN0_EN3_OFF (3u)


#define IFX_STM_ACCEN0_EN4_LEN (1u)


#define IFX_STM_ACCEN0_EN4_MSK (0x1u)


#define IFX_STM_ACCEN0_EN4_OFF (4u)


#define IFX_STM_ACCEN0_EN5_LEN (1u)


#define IFX_STM_ACCEN0_EN5_MSK (0x1u)


#define IFX_STM_ACCEN0_EN5_OFF (5u)


#define IFX_STM_ACCEN0_EN6_LEN (1u)


#define IFX_STM_ACCEN0_EN6_MSK (0x1u)


#define IFX_STM_ACCEN0_EN6_OFF (6u)


#define IFX_STM_ACCEN0_EN7_LEN (1u)


#define IFX_STM_ACCEN0_EN7_MSK (0x1u)


#define IFX_STM_ACCEN0_EN7_OFF (7u)


#define IFX_STM_ACCEN0_EN8_LEN (1u)


#define IFX_STM_ACCEN0_EN8_MSK (0x1u)


#define IFX_STM_ACCEN0_EN8_OFF (8u)


#define IFX_STM_ACCEN0_EN9_LEN (1u)


#define IFX_STM_ACCEN0_EN9_MSK (0x1u)


#define IFX_STM_ACCEN0_EN9_OFF (9u)


#define IFX_STM_CAP_STMCAP63_32_LEN (32u)


#define IFX_STM_CAP_STMCAP63_32_MSK (0xffffffffu)


#define IFX_STM_CAP_STMCAP63_32_OFF (0u)


#define IFX_STM_CAPSV_STMCAP63_32_LEN (32u)


#define IFX_STM_CAPSV_STMCAP63_32_MSK (0xffffffffu)


#define IFX_STM_CAPSV_STMCAP63_32_OFF (0u)


#define IFX_STM_CLC_DISR_LEN (1u)


#define IFX_STM_CLC_DISR_MSK (0x1u)


#define IFX_STM_CLC_DISR_OFF (0u)


#define IFX_STM_CLC_DISS_LEN (1u)


#define IFX_STM_CLC_DISS_MSK (0x1u)


#define IFX_STM_CLC_DISS_OFF (1u)


#define IFX_STM_CLC_EDIS_LEN (1u)


#define IFX_STM_CLC_EDIS_MSK (0x1u)


#define IFX_STM_CLC_EDIS_OFF (3u)


#define IFX_STM_CMCON_MSIZE0_LEN (5u)


#define IFX_STM_CMCON_MSIZE0_MSK (0x1fu)


#define IFX_STM_CMCON_MSIZE0_OFF (0u)


#define IFX_STM_CMCON_MSIZE1_LEN (5u)


#define IFX_STM_CMCON_MSIZE1_MSK (0x1fu)


#define IFX_STM_CMCON_MSIZE1_OFF (16u)


#define IFX_STM_CMCON_MSTART0_LEN (5u)


#define IFX_STM_CMCON_MSTART0_MSK (0x1fu)


#define IFX_STM_CMCON_MSTART0_OFF (8u)


#define IFX_STM_CMCON_MSTART1_LEN (5u)


#define IFX_STM_CMCON_MSTART1_MSK (0x1fu)


#define IFX_STM_CMCON_MSTART1_OFF (24u)


#define IFX_STM_CMP_CMPVAL_LEN (32u)


#define IFX_STM_CMP_CMPVAL_MSK (0xffffffffu)


#define IFX_STM_CMP_CMPVAL_OFF (0u)


#define IFX_STM_ICR_CMP0EN_LEN (1u)


#define IFX_STM_ICR_CMP0EN_MSK (0x1u)


#define IFX_STM_ICR_CMP0EN_OFF (0u)


#define IFX_STM_ICR_CMP0IR_LEN (1u)


#define IFX_STM_ICR_CMP0IR_MSK (0x1u)


#define IFX_STM_ICR_CMP0IR_OFF (1u)


#define IFX_STM_ICR_CMP0OS_LEN (1u)


#define IFX_STM_ICR_CMP0OS_MSK (0x1u)


#define IFX_STM_ICR_CMP0OS_OFF (2u)


#define IFX_STM_ICR_CMP1EN_LEN (1u)


#define IFX_STM_ICR_CMP1EN_MSK (0x1u)


#define IFX_STM_ICR_CMP1EN_OFF (4u)


#define IFX_STM_ICR_CMP1IR_LEN (1u)


#define IFX_STM_ICR_CMP1IR_MSK (0x1u)


#define IFX_STM_ICR_CMP1IR_OFF (5u)


#define IFX_STM_ICR_CMP1OS_LEN (1u)


#define IFX_STM_ICR_CMP1OS_MSK (0x1u)


#define IFX_STM_ICR_CMP1OS_OFF (6u)


#define IFX_STM_ID_MODNUMBER_LEN (16u)


#define IFX_STM_ID_MODNUMBER_MSK (0xffffu)


#define IFX_STM_ID_MODNUMBER_OFF (16u)


#define IFX_STM_ID_MODREV_LEN (8u)


#define IFX_STM_ID_MODREV_MSK (0xffu)


#define IFX_STM_ID_MODREV_OFF (0u)


#define IFX_STM_ID_MODTYPE_LEN (8u)


#define IFX_STM_ID_MODTYPE_MSK (0xffu)


#define IFX_STM_ID_MODTYPE_OFF (8u)


#define IFX_STM_ISCR_CMP0IRR_LEN (1u)


#define IFX_STM_ISCR_CMP0IRR_MSK (0x1u)


#define IFX_STM_ISCR_CMP0IRR_OFF (0u)


#define IFX_STM_ISCR_CMP0IRS_LEN (1u)


#define IFX_STM_ISCR_CMP0IRS_MSK (0x1u)


#define IFX_STM_ISCR_CMP0IRS_OFF (1u)


#define IFX_STM_ISCR_CMP1IRR_LEN (1u)


#define IFX_STM_ISCR_CMP1IRR_MSK (0x1u)


#define IFX_STM_ISCR_CMP1IRR_OFF (2u)


#define IFX_STM_ISCR_CMP1IRS_LEN (1u)


#define IFX_STM_ISCR_CMP1IRS_MSK (0x1u)


#define IFX_STM_ISCR_CMP1IRS_OFF (3u)


#define IFX_STM_KRST0_RST_LEN (1u)


#define IFX_STM_KRST0_RST_MSK (0x1u)


#define IFX_STM_KRST0_RST_OFF (0u)


#define IFX_STM_KRST0_RSTSTAT_LEN (1u)


#define IFX_STM_KRST0_RSTSTAT_MSK (0x1u)


#define IFX_STM_KRST0_RSTSTAT_OFF (1u)


#define IFX_STM_KRST1_RST_LEN (1u)


#define IFX_STM_KRST1_RST_MSK (0x1u)


#define IFX_STM_KRST1_RST_OFF (0u)


#define IFX_STM_KRSTCLR_CLR_LEN (1u)


#define IFX_STM_KRSTCLR_CLR_MSK (0x1u)


#define IFX_STM_KRSTCLR_CLR_OFF (0u)


#define IFX_STM_OCS_SUS_LEN (4u)


#define IFX_STM_OCS_SUS_MSK (0xfu)


#define IFX_STM_OCS_SUS_OFF (24u)


#define IFX_STM_OCS_SUS_P_LEN (1u)


#define IFX_STM_OCS_SUS_P_MSK (0x1u)


#define IFX_STM_OCS_SUS_P_OFF (28u)


#define IFX_STM_OCS_SUSSTA_LEN (1u)


#define IFX_STM_OCS_SUSSTA_MSK (0x1u)


#define IFX_STM_OCS_SUSSTA_OFF (29u)


#define IFX_STM_TIM0_STM31_0_LEN (32u)


#define IFX_STM_TIM0_STM31_0_MSK (0xffffffffu)


#define IFX_STM_TIM0_STM31_0_OFF (0u)


#define IFX_STM_TIM0SV_STM31_0_LEN (32u)


#define IFX_STM_TIM0SV_STM31_0_MSK (0xffffffffu)


#define IFX_STM_TIM0SV_STM31_0_OFF (0u)


#define IFX_STM_TIM1_STM35_4_LEN (32u)


#define IFX_STM_TIM1_STM35_4_MSK (0xffffffffu)


#define IFX_STM_TIM1_STM35_4_OFF (0u)


#define IFX_STM_TIM2_STM39_8_LEN (32u)


#define IFX_STM_TIM2_STM39_8_MSK (0xffffffffu)


#define IFX_STM_TIM2_STM39_8_OFF (0u)


#define IFX_STM_TIM3_STM43_12_LEN (32u)


#define IFX_STM_TIM3_STM43_12_MSK (0xffffffffu)


#define IFX_STM_TIM3_STM43_12_OFF (0u)


#define IFX_STM_TIM4_STM47_16_LEN (32u)


#define IFX_STM_TIM4_STM47_16_MSK (0xffffffffu)


#define IFX_STM_TIM4_STM47_16_OFF (0u)


#define IFX_STM_TIM5_STM51_20_LEN (32u)


#define IFX_STM_TIM5_STM51_20_MSK (0xffffffffu)


#define IFX_STM_TIM5_STM51_20_OFF (0u)


#define IFX_STM_TIM6_STM63_32_LEN (32u)


#define IFX_STM_TIM6_STM63_32_MSK (0xffffffffu)


#define IFX_STM_TIM6_STM63_32_OFF (0u)
# 21 "C:\\RTDRUI~1\\TC275_~1\\bsw\\system\\system_tc27x.c" 2

#define USE_DISABLE_EXT_WDT 0


int SYSTEM_IdleExt(int CoreId);

typedef struct _PllInitValue_t
{
 unsigned int valOSCCON;
 unsigned int valPLLCON0;
 unsigned int valPLLCON1;
 unsigned int valCCUCON0;
 unsigned int valCCUCON1;
 unsigned int valCCUCON2;
 unsigned int finalK;
} PllInitValue_t;

static const PllInitValue_t g_PllInitValue_200_100;
#define PLL_VALUE_200_100 ((const PllInitValue_t *)(&g_PllInitValue_200_100))

static const PllInitValue_t g_PllInitValue_100_50;
#define PLL_VALUE_100_50 ((const PllInitValue_t *)(&g_PllInitValue_100_50))



#define DEFAULT_PLL_VALUE PLL_VALUE_200_100



#define EXTCLK (20000000)


#define USE_OLD_CLOCK_SCHEME 0



#pragma section ".rodata"


static const PllInitValue_t g_PllInitValue_200_100 =
{

 0x0007001C, 0x01017600, 0x00020505, 0x12120112, 0x10012242, 0x00000002, 2
};


static const PllInitValue_t g_PllInitValue_100_50 =
{

 0x0007001C, 0x01018a00, 0x00020606, 0x12120112, 0x10012241, 0x00000002, 6
};
#pragma section


static Ifx_SCU * const pSCU = (Ifx_SCU *)&(*(Ifx_SCU*)0xF0036000u);




#define TIME_SCALE_DN 100
#define TIME_SCALE_UP (1000000 / TIME_SCALE_DN)



static void wait(unsigned int time)
{
 unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
 unsigned int stmWaitCount = (fSTM / 100) * time / (1000000 / 100);


 (*(volatile Ifx_STM_CMP*)0xF0000030u).U = (*(volatile Ifx_STM_TIM0*)0xF0000010u).U + stmWaitCount;
 (*(volatile Ifx_STM_CMCON*)0xF0000038u).U = 31;


 (*(volatile Ifx_STM_ISCR*)0xF0000040u).U = ((0x1u) << (0u));

 (*(volatile Ifx_STM_ICR*)0xF000003Cu).B.CMP0EN = 1;

 while (0 == (*(volatile Ifx_STM_ICR*)0xF000003Cu).B.CMP0IR)
  ;
 (*(volatile Ifx_STM_ICR*)0xF000003Cu).B.CMP0EN = 0;
}

static void system_set_pll(const PllInitValue_t *pPllInitValue)
{
 unsigned int k;

 unlock_safety_wdtcon();

 pSCU->OSCCON.U = pPllInitValue->valOSCCON;

 while (pSCU->CCUCON1.B.LCK)
  ;
 pSCU->CCUCON1.U = pPllInitValue->valCCUCON1 | (1 << (30u));

 while (pSCU->CCUCON2.B.LCK)
  ;
 pSCU->CCUCON2.U = pPllInitValue->valCCUCON2 | (1 << (30u));

 pSCU->PLLCON0.U |= ((1 << (0u)) | (1 << (4u)));
 pSCU->PLLCON1.U = pPllInitValue->valPLLCON1;
 pSCU->PLLCON0.U = pPllInitValue->valPLLCON0
     | ((1 << (0u)) | (1 << (5u)));

 while (pSCU->CCUCON0.B.LCK)
  ;
 pSCU->CCUCON0.U = pPllInitValue->valCCUCON0 | (1 << (30u));

 lock_safety_wdtcon();

 if (0 == (pPllInitValue->valPLLCON0 & (1 << (0u))))
 {


  while (0 == pSCU->PLLSTAT.B.VCOLOCK)
   ;


  unlock_safety_wdtcon();
  pSCU->PLLCON0.B.VCOBYP = 0;
  lock_safety_wdtcon();
 }


 k = pSCU->PLLCON1.B.K2DIV;

 wait(100);
 while (k > pPllInitValue->finalK)
 {
  Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;

  --k;

  pllcon1.B.K2DIV = k;


  pllcon1.B.K3DIV = k;


  while (0 == pSCU->PLLSTAT.B.K2RDY)
   ;
  unlock_safety_wdtcon();
  pSCU->PLLCON1 = pllcon1;
  lock_safety_wdtcon();

  wait(100);
 }
}





static void SYSTEM_InitExt(const PllInitValue_t *pPllInitValue)
{


 if (0 == (_mfcr(0xFE1C) & (0x7u)))
  system_set_pll(pPllInitValue);

}

void SYSTEM_Init(void)
{
 SYSTEM_InitExt(((const PllInitValue_t *)(&g_PllInitValue_200_100)));
}

unsigned long SYSTEM_GetExtClock(void)
{
 return (20000000);
}

static unsigned long system_GetPllClock(void)
{
 unsigned int frequency = (20000000);

 Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
 Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
 Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;

 if (0 == (pllstat.B.VCOBYST))
 {
  if (0 == (pllstat.B.FINDIS))
  {

   frequency *= (pllcon0.B.NDIV + 1);
   frequency /= (pllcon0.B.PDIV + 1);
   frequency /= (pllcon1.B.K2DIV + 1);
  }
  else
  {
   frequency = 800000000;
   frequency /= (pllcon1.B.K2DIV + 1);
  }
 }
 else
 {
  frequency /= (pllcon1.B.K1DIV + 1);
 }

 return (unsigned long)frequency;
}

static unsigned long system_GetIntClock(void)
{
 unsigned long frequency = 0;
 switch (pSCU->CCUCON0.B.CLKSEL)
 {
  default:
  case 0:
   frequency = 100000000ul;
   break;
  case 1:
   frequency = system_GetPllClock();
   break;
 }
 return frequency;
}

unsigned long SYSTEM_GetCpuClock(void)
{
 unsigned long frequency = system_GetIntClock();
 unsigned long divider;

 unsigned long cpudiv = 0;


 divider = pSCU->CCUCON0.B.SRIDIV;

 if (0 == divider)
  return 0;
 frequency /= divider;



 switch ((_mfcr(0xFE1C) & (0x7u)))
 {
  case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
  case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
  case 2 : cpudiv = pSCU->CCUCON8.B.CPU2DIV; break;
 }

 if (cpudiv != 0)
 {
  frequency *= (64 - cpudiv);
  frequency /= 64;
 }


 return frequency;
}

unsigned long SYSTEM_GetSysClock(void)
{
 unsigned long frequency = system_GetIntClock();
 unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
 if (0 == divider)
  return 0;
 return (frequency / divider);
}

unsigned long SYSTEM_GetStmClock(void)
{
 unsigned long frequency = system_GetIntClock();
 unsigned long divider = pSCU->CCUCON1.B.STMDIV;
 if (0 == divider)
  return 0;
 return (frequency / divider);
}

unsigned long SYSTEM_GetCanClock(void)
{
 unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
 if (0 == divider)
  return 0;
 return (frequency / divider);
}

void SYSTEM_EnableInterrupts(void)
{
 _enable();
}

void SYSTEM_DisableInterrupts(void)
{
 _disable();
}

void SYSTEM_EnableProtection(void)
{
 lock_wdtcon();
}

void SYSTEM_DisableProtection(void)
{
 unlock_wdtcon();
}

void SYSTEM_EnableProtectionExt(int Sel)
{
 if (Sel < 3)
  lock_wdtcon();
 else
  lock_safety_wdtcon();
}

void SYSTEM_DisableProtectionExt(int Sel)
{
 if (Sel < 3)
  unlock_wdtcon();
 else
  unlock_safety_wdtcon();
}

void SYSTEM_EnableSecProtection(void)
{
 lock_safety_wdtcon();
}

void SYSTEM_DisableSecProtection(void)
{
 unlock_safety_wdtcon();
}


int SYSTEM_Reset(void)
{
 unlock_safety_wdtcon();
 pSCU->SWRSTCON.B.SWRSTREQ = 1;
 while (1)
  ;
 return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
 unlock_wdtcon();
 switch (CoreId)
 {
  case 0:
   pSCU->PMCSR[0].U = 1;
   break;
  case 1:
   pSCU->PMCSR[1].U = 1;
   break;
  case 2:
   pSCU->PMCSR[2].U = 1;
   break;
 }
 lock_wdtcon();
 return 0;
}

int SYSTEM_Idle(void)
{
 return SYSTEM_IdleExt(_mfcr(0xFE1C) & (0x7u));
}

int SYSTEM_Sleep(void)
{
 unlock_wdtcon();
 switch (_mfcr(0xFE1C) & (0x7u))
 {
  case 0:
   pSCU->PMCSR[0].U = 2;
   break;
  case 1:
   pSCU->PMCSR[1].U = 2;
   break;
  case 2:
   pSCU->PMCSR[2].U = 2;
   break;
 }
 lock_wdtcon();
 return 0;
}


int SYSTEM_IsCacheEnabled(void)
{
 unsigned int ui = _mfcr(0x920C);
 if (ui & 2)
  return 0;
 ui = _mfcr(0x9208);
 if (0 == (ui & ((0xffffu) << (0u))))
  return 0;
 return 1;
}

void SYSTEM_EnaDisCache(int Enable)
{
 unlock_wdtcon();
 if (Enable)
 {
  _mtcr(0x920C, 0);
  _mtcr(0x9040, 0);
 }
 else
 {
  _mtcr(0x920C, 2);
  _mtcr(0x9204, 3);
  _mtcr(0x9040, 2);
 }
 lock_wdtcon();
}

void SYSTEM_DbgBreak(void)
{



 while (1)
  ;

}
