!SESSION 2019-03-25 13:37:54.976 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/habel/git/UFBmod/SW

!ENTRY org.eclipse.ui 2 0 2019-03-25 13:38:06.569
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-25 13:38:06.570
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-25 13:38:08.066
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-25 13:38:08.066
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:38.341
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:38.341
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:54.876
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:54.877
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:54.878
!MESSAGE XSCT Command: [setws C:/Users/habel/git/UFBmod/SW], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:54.880
!MESSAGE XSCT command with result: [setws C:/Users/habel/git/UFBmod/SW], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:38:54.933
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.375
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.413
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.418
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.421
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.432
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.652
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.659
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.691
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.694
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.704
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 13:39:01.744
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY ilg.gnuarmeclipse.packs.data 4 1 2019-03-25 14:41:18.871
!MESSAGE File .repos.xml does not exist, using defaults.
!SESSION 2019-03-25 22:01:49.729 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/espero/git/UFBmod/SW

!ENTRY org.eclipse.core.resources 2 10035 2019-03-25 22:01:57.422
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 2 0 2019-03-25 22:01:58.534
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-25 22:01:58.534
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-25 22:01:59.997
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-25 22:01:59.997
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:09.636
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:09.636
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:09.657
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:09.661
!MESSAGE XSCT Command: [setws C:/Users/espero/git/UFBmod/SW], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.692
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.695
!MESSAGE XSCT command with result: [setws C:/Users/espero/git/UFBmod/SW], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.712
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.718
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.730
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.750
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.755
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.772
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.817
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.821
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.854
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:13.954
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:18.824
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:19.276
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:19.396
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.306
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.328
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.337
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.339
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.358
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.438
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.453
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.488
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.495
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.552
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-25 22:02:20.709
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/espero/git/UFBmod/SW/top_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main
!SESSION 2019-03-26 08:08:45.524 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/habel/git/UFBmod/SW

!ENTRY org.eclipse.core.resources 2 10035 2019-03-26 08:08:53.652
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 2 0 2019-03-26 08:08:55.560
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 08:08:55.560
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-26 08:08:57.387
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 08:08:57.387
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:09.380
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:09.381
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.291
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.292
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.294
!MESSAGE XSCT Command: [setws C:/Users/habel/git/UFBmod/SW], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.296
!MESSAGE XSCT command with result: [setws C:/Users/habel/git/UFBmod/SW], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.325
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.328
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.331
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.338
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.340
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.359
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.392
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.394
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.398
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:22.442
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.034
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.818
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.986
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.989
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.990
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:25.992
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, AXI_bd_0.hwh AXI_bd_0_bd.tcl top.bit top.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.146
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.149
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.150
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.318
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.321
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/AppData/Local/Temp/system9131306127245414900.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:09:27.468
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/AppData/Local/Temp/system9131306127245414900.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:10:18.391
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:10:18.394
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.core.resources 4 2 2019-03-26 08:10:18.424
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.core.resources".
!STACK 0
java.lang.NullPointerException
	at com.xilinx.sdk.hw.HwProjectUtil.unsetProjectHwSpec(HwProjectUtil.java:704)
	at com.xilinx.sdk.hw.HwProjectUtil.disposeHwPlatform(HwProjectUtil.java:320)
	at com.xilinx.sdk.hw.internal.HwProjectDeletionHandler.handleProjectDeleted(HwProjectDeletionHandler.java:39)
	at com.xilinx.sdk.hw.internal.HwProjectDeletionHandler.resourceChanged(HwProjectDeletionHandler.java:31)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:299)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:289)
	at org.eclipse.core.internal.events.NotificationManager.handleEvent(NotificationManager.java:265)
	at org.eclipse.core.internal.resources.Workspace.broadcastEvent(Workspace.java:369)
	at org.eclipse.core.internal.resources.Resource.broadcastPreDeleteEvent(Resource.java:1885)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:767)
	at org.eclipse.core.internal.resources.Project.delete(Project.java:318)
	at org.eclipse.ltk.core.refactoring.resource.DeleteResourceChange.perform(DeleteResourceChange.java:155)
	at org.eclipse.ltk.core.refactoring.CompositeChange.perform(CompositeChange.java:280)
	at org.eclipse.ltk.core.refactoring.CompositeChange.perform(CompositeChange.java:280)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation$1.run(PerformChangeOperation.java:257)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation.executeChange(PerformChangeOperation.java:305)
	at org.eclipse.ltk.internal.ui.refactoring.UIPerformChangeOperation.executeChange(UIPerformChangeOperation.java:96)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation.run(PerformChangeOperation.java:216)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ltk.internal.ui.refactoring.WorkbenchRunnableAdapter.run(WorkbenchRunnableAdapter.java:86)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
!SESSION 2019-03-26 08:11:44.082 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/habel/git/UFBmod/SW

!ENTRY org.eclipse.core.resources 4 567 2019-03-26 08:11:45.348
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-26 08:11:45.348
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-26 08:11:45.350
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY org.eclipse.ui 2 0 2019-03-26 08:11:45.797
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 08:11:45.797
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-26 08:11:46.272
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 08:11:46.272
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.680
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.681
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.694
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.696
!MESSAGE XSCT Command: [setws C:/Users/habel/git/UFBmod/SW], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.948
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.949
!MESSAGE XSCT command with result: [setws C:/Users/habel/git/UFBmod/SW], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:52.984
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.654
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.663
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.666
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.668
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.675
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.833
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.842
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.857
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.859
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.877
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:11:54.924
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.141
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.148
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.165
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.167
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.182
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.184
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.185
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.187
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.196
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.214
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.216
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.220
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.227
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.229
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.230
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.268
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.286
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.343
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.345
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:13:58.355
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.372
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.377
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.387
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.389
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.390
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.423
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.425
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.427
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.427
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.438
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.440
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.442
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.444
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.446
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.447
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.476
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.479
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.490
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.491
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:14:08.502
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.794
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.961
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.966
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.969
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Sun Mar 24 23:59:12 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.969
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:52.975
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.002
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.009
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf microblaze_0], Result: [null, {"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.019
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.022
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.033
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.071
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "4",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "4",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "4",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.356
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:16:53.363
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.954
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.956
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.958
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.960
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.966
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.968
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.969
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.971
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.972
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.975
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.978
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.980
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:50.980
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:51.015
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:51.017
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:51.031
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:51.032
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:51.042
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.933
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.935
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.942
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.945
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.946
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.963
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.965
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.967
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.968
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.978
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.979
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.981
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.982
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.984
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:54.984
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:55.011
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:55.013
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:55.023
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:55.024
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:55.035
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.769
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.772
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.774
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.793
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.795
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.797
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.798
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.801
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.802
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.842
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.844
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.855
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.856
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.866
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.868
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.869
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.871
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.872
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.873
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.883
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.884
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.886
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.887
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:18:59.897
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:35.220
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:35.222
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:35.585
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:35.589
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:36.007
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:36.009
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.585
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.590
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.761
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.766
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.823
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:37.825
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.018
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.024
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.186
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.191
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.554
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.561
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.698
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.703
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.938
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:38.944
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:50.607
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:50.609
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:50.911
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:50.913
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:52.914
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:52.919
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:54.258
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:19:54.264
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.774
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.777
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.779
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.781
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.782
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.783
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.784
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.786
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.787
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.789
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.794
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.795
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.796
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.825
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.828
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.838
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.839
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.849
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.873
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:22.874
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.643
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.646
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.649
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.660
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.661
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.663
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.664
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.666
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.667
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.694
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.696
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.707
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.708
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.718
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.720
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.721
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.722
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.725
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.726
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.736
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.737
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.738
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.739
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:25.749
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.738
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.739
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.741
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.743
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.754
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.756
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.757
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.758
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.769
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.770
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.771
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.772
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.774
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.775
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.801
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.803
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.814
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.815
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:20:28.825
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.726
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw T1_FirstRun_bsp -dir C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp -processor microblaze_0 -os freertos10_xilinx -app freertos_hello_world], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.742
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw T1_FirstRun_bsp -dir C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp -processor microblaze_0 -os freertos10_xilinx -app freertos_hello_world], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.932
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.934
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.935
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.938
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:06.938
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.232
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp], Result: [{Format=ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.
, Time=1553584880225, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.234
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.239
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.255
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.258
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.259
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.261
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.262
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 08:21:20.263
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/T1_FirstRun_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.core.resources 2 2 2019-03-26 08:21:20.445
!MESSAGE Save operation warnings.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-26 08:21:20.445
!MESSAGE The project description file (.project) for 'UFBmod_FW' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:17:14.971
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:17:14.979
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/UFBmod_FW/system.hdf], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:17:48.682
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:17:48.691
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 13:18:09.391
!MESSAGE Executed Webtalk command
!SESSION 2019-03-26 13:19:29.708 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/habel/git/UFBmod/SW

!ENTRY org.eclipse.core.resources 4 567 2019-03-26 13:19:31.006
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-26 13:19:31.006
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-26 13:19:31.007
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY org.eclipse.ui 2 0 2019-03-26 13:19:31.470
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 13:19:31.470
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-26 13:19:31.976
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-26 13:19:31.976
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.359
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.361
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.929
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.929
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.930
!MESSAGE XSCT Command: [setws C:/Users/habel/git/UFBmod/SW], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.934
!MESSAGE XSCT command with result: [setws C:/Users/habel/git/UFBmod/SW], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:38.969
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:40.899
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:40.907
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:40.914
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Tue Mar 26 12:53:26 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:40.923
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:40.938
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_3": {"hier_name": "axi_protocol_convert_3",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_4": {"hier_name": "axi_protocol_convert_4",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_5": {"hier_name": "axi_protocol_convert_5",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.071
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.080
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xadc_wiz_0_s_axi_lite": {"name": "xadc_wiz_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"clk_wiz_1_s_axi_lite": {"name": "clk_wiz_1",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.096
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.098
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.116
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:19:41.183
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "3",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"clk_wiz_1": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "5",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "5",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "5",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "5",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "5",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"xadc_wiz_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.477
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.485
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.496
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.499
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.505
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.507
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.508
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.511
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.512
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.514
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.515
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.517
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.524
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.526
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.526
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.559
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.563
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.578
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.580
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:14.592
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.737
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.740
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.750
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.752
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.754
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.770
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.773
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.776
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.777
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.791
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.792
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.793
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.794
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.796
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.797
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.823
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.826
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.838
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.839
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:18.851
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os freertos10_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.641
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.643
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.755
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.758
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.875
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:51.877
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:52.043
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:52.046
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:53.748
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:53.750
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.158
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.161
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.519
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.525
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.788
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:54.789
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:55.934
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:55.937
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:56.404
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:56.406
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:57.815
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:57.821
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:58.014
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:58.019
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:59.085
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:22:59.088
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:05.844
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:05.846
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:07.151
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:07.157
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:08.336
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:08.339
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:08.724
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:08.727
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:09.723
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:09.725
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.372
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.374
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.565
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.568
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.668
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.670
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.804
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.806
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.964
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:12.966
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.319
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.323
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.447
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.453
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.615
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.621
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.766
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.771
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.774
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:13.777
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.415
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.421
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.599
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.604
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.933
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:14.936
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:15.269
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:15.271
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:15.524
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:15.525
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:16.084
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:16.086
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.045
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.050
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.545
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.549
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.578
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.582
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.611
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.615
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.642
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.645
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.675
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.678
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.708
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.711
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.742
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.744
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.773
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.775
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.806
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.808
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.964
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:24.967
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:25.172
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:25.176
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:25.508
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:25.510
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.707
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw CMOD_A7-35-T_FW_bsp -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp -processor microblaze_0 -os freertos10_xilinx -app freertos_hello_world], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.724
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw CMOD_A7-35-T_FW_bsp -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp -processor microblaze_0 -os freertos10_xilinx -app freertos_hello_world], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.793
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.796
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.796
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.799
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:37.799
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:42.342
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.626
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.629
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.629
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.631
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.634
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.635
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.637
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.640
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.642
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.644
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.646
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.647
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.649
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.650
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.651
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.657
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.659
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.660
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.662
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.663
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.665
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_emc_0 axi_gpio_0 axi_quad_spi_0 axi_timer_0 axi_uart16550_0 clk_wiz_1 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr xadc_wiz_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.665
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.669
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"clk_wiz_1": {"name": "clk_wiz",
"ver": "1.2",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.8",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"xadc_wiz_0": {"name": "sysmon",
"ver": "7.5",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.670
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.727
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emc_v4_0": {"name": "emc",
"version": "4.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_protocol_convert_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_protocol_convert_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_protocol_convert_2": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_protocol_convert_3": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_protocol_convert_4": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_protocol_convert_5": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_5": {"name": "tmrctr",
"version": "4.5",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uart16550_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartns550_v3_5": {"name": "uartns550",
"version": "3.5",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartns550_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_8": {"name": "cpu",
"version": "2.8",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_8": {"name": "intc",
"version": "3.8",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xadc_wiz_0": {"version": "3.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sysmon_v7_5": {"name": "sysmon",
"version": "7.5",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmon_v7_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.730
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.732
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.733
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.736
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.737
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.738
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.767
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.772
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.773
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.778
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.778
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.782
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.782
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.784
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.785
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss -app freertos_hello_world -processor microblaze_0 -os freertos10_xilinx -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:47.932
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -sw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss -app freertos_hello_world -processor microblaze_0 -os freertos10_xilinx -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.476
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.478
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.478
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.481
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.486
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.490
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"clk_wiz_1": {"name": "clk_wiz",
"ver": "1.2",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.8",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"xadc_wiz_0": {"name": "sysmon",
"ver": "7.5",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.825
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.829
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.830
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.835
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.840
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.842
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.862
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:48.864
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.217
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.220
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.221
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.228
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.233
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.235
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.251
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:23:49.254
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:49.386
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:49.719
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:49.726
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.462
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.470
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.623
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.628
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.729
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.734
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:50.797
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.093
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.100
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.228
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.233
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.379
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.384
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.518
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.524
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.643
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.648
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.775
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.780
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.899
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.905
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:52.953
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:54.879
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.150
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.212
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.727
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.733
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.781
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.985
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:55.990
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:56.087
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:58.210
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:58.211
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:58.211
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:23:59.609
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:01.187
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:01.335
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:01.341
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:01.394
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.029
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.033
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.074
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.739
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.745
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:02.789
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:03.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:03.480
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:03.528
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:04.230
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:04.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:04.282
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.074
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.125
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.373
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.374
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.374
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.375
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.376
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.377
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:05.377
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.052
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.088
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.592
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.683
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.690
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.843
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.852
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.961
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:06.966
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:07.047
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:07.051
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:07.097
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 1 0 2019-03-26 13:24:08.673
!MESSAGE Indexed 'CMOD_A7-35-T_FW_bsp' (88 sources, 152 headers) in 2,35 sec: 6.622 declarations; 25.442 references; 49 unresolved inclusions; 164 syntax errors; 501 unresolved names (1,5 %)

!ENTRY org.eclipse.cdt.core 1 0 2019-03-26 13:24:08.871
!MESSAGE Indexed 'CMOD_A7-35-T_FW' (1 sources, 43 headers) in 0,156 sec: 1.169 declarations; 2.230 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0 %)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:08.949
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:08.955
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.158
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.166
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.285
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.292
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.390
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.396
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.495
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.502
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.666
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.670
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.761
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.766
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:09.812
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:10.421
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:10.427
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:10.473
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:10.956
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:10.967
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:11.014
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:11.237
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:11.242
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:11.335
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:12.832
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:12.833
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:12.834
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:14.305
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:15.990
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:15.995
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:16.040
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:16.659
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:16.664
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:16.709
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:17.381
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:17.385
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:17.430
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.136
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.141
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.186
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.896
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.903
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:18.949
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:19.768
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:19.773
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:19.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.074
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.075
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.075
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.076
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.078
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.733
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-26 13:24:20.749
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.369
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.373
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.373
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.376
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.377
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.379
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.380
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.382
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.383
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.386
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"clk_wiz_1": {"name": "clk_wiz",
"ver": "1.2",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.8",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"xadc_wiz_0": {"name": "sysmon",
"ver": "7.5",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.388
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:24:36.390
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.684
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.688
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.688
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.691
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.692
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:43:51.693
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:44:45.491
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf bit], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:44:45.493
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf bit], Result: [null, top.bit]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:44:45.494
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:44:45.497
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "top_axi/microblaze_0:top_axi/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:21.476
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:21.482
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:21.484
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:21.488
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:27.136
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:28.890
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:28.892
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.839
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.842
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.847
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.848
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.866
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:31.867
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:33.722
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:33.722
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:46:33.726
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [{Format=couldn't open "C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit": no such file or directory, Time=1553604393726, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:19.189
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:19.198
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.974
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.975
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.983
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.989
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.990
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.995
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:21.996
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:22.014
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:22.014
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:22.034
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:22.035
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:49:22.038
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [{Format=couldn't open "C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit": no such file or directory, Time=1553604562037, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.936
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.939
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.941
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.955
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.962
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.962
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:50:10.983
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:25.911
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:25.915
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.482
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.484
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.485
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.491
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.491
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.497
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.498
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.515
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.516
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.537
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:28.538
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:29.296
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:30.098
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:54:30.106
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:56:58.057
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:56:58.063
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.622
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.625
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.629
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.635
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.636
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.642
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.642
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.659
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.660
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.681
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:00.682
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:01.430
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:02.232
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 13:57:02.240
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:28.315
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:28.318
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.876
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.877
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.878
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.884
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.884
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.890
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.890
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.907
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.908
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.930
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:30.930
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:31.679
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:32.481
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:00:32.489
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:47.871
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:47.876
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.439
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.440
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.443
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.449
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.449
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.455
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.455
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.474
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.475
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.495
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:50.496
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:51.241
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:52.043
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:05:52.051
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.428
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.430
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.431
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.433
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.433
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:01.435
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:07:02.115
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.146
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.150
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.151
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.154
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.180
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.182
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.182
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.184
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.184
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.186
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.186
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.188
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.189
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.190
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.190
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.196
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.197
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.203
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.203
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.221
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.221
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.244
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.246
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.251
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.252
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.253
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.253
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.259
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.260
!MESSAGE XSCT Command: [version -server], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.262
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.263
!MESSAGE XSCT Command: [version], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.263
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.265
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.271
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.272
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.289
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.290
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.295
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.296
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.314
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.315
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.321
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.321
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.339
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.340
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.346
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.346
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.364
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.365
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.383
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.384
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.385
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.386
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.389
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.390
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.392
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.392
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.423
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.423
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.438
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.445
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.478
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.479
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.681
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.843
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.877
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.878
!MESSAGE XSCT Command: [con], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:07:02.881
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23

!ENTRY org.eclipse.ui 4 4 2019-03-26 14:07:32.060
!MESSAGE Unable to process element: viewright in perspective extension: null

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:22.508
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:22.531
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:09:29.776
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.777
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.786
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.787
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.804
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.805
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.810
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.811
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.828
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.829
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.852
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.852
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.891
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.892
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.893
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.893
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.900
!MESSAGE XSCT Command: [version -server], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.901
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.902
!MESSAGE XSCT Command: [version], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.903
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.903
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.910
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.910
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.928
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.929
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.935
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.954
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.954
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.961
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.961
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.979
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.985
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:29.986
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.003
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.004
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.022
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.023
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.024
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.024
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.026
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.027
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.059
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.059
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.080
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.081
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.113
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.113
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.331
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.414
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.454
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.456
!MESSAGE XSCT Command: [con], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:09:30.459
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:42.240
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-307

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:42.244
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-307

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:10:43.241
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.242
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.246
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.256
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.256
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.262
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.263
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.282
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.283
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.309
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.309
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.322
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.322
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.323
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.324
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.329
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.330
!MESSAGE XSCT Command: [version -server], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.331
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.332
!MESSAGE XSCT Command: [version], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.332
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.333
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.338
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.339
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.356
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.357
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.364
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.381
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.382
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.388
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.388
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.406
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.407
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.414
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.415
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.433
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.434
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.452
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.453
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.454
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.454
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.456
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.456
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.487
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.488
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.509
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.510
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.542
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.542
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.743
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.796
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.882
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.883
!MESSAGE XSCT Command: [con], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:10:43.899
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:15.814
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:15.819
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:11:22.751
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.751
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.762
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.762
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.772
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.778
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.778
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.796
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.797
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.825
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.825
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.834
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.834
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.836
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.836
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.842
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.843
!MESSAGE XSCT Command: [version -server], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.844
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.844
!MESSAGE XSCT Command: [version], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.845
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.845
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.851
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.869
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.870
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.875
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.876
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.900
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.900
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.918
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.925
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.925
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.943
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.943
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.961
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.962
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.965
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.965
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.967
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.968
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:22.999
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.000
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.009
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.010
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.041
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.042
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.221
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.263
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.309
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.309
!MESSAGE XSCT Command: [con], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:23.313
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:40.819
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-382

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:11:40.825
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-382

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.746
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.752
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.753
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.764
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.765
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.772
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.772
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:12:36.796
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:14:33.030
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:16:48.784
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:48.785
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:48.790
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:48.791
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.644
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.645
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.658
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.659
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.687
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:49.687
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.508
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.509
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.512
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.512
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.513
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.514
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.521
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.522
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.522
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.523
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.524
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.530
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.530
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.549
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.550
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.556
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.556
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.574
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.575
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.580
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.581
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.598
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.599
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.604
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.605
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.623
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.624
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.642
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.642
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.643
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.644
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.645
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:51.646
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.353
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.354
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.372
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.373
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.403
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.404
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.602
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.653
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.695
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.696
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:16:52.700
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:11.552
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-428

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:11.555
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-428

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:18:18.093
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.093
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.098
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.100
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.111
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.111
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.116
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.117
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.134
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.135
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.157
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.158
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.170
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.171
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.172
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.172
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.178
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.178
!MESSAGE XSCT Command: [version -server], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.179
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.180
!MESSAGE XSCT Command: [version], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.181
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.181
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.187
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.187
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.205
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.206
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.212
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.213
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.231
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.232
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.237
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.238
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.257
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.263
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.282
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.300
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.300
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.301
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.302
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.303
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.304
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.335
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.336
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.346
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.347
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.378
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.378
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.570
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.629
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.675
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.675
!MESSAGE XSCT Command: [con], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:18:18.679
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:06.304
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-465

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:06.338
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-465

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:21:12.400
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.401
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.407
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.408
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.417
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.423
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.424
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.441
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.442
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.466
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.467
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.500
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.501
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.502
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.503
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.508
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.509
!MESSAGE XSCT Command: [version -server], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.510
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.510
!MESSAGE XSCT Command: [version], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.511
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.511
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.518
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.518
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.537
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.537
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.544
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.545
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.563
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.564
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.570
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.571
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.589
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.589
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.595
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.596
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.615
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.615
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.634
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.634
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.635
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.636
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.638
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.638
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.672
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.673
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.694
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.694
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.726
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.727
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.920
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:12.969
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:13.016
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:13.017
!MESSAGE XSCT Command: [con], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:21:13.020
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:22:38.005
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-507

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:22:38.011
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-507

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 14:37:34.606
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.607
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.613
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.614
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.625
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.626
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.631
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.631
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.649
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:34.649
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.397
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.397
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.400
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.401
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.402
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.402
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.408
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.409
!MESSAGE XSCT Command: [version -server], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.410
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.410
!MESSAGE XSCT Command: [version], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.411
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.411
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.417
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.417
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.436
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.442
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.443
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.462
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.463
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.469
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.469
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.487
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.487
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.494
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.494
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.512
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.531
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.531
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.532
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.533
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.534
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.535
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.567
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.567
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.589
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.589
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.622
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.623
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.823
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.894
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.940
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.940
!MESSAGE XSCT Command: [con], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:37:36.944
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:36.714
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:36.717
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.282
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.284
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.284
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.291
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.292
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.298
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.315
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.316
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.336
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:39.337
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:40.093
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:40.895
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 14:38:40.902
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:15.076
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:15.084
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.716
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.718
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.719
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.725
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.725
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.731
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.732
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.750
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.751
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.771
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:17.771
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY org.eclipse.core.jobs 4 2 2019-03-26 15:20:17.788
!MESSAGE LockManager.handleException
!STACK 0
java.lang.IllegalStateException: Need an underlying widget to be able to set the input.(Has the widget been disposed?)
	at org.eclipse.jface.viewers.StructuredViewer.setInput(StructuredViewer.java:1687)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.refreshMemories(LscriptEditorPage.java:336)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.access$4(LscriptEditorPage.java:334)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage$4.run(LscriptEditorPage.java:360)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UILockListener.aboutToWait(UILockListener.java:128)
	at org.eclipse.core.internal.jobs.LockManager.aboutToWait(LockManager.java:114)
	at org.eclipse.core.internal.jobs.ThreadJob.waitForRun(ThreadJob.java:256)
	at org.eclipse.core.internal.jobs.ThreadJob.joinRun(ThreadJob.java:197)
	at org.eclipse.core.internal.jobs.ImplicitJobs.begin(ImplicitJobs.java:92)
	at org.eclipse.core.internal.jobs.JobManager.beginRule(JobManager.java:307)
	at org.eclipse.core.internal.resources.WorkManager.checkIn(WorkManager.java:121)
	at org.eclipse.core.internal.resources.Workspace.prepareOperation(Workspace.java:2188)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2235)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at org.eclipse.tcf.internal.debug.ui.model.TCFAnnotationManager$8$1.run(TCFAnnotationManager.java:812)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.launchFpgaDialog(ProgramFPGAHandler.java:98)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.execute(ProgramFPGAHandler.java:64)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)

!ENTRY org.eclipse.core.jobs 4 2 2019-03-26 15:20:17.793
!MESSAGE LockManager.handleException
!STACK 0
java.lang.IllegalStateException: Need an underlying widget to be able to set the input.(Has the widget been disposed?)
	at org.eclipse.jface.viewers.StructuredViewer.setInput(StructuredViewer.java:1687)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.refreshMemories(LscriptEditorPage.java:336)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.access$4(LscriptEditorPage.java:334)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage$4.run(LscriptEditorPage.java:360)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UILockListener.aboutToWait(UILockListener.java:128)
	at org.eclipse.core.internal.jobs.LockManager.aboutToWait(LockManager.java:114)
	at org.eclipse.core.internal.jobs.ThreadJob.waitForRun(ThreadJob.java:256)
	at org.eclipse.core.internal.jobs.ThreadJob.joinRun(ThreadJob.java:197)
	at org.eclipse.core.internal.jobs.ImplicitJobs.begin(ImplicitJobs.java:92)
	at org.eclipse.core.internal.jobs.JobManager.beginRule(JobManager.java:307)
	at org.eclipse.core.internal.resources.WorkManager.checkIn(WorkManager.java:121)
	at org.eclipse.core.internal.resources.Workspace.prepareOperation(Workspace.java:2188)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2235)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at org.eclipse.tcf.internal.debug.ui.model.TCFAnnotationManager$8$1.run(TCFAnnotationManager.java:812)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.launchFpgaDialog(ProgramFPGAHandler.java:98)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.execute(ProgramFPGAHandler.java:64)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:18.555
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.core.jobs 4 2 2019-03-26 15:20:18.567
!MESSAGE LockManager.handleException
!STACK 0
java.lang.IllegalStateException: Need an underlying widget to be able to set the input.(Has the widget been disposed?)
	at org.eclipse.jface.viewers.StructuredViewer.setInput(StructuredViewer.java:1687)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.refreshMemories(LscriptEditorPage.java:336)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.access$4(LscriptEditorPage.java:334)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage$4.run(LscriptEditorPage.java:360)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UILockListener.aboutToWait(UILockListener.java:128)
	at org.eclipse.core.internal.jobs.LockManager.aboutToWait(LockManager.java:114)
	at org.eclipse.core.internal.jobs.ThreadJob.waitForRun(ThreadJob.java:256)
	at org.eclipse.core.internal.jobs.ThreadJob.joinRun(ThreadJob.java:197)
	at org.eclipse.core.internal.jobs.ImplicitJobs.begin(ImplicitJobs.java:92)
	at org.eclipse.core.internal.jobs.JobManager.beginRule(JobManager.java:307)
	at org.eclipse.core.internal.resources.WorkManager.checkIn(WorkManager.java:121)
	at org.eclipse.core.internal.resources.Workspace.prepareOperation(Workspace.java:2188)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2235)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at org.eclipse.tcf.internal.debug.ui.model.TCFAnnotationManager$8$1.run(TCFAnnotationManager.java:812)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.launchFpgaDialog(ProgramFPGAHandler.java:98)
	at com.xilinx.sdk.targetmanager.ui.configfpga.ProgramFPGAHandler.execute(ProgramFPGAHandler.java:64)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:19.357
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:19.366
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:36.454
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:20:36.473
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:48.964
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:48.970
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:51.503
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:52.651
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:52.651
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.023
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.034
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.065
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:55.066
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:56.880
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:56.881
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:57.630
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:58.432
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:22:58.439
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:48.486
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:48.490
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.031
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.033
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.034
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.040
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.040
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.046
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.046
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.063
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.064
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.086
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.087
!MESSAGE XSCT Command: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:51.824
!MESSAGE XSCT command with result: [fpga -file C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:52.625
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:23:52.633
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.021
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.022
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.023
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.032
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.039
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.040
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:25:10.060
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 15:26:44.298
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.298
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.300
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.300
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.307
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.307
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.331
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.332
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.353
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.354
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.356
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.357
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.358
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.359
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.365
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.365
!MESSAGE XSCT Command: [version -server], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.367
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.367
!MESSAGE XSCT Command: [version], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.368
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.369
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.374
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.375
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.394
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.395
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.401
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.401
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.420
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.421
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.426
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.427
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.445
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.445
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.451
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.469
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.469
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.487
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.488
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.489
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.489
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.491
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.491
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.523
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.523
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.540
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.540
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.572
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.573
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.792
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.851
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.897
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.897
!MESSAGE XSCT Command: [con], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:26:44.901
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:30.850
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-627

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:30.858
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-627

!ENTRY org.eclipse.core.jobs 4 2 2019-03-26 15:27:32.864
!MESSAGE LockManager.handleException
!STACK 0
java.lang.IllegalStateException: Need an underlying widget to be able to set the input.(Has the widget been disposed?)
	at org.eclipse.jface.viewers.StructuredViewer.setInput(StructuredViewer.java:1687)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.refreshMemories(LscriptEditorPage.java:336)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage.access$4(LscriptEditorPage.java:334)
	at com.xilinx.sdk.lscript.ui.LscriptEditorPage$4.run(LscriptEditorPage.java:360)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UILockListener.aboutToWait(UILockListener.java:128)
	at org.eclipse.core.internal.jobs.LockManager.aboutToWait(LockManager.java:114)
	at org.eclipse.core.internal.jobs.ThreadJob.waitForRun(ThreadJob.java:256)
	at org.eclipse.core.internal.jobs.ThreadJob.joinRun(ThreadJob.java:197)
	at org.eclipse.core.internal.jobs.ImplicitJobs.begin(ImplicitJobs.java:92)
	at org.eclipse.core.internal.jobs.JobManager.beginRule(JobManager.java:307)
	at org.eclipse.core.internal.resources.WorkManager.checkIn(WorkManager.java:121)
	at org.eclipse.core.internal.resources.Workspace.prepareOperation(Workspace.java:2188)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2235)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at org.eclipse.tcf.internal.debug.ui.model.TCFAnnotationManager$8$1.run(TCFAnnotationManager.java:812)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 15:27:32.865
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:32.866
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:32.879
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:32.882
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.722
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.723
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.732
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.733
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.766
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.767
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.794
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.795
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.797
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.798
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.799
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.799
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.805
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.806
!MESSAGE XSCT Command: [version -server], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.807
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.808
!MESSAGE XSCT Command: [version], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.809
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.809
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.815
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.815
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.834
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.834
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.840
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.841
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.859
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.859
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.865
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.866
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.883
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.884
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.889
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.890
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.908
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.908
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.926
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.927
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.928
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.928
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.930
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.931
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.963
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.964
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.979
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:33.979
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.010
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.011
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.211
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.276
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.325
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.325
!MESSAGE XSCT Command: [con], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:27:34.331
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:57.511
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-666

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:57.515
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-666

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 15:34:58.513
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.515
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.529
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.531
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.563
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.564
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.575
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.606
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.606
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.634
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.635
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.637
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.638
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.639
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.639
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.645
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.646
!MESSAGE XSCT Command: [version -server], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.647
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.647
!MESSAGE XSCT Command: [version], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.648
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.649
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.654
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.655
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.673
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.673
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.679
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.679
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.697
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.698
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.704
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.704
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.722
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.722
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.728
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328A9FE8BA]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.729
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.747
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.748
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.767
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level == 0}], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.802
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.807
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.807
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.809
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.810
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.843
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.843
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.863
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.863
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.894
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:58.895
!MESSAGE XSCT Command: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:59.108
!MESSAGE XSCT command with result: [dow C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW/Debug/CMOD_A7-35-T_FW.elf], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:59.155
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:59.197
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA"} -index 0], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:59.198
!MESSAGE XSCT Command: [con], Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:34:59.203
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-37

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:38:22.135
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:38:22.138
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:38:24.712
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:38:24.715
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:39:02.041
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:39:02.044
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:39:04.576
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:39:04.579
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-26 15:45:58.922
!MESSAGE Executed Webtalk command

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:45:58.945
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-709

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-26 15:45:58.950
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-709
!SESSION 2019-03-27 08:09:25.092 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=de_DE
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/Users/habel/git/UFBmod/SW

!ENTRY org.eclipse.ui 2 0 2019-03-27 08:09:35.358
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-27 08:09:35.358
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-27 08:09:38.771
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-27 08:09:38.772
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:09:59.319
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:09:59.320
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:09:59.399
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:09:59.400
!MESSAGE XSCT Command: [setws C:/Users/habel/git/UFBmod/SW], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:15.723
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:15.724
!MESSAGE XSCT command with result: [setws C:/Users/habel/git/UFBmod/SW], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:15.758
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.601
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.641
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.645
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.648
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.652
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, AXI_bd_0.hwh AXI_bd_0_bd.tcl top.bit top.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.799
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.803
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:21.804
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.015
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.027
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.236
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.240
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.331
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_3": {"hier_name": "axi_protocol_convert_3",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_4": {"hier_name": "axi_protocol_convert_4",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_5": {"hier_name": "axi_protocol_convert_5",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.336
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:22.347
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf], Result: [null, {"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_protocol_convert_0": {"hier_name": "axi_protocol_convert_0",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_1": {"hier_name": "axi_protocol_convert_1",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_2": {"hier_name": "axi_protocol_convert_2",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_3": {"hier_name": "axi_protocol_convert_3",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_4": {"hier_name": "axi_protocol_convert_4",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_protocol_convert_5": {"hier_name": "axi_protocol_convert_5",
"type": "axi_protocol_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xadc_wiz_0": {"hier_name": "xadc_wiz_0",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:23.131
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -oldhw C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf -sw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:37.802
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -oldhw C:/Users/habel/AppData/Local/Temp/system5843252539088834937.hdf -sw C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss -dir C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.509
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.512
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.512
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.515
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.515
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.518
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.519
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.521
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.522
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.524
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.526
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.528
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.530
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.532
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.532
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:10:39.537
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:41.045
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:41.278
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:41.298
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:41.959
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:41.964
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:42.083
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:42.088
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:42.187
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:42.194
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:42.249
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.502
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.509
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.630
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.635
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.771
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.776
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.901
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:43.906
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.026
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.031
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.271
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.277
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.391
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.396
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:44.441
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:46.683
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:46.809
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:46.814
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:46.860
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.386
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.391
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.435
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.708
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.713
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:47.804
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:49.720
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:49.721
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:49.722
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:51.153
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:52.651
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:52.799
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:52.804
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:52.851
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:53.454
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:53.459
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:53.506
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.164
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.170
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.213
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.904
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.908
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:54.949
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:55.604
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:55.609
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:55.655
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.451
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.456
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.503
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.750
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.752
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.752
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.754
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.755
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:56.756
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:57.409
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-27 08:10:57.431
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.539
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.545
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.555
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.558
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.558
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.561
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.562
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.587
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.594
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.596
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.599
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.602
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.602
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.605
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.606
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.631
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.645
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.654
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.655
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.661
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.663
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.668
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.669
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.673
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.674
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.684
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.684
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.713
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.716
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.718
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.726
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.726
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.726
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.761
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.764
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.819
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.821
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:12:20.833
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.842
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.845
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.846
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.849
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.873
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.875
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.877
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.879
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.881
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.882
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.884
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.885
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.907
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.909
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.911
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.912
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.914
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.915
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.916
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.918
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.920
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.923
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos10_xilinx",
"osver": "1.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.924
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 08:13:12.946
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/habel/git/UFBmod/SW/top_hw_platform_0/system.hdf C:/Users/habel/git/UFBmod/SW/CMOD_A7-35-T_FW_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": " -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-mul -mxl-multiply-high -mno-xl-reorder -mhard-float -mxl-float-convert -mxl-float-sqrt -mno-xl-soft-div -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos10_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"SYSINTC_SPEC": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_DEV": {"category": "",
"value": "*",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"SYSTMR_SPEC": {"category": "",
"value": "true",
"default": "",
"type": "",
"desc": "",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_daemon_task_startup_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set true for kernel to call vApplicationDaemonTaskStartupHook on first iteration of RTOS daemon task. The application must provide an implementation of vApplicationDaemonTaskStartupHook().",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_getmutex_holder": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use mutex xSemaphoreGetMutexHolder API, or false to exclude it.",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_fpu_support": {"category": "kernel_features",
"value": "1",
"default": "1",
"type": "int",
"desc": "Set to 1 to create tasks without FPU context, set to 2 to have tasks with FPU context by default.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main
