
<html><head><title>Verilog-A Usage and Language Summary (veriloga)</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rrohit" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693484715" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Provides reference information on the Spectre circuit simulator." />
<meta name="DocTitle" content="Spectre Circuit Simulator Reference" />
<meta name="DocType" content="Reference" />
<meta name="FileTitle" content="Verilog-A Usage and Language Summary (veriloga)" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="spectreref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693484715" />
<meta name="NextFile" content="chap5.html" />
<meta name="Order" content="2" />
<meta name="Group" content="Spectre Simulator" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap4_re_Vec_Vcd_Evcd_Digital_Stimulus_vector.html" />
<meta name="c_product" content="Spectre" />
<meta name="Product" content="Spectre" />
<meta name="ProductFamily" content="Spectre" />
<meta name="ProductVersion" content="23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre Circuit Simulator Reference -- Verilog-A Usage and Language Summary (veriloga)" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="23.1" />
<meta name="SpaceKey" content="spectreref231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="spectrerefTOC.html">Contents</a></li><li><a class="prev" href="chap4_re_Vec_Vcd_Evcd_Digital_Stimulus_vector.html" title="Vec/Vcd/Evcd Digital Stimulus (vector)">Vec/Vcd/Evcd Digital Stimulus  ...</a></li><li style="float: right;"><a class="viewPrint" href="spectreref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap5.html" title="Circuit Checks">Circuit Checks</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Spectre Circuit Simulator Reference<br />Product Version 23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Verilog-A_Usage_and_Language_Summary_veriloga" title="Verilog-A Usage and Language Summary (veriloga)"></a><h2>
<a id="pgfId-1049239"></a><a id="33532"></a>Verilog-A Usage and Language Summary (veriloga)<a id="marker-1049238"></a></h2>
<h4>
<a id="pgfId-1049241"></a>Description<a id="marker-1049240"></a></h4>

<p>
<a id="pgfId-1049242"></a>Verilog-A is an analog hardware description language standard from Open Verilog International. It enables analog circuit behavior to be described at a high level of abstraction. Behavioral descriptions of modules and components may be instantiated in a Spectre netlist along with regular Spectre primitives. </p>
<p>
<a id="pgfId-1049243"></a>Verilog-A descriptions are written in files different from the Spectre netlist file. These descriptions are written in modules (see the module <code>alpha</code> below). To include a module in the Spectre netlist, first add the line <code>ahdl_include &quot;VerilogAfile.va</code> to the Spectre netlist file (where, <code>VerilogAfile.va</code> is the name of the file in which the required module is defined). The module is instantiated in the Spectre netlist in the same manner as Spectre primitives, for example: </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049246"></a>name (node1 node2) alpha arg1=4.0 arg2=2</pre>

<p>
<a id="pgfId-1069559"></a>This instantiates an element <code>alpha</code>, which has two nodes and two parameters.</p>
<p>
<a id="pgfId-1069560"></a>AHDL Linter can be used to improve Verilog-A model quality. It can help to avoid potential convergence or performance problems, and to improve model accuracy, reusability and portability. Refer to the <em>Verilog-A Language Reference manual </em>for more information.</p>
<p>
<a id="pgfId-1049249"></a>Verilog-A simulation performance has been improved by compiling the Verilog-A modules. This is explained in more detail in the Verilog-A compilation section below. </p>

<h4>
<a id="pgfId-1049251"></a>Module Template</h4>

<p>
<a id="pgfId-1049253"></a>The following is a Verilog-A module template</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049254"></a><code>include &quot;discipline.h&quot;</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049255"></a><code>include &quot;constants.h&quot;</code></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049256"></a>module alpha( n1, n2 );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049257"></a>electrical n1, n2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049258"></a>parameter real arg1 = 2.0;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049259"></a>parameter integer arg2 = 0;</pre>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1049260"></a>real local;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1049261"></a>// this is a comment</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1049262"></a>analog begin </pre>

<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049263"></a>@ ( initial_step ) begin </pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049264"></a>// performed at the first timestep of an analysis </pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049265"></a>end</pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049266"></a>// module behavioral description </pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049267"></a>V(n1, n2) &lt;+ I(n1, n2) * arg1;</pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049268"></a>@ ( final_step ) begin</pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049269"></a>// performed at the last time step of an analysis</pre>
<pre class="webflare-courier-new webflare-indent2 codeContent">
<a id="pgfId-1049270"></a>end</pre>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1049271"></a>end </pre>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049272"></a>endmodule</pre>
<h4>
<a id="pgfId-1049275"></a>Verilog-A Compilation</h4>

<p>
<a id="pgfId-1049277"></a>The first time a verilogA file is used in simulation, Spectre performs a one-time compilation step. Following the initial compilation, recompilation is performed only if the Verilog-A source is changed. </p>
<p>
<a id="pgfId-1049285"></a>The compiled C code flow stores the compiled shared objects in a database on the disk for the simulation to use. The shared objects are stored in a directory named <code>ahdlSimDB</code>. By default, this database is created in the current working directory and given a name created by appending <code>.ahdlSimDB</code> to the circuit name. You can specify an alternative location for ahdlSimDB by setting the <code>CDS_AHDLCMI_SIMDB_DIR</code> environment variable to the path of a directory, as follows:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049286"></a>setenv CDS_AHDLCMI_SIMDB_DIR /projects/ahdlcmiSimDirs&#160;&#160;</pre>

<p>
<a id="pgfId-1049287"></a>If the path is writable, <code>adhlSimDB</code> is created there. If the path is not writable or does not exist, an error is reported.</p>
<p>
<a id="pgfId-1049288"></a>To store compiled objects, use a second type of database, named <code>ahdlShipDBs</code>. To create such databases, set the <code>CDS_AHDLCMI_SHIPDB_COPY</code> to <code>YES</code>, as follows:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049289"></a>setenv CDS_AHDLCMI_SHIPDB_COPY YES </pre>

<p>
<a id="pgfId-1049290"></a>In this case, an <code>ahdlShipDB</code> is created for each Verilog-A file in the directory that contains the Verilog-A files, if the directory is writable. If the directory is not writable, no <code>ahdlShipDBs</code> are created for the modules in the Verilog-A file that is being processed.</p>
<p>
<a id="pgfId-1049291"></a>If the <code>CDS_AHDLCMI_SHIPDB_DIR</code> environment variable (or the equivalent, but obsolete, <code>CDS_AHDLCMI_DIR</code> variable) is also set to a writable path, the <code>ahdlShipDB</code> database is created there and shared by all the Verilog-A files used for simulations that are run while this environmental variable is set. If the <code>CDS_AHDLCMI_SHIPDB_DIR</code> is not set to a writable path or the path does not exist, a warning is reported and ahdlShipDBs are not created.</p>
<p>
<a id="pgfId-1090745"></a>The reuse of Verilog-A compiled library can also be achieved by command-line options, refer to the usage of the Spectre command-line options: -ahdlshipdbdir and -ahdlshipdbmode.</p>

<h4>
<a id="pgfId-1049293"></a>Language Summary</h4>

<p>
<a id="pgfId-1049295"></a>The following provides a summary of the Verilog-A analog hardware description language. For more information refer to <em>Verilog-A Reference Manual</em>.</p>

<h4><em>
<a id="pgfId-1049300"></a>Analog Operators/Waveform Filters</em></h4>
<table class="webflareTable" id="#id1083148">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083150"></a><code>ddt(x &lt;,abstol&gt; )</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083152"></a>Differentiate x with respect to time.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083158"></a><code>idt(x, ic &lt;, assert &lt;, abstol&gt; &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083162"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083164"></a>Integrate x with respect to time. Output = ic during dc analysis and when assert is 1.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083166"></a><code>idtmod(x &lt;, &lt;ic &lt;, modulus &lt;, offset &lt;, abstol&gt; &gt; &gt; &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083170"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083172"></a>Circular Integration of x with respect to time. Output = ic during DC analysis. Integration is performed with given offset and modulus, if specified.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083203"></a><code>transition(x &lt;, delay &lt;, trise &lt;, tfall &lt;, timetol&gt; &gt; &gt; &gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083207"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083209"></a>Specify details of signal transitions. For efficient simulation, it is recommended that x not be a continuous signal, that is, a function of a probe. See the Verilog-A manual for further explanation of this issue.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083211"></a><code>slew(x &lt;, SRpos &lt;, SRneg&gt;&gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083215"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083217"></a>Model slew rate behavior.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083219"></a><code>delay(x, time_delay, max_delay)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083312"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083314"></a>Response(t) = x(t - time_delay).</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083316"></a><code>zi_nd(x, numer,</code> <code>denom, period,</code> <code>&lt; ttransition &lt;,sample</code> <code>offset</code> <code>time &gt;</code> <code>)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083320"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083322"></a>z-domain filter function, numerator-denominator form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083324"></a><code>zi_zd(x,</code> <code>zeros,</code> <code>denom, period,</code> <code>&lt; ttransition</code> <code>&lt;,sample offset time &gt;</code> <code>)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083403"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083405"></a>z-domain filter function, zero-denominator form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083407"></a><code>zi_np(x, numer,</code> <code>poles,</code> <code>period, &lt; ttransition &lt;,sample</code> <code>offset</code> <code>time &gt;</code> <code>)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083463"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083465"></a>z-domain filter function, numerator-pole form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083467"></a><code>zi_zp(x, zeros,</code> <code>poles,</code> <code>period,</code> <code>&lt; ttransition &lt;,sample offset time</code> <code>&gt;</code> <code>)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083471"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083473"></a>z-domain filter function, zero-pole form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083475"></a><code>laplace_nd(x, numer, denom, &lt;, abstol &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083566"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083568"></a>s-domain filter function, numerator-denominator form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083570"></a><code>laplace_zd(x, zeros, denom, &lt;, abstol &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083574"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083576"></a>s-domain filter function, zero-denominator form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083638"></a><code>laplace_np(x, numer, poles, &lt;, abstol &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083642"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083644"></a>s-domain filter function, numerator-pole form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083646"></a><code>laplace_zp(x, zeros, poles, &lt;, abstol &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083650"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083652"></a>s-domain filter function, zero-pole form.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049331"></a>Built-In Mathematical Functions</em></h4>
<table class="webflareTable" id="#id1083713">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083715"></a><code>abs(x)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083717"></a> Absolute value</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083719"></a><code>exp(x)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083721"></a> Exponential if x &lt; 80</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083723"></a><code>ln(x)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083725"></a> Natural logarithm</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083727"></a><code>log(x)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083729"></a>Log base 10</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083731"></a><code>sqrt(x)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083733"></a>Square root</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083735"></a><code>min(x,y)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083737"></a>Minimum</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083739"></a><code>max(x,y)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083741"></a>Maximum</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083743"></a><code>pow(x,y)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1083745"></a>x to the power of y</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049344"></a>Noise Functions</em></h4>
<table class="webflareTable" id="#id1083767">
<tbody><tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083769"></a><code>white_noise( power &lt;, tag &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091378"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091388"></a>Generates white noise with given power. Noise contributions with the same tag are combined for a module.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083773"></a><code>flicker_noise( power, exp &lt;, tag &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091415"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091425"></a>Generates pink noise with given power at 1 Hz that varies in proportion to 1/f^exp. Noise contributions with the same tag are combined for a module.</p>
<p>
<a id="pgfId-1091417"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083846"></a><code>noise_table( vector &lt;, tag &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091445"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091455"></a>Generates noise where power is determined by linear interpolation from the given vector of frequency-power pairs. Noise contributions with the same tag are combined for a module.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049355"></a>AC Analysis Stimuli</em></h4>
<table class="webflareTable" id="#id1083897">
<tbody><tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1083899"></a><code>ac_stim( &lt;analysis_name &lt;, mag &lt;, phase &gt; &gt; &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091199"></a><code></code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091215"></a>Small signal source of specified magnitude and phase in radians, active for given analysis.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049362"></a>Analog Events</em></h4>

<p>
<a id="pgfId-1083997"></a>Analog events must be contained in an analog event detection statement; @(analog_event) statement.</p>
<p>
<a id="pgfId-1084003"></a></p>
<table class="webflareTable" id="#id1083998">
<tbody><tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084000"></a><code>cross(x, direction &lt;, timetol &lt;, abstol &lt;, enable &gt;&gt;&gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084008"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084010"></a>Generates an event when x crosses zero.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084012"></a><code>above(x &lt;, timetol &lt;, abstol &lt;, enable &gt;&gt;&gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084016"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084018"></a>Generates an event when x becomes greater than or equal to zero. An above event can be generated and detected during initialization. By contrast, a cross event can be generated and detected only after at least one transient time step is complete.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084020"></a><code>timer(start_time &lt;, period &lt;, timetol &lt;, enable &gt;&gt;&gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091101"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1091111"></a>Set (optionally periodic) breakpoint event at time = start_time.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084024"></a><code>initial_step&lt; ( arg1 &lt;, arg2 &lt;, etc... &gt; &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084028"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084030"></a>Generate an event at the initial step of an analysis. arg1, arg2, and so on. Examples of analyses strings are &quot;dc&quot;, &quot;tran&quot;, &quot;ac&quot;, &quot;pss&quot;, &quot;noise&quot;, &quot;pdisto&quot;, &quot;qpss&quot;, &quot;pac&quot;, &quot;pnoise&quot;, &quot;pxf&quot;, &quot;sp&quot;, &quot;tdr&quot;, &quot;xf&quot;, &quot;envlp&quot;, &quot;psp&quot;, &quot;qpsp&quot;, &quot;qpac&quot;, &quot;qpnoise&quot;, &quot;qpxf&quot;, &quot;static&quot;, &quot;ic&quot;, and so on.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084032"></a><code>final_step&lt; ( arg1 &lt;, arg2 &lt;, etc... &gt; &gt; )</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084036"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084038"></a>Generate an event at the final step of an analysis. arg1, arg2, and so on. Examples of analyses strings are &quot;dc&quot;, &quot;tran&quot;, &quot;ac&quot;, &quot;pss&quot;, &quot;noise&quot;, &quot;pdisto&quot;, &quot;qpss&quot;, &quot;pac&quot;, &quot;pnoise&quot;, &quot;pxf&quot;, &quot;sp&quot;, &quot;tdr&quot;, &quot;xf&quot;, &quot;envlp&quot;, &quot;psp&quot;, &quot;qpsp&quot;, &quot;qpac&quot;, &quot;qpnoise&quot;, &quot;qpxf&quot;, &quot;static&quot;, &quot;ic&quot;, and so on.</p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1049378"></a>Timestep Control</em></h4>
<table class="webflareTable" id="#id1084365">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084367"></a><code>bound_step(max_step)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084369"></a> Limit timestep, (timestep &lt;= max_step).</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084371"></a><code>last_crossing(x, direction)</code>  </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084373"></a>Return time when expression last crossed zero in a given direction.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084375"></a><code>discontinuity(n)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084377"></a>Hint to simulator that discontinuity is present in nth derivative.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049386"></a>Simulator IO Functions</em></h4>
<table class="webflareTable" id="#id1084417">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084419"></a><code>$display(argument_list)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084421"></a>Print data to stdout. Formatting strings may be interspersed between arguments/data.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084427"></a><code>$fdisplay(fptr, argument_list)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084429"></a>Print data to a file. Formatting strings may be interspersed between arguments/data.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084459"></a><code>$strobe(argument_list)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084461"></a>Print data to stdout. Formatting strings may be interspersed between arguments/data.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084463"></a><code>$fstrobe(fptr, argument_list)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084465"></a>Print data to a file. Formatting strings may be interspersed between arguments/data.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084545"></a><code>$fscanf(fptr, &quot;format string&quot; &lt;, arguments&gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084549"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084551"></a>Read data from a file</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084579"></a><code>$fopen(&quot;filename&quot;, mode)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084581"></a>Open a file for reading/writing</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084583"></a><code>$fclose(fptr)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084585"></a>Close a file</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084589"></a><code>$finish&lt;(n)&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084591"></a>Finish the simulation</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084593"></a><code>$stop&lt;(n)&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084595"></a>Stop the simulation</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049403"></a>Simulator Environment Functions</em></h4>
<table class="webflareTable" id="#id1084714">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084716"></a><code>$realtime</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084718"></a>Returns current simulation time</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084720"></a><code>$temperature</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084722"></a>Returns ambient simulation temperature (K)</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084724"></a><code>$vt</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084726"></a>Returns thermal voltage</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084728"></a><code>$vt(temp)</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084730"></a>Returns thermal voltage at given temp</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084740"></a><code>$analysis(analysis_string1&lt;, analysis_string2 &lt;, ...&gt;&gt;)</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084744"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084746"></a>Returns true(1) if the current analysis phase matches one of the given analyses strings. The following are the examples of analyses strings: &quot;dc&quot;, &quot;tran&quot;, &quot;ac&quot;, &quot;pss&quot;, &quot;noise&quot;, &quot;pdisto&quot;, &quot;qpss&quot;, &quot;pac&quot;, &quot;pnoise&quot;, &quot;pxf&quot;, &quot;sp&quot;, &quot;tdr&quot;, &quot;xf&quot;, &quot;envlp&quot;, &quot;psp&quot;, &quot;qpsp&quot;, &quot;qpac&quot;, &quot;qpnoise&quot;, &quot;qpxf&quot;, &quot;static&quot;, &quot;ic&quot;, and so on.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049414"></a>Parameter Functions</em></h4>
<table class="webflareTable" id="#id1084257">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084259"></a><code>$pwr( x )</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084261"></a>Assignment of model power consumption. Adds the expression x to the pwr parameter of a module.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049420"></a>Data Types</em></h4>
<table class="webflareTable" id="#id1084244">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084246"></a><code>integer</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084248"></a>Discrete numerical type.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084250"></a><code>real</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084252"></a>Continuous numerical type.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049427"></a>Data Qualifiers</em></h4>
<table class="webflareTable" id="#id1084266">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084268"></a><code>parameter</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084270"></a>Indicates that a variable is a parameter and so may be given a different value when the module is instantiated, and that it may not be assigned a different value inside the module.</p>
</td>
</tr>
</tbody></table>
<h4><em>
<a id="pgfId-1049433"></a>Structural Statements</em></h4>

<p>
<a id="pgfId-1049435"></a>Structural statements are used inside the module block but outside the analog block.</p>
<table class="webflareTable" id="#id1084285">
<tbody><tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084287"></a><code>module_or_primitive #(&lt;.param1(expr1)&lt;,...&gt;&gt;) inst_name (&lt;node1 &lt;, ..&gt;&gt; )</code>;</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084300"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084302"></a>Creates a new instance of module_or_primitive named <code>inst_name</code>.</p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1049436"></a>Environment Variables</em></h4>
<table class="webflareTable" id="#id1088697">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088763"></a><code>CDS_AHDLCMI_SHIPDB_COPY</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088765"></a>Set this environment variable to <code>YES</code> to use AHDL ship databases (ahdlShipDBs). When the environment variable is to <code>YES</code>, the software creates an ahdlShipDB for each Verilog-A file in the directory that contains the Verilog-A file, if the directory is writable. If the directory is not writable, the software does not create any ahdlShipDBs for the modules in the Verilog-A file (see <code>CDS_AHDLCMI_SHIPDB_DIR</code>).</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088767"></a><code>CDS_AHDLCMI_SHIPDB_DIR</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088769"></a>Specifies the path to a directory for ahdlShipDB. All Verilog-A files share this path. If the path specified by this variable is not writable, or the path does not exist, the software does not create any ahdlShipDB and generates a warning. For example, <code>setenv CDS_AHDLCMI_SHIPDB_DIR /export/shared/objects</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088771"></a><code>CDS_AHDL_COMPILEC_MAX_LOAD</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088773"></a>Set this environment variable to change the <code>max_load</code> value for parallel compilation of AHDL generated C code. When the system load average is above <code>max_load</code>, parallel compilation is turned off. For example, <code>setenv CDS_AHDL_COMPILEC_MAX_LOAD 4.0</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088775"></a><code>CDS_AHDL_DDT_SCALE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088777"></a>Set this environment variable to scale the value of ddt to the specified range for better convergence. The default value is 1e-17.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088779"></a><code>CDS_AHDL_FINISH_MODE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088781"></a>Set this environment variable to <code>1</code> to cause the <code>$finish</code> function to stop the current analysis instead of stopping the whole simulation. The default value is <code>0</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088783"></a><code>CDS_AHDL_IDT_SCALE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088785"></a>Set this environment variable to scale the value of <code>idt</code> to the specified range for better convergence. The default value is <code>1</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088787"></a><code>CDS_AHDL_IGNORE_HIDDEN_STATE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088789"></a> Set this environment variable to <code>YES</code> to process all hidden state variables as non-hidden state variables for all Verilog-A modules.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088791"></a><code>CDS_AHDL_IGNORE_OPPOINT</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088793"></a>Set this environment variable to <code>YES</code> to ignore all operating point calculations. Set the environment variable to <code>NO</code> to disable optimization. The default value is <code>YES</code> for compact models and <code>NO</code> for normal models.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088795"></a><code>CDS_AHDL_REUSE_LIB</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088797"></a>In +aps, ++aps, +xps and +ms modes, the software automatically searches the pre-run shared library and reuses it. Set this environment variable to <code>NO</code> to disable the automatic search and reuse of pre-run shared library.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088799"></a><code>CDS_CMI_COMPLEVEL</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088801"></a>Set this environment variable to control GCC optimization level when compiling AHDL-generated C code flow. The environment value is from 0 to 3, which implies that GCC will use level O0 ~ O3 to compile AHDL C code. O3 is the default compilation level and gives better optimization.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088803"></a><code>CDS_VLOGA_INCLUDE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088805"></a>Set this environment variable to specify the directory that contains the file with the &quot;include&quot; directive. You can specify more than one directory by using comma(,), colon(:), or semicolon(;) as delimiters to separate the directories. For example, <code>setenv CDS_VLOGA_INCLUDE &quot;dir1;dir2&quot;</code> or <code>setenv CDS_VLOGA_INCLUDE dir1:dir2</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088807"></a><code>CDS_AHDL_LRM_COMPATIBILITY</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088809"></a>Set this environment variable to specify the version of LRM. The default value is <code>2.3</code>. For example, setenv <code>CDS_AHDL_LRM_COMPATIBILITY 2.4</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088811"></a><code>CDS_AHDL_AUTOGDEV_SUPPORT</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088813"></a>Set this environment variable to <code>NO</code> to prevent a Verilog-A model from automatically adding the simulation parameter <code>gdev</code> at a non-linear branch when the kernel uses the <code>gdev</code> method. The default value is <code>YES</code>, which means that the Verilog-A model adds the simulation parameter <code>gdev</code> by default.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088815"></a><code>CDS_AHDL_AUTOGMIN_INSERT</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1088817"></a>Set this environment variable to <code>YES</code> to enable a Verilog-A model to add the simulation parameter gmin at a non-linear branch. The default value is <code>NO</code>.</p>
</td>
</tr>
</tbody></table>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap4_re_Vec_Vcd_Evcd_Digital_Stimulus_vector.html" id="prev" title="Vec/Vcd/Evcd Digital Stimulus (vector)">Vec/Vcd/Evcd Digital Stimulus  ...</a></em></b><b><em><a href="chap5.html" id="nex" title="Circuit Checks">Circuit Checks</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>