// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "05/05/2019 20:51:25"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FSM_frame (
	iclk,
	ilen,
	ienable,
	ishift_reg,
	ost,
	odata_byte);
input 	iclk;
input 	[10:0] ilen;
input 	ienable;
input 	[31:0] ishift_reg;
output 	[2:0] ost;
output 	[7:0] odata_byte;

// Design Ports Information
// ishift_reg[8]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[9]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[10]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[11]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[12]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[13]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[14]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[15]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[16]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[17]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[18]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[19]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[20]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[21]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[22]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[23]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[24]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[25]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[26]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[27]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[28]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[30]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[31]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ost[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ost[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// ost[2]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata_byte[0]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// odata_byte[1]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// odata_byte[2]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata_byte[3]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata_byte[4]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata_byte[5]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata_byte[6]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// odata_byte[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iclk	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[2]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[3]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[4]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[5]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[6]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ishift_reg[7]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ienable	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[5]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[6]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[7]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[8]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[10]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[9]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[1]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[2]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[3]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ilen[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FSM_frame_v.sdo");
// synopsys translate_on

wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \WideOr3~0_combout ;
wire \iclk~combout ;
wire \iclk~clkctrl_outclk ;
wire \rnextst.stPREAMBLE~0_combout ;
wire \rnextst.stPREAMBLE~regout ;
wire \Add0~1_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \LessThan2~0_combout ;
wire \LessThan3~0_combout ;
wire \count[10]~4_combout ;
wire \count[10]~1_combout ;
wire \count[10]~3_combout ;
wire \ienable~combout ;
wire \count[10]~0_combout ;
wire \count[10]~2_combout ;
wire \LessThan1~0_combout ;
wire \count[10]~5_combout ;
wire \count[10]~6_combout ;
wire \count[10]~7_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \LessThan2~1_combout ;
wire \Selector0~4_combout ;
wire \Add1~1_sumout ;
wire \rlendata[10]~0_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~5_combout ;
wire \rcurst.stPREAMBLE~regout ;
wire \rnextst.stSFD~regout ;
wire \rcurst.stSFD~regout ;
wire \rnextst.stDADDR~regout ;
wire \rcurst.stDADDR~regout ;
wire \rnextst.stSADDR~regout ;
wire \rcurst.stSADDR~regout ;
wire \rnextst.stLENTYPE~regout ;
wire \rcurst.stLENTYPE~regout ;
wire \rnextst.stDATA~regout ;
wire \rcurst.stDATA~regout ;
wire \rnextst.stFCS~regout ;
wire \rcurst.stFCS~regout ;
wire \rnextst.stIGP~0_combout ;
wire \rnextst.stIGP~regout ;
wire \rcurst.stIGP~regout ;
wire \WideOr3~combout ;
wire \ost[0]~reg0_regout ;
wire \WideOr2~combout ;
wire \ost[1]~reg0_regout ;
wire \WideOr1~combout ;
wire \ost[2]~reg0_regout ;
wire \odata_byte[0]~reg0feeder_combout ;
wire \odata_byte[0]~reg0_regout ;
wire \odata_byte[1]~reg0feeder_combout ;
wire \odata_byte[1]~reg0_regout ;
wire \odata_byte[2]~reg0_regout ;
wire \odata_byte[3]~reg0_regout ;
wire \odata_byte[4]~reg0_regout ;
wire \odata_byte[5]~reg0_regout ;
wire \odata_byte[6]~reg0_regout ;
wire \odata_byte[7]~reg0feeder_combout ;
wire \odata_byte[7]~reg0_regout ;
wire [10:0] count;
wire [10:0] \ilen~combout ;
wire [31:0] \ishift_reg~combout ;
wire [10:0] rlendata;


// Location: LCFF_X5_Y7_N21
stratixii_lcell_ff \count[10] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~41_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[10]));

// Location: LCCOMB_X5_Y7_N18
stratixii_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( count[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( count[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[9]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
stratixii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( count[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[10]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
stratixii_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( !\rcurst.stDATA~regout  & ( (\rcurst.stIGP~regout  & !\rcurst.stSFD~regout ) ) )

	.dataa(!\rcurst.stIGP~regout ),
	.datab(vcc),
	.datac(!\rcurst.stSFD~regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\rcurst.stDATA~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h5050505000000000;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \iclk~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iclk~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(iclk));
// synopsys translate_off
defparam \iclk~I .ddio_mode = "none";
defparam \iclk~I .ddioinclk_input = "negated_inclk";
defparam \iclk~I .dqs_delay_buffer_mode = "none";
defparam \iclk~I .dqs_out_mode = "none";
defparam \iclk~I .inclk_input = "normal";
defparam \iclk~I .input_async_reset = "none";
defparam \iclk~I .input_power_up = "low";
defparam \iclk~I .input_register_mode = "none";
defparam \iclk~I .input_sync_reset = "none";
defparam \iclk~I .oe_async_reset = "none";
defparam \iclk~I .oe_power_up = "low";
defparam \iclk~I .oe_register_mode = "none";
defparam \iclk~I .oe_sync_reset = "none";
defparam \iclk~I .operation_mode = "input";
defparam \iclk~I .output_async_reset = "none";
defparam \iclk~I .output_power_up = "low";
defparam \iclk~I .output_register_mode = "none";
defparam \iclk~I .output_sync_reset = "none";
defparam \iclk~I .sim_dqs_delay_increment = 0;
defparam \iclk~I .sim_dqs_intrinsic_delay = 0;
defparam \iclk~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \iclk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\iclk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iclk~clkctrl_outclk ));
// synopsys translate_off
defparam \iclk~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N20
stratixii_lcell_comb \rnextst.stPREAMBLE~0 (
// Equation(s):
// \rnextst.stPREAMBLE~0_combout  = !\rcurst.stIGP~regout 

	.dataa(vcc),
	.datab(!\rcurst.stIGP~regout ),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rnextst.stPREAMBLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rnextst.stPREAMBLE~0 .extended_lut = "off";
defparam \rnextst.stPREAMBLE~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rnextst.stPREAMBLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N21
stratixii_lcell_ff \rnextst.stPREAMBLE (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\rnextst.stPREAMBLE~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stPREAMBLE~regout ));

// Location: LCCOMB_X5_Y7_N0
stratixii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[0]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
stratixii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( count[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[2]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
stratixii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( count[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[3]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N7
stratixii_lcell_ff \count[3] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~13_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[3]));

// Location: LCCOMB_X5_Y7_N8
stratixii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( count[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( count[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[4]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N9
stratixii_lcell_ff \count[4] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~17_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[4]));

// Location: LCCOMB_X5_Y7_N10
stratixii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( count[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N11
stratixii_lcell_ff \count[5] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~21_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[5]));

// Location: LCCOMB_X5_Y7_N12
stratixii_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( count[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[6]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N13
stratixii_lcell_ff \count[6] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~25_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[6]));

// Location: LCCOMB_X5_Y7_N14
stratixii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( count[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N15
stratixii_lcell_ff \count[7] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~29_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[7]));

// Location: LCCOMB_X5_Y7_N16
stratixii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( count[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( count[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[8]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N17
stratixii_lcell_ff \count[8] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~33_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[8]));

// Location: LCFF_X5_Y7_N19
stratixii_lcell_ff \count[9] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~37_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[9]));

// Location: LCCOMB_X6_Y7_N20
stratixii_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !count[6] & ( !count[9] & ( (!count[10] & (!count[8] & (!count[5] & !count[7]))) ) ) )

	.dataa(!count[10]),
	.datab(!count[8]),
	.datac(!count[5]),
	.datad(!count[7]),
	.datae(!count[6]),
	.dataf(!count[9]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h8000000000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
stratixii_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !count[1] & ( (!count[2] & !count[0]) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!count[2]),
	.datad(!count[0]),
	.datae(vcc),
	.dataf(!count[1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'hF000F00000000000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
stratixii_lcell_comb \count[10]~4 (
// Equation(s):
// \count[10]~4_combout  = ( !\rcurst.stPREAMBLE~regout  & ( \LessThan3~0_combout  & ( (\rcurst.stLENTYPE~regout  & (!count[3] & (\LessThan2~0_combout  & !count[4]))) ) ) )

	.dataa(!\rcurst.stLENTYPE~regout ),
	.datab(!count[3]),
	.datac(!\LessThan2~0_combout ),
	.datad(!count[4]),
	.datae(!\rcurst.stPREAMBLE~regout ),
	.dataf(!\LessThan3~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~4 .extended_lut = "off";
defparam \count[10]~4 .lut_mask = 64'h0000000004000000;
defparam \count[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
stratixii_lcell_comb \count[10]~1 (
// Equation(s):
// \count[10]~1_combout  = ( count[1] & ( (!count[2] & ((\rcurst.stDADDR~regout ) # (\rcurst.stSADDR~regout ))) ) ) # ( !count[1] & ( (!\rcurst.stSADDR~regout  & (\rcurst.stDADDR~regout  & ((!count[2]) # (!count[0])))) # (\rcurst.stSADDR~regout  & 
// ((!count[2]) # ((!count[0])))) ) )

	.dataa(!\rcurst.stSADDR~regout ),
	.datab(!count[2]),
	.datac(!count[0]),
	.datad(!\rcurst.stDADDR~regout ),
	.datae(vcc),
	.dataf(!count[1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~1 .extended_lut = "off";
defparam \count[10]~1 .lut_mask = 64'h54FC54FC44CC44CC;
defparam \count[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
stratixii_lcell_comb \count[10]~3 (
// Equation(s):
// \count[10]~3_combout  = ( \count[10]~1_combout  & ( (!count[4] & (!\rcurst.stPREAMBLE~regout  & (\LessThan2~0_combout  & !count[3]))) ) )

	.dataa(!count[4]),
	.datab(!\rcurst.stPREAMBLE~regout ),
	.datac(!\LessThan2~0_combout ),
	.datad(!count[3]),
	.datae(vcc),
	.dataf(!\count[10]~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~3 .extended_lut = "off";
defparam \count[10]~3 .lut_mask = 64'h0000000008000800;
defparam \count[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ienable~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ienable~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ienable));
// synopsys translate_off
defparam \ienable~I .ddio_mode = "none";
defparam \ienable~I .ddioinclk_input = "negated_inclk";
defparam \ienable~I .dqs_delay_buffer_mode = "none";
defparam \ienable~I .dqs_out_mode = "none";
defparam \ienable~I .inclk_input = "normal";
defparam \ienable~I .input_async_reset = "none";
defparam \ienable~I .input_power_up = "low";
defparam \ienable~I .input_register_mode = "none";
defparam \ienable~I .input_sync_reset = "none";
defparam \ienable~I .oe_async_reset = "none";
defparam \ienable~I .oe_power_up = "low";
defparam \ienable~I .oe_register_mode = "none";
defparam \ienable~I .oe_sync_reset = "none";
defparam \ienable~I .operation_mode = "input";
defparam \ienable~I .output_async_reset = "none";
defparam \ienable~I .output_power_up = "low";
defparam \ienable~I .output_register_mode = "none";
defparam \ienable~I .output_sync_reset = "none";
defparam \ienable~I .sim_dqs_delay_increment = 0;
defparam \ienable~I .sim_dqs_intrinsic_delay = 0;
defparam \ienable~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
stratixii_lcell_comb \count[10]~0 (
// Equation(s):
// \count[10]~0_combout  = ( !count[2] & ( (!count[0]) # (!count[1]) ) )

	.dataa(vcc),
	.datab(!count[0]),
	.datac(!count[1]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!count[2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~0 .extended_lut = "off";
defparam \count[10]~0 .lut_mask = 64'hFCFCFCFC00000000;
defparam \count[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N24
stratixii_lcell_comb \count[10]~2 (
// Equation(s):
// \count[10]~2_combout  = ( \count[10]~0_combout  & ( \LessThan2~0_combout  & ( (count[4] & (\ienable~combout  & !\rcurst.stIGP~regout )) ) ) ) # ( !\count[10]~0_combout  & ( \LessThan2~0_combout  & ( (\ienable~combout  & (!\rcurst.stIGP~regout  & 
// ((count[3]) # (count[4])))) ) ) ) # ( \count[10]~0_combout  & ( !\LessThan2~0_combout  & ( (\ienable~combout  & !\rcurst.stIGP~regout ) ) ) ) # ( !\count[10]~0_combout  & ( !\LessThan2~0_combout  & ( (\ienable~combout  & !\rcurst.stIGP~regout ) ) ) )

	.dataa(!count[4]),
	.datab(!\ienable~combout ),
	.datac(!\rcurst.stIGP~regout ),
	.datad(!count[3]),
	.datae(!\count[10]~0_combout ),
	.dataf(!\LessThan2~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~2 .extended_lut = "off";
defparam \count[10]~2 .lut_mask = 64'h3030303010301010;
defparam \count[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
stratixii_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( count[2] & ( count[1] ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[1]),
	.datae(vcc),
	.dataf(!count[2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
stratixii_lcell_comb \count[10]~5 (
// Equation(s):
// \count[10]~5_combout  = ( !count[2] & ( (\rcurst.stFCS~regout  & ((!count[1]) # (!count[0]))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!\rcurst.stFCS~regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!count[2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~5 .extended_lut = "off";
defparam \count[10]~5 .lut_mask = 64'h0E0E0E0E00000000;
defparam \count[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N14
stratixii_lcell_comb \count[10]~6 (
// Equation(s):
// \count[10]~6_combout  = ( \LessThan1~0_combout  & ( \count[10]~5_combout  & ( (!count[4] & (!count[3] & (!\rcurst.stPREAMBLE~regout  & \LessThan2~0_combout ))) ) ) ) # ( !\LessThan1~0_combout  & ( \count[10]~5_combout  & ( (!count[4] & (!count[3] & 
// \LessThan2~0_combout )) ) ) ) # ( !\LessThan1~0_combout  & ( !\count[10]~5_combout  & ( (!count[4] & (!count[3] & (\rcurst.stPREAMBLE~regout  & \LessThan2~0_combout ))) ) ) )

	.dataa(!count[4]),
	.datab(!count[3]),
	.datac(!\rcurst.stPREAMBLE~regout ),
	.datad(!\LessThan2~0_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\count[10]~5_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~6 .extended_lut = "off";
defparam \count[10]~6 .lut_mask = 64'h0008000000880080;
defparam \count[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
stratixii_lcell_comb \count[10]~7 (
// Equation(s):
// \count[10]~7_combout  = ( \count[10]~2_combout  & ( \count[10]~6_combout  & ( !\rcurst.stSFD~regout  ) ) ) # ( !\count[10]~2_combout  & ( \count[10]~6_combout  & ( \rcurst.stSFD~regout  ) ) ) # ( \count[10]~2_combout  & ( !\count[10]~6_combout  & ( 
// !\rcurst.stSFD~regout  $ (((\WideOr3~0_combout  & (!\count[10]~4_combout  & !\count[10]~3_combout )))) ) ) ) # ( !\count[10]~2_combout  & ( !\count[10]~6_combout  & ( !\rcurst.stSFD~regout  $ (((!\WideOr3~0_combout ) # ((\count[10]~3_combout ) # 
// (\count[10]~4_combout )))) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\rcurst.stSFD~regout ),
	.datac(!\count[10]~4_combout ),
	.datad(!\count[10]~3_combout ),
	.datae(!\count[10]~2_combout ),
	.dataf(!\count[10]~6_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[10]~7 .extended_lut = "off";
defparam \count[10]~7 .lut_mask = 64'h63339CCC3333CCCC;
defparam \count[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N1
stratixii_lcell_ff \count[0] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~1_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[0]));

// Location: LCCOMB_X5_Y7_N2
stratixii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( count[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!count[1]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y7_N3
stratixii_lcell_ff \count[1] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~5_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[1]));

// Location: LCFF_X5_Y7_N5
stratixii_lcell_ff \count[2] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add0~9_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count[10]~7_combout ),
	.sload(gnd),
	.ena(!\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[2]));

// Location: LCCOMB_X6_Y7_N18
stratixii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( count[1] & ( (!count[2] & \rcurst.stPREAMBLE~regout ) ) ) # ( !count[1] & ( \rcurst.stPREAMBLE~regout  ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!count[2]),
	.datad(!\rcurst.stPREAMBLE~regout ),
	.datae(vcc),
	.dataf(!count[1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h00FF00FF00F000F0;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
stratixii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \LessThan2~0_combout  & ( \count[10]~1_combout  & ( (\rcurst.stIGP~regout  & ((count[3]) # (count[4]))) ) ) ) # ( !\LessThan2~0_combout  & ( \count[10]~1_combout  & ( \rcurst.stIGP~regout  ) ) ) # ( \LessThan2~0_combout  & ( 
// !\count[10]~1_combout  & ( (\rcurst.stIGP~regout  & (((!\Selector0~2_combout ) # (count[3])) # (count[4]))) ) ) ) # ( !\LessThan2~0_combout  & ( !\count[10]~1_combout  & ( \rcurst.stIGP~regout  ) ) )

	.dataa(!count[4]),
	.datab(!\Selector0~2_combout ),
	.datac(!count[3]),
	.datad(!\rcurst.stIGP~regout ),
	.datae(!\LessThan2~0_combout ),
	.dataf(!\count[10]~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h00FF00DF00FF005F;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
stratixii_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \LessThan2~0_combout  & ( (!count[3] & !count[4]) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!count[3]),
	.datad(!count[4]),
	.datae(vcc),
	.dataf(!\LessThan2~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h00000000F000F000;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
stratixii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = ( \LessThan2~1_combout  & ( (\rcurst.stIGP~regout  & (((\rcurst.stPREAMBLE~regout  & \LessThan1~0_combout )) # (\rcurst.stSFD~regout ))) ) ) # ( !\LessThan2~1_combout  & ( (\rcurst.stIGP~regout  & ((\rcurst.stSFD~regout ) # 
// (\rcurst.stPREAMBLE~regout ))) ) )

	.dataa(!\rcurst.stPREAMBLE~regout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\rcurst.stIGP~regout ),
	.datad(!\rcurst.stSFD~regout ),
	.datae(vcc),
	.dataf(!\LessThan2~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~4 .extended_lut = "off";
defparam \Selector0~4 .lut_mask = 64'h050F050F010F010F;
defparam \Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
stratixii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( rlendata[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( rlendata[0] ) + ( VCC ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[0]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[0]));
// synopsys translate_off
defparam \ilen[0]~I .ddio_mode = "none";
defparam \ilen[0]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[0]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[0]~I .dqs_out_mode = "none";
defparam \ilen[0]~I .inclk_input = "normal";
defparam \ilen[0]~I .input_async_reset = "none";
defparam \ilen[0]~I .input_power_up = "low";
defparam \ilen[0]~I .input_register_mode = "none";
defparam \ilen[0]~I .input_sync_reset = "none";
defparam \ilen[0]~I .oe_async_reset = "none";
defparam \ilen[0]~I .oe_power_up = "low";
defparam \ilen[0]~I .oe_register_mode = "none";
defparam \ilen[0]~I .oe_sync_reset = "none";
defparam \ilen[0]~I .operation_mode = "input";
defparam \ilen[0]~I .output_async_reset = "none";
defparam \ilen[0]~I .output_power_up = "low";
defparam \ilen[0]~I .output_register_mode = "none";
defparam \ilen[0]~I .output_sync_reset = "none";
defparam \ilen[0]~I .sim_dqs_delay_increment = 0;
defparam \ilen[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
stratixii_lcell_comb \rlendata[10]~0 (
// Equation(s):
// \rlendata[10]~0_combout  = ( \LessThan4~1_combout  & ( (\rcurst.stLENTYPE~regout  & ((!\LessThan3~0_combout ) # (!\LessThan2~1_combout ))) ) ) # ( !\LessThan4~1_combout  & ( ((\rcurst.stLENTYPE~regout  & ((!\LessThan3~0_combout ) # (!\LessThan2~1_combout 
// )))) # (\rcurst.stDATA~regout ) ) )

	.dataa(!\LessThan3~0_combout ),
	.datab(!\rcurst.stLENTYPE~regout ),
	.datac(!\rcurst.stDATA~regout ),
	.datad(!\LessThan2~1_combout ),
	.datae(vcc),
	.dataf(!\LessThan4~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rlendata[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rlendata[10]~0 .extended_lut = "off";
defparam \rlendata[10]~0 .lut_mask = 64'h3F2F3F2F33223322;
defparam \rlendata[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X7_Y7_N1
stratixii_lcell_ff \rlendata[0] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~1_sumout ),
	.adatasdata(\ilen~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[0]));

// Location: LCCOMB_X7_Y7_N2
stratixii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( rlendata[1] ) + ( VCC ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( rlendata[1] ) + ( VCC ) + ( \Add1~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[1]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[1]));
// synopsys translate_off
defparam \ilen[1]~I .ddio_mode = "none";
defparam \ilen[1]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[1]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[1]~I .dqs_out_mode = "none";
defparam \ilen[1]~I .inclk_input = "normal";
defparam \ilen[1]~I .input_async_reset = "none";
defparam \ilen[1]~I .input_power_up = "low";
defparam \ilen[1]~I .input_register_mode = "none";
defparam \ilen[1]~I .input_sync_reset = "none";
defparam \ilen[1]~I .oe_async_reset = "none";
defparam \ilen[1]~I .oe_power_up = "low";
defparam \ilen[1]~I .oe_register_mode = "none";
defparam \ilen[1]~I .oe_sync_reset = "none";
defparam \ilen[1]~I .operation_mode = "input";
defparam \ilen[1]~I .output_async_reset = "none";
defparam \ilen[1]~I .output_power_up = "low";
defparam \ilen[1]~I .output_register_mode = "none";
defparam \ilen[1]~I .output_sync_reset = "none";
defparam \ilen[1]~I .sim_dqs_delay_increment = 0;
defparam \ilen[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N3
stratixii_lcell_ff \rlendata[1] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~5_sumout ),
	.adatasdata(\ilen~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[1]));

// Location: LCCOMB_X7_Y7_N4
stratixii_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( rlendata[2] ) + ( VCC ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( rlendata[2] ) + ( VCC ) + ( \Add1~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[2]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[2]));
// synopsys translate_off
defparam \ilen[2]~I .ddio_mode = "none";
defparam \ilen[2]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[2]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[2]~I .dqs_out_mode = "none";
defparam \ilen[2]~I .inclk_input = "normal";
defparam \ilen[2]~I .input_async_reset = "none";
defparam \ilen[2]~I .input_power_up = "low";
defparam \ilen[2]~I .input_register_mode = "none";
defparam \ilen[2]~I .input_sync_reset = "none";
defparam \ilen[2]~I .oe_async_reset = "none";
defparam \ilen[2]~I .oe_power_up = "low";
defparam \ilen[2]~I .oe_register_mode = "none";
defparam \ilen[2]~I .oe_sync_reset = "none";
defparam \ilen[2]~I .operation_mode = "input";
defparam \ilen[2]~I .output_async_reset = "none";
defparam \ilen[2]~I .output_power_up = "low";
defparam \ilen[2]~I .output_register_mode = "none";
defparam \ilen[2]~I .output_sync_reset = "none";
defparam \ilen[2]~I .sim_dqs_delay_increment = 0;
defparam \ilen[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N5
stratixii_lcell_ff \rlendata[2] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~9_sumout ),
	.adatasdata(\ilen~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[2]));

// Location: LCCOMB_X7_Y7_N6
stratixii_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( rlendata[3] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( rlendata[3] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[3]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[3]));
// synopsys translate_off
defparam \ilen[3]~I .ddio_mode = "none";
defparam \ilen[3]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[3]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[3]~I .dqs_out_mode = "none";
defparam \ilen[3]~I .inclk_input = "normal";
defparam \ilen[3]~I .input_async_reset = "none";
defparam \ilen[3]~I .input_power_up = "low";
defparam \ilen[3]~I .input_register_mode = "none";
defparam \ilen[3]~I .input_sync_reset = "none";
defparam \ilen[3]~I .oe_async_reset = "none";
defparam \ilen[3]~I .oe_power_up = "low";
defparam \ilen[3]~I .oe_register_mode = "none";
defparam \ilen[3]~I .oe_sync_reset = "none";
defparam \ilen[3]~I .operation_mode = "input";
defparam \ilen[3]~I .output_async_reset = "none";
defparam \ilen[3]~I .output_power_up = "low";
defparam \ilen[3]~I .output_register_mode = "none";
defparam \ilen[3]~I .output_sync_reset = "none";
defparam \ilen[3]~I .sim_dqs_delay_increment = 0;
defparam \ilen[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N7
stratixii_lcell_ff \rlendata[3] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~13_sumout ),
	.adatasdata(\ilen~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[3]));

// Location: LCCOMB_X7_Y7_N8
stratixii_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( rlendata[4] ) + ( VCC ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( rlendata[4] ) + ( VCC ) + ( \Add1~14  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[4]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[4]));
// synopsys translate_off
defparam \ilen[4]~I .ddio_mode = "none";
defparam \ilen[4]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[4]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[4]~I .dqs_out_mode = "none";
defparam \ilen[4]~I .inclk_input = "normal";
defparam \ilen[4]~I .input_async_reset = "none";
defparam \ilen[4]~I .input_power_up = "low";
defparam \ilen[4]~I .input_register_mode = "none";
defparam \ilen[4]~I .input_sync_reset = "none";
defparam \ilen[4]~I .oe_async_reset = "none";
defparam \ilen[4]~I .oe_power_up = "low";
defparam \ilen[4]~I .oe_register_mode = "none";
defparam \ilen[4]~I .oe_sync_reset = "none";
defparam \ilen[4]~I .operation_mode = "input";
defparam \ilen[4]~I .output_async_reset = "none";
defparam \ilen[4]~I .output_power_up = "low";
defparam \ilen[4]~I .output_register_mode = "none";
defparam \ilen[4]~I .output_sync_reset = "none";
defparam \ilen[4]~I .sim_dqs_delay_increment = 0;
defparam \ilen[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N9
stratixii_lcell_ff \rlendata[4] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~17_sumout ),
	.adatasdata(\ilen~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[4]));

// Location: LCCOMB_X7_Y7_N10
stratixii_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( rlendata[5] ) + ( VCC ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( rlendata[5] ) + ( VCC ) + ( \Add1~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[5]));
// synopsys translate_off
defparam \ilen[5]~I .ddio_mode = "none";
defparam \ilen[5]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[5]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[5]~I .dqs_out_mode = "none";
defparam \ilen[5]~I .inclk_input = "normal";
defparam \ilen[5]~I .input_async_reset = "none";
defparam \ilen[5]~I .input_power_up = "low";
defparam \ilen[5]~I .input_register_mode = "none";
defparam \ilen[5]~I .input_sync_reset = "none";
defparam \ilen[5]~I .oe_async_reset = "none";
defparam \ilen[5]~I .oe_power_up = "low";
defparam \ilen[5]~I .oe_register_mode = "none";
defparam \ilen[5]~I .oe_sync_reset = "none";
defparam \ilen[5]~I .operation_mode = "input";
defparam \ilen[5]~I .output_async_reset = "none";
defparam \ilen[5]~I .output_power_up = "low";
defparam \ilen[5]~I .output_register_mode = "none";
defparam \ilen[5]~I .output_sync_reset = "none";
defparam \ilen[5]~I .sim_dqs_delay_increment = 0;
defparam \ilen[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N11
stratixii_lcell_ff \rlendata[5] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~21_sumout ),
	.adatasdata(\ilen~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[5]));

// Location: LCCOMB_X7_Y7_N12
stratixii_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( rlendata[6] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( rlendata[6] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[6]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[6]));
// synopsys translate_off
defparam \ilen[6]~I .ddio_mode = "none";
defparam \ilen[6]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[6]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[6]~I .dqs_out_mode = "none";
defparam \ilen[6]~I .inclk_input = "normal";
defparam \ilen[6]~I .input_async_reset = "none";
defparam \ilen[6]~I .input_power_up = "low";
defparam \ilen[6]~I .input_register_mode = "none";
defparam \ilen[6]~I .input_sync_reset = "none";
defparam \ilen[6]~I .oe_async_reset = "none";
defparam \ilen[6]~I .oe_power_up = "low";
defparam \ilen[6]~I .oe_register_mode = "none";
defparam \ilen[6]~I .oe_sync_reset = "none";
defparam \ilen[6]~I .operation_mode = "input";
defparam \ilen[6]~I .output_async_reset = "none";
defparam \ilen[6]~I .output_power_up = "low";
defparam \ilen[6]~I .output_register_mode = "none";
defparam \ilen[6]~I .output_sync_reset = "none";
defparam \ilen[6]~I .sim_dqs_delay_increment = 0;
defparam \ilen[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N13
stratixii_lcell_ff \rlendata[6] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~25_sumout ),
	.adatasdata(\ilen~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[6]));

// Location: LCCOMB_X7_Y7_N14
stratixii_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( rlendata[7] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( rlendata[7] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[7]));
// synopsys translate_off
defparam \ilen[7]~I .ddio_mode = "none";
defparam \ilen[7]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[7]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[7]~I .dqs_out_mode = "none";
defparam \ilen[7]~I .inclk_input = "normal";
defparam \ilen[7]~I .input_async_reset = "none";
defparam \ilen[7]~I .input_power_up = "low";
defparam \ilen[7]~I .input_register_mode = "none";
defparam \ilen[7]~I .input_sync_reset = "none";
defparam \ilen[7]~I .oe_async_reset = "none";
defparam \ilen[7]~I .oe_power_up = "low";
defparam \ilen[7]~I .oe_register_mode = "none";
defparam \ilen[7]~I .oe_sync_reset = "none";
defparam \ilen[7]~I .operation_mode = "input";
defparam \ilen[7]~I .output_async_reset = "none";
defparam \ilen[7]~I .output_power_up = "low";
defparam \ilen[7]~I .output_register_mode = "none";
defparam \ilen[7]~I .output_sync_reset = "none";
defparam \ilen[7]~I .sim_dqs_delay_increment = 0;
defparam \ilen[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N15
stratixii_lcell_ff \rlendata[7] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~29_sumout ),
	.adatasdata(\ilen~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[7]));

// Location: LCCOMB_X7_Y7_N16
stratixii_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( rlendata[8] ) + ( VCC ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( rlendata[8] ) + ( VCC ) + ( \Add1~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[8]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [8]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[8]));
// synopsys translate_off
defparam \ilen[8]~I .ddio_mode = "none";
defparam \ilen[8]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[8]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[8]~I .dqs_out_mode = "none";
defparam \ilen[8]~I .inclk_input = "normal";
defparam \ilen[8]~I .input_async_reset = "none";
defparam \ilen[8]~I .input_power_up = "low";
defparam \ilen[8]~I .input_register_mode = "none";
defparam \ilen[8]~I .input_sync_reset = "none";
defparam \ilen[8]~I .oe_async_reset = "none";
defparam \ilen[8]~I .oe_power_up = "low";
defparam \ilen[8]~I .oe_register_mode = "none";
defparam \ilen[8]~I .oe_sync_reset = "none";
defparam \ilen[8]~I .operation_mode = "input";
defparam \ilen[8]~I .output_async_reset = "none";
defparam \ilen[8]~I .output_power_up = "low";
defparam \ilen[8]~I .output_register_mode = "none";
defparam \ilen[8]~I .output_sync_reset = "none";
defparam \ilen[8]~I .sim_dqs_delay_increment = 0;
defparam \ilen[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N17
stratixii_lcell_ff \rlendata[8] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~33_sumout ),
	.adatasdata(\ilen~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[8]));

// Location: LCCOMB_X7_Y7_N18
stratixii_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( rlendata[9] ) + ( VCC ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( rlendata[9] ) + ( VCC ) + ( \Add1~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[9]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [9]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[9]));
// synopsys translate_off
defparam \ilen[9]~I .ddio_mode = "none";
defparam \ilen[9]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[9]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[9]~I .dqs_out_mode = "none";
defparam \ilen[9]~I .inclk_input = "normal";
defparam \ilen[9]~I .input_async_reset = "none";
defparam \ilen[9]~I .input_power_up = "low";
defparam \ilen[9]~I .input_register_mode = "none";
defparam \ilen[9]~I .input_sync_reset = "none";
defparam \ilen[9]~I .oe_async_reset = "none";
defparam \ilen[9]~I .oe_power_up = "low";
defparam \ilen[9]~I .oe_register_mode = "none";
defparam \ilen[9]~I .oe_sync_reset = "none";
defparam \ilen[9]~I .operation_mode = "input";
defparam \ilen[9]~I .output_async_reset = "none";
defparam \ilen[9]~I .output_power_up = "low";
defparam \ilen[9]~I .output_register_mode = "none";
defparam \ilen[9]~I .output_sync_reset = "none";
defparam \ilen[9]~I .sim_dqs_delay_increment = 0;
defparam \ilen[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N19
stratixii_lcell_ff \rlendata[9] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~37_sumout ),
	.adatasdata(\ilen~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[9]));

// Location: LCCOMB_X7_Y7_N20
stratixii_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( rlendata[10] ) + ( VCC ) + ( \Add1~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!rlendata[10]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ilen[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ilen~combout [10]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ilen[10]));
// synopsys translate_off
defparam \ilen[10]~I .ddio_mode = "none";
defparam \ilen[10]~I .ddioinclk_input = "negated_inclk";
defparam \ilen[10]~I .dqs_delay_buffer_mode = "none";
defparam \ilen[10]~I .dqs_out_mode = "none";
defparam \ilen[10]~I .inclk_input = "normal";
defparam \ilen[10]~I .input_async_reset = "none";
defparam \ilen[10]~I .input_power_up = "low";
defparam \ilen[10]~I .input_register_mode = "none";
defparam \ilen[10]~I .input_sync_reset = "none";
defparam \ilen[10]~I .oe_async_reset = "none";
defparam \ilen[10]~I .oe_power_up = "low";
defparam \ilen[10]~I .oe_register_mode = "none";
defparam \ilen[10]~I .oe_sync_reset = "none";
defparam \ilen[10]~I .operation_mode = "input";
defparam \ilen[10]~I .output_async_reset = "none";
defparam \ilen[10]~I .output_power_up = "low";
defparam \ilen[10]~I .output_register_mode = "none";
defparam \ilen[10]~I .output_sync_reset = "none";
defparam \ilen[10]~I .sim_dqs_delay_increment = 0;
defparam \ilen[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \ilen[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X7_Y7_N21
stratixii_lcell_ff \rlendata[10] (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\Add1~41_sumout ),
	.adatasdata(\ilen~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcurst.stDATA~regout ),
	.ena(\rlendata[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rlendata[10]));

// Location: LCCOMB_X7_Y7_N26
stratixii_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( !rlendata[9] & ( !rlendata[8] & ( (!rlendata[6] & (!rlendata[7] & (!rlendata[5] & !rlendata[10]))) ) ) )

	.dataa(!rlendata[6]),
	.datab(!rlendata[7]),
	.datac(!rlendata[5]),
	.datad(!rlendata[10]),
	.datae(!rlendata[9]),
	.dataf(!rlendata[8]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h8000000000000000;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
stratixii_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = ( \LessThan4~0_combout  & ( (!rlendata[1] & (!rlendata[4] & (!rlendata[2] & !rlendata[3]))) ) )

	.dataa(!rlendata[1]),
	.datab(!rlendata[4]),
	.datac(!rlendata[2]),
	.datad(!rlendata[3]),
	.datae(vcc),
	.dataf(!\LessThan4~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~1 .extended_lut = "off";
defparam \LessThan4~1 .lut_mask = 64'h0000000080008000;
defparam \LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
stratixii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \LessThan4~1_combout  & ( (!\rcurst.stLENTYPE~regout  & ((!\rcurst.stFCS~regout ) # ((!\LessThan2~1_combout ) # (!\count[10]~0_combout )))) ) ) # ( !\LessThan4~1_combout  & ( (\rcurst.stFCS~regout  & (!\rcurst.stLENTYPE~regout  & 
// ((!\LessThan2~1_combout ) # (!\count[10]~0_combout )))) ) )

	.dataa(!\rcurst.stFCS~regout ),
	.datab(!\LessThan2~1_combout ),
	.datac(!\count[10]~0_combout ),
	.datad(!\rcurst.stLENTYPE~regout ),
	.datae(vcc),
	.dataf(!\LessThan4~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h54005400FE00FE00;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
stratixii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \LessThan3~0_combout  & ( (!\rcurst.stLENTYPE~regout  & (!\rcurst.stFCS~regout  & ((!\rcurst.stDATA~regout )))) # (\rcurst.stLENTYPE~regout  & (((!\LessThan2~1_combout )))) ) ) # ( !\LessThan3~0_combout  & ( 
// ((!\rcurst.stFCS~regout  & !\rcurst.stDATA~regout )) # (\rcurst.stLENTYPE~regout ) ) )

	.dataa(!\rcurst.stFCS~regout ),
	.datab(!\LessThan2~1_combout ),
	.datac(!\rcurst.stLENTYPE~regout ),
	.datad(!\rcurst.stDATA~regout ),
	.datae(vcc),
	.dataf(!\LessThan3~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'hAF0FAF0FAC0CAC0C;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
stratixii_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = ( \Selector0~0_combout  & ( \Selector0~1_combout  & ( ((\count[10]~2_combout ) # (\Selector0~4_combout )) # (\Selector0~3_combout ) ) ) ) # ( !\Selector0~0_combout  & ( \Selector0~1_combout  & ( ((\count[10]~2_combout ) # 
// (\Selector0~4_combout )) # (\Selector0~3_combout ) ) ) ) # ( \Selector0~0_combout  & ( !\Selector0~1_combout  & ( ((\count[10]~2_combout ) # (\Selector0~4_combout )) # (\Selector0~3_combout ) ) ) ) # ( !\Selector0~0_combout  & ( !\Selector0~1_combout  & ( 
// (\count[10]~2_combout ) # (\Selector0~4_combout ) ) ) )

	.dataa(vcc),
	.datab(!\Selector0~3_combout ),
	.datac(!\Selector0~4_combout ),
	.datad(!\count[10]~2_combout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Selector0~1_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~5 .extended_lut = "off";
defparam \Selector0~5 .lut_mask = 64'h0FFF3FFF3FFF3FFF;
defparam \Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X6_Y7_N19
stratixii_lcell_ff \rcurst.stPREAMBLE (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stPREAMBLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stPREAMBLE~regout ));

// Location: LCFF_X3_Y7_N27
stratixii_lcell_ff \rnextst.stSFD (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stPREAMBLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stSFD~regout ));

// Location: LCFF_X6_Y7_N29
stratixii_lcell_ff \rcurst.stSFD (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stSFD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stSFD~regout ));

// Location: LCFF_X3_Y7_N13
stratixii_lcell_ff \rnextst.stDADDR (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stSFD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stDADDR~regout ));

// Location: LCFF_X6_Y7_N23
stratixii_lcell_ff \rcurst.stDADDR (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stDADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stDADDR~regout ));

// Location: LCFF_X6_Y7_N9
stratixii_lcell_ff \rnextst.stSADDR (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stDADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stSADDR~regout ));

// Location: LCFF_X6_Y7_N1
stratixii_lcell_ff \rcurst.stSADDR (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stSADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stSADDR~regout ));

// Location: LCFF_X6_Y7_N13
stratixii_lcell_ff \rnextst.stLENTYPE (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stSADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stLENTYPE~regout ));

// Location: LCFF_X6_Y7_N7
stratixii_lcell_ff \rcurst.stLENTYPE (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stLENTYPE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stLENTYPE~regout ));

// Location: LCFF_X3_Y7_N9
stratixii_lcell_ff \rnextst.stDATA (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stLENTYPE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stDATA~regout ));

// Location: LCFF_X6_Y7_N5
stratixii_lcell_ff \rcurst.stDATA (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stDATA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stDATA~regout ));

// Location: LCFF_X5_Y6_N19
stratixii_lcell_ff \rnextst.stFCS (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rcurst.stDATA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stFCS~regout ));

// Location: LCFF_X6_Y7_N25
stratixii_lcell_ff \rcurst.stFCS (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stFCS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stFCS~regout ));

// Location: LCCOMB_X9_Y7_N16
stratixii_lcell_comb \rnextst.stIGP~0 (
// Equation(s):
// \rnextst.stIGP~0_combout  = ( !\rcurst.stFCS~regout  )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\rcurst.stFCS~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rnextst.stIGP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rnextst.stIGP~0 .extended_lut = "off";
defparam \rnextst.stIGP~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rnextst.stIGP~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X9_Y7_N17
stratixii_lcell_ff \rnextst.stIGP (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\rnextst.stIGP~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rnextst.stIGP~regout ));

// Location: LCFF_X6_Y7_N27
stratixii_lcell_ff \rcurst.stIGP (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rnextst.stIGP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rcurst.stIGP~regout ));

// Location: LCCOMB_X3_Y7_N18
stratixii_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ( !\rcurst.stDATA~regout  & ( (!\rcurst.stSADDR~regout  & (\rcurst.stIGP~regout  & !\rcurst.stSFD~regout )) ) )

	.dataa(!\rcurst.stSADDR~regout ),
	.datab(!\rcurst.stIGP~regout ),
	.datac(vcc),
	.datad(!\rcurst.stSFD~regout ),
	.datae(vcc),
	.dataf(!\rcurst.stDATA~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr3.extended_lut = "off";
defparam WideOr3.lut_mask = 64'h2200220000000000;
defparam WideOr3.shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N19
stratixii_lcell_ff \ost[0]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\WideOr3~combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ost[0]~reg0_regout ));

// Location: LCCOMB_X3_Y7_N16
stratixii_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = ( !\rcurst.stPREAMBLE~regout  & ( (!\rcurst.stSADDR~regout  & (\rcurst.stIGP~regout  & !\rcurst.stLENTYPE~regout )) ) )

	.dataa(!\rcurst.stSADDR~regout ),
	.datab(!\rcurst.stIGP~regout ),
	.datac(!\rcurst.stLENTYPE~regout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\rcurst.stPREAMBLE~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr2.extended_lut = "off";
defparam WideOr2.lut_mask = 64'h2020202000000000;
defparam WideOr2.shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N17
stratixii_lcell_ff \ost[1]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\WideOr2~combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ost[1]~reg0_regout ));

// Location: LCCOMB_X3_Y7_N22
stratixii_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( !\rcurst.stPREAMBLE~regout  & ( (\rcurst.stIGP~regout  & (!\rcurst.stDADDR~regout  & !\rcurst.stSFD~regout )) ) )

	.dataa(vcc),
	.datab(!\rcurst.stIGP~regout ),
	.datac(!\rcurst.stDADDR~regout ),
	.datad(!\rcurst.stSFD~regout ),
	.datae(vcc),
	.dataf(!\rcurst.stPREAMBLE~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'h3000300000000000;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N23
stratixii_lcell_ff \ost[2]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\WideOr1~combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ost[2]~reg0_regout ));

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[0]));
// synopsys translate_off
defparam \ishift_reg[0]~I .ddio_mode = "none";
defparam \ishift_reg[0]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[0]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[0]~I .dqs_out_mode = "none";
defparam \ishift_reg[0]~I .inclk_input = "normal";
defparam \ishift_reg[0]~I .input_async_reset = "none";
defparam \ishift_reg[0]~I .input_power_up = "low";
defparam \ishift_reg[0]~I .input_register_mode = "none";
defparam \ishift_reg[0]~I .input_sync_reset = "none";
defparam \ishift_reg[0]~I .oe_async_reset = "none";
defparam \ishift_reg[0]~I .oe_power_up = "low";
defparam \ishift_reg[0]~I .oe_register_mode = "none";
defparam \ishift_reg[0]~I .oe_sync_reset = "none";
defparam \ishift_reg[0]~I .operation_mode = "input";
defparam \ishift_reg[0]~I .output_async_reset = "none";
defparam \ishift_reg[0]~I .output_power_up = "low";
defparam \ishift_reg[0]~I .output_register_mode = "none";
defparam \ishift_reg[0]~I .output_sync_reset = "none";
defparam \ishift_reg[0]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N10
stratixii_lcell_comb \odata_byte[0]~reg0feeder (
// Equation(s):
// \odata_byte[0]~reg0feeder_combout  = ( \ishift_reg~combout [0] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\ishift_reg~combout [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\odata_byte[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \odata_byte[0]~reg0feeder .extended_lut = "off";
defparam \odata_byte[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \odata_byte[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N11
stratixii_lcell_ff \odata_byte[0]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\odata_byte[0]~reg0feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[0]~reg0_regout ));

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[1]));
// synopsys translate_off
defparam \ishift_reg[1]~I .ddio_mode = "none";
defparam \ishift_reg[1]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[1]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[1]~I .dqs_out_mode = "none";
defparam \ishift_reg[1]~I .inclk_input = "normal";
defparam \ishift_reg[1]~I .input_async_reset = "none";
defparam \ishift_reg[1]~I .input_power_up = "low";
defparam \ishift_reg[1]~I .input_register_mode = "none";
defparam \ishift_reg[1]~I .input_sync_reset = "none";
defparam \ishift_reg[1]~I .oe_async_reset = "none";
defparam \ishift_reg[1]~I .oe_power_up = "low";
defparam \ishift_reg[1]~I .oe_register_mode = "none";
defparam \ishift_reg[1]~I .oe_sync_reset = "none";
defparam \ishift_reg[1]~I .operation_mode = "input";
defparam \ishift_reg[1]~I .output_async_reset = "none";
defparam \ishift_reg[1]~I .output_power_up = "low";
defparam \ishift_reg[1]~I .output_register_mode = "none";
defparam \ishift_reg[1]~I .output_sync_reset = "none";
defparam \ishift_reg[1]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N28
stratixii_lcell_comb \odata_byte[1]~reg0feeder (
// Equation(s):
// \odata_byte[1]~reg0feeder_combout  = ( \ishift_reg~combout [1] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\ishift_reg~combout [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\odata_byte[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \odata_byte[1]~reg0feeder .extended_lut = "off";
defparam \odata_byte[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \odata_byte[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X3_Y7_N29
stratixii_lcell_ff \odata_byte[1]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\odata_byte[1]~reg0feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[1]~reg0_regout ));

// Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[2]));
// synopsys translate_off
defparam \ishift_reg[2]~I .ddio_mode = "none";
defparam \ishift_reg[2]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[2]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[2]~I .dqs_out_mode = "none";
defparam \ishift_reg[2]~I .inclk_input = "normal";
defparam \ishift_reg[2]~I .input_async_reset = "none";
defparam \ishift_reg[2]~I .input_power_up = "low";
defparam \ishift_reg[2]~I .input_register_mode = "none";
defparam \ishift_reg[2]~I .input_sync_reset = "none";
defparam \ishift_reg[2]~I .oe_async_reset = "none";
defparam \ishift_reg[2]~I .oe_power_up = "low";
defparam \ishift_reg[2]~I .oe_register_mode = "none";
defparam \ishift_reg[2]~I .oe_sync_reset = "none";
defparam \ishift_reg[2]~I .operation_mode = "input";
defparam \ishift_reg[2]~I .output_async_reset = "none";
defparam \ishift_reg[2]~I .output_power_up = "low";
defparam \ishift_reg[2]~I .output_register_mode = "none";
defparam \ishift_reg[2]~I .output_sync_reset = "none";
defparam \ishift_reg[2]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X3_Y7_N31
stratixii_lcell_ff \odata_byte[2]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\ishift_reg~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[2]~reg0_regout ));

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[3]));
// synopsys translate_off
defparam \ishift_reg[3]~I .ddio_mode = "none";
defparam \ishift_reg[3]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[3]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[3]~I .dqs_out_mode = "none";
defparam \ishift_reg[3]~I .inclk_input = "normal";
defparam \ishift_reg[3]~I .input_async_reset = "none";
defparam \ishift_reg[3]~I .input_power_up = "low";
defparam \ishift_reg[3]~I .input_register_mode = "none";
defparam \ishift_reg[3]~I .input_sync_reset = "none";
defparam \ishift_reg[3]~I .oe_async_reset = "none";
defparam \ishift_reg[3]~I .oe_power_up = "low";
defparam \ishift_reg[3]~I .oe_register_mode = "none";
defparam \ishift_reg[3]~I .oe_sync_reset = "none";
defparam \ishift_reg[3]~I .operation_mode = "input";
defparam \ishift_reg[3]~I .output_async_reset = "none";
defparam \ishift_reg[3]~I .output_power_up = "low";
defparam \ishift_reg[3]~I .output_register_mode = "none";
defparam \ishift_reg[3]~I .output_sync_reset = "none";
defparam \ishift_reg[3]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X3_Y7_N3
stratixii_lcell_ff \odata_byte[3]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\ishift_reg~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[3]~reg0_regout ));

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[4]));
// synopsys translate_off
defparam \ishift_reg[4]~I .ddio_mode = "none";
defparam \ishift_reg[4]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[4]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[4]~I .dqs_out_mode = "none";
defparam \ishift_reg[4]~I .inclk_input = "normal";
defparam \ishift_reg[4]~I .input_async_reset = "none";
defparam \ishift_reg[4]~I .input_power_up = "low";
defparam \ishift_reg[4]~I .input_register_mode = "none";
defparam \ishift_reg[4]~I .input_sync_reset = "none";
defparam \ishift_reg[4]~I .oe_async_reset = "none";
defparam \ishift_reg[4]~I .oe_power_up = "low";
defparam \ishift_reg[4]~I .oe_register_mode = "none";
defparam \ishift_reg[4]~I .oe_sync_reset = "none";
defparam \ishift_reg[4]~I .operation_mode = "input";
defparam \ishift_reg[4]~I .output_async_reset = "none";
defparam \ishift_reg[4]~I .output_power_up = "low";
defparam \ishift_reg[4]~I .output_register_mode = "none";
defparam \ishift_reg[4]~I .output_sync_reset = "none";
defparam \ishift_reg[4]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X3_Y7_N1
stratixii_lcell_ff \odata_byte[4]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\ishift_reg~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[4]~reg0_regout ));

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[5]));
// synopsys translate_off
defparam \ishift_reg[5]~I .ddio_mode = "none";
defparam \ishift_reg[5]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[5]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[5]~I .dqs_out_mode = "none";
defparam \ishift_reg[5]~I .inclk_input = "normal";
defparam \ishift_reg[5]~I .input_async_reset = "none";
defparam \ishift_reg[5]~I .input_power_up = "low";
defparam \ishift_reg[5]~I .input_register_mode = "none";
defparam \ishift_reg[5]~I .input_sync_reset = "none";
defparam \ishift_reg[5]~I .oe_async_reset = "none";
defparam \ishift_reg[5]~I .oe_power_up = "low";
defparam \ishift_reg[5]~I .oe_register_mode = "none";
defparam \ishift_reg[5]~I .oe_sync_reset = "none";
defparam \ishift_reg[5]~I .operation_mode = "input";
defparam \ishift_reg[5]~I .output_async_reset = "none";
defparam \ishift_reg[5]~I .output_power_up = "low";
defparam \ishift_reg[5]~I .output_register_mode = "none";
defparam \ishift_reg[5]~I .output_sync_reset = "none";
defparam \ishift_reg[5]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X3_Y7_N7
stratixii_lcell_ff \odata_byte[5]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\ishift_reg~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[5]~reg0_regout ));

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[6]));
// synopsys translate_off
defparam \ishift_reg[6]~I .ddio_mode = "none";
defparam \ishift_reg[6]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[6]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[6]~I .dqs_out_mode = "none";
defparam \ishift_reg[6]~I .inclk_input = "normal";
defparam \ishift_reg[6]~I .input_async_reset = "none";
defparam \ishift_reg[6]~I .input_power_up = "low";
defparam \ishift_reg[6]~I .input_register_mode = "none";
defparam \ishift_reg[6]~I .input_sync_reset = "none";
defparam \ishift_reg[6]~I .oe_async_reset = "none";
defparam \ishift_reg[6]~I .oe_power_up = "low";
defparam \ishift_reg[6]~I .oe_register_mode = "none";
defparam \ishift_reg[6]~I .oe_sync_reset = "none";
defparam \ishift_reg[6]~I .operation_mode = "input";
defparam \ishift_reg[6]~I .output_async_reset = "none";
defparam \ishift_reg[6]~I .output_power_up = "low";
defparam \ishift_reg[6]~I .output_register_mode = "none";
defparam \ishift_reg[6]~I .output_sync_reset = "none";
defparam \ishift_reg[6]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X3_Y7_N5
stratixii_lcell_ff \odata_byte[6]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\ishift_reg~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[6]~reg0_regout ));

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ishift_reg~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[7]));
// synopsys translate_off
defparam \ishift_reg[7]~I .ddio_mode = "none";
defparam \ishift_reg[7]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[7]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[7]~I .dqs_out_mode = "none";
defparam \ishift_reg[7]~I .inclk_input = "normal";
defparam \ishift_reg[7]~I .input_async_reset = "none";
defparam \ishift_reg[7]~I .input_power_up = "low";
defparam \ishift_reg[7]~I .input_register_mode = "none";
defparam \ishift_reg[7]~I .input_sync_reset = "none";
defparam \ishift_reg[7]~I .oe_async_reset = "none";
defparam \ishift_reg[7]~I .oe_power_up = "low";
defparam \ishift_reg[7]~I .oe_register_mode = "none";
defparam \ishift_reg[7]~I .oe_sync_reset = "none";
defparam \ishift_reg[7]~I .operation_mode = "input";
defparam \ishift_reg[7]~I .output_async_reset = "none";
defparam \ishift_reg[7]~I .output_power_up = "low";
defparam \ishift_reg[7]~I .output_register_mode = "none";
defparam \ishift_reg[7]~I .output_sync_reset = "none";
defparam \ishift_reg[7]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N16
stratixii_lcell_comb \odata_byte[7]~reg0feeder (
// Equation(s):
// \odata_byte[7]~reg0feeder_combout  = ( \ishift_reg~combout [7] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\ishift_reg~combout [7]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\odata_byte[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \odata_byte[7]~reg0feeder .extended_lut = "off";
defparam \odata_byte[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \odata_byte[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X5_Y6_N17
stratixii_lcell_ff \odata_byte[7]~reg0 (
	.clk(\iclk~clkctrl_outclk ),
	.datain(\odata_byte[7]~reg0feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcurst.stDATA~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\odata_byte[7]~reg0_regout ));

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[8]));
// synopsys translate_off
defparam \ishift_reg[8]~I .ddio_mode = "none";
defparam \ishift_reg[8]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[8]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[8]~I .dqs_out_mode = "none";
defparam \ishift_reg[8]~I .inclk_input = "normal";
defparam \ishift_reg[8]~I .input_async_reset = "none";
defparam \ishift_reg[8]~I .input_power_up = "low";
defparam \ishift_reg[8]~I .input_register_mode = "none";
defparam \ishift_reg[8]~I .input_sync_reset = "none";
defparam \ishift_reg[8]~I .oe_async_reset = "none";
defparam \ishift_reg[8]~I .oe_power_up = "low";
defparam \ishift_reg[8]~I .oe_register_mode = "none";
defparam \ishift_reg[8]~I .oe_sync_reset = "none";
defparam \ishift_reg[8]~I .operation_mode = "input";
defparam \ishift_reg[8]~I .output_async_reset = "none";
defparam \ishift_reg[8]~I .output_power_up = "low";
defparam \ishift_reg[8]~I .output_register_mode = "none";
defparam \ishift_reg[8]~I .output_sync_reset = "none";
defparam \ishift_reg[8]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[9]));
// synopsys translate_off
defparam \ishift_reg[9]~I .ddio_mode = "none";
defparam \ishift_reg[9]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[9]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[9]~I .dqs_out_mode = "none";
defparam \ishift_reg[9]~I .inclk_input = "normal";
defparam \ishift_reg[9]~I .input_async_reset = "none";
defparam \ishift_reg[9]~I .input_power_up = "low";
defparam \ishift_reg[9]~I .input_register_mode = "none";
defparam \ishift_reg[9]~I .input_sync_reset = "none";
defparam \ishift_reg[9]~I .oe_async_reset = "none";
defparam \ishift_reg[9]~I .oe_power_up = "low";
defparam \ishift_reg[9]~I .oe_register_mode = "none";
defparam \ishift_reg[9]~I .oe_sync_reset = "none";
defparam \ishift_reg[9]~I .operation_mode = "input";
defparam \ishift_reg[9]~I .output_async_reset = "none";
defparam \ishift_reg[9]~I .output_power_up = "low";
defparam \ishift_reg[9]~I .output_register_mode = "none";
defparam \ishift_reg[9]~I .output_sync_reset = "none";
defparam \ishift_reg[9]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[10]));
// synopsys translate_off
defparam \ishift_reg[10]~I .ddio_mode = "none";
defparam \ishift_reg[10]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[10]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[10]~I .dqs_out_mode = "none";
defparam \ishift_reg[10]~I .inclk_input = "normal";
defparam \ishift_reg[10]~I .input_async_reset = "none";
defparam \ishift_reg[10]~I .input_power_up = "low";
defparam \ishift_reg[10]~I .input_register_mode = "none";
defparam \ishift_reg[10]~I .input_sync_reset = "none";
defparam \ishift_reg[10]~I .oe_async_reset = "none";
defparam \ishift_reg[10]~I .oe_power_up = "low";
defparam \ishift_reg[10]~I .oe_register_mode = "none";
defparam \ishift_reg[10]~I .oe_sync_reset = "none";
defparam \ishift_reg[10]~I .operation_mode = "input";
defparam \ishift_reg[10]~I .output_async_reset = "none";
defparam \ishift_reg[10]~I .output_power_up = "low";
defparam \ishift_reg[10]~I .output_register_mode = "none";
defparam \ishift_reg[10]~I .output_sync_reset = "none";
defparam \ishift_reg[10]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[11]));
// synopsys translate_off
defparam \ishift_reg[11]~I .ddio_mode = "none";
defparam \ishift_reg[11]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[11]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[11]~I .dqs_out_mode = "none";
defparam \ishift_reg[11]~I .inclk_input = "normal";
defparam \ishift_reg[11]~I .input_async_reset = "none";
defparam \ishift_reg[11]~I .input_power_up = "low";
defparam \ishift_reg[11]~I .input_register_mode = "none";
defparam \ishift_reg[11]~I .input_sync_reset = "none";
defparam \ishift_reg[11]~I .oe_async_reset = "none";
defparam \ishift_reg[11]~I .oe_power_up = "low";
defparam \ishift_reg[11]~I .oe_register_mode = "none";
defparam \ishift_reg[11]~I .oe_sync_reset = "none";
defparam \ishift_reg[11]~I .operation_mode = "input";
defparam \ishift_reg[11]~I .output_async_reset = "none";
defparam \ishift_reg[11]~I .output_power_up = "low";
defparam \ishift_reg[11]~I .output_register_mode = "none";
defparam \ishift_reg[11]~I .output_sync_reset = "none";
defparam \ishift_reg[11]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[12]));
// synopsys translate_off
defparam \ishift_reg[12]~I .ddio_mode = "none";
defparam \ishift_reg[12]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[12]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[12]~I .dqs_out_mode = "none";
defparam \ishift_reg[12]~I .inclk_input = "normal";
defparam \ishift_reg[12]~I .input_async_reset = "none";
defparam \ishift_reg[12]~I .input_power_up = "low";
defparam \ishift_reg[12]~I .input_register_mode = "none";
defparam \ishift_reg[12]~I .input_sync_reset = "none";
defparam \ishift_reg[12]~I .oe_async_reset = "none";
defparam \ishift_reg[12]~I .oe_power_up = "low";
defparam \ishift_reg[12]~I .oe_register_mode = "none";
defparam \ishift_reg[12]~I .oe_sync_reset = "none";
defparam \ishift_reg[12]~I .operation_mode = "input";
defparam \ishift_reg[12]~I .output_async_reset = "none";
defparam \ishift_reg[12]~I .output_power_up = "low";
defparam \ishift_reg[12]~I .output_register_mode = "none";
defparam \ishift_reg[12]~I .output_sync_reset = "none";
defparam \ishift_reg[12]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[13]));
// synopsys translate_off
defparam \ishift_reg[13]~I .ddio_mode = "none";
defparam \ishift_reg[13]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[13]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[13]~I .dqs_out_mode = "none";
defparam \ishift_reg[13]~I .inclk_input = "normal";
defparam \ishift_reg[13]~I .input_async_reset = "none";
defparam \ishift_reg[13]~I .input_power_up = "low";
defparam \ishift_reg[13]~I .input_register_mode = "none";
defparam \ishift_reg[13]~I .input_sync_reset = "none";
defparam \ishift_reg[13]~I .oe_async_reset = "none";
defparam \ishift_reg[13]~I .oe_power_up = "low";
defparam \ishift_reg[13]~I .oe_register_mode = "none";
defparam \ishift_reg[13]~I .oe_sync_reset = "none";
defparam \ishift_reg[13]~I .operation_mode = "input";
defparam \ishift_reg[13]~I .output_async_reset = "none";
defparam \ishift_reg[13]~I .output_power_up = "low";
defparam \ishift_reg[13]~I .output_register_mode = "none";
defparam \ishift_reg[13]~I .output_sync_reset = "none";
defparam \ishift_reg[13]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[14]));
// synopsys translate_off
defparam \ishift_reg[14]~I .ddio_mode = "none";
defparam \ishift_reg[14]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[14]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[14]~I .dqs_out_mode = "none";
defparam \ishift_reg[14]~I .inclk_input = "normal";
defparam \ishift_reg[14]~I .input_async_reset = "none";
defparam \ishift_reg[14]~I .input_power_up = "low";
defparam \ishift_reg[14]~I .input_register_mode = "none";
defparam \ishift_reg[14]~I .input_sync_reset = "none";
defparam \ishift_reg[14]~I .oe_async_reset = "none";
defparam \ishift_reg[14]~I .oe_power_up = "low";
defparam \ishift_reg[14]~I .oe_register_mode = "none";
defparam \ishift_reg[14]~I .oe_sync_reset = "none";
defparam \ishift_reg[14]~I .operation_mode = "input";
defparam \ishift_reg[14]~I .output_async_reset = "none";
defparam \ishift_reg[14]~I .output_power_up = "low";
defparam \ishift_reg[14]~I .output_register_mode = "none";
defparam \ishift_reg[14]~I .output_sync_reset = "none";
defparam \ishift_reg[14]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[15]));
// synopsys translate_off
defparam \ishift_reg[15]~I .ddio_mode = "none";
defparam \ishift_reg[15]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[15]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[15]~I .dqs_out_mode = "none";
defparam \ishift_reg[15]~I .inclk_input = "normal";
defparam \ishift_reg[15]~I .input_async_reset = "none";
defparam \ishift_reg[15]~I .input_power_up = "low";
defparam \ishift_reg[15]~I .input_register_mode = "none";
defparam \ishift_reg[15]~I .input_sync_reset = "none";
defparam \ishift_reg[15]~I .oe_async_reset = "none";
defparam \ishift_reg[15]~I .oe_power_up = "low";
defparam \ishift_reg[15]~I .oe_register_mode = "none";
defparam \ishift_reg[15]~I .oe_sync_reset = "none";
defparam \ishift_reg[15]~I .operation_mode = "input";
defparam \ishift_reg[15]~I .output_async_reset = "none";
defparam \ishift_reg[15]~I .output_power_up = "low";
defparam \ishift_reg[15]~I .output_register_mode = "none";
defparam \ishift_reg[15]~I .output_sync_reset = "none";
defparam \ishift_reg[15]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[16]));
// synopsys translate_off
defparam \ishift_reg[16]~I .ddio_mode = "none";
defparam \ishift_reg[16]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[16]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[16]~I .dqs_out_mode = "none";
defparam \ishift_reg[16]~I .inclk_input = "normal";
defparam \ishift_reg[16]~I .input_async_reset = "none";
defparam \ishift_reg[16]~I .input_power_up = "low";
defparam \ishift_reg[16]~I .input_register_mode = "none";
defparam \ishift_reg[16]~I .input_sync_reset = "none";
defparam \ishift_reg[16]~I .oe_async_reset = "none";
defparam \ishift_reg[16]~I .oe_power_up = "low";
defparam \ishift_reg[16]~I .oe_register_mode = "none";
defparam \ishift_reg[16]~I .oe_sync_reset = "none";
defparam \ishift_reg[16]~I .operation_mode = "input";
defparam \ishift_reg[16]~I .output_async_reset = "none";
defparam \ishift_reg[16]~I .output_power_up = "low";
defparam \ishift_reg[16]~I .output_register_mode = "none";
defparam \ishift_reg[16]~I .output_sync_reset = "none";
defparam \ishift_reg[16]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[16]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[17]));
// synopsys translate_off
defparam \ishift_reg[17]~I .ddio_mode = "none";
defparam \ishift_reg[17]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[17]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[17]~I .dqs_out_mode = "none";
defparam \ishift_reg[17]~I .inclk_input = "normal";
defparam \ishift_reg[17]~I .input_async_reset = "none";
defparam \ishift_reg[17]~I .input_power_up = "low";
defparam \ishift_reg[17]~I .input_register_mode = "none";
defparam \ishift_reg[17]~I .input_sync_reset = "none";
defparam \ishift_reg[17]~I .oe_async_reset = "none";
defparam \ishift_reg[17]~I .oe_power_up = "low";
defparam \ishift_reg[17]~I .oe_register_mode = "none";
defparam \ishift_reg[17]~I .oe_sync_reset = "none";
defparam \ishift_reg[17]~I .operation_mode = "input";
defparam \ishift_reg[17]~I .output_async_reset = "none";
defparam \ishift_reg[17]~I .output_power_up = "low";
defparam \ishift_reg[17]~I .output_register_mode = "none";
defparam \ishift_reg[17]~I .output_sync_reset = "none";
defparam \ishift_reg[17]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[17]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[18]));
// synopsys translate_off
defparam \ishift_reg[18]~I .ddio_mode = "none";
defparam \ishift_reg[18]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[18]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[18]~I .dqs_out_mode = "none";
defparam \ishift_reg[18]~I .inclk_input = "normal";
defparam \ishift_reg[18]~I .input_async_reset = "none";
defparam \ishift_reg[18]~I .input_power_up = "low";
defparam \ishift_reg[18]~I .input_register_mode = "none";
defparam \ishift_reg[18]~I .input_sync_reset = "none";
defparam \ishift_reg[18]~I .oe_async_reset = "none";
defparam \ishift_reg[18]~I .oe_power_up = "low";
defparam \ishift_reg[18]~I .oe_register_mode = "none";
defparam \ishift_reg[18]~I .oe_sync_reset = "none";
defparam \ishift_reg[18]~I .operation_mode = "input";
defparam \ishift_reg[18]~I .output_async_reset = "none";
defparam \ishift_reg[18]~I .output_power_up = "low";
defparam \ishift_reg[18]~I .output_register_mode = "none";
defparam \ishift_reg[18]~I .output_sync_reset = "none";
defparam \ishift_reg[18]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[18]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[19]));
// synopsys translate_off
defparam \ishift_reg[19]~I .ddio_mode = "none";
defparam \ishift_reg[19]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[19]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[19]~I .dqs_out_mode = "none";
defparam \ishift_reg[19]~I .inclk_input = "normal";
defparam \ishift_reg[19]~I .input_async_reset = "none";
defparam \ishift_reg[19]~I .input_power_up = "low";
defparam \ishift_reg[19]~I .input_register_mode = "none";
defparam \ishift_reg[19]~I .input_sync_reset = "none";
defparam \ishift_reg[19]~I .oe_async_reset = "none";
defparam \ishift_reg[19]~I .oe_power_up = "low";
defparam \ishift_reg[19]~I .oe_register_mode = "none";
defparam \ishift_reg[19]~I .oe_sync_reset = "none";
defparam \ishift_reg[19]~I .operation_mode = "input";
defparam \ishift_reg[19]~I .output_async_reset = "none";
defparam \ishift_reg[19]~I .output_power_up = "low";
defparam \ishift_reg[19]~I .output_register_mode = "none";
defparam \ishift_reg[19]~I .output_sync_reset = "none";
defparam \ishift_reg[19]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[19]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[20]));
// synopsys translate_off
defparam \ishift_reg[20]~I .ddio_mode = "none";
defparam \ishift_reg[20]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[20]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[20]~I .dqs_out_mode = "none";
defparam \ishift_reg[20]~I .inclk_input = "normal";
defparam \ishift_reg[20]~I .input_async_reset = "none";
defparam \ishift_reg[20]~I .input_power_up = "low";
defparam \ishift_reg[20]~I .input_register_mode = "none";
defparam \ishift_reg[20]~I .input_sync_reset = "none";
defparam \ishift_reg[20]~I .oe_async_reset = "none";
defparam \ishift_reg[20]~I .oe_power_up = "low";
defparam \ishift_reg[20]~I .oe_register_mode = "none";
defparam \ishift_reg[20]~I .oe_sync_reset = "none";
defparam \ishift_reg[20]~I .operation_mode = "input";
defparam \ishift_reg[20]~I .output_async_reset = "none";
defparam \ishift_reg[20]~I .output_power_up = "low";
defparam \ishift_reg[20]~I .output_register_mode = "none";
defparam \ishift_reg[20]~I .output_sync_reset = "none";
defparam \ishift_reg[20]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[20]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[21]));
// synopsys translate_off
defparam \ishift_reg[21]~I .ddio_mode = "none";
defparam \ishift_reg[21]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[21]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[21]~I .dqs_out_mode = "none";
defparam \ishift_reg[21]~I .inclk_input = "normal";
defparam \ishift_reg[21]~I .input_async_reset = "none";
defparam \ishift_reg[21]~I .input_power_up = "low";
defparam \ishift_reg[21]~I .input_register_mode = "none";
defparam \ishift_reg[21]~I .input_sync_reset = "none";
defparam \ishift_reg[21]~I .oe_async_reset = "none";
defparam \ishift_reg[21]~I .oe_power_up = "low";
defparam \ishift_reg[21]~I .oe_register_mode = "none";
defparam \ishift_reg[21]~I .oe_sync_reset = "none";
defparam \ishift_reg[21]~I .operation_mode = "input";
defparam \ishift_reg[21]~I .output_async_reset = "none";
defparam \ishift_reg[21]~I .output_power_up = "low";
defparam \ishift_reg[21]~I .output_register_mode = "none";
defparam \ishift_reg[21]~I .output_sync_reset = "none";
defparam \ishift_reg[21]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[21]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[22]));
// synopsys translate_off
defparam \ishift_reg[22]~I .ddio_mode = "none";
defparam \ishift_reg[22]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[22]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[22]~I .dqs_out_mode = "none";
defparam \ishift_reg[22]~I .inclk_input = "normal";
defparam \ishift_reg[22]~I .input_async_reset = "none";
defparam \ishift_reg[22]~I .input_power_up = "low";
defparam \ishift_reg[22]~I .input_register_mode = "none";
defparam \ishift_reg[22]~I .input_sync_reset = "none";
defparam \ishift_reg[22]~I .oe_async_reset = "none";
defparam \ishift_reg[22]~I .oe_power_up = "low";
defparam \ishift_reg[22]~I .oe_register_mode = "none";
defparam \ishift_reg[22]~I .oe_sync_reset = "none";
defparam \ishift_reg[22]~I .operation_mode = "input";
defparam \ishift_reg[22]~I .output_async_reset = "none";
defparam \ishift_reg[22]~I .output_power_up = "low";
defparam \ishift_reg[22]~I .output_register_mode = "none";
defparam \ishift_reg[22]~I .output_sync_reset = "none";
defparam \ishift_reg[22]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[22]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[23]));
// synopsys translate_off
defparam \ishift_reg[23]~I .ddio_mode = "none";
defparam \ishift_reg[23]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[23]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[23]~I .dqs_out_mode = "none";
defparam \ishift_reg[23]~I .inclk_input = "normal";
defparam \ishift_reg[23]~I .input_async_reset = "none";
defparam \ishift_reg[23]~I .input_power_up = "low";
defparam \ishift_reg[23]~I .input_register_mode = "none";
defparam \ishift_reg[23]~I .input_sync_reset = "none";
defparam \ishift_reg[23]~I .oe_async_reset = "none";
defparam \ishift_reg[23]~I .oe_power_up = "low";
defparam \ishift_reg[23]~I .oe_register_mode = "none";
defparam \ishift_reg[23]~I .oe_sync_reset = "none";
defparam \ishift_reg[23]~I .operation_mode = "input";
defparam \ishift_reg[23]~I .output_async_reset = "none";
defparam \ishift_reg[23]~I .output_power_up = "low";
defparam \ishift_reg[23]~I .output_register_mode = "none";
defparam \ishift_reg[23]~I .output_sync_reset = "none";
defparam \ishift_reg[23]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[23]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[24]));
// synopsys translate_off
defparam \ishift_reg[24]~I .ddio_mode = "none";
defparam \ishift_reg[24]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[24]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[24]~I .dqs_out_mode = "none";
defparam \ishift_reg[24]~I .inclk_input = "normal";
defparam \ishift_reg[24]~I .input_async_reset = "none";
defparam \ishift_reg[24]~I .input_power_up = "low";
defparam \ishift_reg[24]~I .input_register_mode = "none";
defparam \ishift_reg[24]~I .input_sync_reset = "none";
defparam \ishift_reg[24]~I .oe_async_reset = "none";
defparam \ishift_reg[24]~I .oe_power_up = "low";
defparam \ishift_reg[24]~I .oe_register_mode = "none";
defparam \ishift_reg[24]~I .oe_sync_reset = "none";
defparam \ishift_reg[24]~I .operation_mode = "input";
defparam \ishift_reg[24]~I .output_async_reset = "none";
defparam \ishift_reg[24]~I .output_power_up = "low";
defparam \ishift_reg[24]~I .output_register_mode = "none";
defparam \ishift_reg[24]~I .output_sync_reset = "none";
defparam \ishift_reg[24]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[24]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[25]));
// synopsys translate_off
defparam \ishift_reg[25]~I .ddio_mode = "none";
defparam \ishift_reg[25]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[25]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[25]~I .dqs_out_mode = "none";
defparam \ishift_reg[25]~I .inclk_input = "normal";
defparam \ishift_reg[25]~I .input_async_reset = "none";
defparam \ishift_reg[25]~I .input_power_up = "low";
defparam \ishift_reg[25]~I .input_register_mode = "none";
defparam \ishift_reg[25]~I .input_sync_reset = "none";
defparam \ishift_reg[25]~I .oe_async_reset = "none";
defparam \ishift_reg[25]~I .oe_power_up = "low";
defparam \ishift_reg[25]~I .oe_register_mode = "none";
defparam \ishift_reg[25]~I .oe_sync_reset = "none";
defparam \ishift_reg[25]~I .operation_mode = "input";
defparam \ishift_reg[25]~I .output_async_reset = "none";
defparam \ishift_reg[25]~I .output_power_up = "low";
defparam \ishift_reg[25]~I .output_register_mode = "none";
defparam \ishift_reg[25]~I .output_sync_reset = "none";
defparam \ishift_reg[25]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[25]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[26]));
// synopsys translate_off
defparam \ishift_reg[26]~I .ddio_mode = "none";
defparam \ishift_reg[26]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[26]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[26]~I .dqs_out_mode = "none";
defparam \ishift_reg[26]~I .inclk_input = "normal";
defparam \ishift_reg[26]~I .input_async_reset = "none";
defparam \ishift_reg[26]~I .input_power_up = "low";
defparam \ishift_reg[26]~I .input_register_mode = "none";
defparam \ishift_reg[26]~I .input_sync_reset = "none";
defparam \ishift_reg[26]~I .oe_async_reset = "none";
defparam \ishift_reg[26]~I .oe_power_up = "low";
defparam \ishift_reg[26]~I .oe_register_mode = "none";
defparam \ishift_reg[26]~I .oe_sync_reset = "none";
defparam \ishift_reg[26]~I .operation_mode = "input";
defparam \ishift_reg[26]~I .output_async_reset = "none";
defparam \ishift_reg[26]~I .output_power_up = "low";
defparam \ishift_reg[26]~I .output_register_mode = "none";
defparam \ishift_reg[26]~I .output_sync_reset = "none";
defparam \ishift_reg[26]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[26]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[27]));
// synopsys translate_off
defparam \ishift_reg[27]~I .ddio_mode = "none";
defparam \ishift_reg[27]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[27]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[27]~I .dqs_out_mode = "none";
defparam \ishift_reg[27]~I .inclk_input = "normal";
defparam \ishift_reg[27]~I .input_async_reset = "none";
defparam \ishift_reg[27]~I .input_power_up = "low";
defparam \ishift_reg[27]~I .input_register_mode = "none";
defparam \ishift_reg[27]~I .input_sync_reset = "none";
defparam \ishift_reg[27]~I .oe_async_reset = "none";
defparam \ishift_reg[27]~I .oe_power_up = "low";
defparam \ishift_reg[27]~I .oe_register_mode = "none";
defparam \ishift_reg[27]~I .oe_sync_reset = "none";
defparam \ishift_reg[27]~I .operation_mode = "input";
defparam \ishift_reg[27]~I .output_async_reset = "none";
defparam \ishift_reg[27]~I .output_power_up = "low";
defparam \ishift_reg[27]~I .output_register_mode = "none";
defparam \ishift_reg[27]~I .output_sync_reset = "none";
defparam \ishift_reg[27]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[27]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[28]));
// synopsys translate_off
defparam \ishift_reg[28]~I .ddio_mode = "none";
defparam \ishift_reg[28]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[28]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[28]~I .dqs_out_mode = "none";
defparam \ishift_reg[28]~I .inclk_input = "normal";
defparam \ishift_reg[28]~I .input_async_reset = "none";
defparam \ishift_reg[28]~I .input_power_up = "low";
defparam \ishift_reg[28]~I .input_register_mode = "none";
defparam \ishift_reg[28]~I .input_sync_reset = "none";
defparam \ishift_reg[28]~I .oe_async_reset = "none";
defparam \ishift_reg[28]~I .oe_power_up = "low";
defparam \ishift_reg[28]~I .oe_register_mode = "none";
defparam \ishift_reg[28]~I .oe_sync_reset = "none";
defparam \ishift_reg[28]~I .operation_mode = "input";
defparam \ishift_reg[28]~I .output_async_reset = "none";
defparam \ishift_reg[28]~I .output_power_up = "low";
defparam \ishift_reg[28]~I .output_register_mode = "none";
defparam \ishift_reg[28]~I .output_sync_reset = "none";
defparam \ishift_reg[28]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[28]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[29]));
// synopsys translate_off
defparam \ishift_reg[29]~I .ddio_mode = "none";
defparam \ishift_reg[29]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[29]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[29]~I .dqs_out_mode = "none";
defparam \ishift_reg[29]~I .inclk_input = "normal";
defparam \ishift_reg[29]~I .input_async_reset = "none";
defparam \ishift_reg[29]~I .input_power_up = "low";
defparam \ishift_reg[29]~I .input_register_mode = "none";
defparam \ishift_reg[29]~I .input_sync_reset = "none";
defparam \ishift_reg[29]~I .oe_async_reset = "none";
defparam \ishift_reg[29]~I .oe_power_up = "low";
defparam \ishift_reg[29]~I .oe_register_mode = "none";
defparam \ishift_reg[29]~I .oe_sync_reset = "none";
defparam \ishift_reg[29]~I .operation_mode = "input";
defparam \ishift_reg[29]~I .output_async_reset = "none";
defparam \ishift_reg[29]~I .output_power_up = "low";
defparam \ishift_reg[29]~I .output_register_mode = "none";
defparam \ishift_reg[29]~I .output_sync_reset = "none";
defparam \ishift_reg[29]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[29]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[30]));
// synopsys translate_off
defparam \ishift_reg[30]~I .ddio_mode = "none";
defparam \ishift_reg[30]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[30]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[30]~I .dqs_out_mode = "none";
defparam \ishift_reg[30]~I .inclk_input = "normal";
defparam \ishift_reg[30]~I .input_async_reset = "none";
defparam \ishift_reg[30]~I .input_power_up = "low";
defparam \ishift_reg[30]~I .input_register_mode = "none";
defparam \ishift_reg[30]~I .input_sync_reset = "none";
defparam \ishift_reg[30]~I .oe_async_reset = "none";
defparam \ishift_reg[30]~I .oe_power_up = "low";
defparam \ishift_reg[30]~I .oe_register_mode = "none";
defparam \ishift_reg[30]~I .oe_sync_reset = "none";
defparam \ishift_reg[30]~I .operation_mode = "input";
defparam \ishift_reg[30]~I .output_async_reset = "none";
defparam \ishift_reg[30]~I .output_power_up = "low";
defparam \ishift_reg[30]~I .output_register_mode = "none";
defparam \ishift_reg[30]~I .output_sync_reset = "none";
defparam \ishift_reg[30]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[30]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ishift_reg[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ishift_reg[31]));
// synopsys translate_off
defparam \ishift_reg[31]~I .ddio_mode = "none";
defparam \ishift_reg[31]~I .ddioinclk_input = "negated_inclk";
defparam \ishift_reg[31]~I .dqs_delay_buffer_mode = "none";
defparam \ishift_reg[31]~I .dqs_out_mode = "none";
defparam \ishift_reg[31]~I .inclk_input = "normal";
defparam \ishift_reg[31]~I .input_async_reset = "none";
defparam \ishift_reg[31]~I .input_power_up = "low";
defparam \ishift_reg[31]~I .input_register_mode = "none";
defparam \ishift_reg[31]~I .input_sync_reset = "none";
defparam \ishift_reg[31]~I .oe_async_reset = "none";
defparam \ishift_reg[31]~I .oe_power_up = "low";
defparam \ishift_reg[31]~I .oe_register_mode = "none";
defparam \ishift_reg[31]~I .oe_sync_reset = "none";
defparam \ishift_reg[31]~I .operation_mode = "input";
defparam \ishift_reg[31]~I .output_async_reset = "none";
defparam \ishift_reg[31]~I .output_power_up = "low";
defparam \ishift_reg[31]~I .output_register_mode = "none";
defparam \ishift_reg[31]~I .output_sync_reset = "none";
defparam \ishift_reg[31]~I .sim_dqs_delay_increment = 0;
defparam \ishift_reg[31]~I .sim_dqs_intrinsic_delay = 0;
defparam \ishift_reg[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \ost[0]~I (
	.datain(\ost[0]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ost[0]));
// synopsys translate_off
defparam \ost[0]~I .ddio_mode = "none";
defparam \ost[0]~I .ddioinclk_input = "negated_inclk";
defparam \ost[0]~I .dqs_delay_buffer_mode = "none";
defparam \ost[0]~I .dqs_out_mode = "none";
defparam \ost[0]~I .inclk_input = "normal";
defparam \ost[0]~I .input_async_reset = "none";
defparam \ost[0]~I .input_power_up = "low";
defparam \ost[0]~I .input_register_mode = "none";
defparam \ost[0]~I .input_sync_reset = "none";
defparam \ost[0]~I .oe_async_reset = "none";
defparam \ost[0]~I .oe_power_up = "low";
defparam \ost[0]~I .oe_register_mode = "none";
defparam \ost[0]~I .oe_sync_reset = "none";
defparam \ost[0]~I .operation_mode = "output";
defparam \ost[0]~I .output_async_reset = "none";
defparam \ost[0]~I .output_power_up = "low";
defparam \ost[0]~I .output_register_mode = "none";
defparam \ost[0]~I .output_sync_reset = "none";
defparam \ost[0]~I .sim_dqs_delay_increment = 0;
defparam \ost[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \ost[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \ost[1]~I (
	.datain(\ost[1]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ost[1]));
// synopsys translate_off
defparam \ost[1]~I .ddio_mode = "none";
defparam \ost[1]~I .ddioinclk_input = "negated_inclk";
defparam \ost[1]~I .dqs_delay_buffer_mode = "none";
defparam \ost[1]~I .dqs_out_mode = "none";
defparam \ost[1]~I .inclk_input = "normal";
defparam \ost[1]~I .input_async_reset = "none";
defparam \ost[1]~I .input_power_up = "low";
defparam \ost[1]~I .input_register_mode = "none";
defparam \ost[1]~I .input_sync_reset = "none";
defparam \ost[1]~I .oe_async_reset = "none";
defparam \ost[1]~I .oe_power_up = "low";
defparam \ost[1]~I .oe_register_mode = "none";
defparam \ost[1]~I .oe_sync_reset = "none";
defparam \ost[1]~I .operation_mode = "output";
defparam \ost[1]~I .output_async_reset = "none";
defparam \ost[1]~I .output_power_up = "low";
defparam \ost[1]~I .output_register_mode = "none";
defparam \ost[1]~I .output_sync_reset = "none";
defparam \ost[1]~I .sim_dqs_delay_increment = 0;
defparam \ost[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \ost[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \ost[2]~I (
	.datain(\ost[2]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ost[2]));
// synopsys translate_off
defparam \ost[2]~I .ddio_mode = "none";
defparam \ost[2]~I .ddioinclk_input = "negated_inclk";
defparam \ost[2]~I .dqs_delay_buffer_mode = "none";
defparam \ost[2]~I .dqs_out_mode = "none";
defparam \ost[2]~I .inclk_input = "normal";
defparam \ost[2]~I .input_async_reset = "none";
defparam \ost[2]~I .input_power_up = "low";
defparam \ost[2]~I .input_register_mode = "none";
defparam \ost[2]~I .input_sync_reset = "none";
defparam \ost[2]~I .oe_async_reset = "none";
defparam \ost[2]~I .oe_power_up = "low";
defparam \ost[2]~I .oe_register_mode = "none";
defparam \ost[2]~I .oe_sync_reset = "none";
defparam \ost[2]~I .operation_mode = "output";
defparam \ost[2]~I .output_async_reset = "none";
defparam \ost[2]~I .output_power_up = "low";
defparam \ost[2]~I .output_register_mode = "none";
defparam \ost[2]~I .output_sync_reset = "none";
defparam \ost[2]~I .sim_dqs_delay_increment = 0;
defparam \ost[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \ost[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \odata_byte[0]~I (
	.datain(\odata_byte[0]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[0]));
// synopsys translate_off
defparam \odata_byte[0]~I .ddio_mode = "none";
defparam \odata_byte[0]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[0]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[0]~I .dqs_out_mode = "none";
defparam \odata_byte[0]~I .inclk_input = "normal";
defparam \odata_byte[0]~I .input_async_reset = "none";
defparam \odata_byte[0]~I .input_power_up = "low";
defparam \odata_byte[0]~I .input_register_mode = "none";
defparam \odata_byte[0]~I .input_sync_reset = "none";
defparam \odata_byte[0]~I .oe_async_reset = "none";
defparam \odata_byte[0]~I .oe_power_up = "low";
defparam \odata_byte[0]~I .oe_register_mode = "none";
defparam \odata_byte[0]~I .oe_sync_reset = "none";
defparam \odata_byte[0]~I .operation_mode = "output";
defparam \odata_byte[0]~I .output_async_reset = "none";
defparam \odata_byte[0]~I .output_power_up = "low";
defparam \odata_byte[0]~I .output_register_mode = "none";
defparam \odata_byte[0]~I .output_sync_reset = "none";
defparam \odata_byte[0]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \odata_byte[1]~I (
	.datain(\odata_byte[1]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[1]));
// synopsys translate_off
defparam \odata_byte[1]~I .ddio_mode = "none";
defparam \odata_byte[1]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[1]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[1]~I .dqs_out_mode = "none";
defparam \odata_byte[1]~I .inclk_input = "normal";
defparam \odata_byte[1]~I .input_async_reset = "none";
defparam \odata_byte[1]~I .input_power_up = "low";
defparam \odata_byte[1]~I .input_register_mode = "none";
defparam \odata_byte[1]~I .input_sync_reset = "none";
defparam \odata_byte[1]~I .oe_async_reset = "none";
defparam \odata_byte[1]~I .oe_power_up = "low";
defparam \odata_byte[1]~I .oe_register_mode = "none";
defparam \odata_byte[1]~I .oe_sync_reset = "none";
defparam \odata_byte[1]~I .operation_mode = "output";
defparam \odata_byte[1]~I .output_async_reset = "none";
defparam \odata_byte[1]~I .output_power_up = "low";
defparam \odata_byte[1]~I .output_register_mode = "none";
defparam \odata_byte[1]~I .output_sync_reset = "none";
defparam \odata_byte[1]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \odata_byte[2]~I (
	.datain(\odata_byte[2]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[2]));
// synopsys translate_off
defparam \odata_byte[2]~I .ddio_mode = "none";
defparam \odata_byte[2]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[2]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[2]~I .dqs_out_mode = "none";
defparam \odata_byte[2]~I .inclk_input = "normal";
defparam \odata_byte[2]~I .input_async_reset = "none";
defparam \odata_byte[2]~I .input_power_up = "low";
defparam \odata_byte[2]~I .input_register_mode = "none";
defparam \odata_byte[2]~I .input_sync_reset = "none";
defparam \odata_byte[2]~I .oe_async_reset = "none";
defparam \odata_byte[2]~I .oe_power_up = "low";
defparam \odata_byte[2]~I .oe_register_mode = "none";
defparam \odata_byte[2]~I .oe_sync_reset = "none";
defparam \odata_byte[2]~I .operation_mode = "output";
defparam \odata_byte[2]~I .output_async_reset = "none";
defparam \odata_byte[2]~I .output_power_up = "low";
defparam \odata_byte[2]~I .output_register_mode = "none";
defparam \odata_byte[2]~I .output_sync_reset = "none";
defparam \odata_byte[2]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \odata_byte[3]~I (
	.datain(\odata_byte[3]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[3]));
// synopsys translate_off
defparam \odata_byte[3]~I .ddio_mode = "none";
defparam \odata_byte[3]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[3]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[3]~I .dqs_out_mode = "none";
defparam \odata_byte[3]~I .inclk_input = "normal";
defparam \odata_byte[3]~I .input_async_reset = "none";
defparam \odata_byte[3]~I .input_power_up = "low";
defparam \odata_byte[3]~I .input_register_mode = "none";
defparam \odata_byte[3]~I .input_sync_reset = "none";
defparam \odata_byte[3]~I .oe_async_reset = "none";
defparam \odata_byte[3]~I .oe_power_up = "low";
defparam \odata_byte[3]~I .oe_register_mode = "none";
defparam \odata_byte[3]~I .oe_sync_reset = "none";
defparam \odata_byte[3]~I .operation_mode = "output";
defparam \odata_byte[3]~I .output_async_reset = "none";
defparam \odata_byte[3]~I .output_power_up = "low";
defparam \odata_byte[3]~I .output_register_mode = "none";
defparam \odata_byte[3]~I .output_sync_reset = "none";
defparam \odata_byte[3]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \odata_byte[4]~I (
	.datain(\odata_byte[4]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[4]));
// synopsys translate_off
defparam \odata_byte[4]~I .ddio_mode = "none";
defparam \odata_byte[4]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[4]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[4]~I .dqs_out_mode = "none";
defparam \odata_byte[4]~I .inclk_input = "normal";
defparam \odata_byte[4]~I .input_async_reset = "none";
defparam \odata_byte[4]~I .input_power_up = "low";
defparam \odata_byte[4]~I .input_register_mode = "none";
defparam \odata_byte[4]~I .input_sync_reset = "none";
defparam \odata_byte[4]~I .oe_async_reset = "none";
defparam \odata_byte[4]~I .oe_power_up = "low";
defparam \odata_byte[4]~I .oe_register_mode = "none";
defparam \odata_byte[4]~I .oe_sync_reset = "none";
defparam \odata_byte[4]~I .operation_mode = "output";
defparam \odata_byte[4]~I .output_async_reset = "none";
defparam \odata_byte[4]~I .output_power_up = "low";
defparam \odata_byte[4]~I .output_register_mode = "none";
defparam \odata_byte[4]~I .output_sync_reset = "none";
defparam \odata_byte[4]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \odata_byte[5]~I (
	.datain(\odata_byte[5]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[5]));
// synopsys translate_off
defparam \odata_byte[5]~I .ddio_mode = "none";
defparam \odata_byte[5]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[5]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[5]~I .dqs_out_mode = "none";
defparam \odata_byte[5]~I .inclk_input = "normal";
defparam \odata_byte[5]~I .input_async_reset = "none";
defparam \odata_byte[5]~I .input_power_up = "low";
defparam \odata_byte[5]~I .input_register_mode = "none";
defparam \odata_byte[5]~I .input_sync_reset = "none";
defparam \odata_byte[5]~I .oe_async_reset = "none";
defparam \odata_byte[5]~I .oe_power_up = "low";
defparam \odata_byte[5]~I .oe_register_mode = "none";
defparam \odata_byte[5]~I .oe_sync_reset = "none";
defparam \odata_byte[5]~I .operation_mode = "output";
defparam \odata_byte[5]~I .output_async_reset = "none";
defparam \odata_byte[5]~I .output_power_up = "low";
defparam \odata_byte[5]~I .output_register_mode = "none";
defparam \odata_byte[5]~I .output_sync_reset = "none";
defparam \odata_byte[5]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \odata_byte[6]~I (
	.datain(\odata_byte[6]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[6]));
// synopsys translate_off
defparam \odata_byte[6]~I .ddio_mode = "none";
defparam \odata_byte[6]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[6]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[6]~I .dqs_out_mode = "none";
defparam \odata_byte[6]~I .inclk_input = "normal";
defparam \odata_byte[6]~I .input_async_reset = "none";
defparam \odata_byte[6]~I .input_power_up = "low";
defparam \odata_byte[6]~I .input_register_mode = "none";
defparam \odata_byte[6]~I .input_sync_reset = "none";
defparam \odata_byte[6]~I .oe_async_reset = "none";
defparam \odata_byte[6]~I .oe_power_up = "low";
defparam \odata_byte[6]~I .oe_register_mode = "none";
defparam \odata_byte[6]~I .oe_sync_reset = "none";
defparam \odata_byte[6]~I .operation_mode = "output";
defparam \odata_byte[6]~I .output_async_reset = "none";
defparam \odata_byte[6]~I .output_power_up = "low";
defparam \odata_byte[6]~I .output_register_mode = "none";
defparam \odata_byte[6]~I .output_sync_reset = "none";
defparam \odata_byte[6]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \odata_byte[7]~I (
	.datain(\odata_byte[7]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(odata_byte[7]));
// synopsys translate_off
defparam \odata_byte[7]~I .ddio_mode = "none";
defparam \odata_byte[7]~I .ddioinclk_input = "negated_inclk";
defparam \odata_byte[7]~I .dqs_delay_buffer_mode = "none";
defparam \odata_byte[7]~I .dqs_out_mode = "none";
defparam \odata_byte[7]~I .inclk_input = "normal";
defparam \odata_byte[7]~I .input_async_reset = "none";
defparam \odata_byte[7]~I .input_power_up = "low";
defparam \odata_byte[7]~I .input_register_mode = "none";
defparam \odata_byte[7]~I .input_sync_reset = "none";
defparam \odata_byte[7]~I .oe_async_reset = "none";
defparam \odata_byte[7]~I .oe_power_up = "low";
defparam \odata_byte[7]~I .oe_register_mode = "none";
defparam \odata_byte[7]~I .oe_sync_reset = "none";
defparam \odata_byte[7]~I .operation_mode = "output";
defparam \odata_byte[7]~I .output_async_reset = "none";
defparam \odata_byte[7]~I .output_power_up = "low";
defparam \odata_byte[7]~I .output_register_mode = "none";
defparam \odata_byte[7]~I .output_sync_reset = "none";
defparam \odata_byte[7]~I .sim_dqs_delay_increment = 0;
defparam \odata_byte[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \odata_byte[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule
