# //  ModelSim SE-64 10.5 Feb 12 2016 Linux 3.10.0-1062.9.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim alu -novopt -t ns 
# Start time: 20:52:30 on Apr 17,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.alu
# Loading work.alu_DW01_addsub_0
# Loading work.FADDX1
# Loading work.XOR2X1
# Loading work.alu_DW01_ash_0
# Loading work.AND2X1
# Loading work.INVX0
# Loading work.NOR2X0
# Loading work.NAND2X0
# Loading work.AO21X1
# Loading work.OR3X1
# Loading work.NAND3X0
# Loading work.LATCHX1
# Loading work.s_latchx1
# Loading work.AND3X1
# Loading work.AO22X1
# Loading work.AO221X1
# Loading work.AO222X1
# Loading work.OR2X1
# Loading work.AOI222X1
# Loading work.OR4X1
# Loading work.MUX21X1
# Loading work.XNOR2X1
# Loading work.NAND4X0
# ** Warning: (vsim-3017) alu.gate.v(124): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /alu/r30 File: alu.gate.v
# ** Warning: (vsim-3722) alu.gate.v(124): [TFMPC] - Missing connection for port 'CO'.
# Loading work.s_faddx1_S
# Loading work.s_faddx1_CO
# ** Warning: (vsim-3017) alu.gate.v(133): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /alu/alu_carry_reg File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
# ** Warning: (vsim-3722) alu.gate.v(133): [TFMPC] - Missing connection for port 'QN'.
# Loading work.s_mux21x1
do alu_gates/alu_2.do
add wave -position insertpoint sim:/alu/*
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gaizia  Hostname: flip1.engr.oregonstate.edu  ProcessID: 25753
#           Attempting to use alternate WLF file "./wlfts6zkpj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts6zkpj
# Causality operation skipped due to absence of debug database file
do alu_gates/alu_2.do
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/alu/*
# End time: 21:02:59 on Apr 17,2020, Elapsed time: 0:10:29
# Errors: 4, Warnings: 8
