Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 19 12:03:13 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_TOP_timing_summary_routed.rpt -pb UART_TOP_timing_summary_routed.pb -rpx UART_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                  471        0.181        0.000                      0                  471        4.500        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.964        0.000                      0                  471        0.181        0.000                      0                  471        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/next_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.064ns (28.458%)  route 2.675ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.626     5.147    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X59Y31         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/Q
                         net (fo=2, routed)           1.090     6.693    HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.152     6.845 r  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12/O
                         net (fo=1, routed)           0.426     7.271    HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332     7.603 f  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_4/O
                         net (fo=3, routed)           0.692     8.295    HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.467     8.886    HC_SR04/HC_SR04_cntr_0/next_state__0
    SLICE_X56Y36         FDPE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.448     9.789    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X56Y36         FDPE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X56Y36         FDPE (Setup_fdpe_C_CE)      -0.164     9.850    HC_SR04/HC_SR04_cntr_0/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/next_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.064ns (28.458%)  route 2.675ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.626     5.147    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X59Y31         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/Q
                         net (fo=2, routed)           1.090     6.693    HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.152     6.845 r  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12/O
                         net (fo=1, routed)           0.426     7.271    HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332     7.603 f  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_4/O
                         net (fo=3, routed)           0.692     8.295    HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.467     8.886    HC_SR04/HC_SR04_cntr_0/next_state__0
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.448     9.789    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X56Y36         FDCE (Setup_fdce_C_CE)      -0.164     9.850    HC_SR04/HC_SR04_cntr_0/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.064ns (28.458%)  route 2.675ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.626     5.147    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X59Y31         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/Q
                         net (fo=2, routed)           1.090     6.693    HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.152     6.845 r  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12/O
                         net (fo=1, routed)           0.426     7.271    HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332     7.603 f  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_4/O
                         net (fo=3, routed)           0.692     8.295    HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.467     8.886    HC_SR04/HC_SR04_cntr_0/next_state__0
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.448     9.789    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X56Y36         FDCE (Setup_fdce_C_CE)      -0.164     9.850    HC_SR04/HC_SR04_cntr_0/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.064ns (28.458%)  route 2.675ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.626     5.147    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X59Y31         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]/Q
                         net (fo=2, routed)           1.090     6.693    HC_SR04/HC_SR04_cntr_0/counter_usec_reg[4]
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.152     6.845 r  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12/O
                         net (fo=1, routed)           0.426     7.271    HC_SR04/HC_SR04_cntr_0/next_state[3]_i_12_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332     7.603 f  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_4/O
                         net (fo=3, routed)           0.692     8.295    HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state_reg[0]_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.467     8.886    HC_SR04/HC_SR04_cntr_0/next_state__0
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.448     9.789    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X56Y36         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X56Y36         FDCE (Setup_fdce_C_CE)      -0.164     9.850    HC_SR04/HC_SR04_cntr_0/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/next_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.058ns (28.884%)  route 2.605ns (71.116%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.633     5.154    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X63Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/Q
                         net (fo=3, routed)           0.841     6.451    HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]
    SLICE_X62Y37         LUT4 (Prop_lut4_I1_O)        0.152     6.603 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0/O
                         net (fo=1, routed)           0.840     7.443    HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.769 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.450     8.219    HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state_reg[0]_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.474     8.817    HC_SR04/HC_SR04_cntr_1/next_state__0
    SLICE_X64Y38         FDPE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.516     9.857    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y38         FDPE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X64Y38         FDPE (Setup_fdpe_C_CE)      -0.164     9.932    HC_SR04/HC_SR04_cntr_1/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/next_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.058ns (28.884%)  route 2.605ns (71.116%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.633     5.154    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X63Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/Q
                         net (fo=3, routed)           0.841     6.451    HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]
    SLICE_X62Y37         LUT4 (Prop_lut4_I1_O)        0.152     6.603 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0/O
                         net (fo=1, routed)           0.840     7.443    HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.769 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.450     8.219    HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state_reg[0]_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.474     8.817    HC_SR04/HC_SR04_cntr_1/next_state__0
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.516     9.857    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X64Y38         FDCE (Setup_fdce_C_CE)      -0.164     9.932    HC_SR04/HC_SR04_cntr_1/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.058ns (28.884%)  route 2.605ns (71.116%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.633     5.154    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X63Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/Q
                         net (fo=3, routed)           0.841     6.451    HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]
    SLICE_X62Y37         LUT4 (Prop_lut4_I1_O)        0.152     6.603 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0/O
                         net (fo=1, routed)           0.840     7.443    HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.769 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.450     8.219    HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state_reg[0]_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.474     8.817    HC_SR04/HC_SR04_cntr_1/next_state__0
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.516     9.857    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X64Y38         FDCE (Setup_fdce_C_CE)      -0.164     9.932    HC_SR04/HC_SR04_cntr_1/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.058ns (28.884%)  route 2.605ns (71.116%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.633     5.154    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X63Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]/Q
                         net (fo=3, routed)           0.841     6.451    HC_SR04/HC_SR04_cntr_1/counter_usec_reg[7]
    SLICE_X62Y37         LUT4 (Prop_lut4_I1_O)        0.152     6.603 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0/O
                         net (fo=1, routed)           0.840     7.443    HC_SR04/HC_SR04_cntr_1/next_state[3]_i_10__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.769 f  HC_SR04/HC_SR04_cntr_1/next_state[3]_i_4__0/O
                         net (fo=3, routed)           0.450     8.219    HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state_reg[0]_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  HC_SR04/HC_SR04_cntr_1/edge_detector_0/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.474     8.817    HC_SR04/HC_SR04_cntr_1/next_state__0
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.516     9.857    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y38         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X64Y38         FDCE (Setup_fdce_C_CE)      -0.164     9.932    HC_SR04/HC_SR04_cntr_1/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 HC_SR04/HC_SR04_cntr_0/counter_usec_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_reg/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.828ns (23.413%)  route 2.709ns (76.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.628     5.149    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X59Y32         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  HC_SR04/HC_SR04_cntr_0/counter_usec_reg[9]/Q
                         net (fo=3, routed)           0.821     6.426    HC_SR04/HC_SR04_cntr_0/counter_usec_reg[9]
    SLICE_X58Y33         LUT5 (Prop_lut5_I2_O)        0.124     6.550 f  HC_SR04/HC_SR04_cntr_0/next_state[3]_i_8/O
                         net (fo=2, routed)           0.726     7.277    HC_SR04/HC_SR04_cntr_0/next_state[3]_i_8_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.401 f  HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_i_3/O
                         net (fo=1, routed)           0.640     8.041    HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_i_1/O
                         net (fo=1, routed)           0.521     8.686    HC_SR04/HC_SR04_cntr_0/hc_sr04_trig1_out
    SLICE_X56Y35         FDRE                                         r  HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.448     9.789    HC_SR04/HC_SR04_cntr_0/CLK
    SLICE_X56Y35         FDRE                                         r  HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X56Y35         FDRE (Setup_fdre_C_CE)      -0.164     9.850    HC_SR04/HC_SR04_cntr_0/hc_sr04_trig_reg
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 tx_x/counter_nsec_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_x/counter_nsec_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.981ns (52.631%)  route 1.783ns (47.369%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.560     5.081    tx_x/CLK
    SLICE_X55Y31         FDCE                                         r  tx_x/counter_nsec_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  tx_x/counter_nsec_en_reg/Q
                         net (fo=34, routed)          1.783     7.320    tx_x/counter_nsec_en_reg_n_0
    SLICE_X56Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  tx_x/counter_nsec[0]_i_2/O
                         net (fo=1, routed)           0.000     7.444    tx_x/counter_nsec[0]_i_2_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.820 r  tx_x/counter_nsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    tx_x/counter_nsec_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  tx_x/counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    tx_x/counter_nsec_reg[4]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  tx_x/counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.054    tx_x/counter_nsec_reg[8]_i_1_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  tx_x/counter_nsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    tx_x/counter_nsec_reg[12]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  tx_x/counter_nsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    tx_x/counter_nsec_reg[16]_i_1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  tx_x/counter_nsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.405    tx_x/counter_nsec_reg[20]_i_1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  tx_x/counter_nsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.522    tx_x/counter_nsec_reg[24]_i_1_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.845 r  tx_x/counter_nsec_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.845    tx_x/counter_nsec_reg[28]_i_1_n_6
    SLICE_X56Y33         FDCE                                         r  tx_x/counter_nsec_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.446     9.787    tx_x/CLK
    SLICE_X56Y33         FDCE                                         r  tx_x/counter_nsec_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X56Y33         FDCE (Setup_fdce_C_D)        0.114    10.126    tx_x/counter_nsec_reg[29]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 HC_SR04/HC_SR04_cntr_1/div58/cm_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/distance_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.385%)  route 0.127ns (46.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.591     6.474    HC_SR04/HC_SR04_cntr_1/div58/CLK
    SLICE_X65Y34         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[0]/Q
                         net (fo=2, routed)           0.127     6.748    HC_SR04/HC_SR04_cntr_1/cm_reg[0]
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     6.987    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.487    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.079     6.566    HC_SR04/HC_SR04_cntr_1/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.566    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tx_x/sec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_x/sec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.191ns (59.286%)  route 0.131ns (40.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 6.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.560     6.443    tx_x/sec_clk/CLK
    SLICE_X51Y32         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  tx_x/sec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.131     6.720    tx_x/sec_clk/cnt_clksource_reg[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.045     6.765 r  tx_x/sec_clk/cnt_clksource[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.765    tx_x/sec_clk/p_0_in__3[3]
    SLICE_X52Y32         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.829     6.956    tx_x/sec_clk/CLK
    SLICE_X52Y32         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.457    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.125     6.582    tx_x/sec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HC_SR04/HC_SR04_cntr_1/div58/cm_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/distance_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.052%)  route 0.124ns (45.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.591     6.474    HC_SR04/HC_SR04_cntr_1/div58/CLK
    SLICE_X65Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[5]/Q
                         net (fo=2, routed)           0.124     6.744    HC_SR04/HC_SR04_cntr_1/cm_reg[5]
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     6.987    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.488    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.067     6.555    HC_SR04/HC_SR04_cntr_1/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    HC_SR04/HC_SR04_cntr_0/edge_detector_0/CLK
    SLICE_X55Y37         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/Q
                         net (fo=6, routed)           0.139     1.726    HC_SR04/HC_SR04_cntr_0/edge_detector_0/p_0_in[1]
    SLICE_X55Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.832     1.959    HC_SR04/HC_SR04_cntr_0/edge_detector_0/CLK
    SLICE_X55Y35         FDCE                                         r  HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.075     1.535    HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 HC_SR04/HC_SR04_cntr_1/div58/cm_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HC_SR04/HC_SR04_cntr_1/distance_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.591     6.474    HC_SR04/HC_SR04_cntr_1/div58/CLK
    SLICE_X65Y34         FDCE                                         r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  HC_SR04/HC_SR04_cntr_1/div58/cm_reg[3]/Q
                         net (fo=2, routed)           0.127     6.747    HC_SR04/HC_SR04_cntr_1/cm_reg[3]
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     6.987    HC_SR04/HC_SR04_cntr_1/CLK
    SLICE_X64Y34         FDRE                                         r  HC_SR04/HC_SR04_cntr_1/distance_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.487    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.067     6.554    HC_SR04/HC_SR04_cntr_1/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.554    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tx_x/sec_clk/cnt_clksource_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_x/sec_clk/cnt_clksource_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.320ns  (logic 0.249ns (77.752%)  route 0.071ns (22.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 6.955 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.559     6.442    tx_x/sec_clk/CLK
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.151     6.593 r  tx_x/sec_clk/cnt_clksource_reg[2]/Q
                         net (fo=7, routed)           0.071     6.664    tx_x/sec_clk/cnt_clksource_reg[2]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.098     6.762 r  tx_x/sec_clk/cnt_clksource[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.762    tx_x/sec_clk/p_0_in__3[4]
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.828     6.955    tx_x/sec_clk/CLK
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.442    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.125     6.567    tx_x/sec_clk/cnt_clksource_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tx_x/sec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_x/sec_clk/cnt_clksource_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.194ns (56.108%)  route 0.152ns (43.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 6.955 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.560     6.443    tx_x/sec_clk/CLK
    SLICE_X51Y32         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  tx_x/sec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.152     6.741    tx_x/sec_clk/cnt_clksource_reg[0]
    SLICE_X52Y31         LUT4 (Prop_lut4_I1_O)        0.048     6.789 r  tx_x/sec_clk/cnt_clksource[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.789    tx_x/sec_clk/p_0_in__3[2]
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.828     6.955    tx_x/sec_clk/CLK
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.456    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.135     6.591    tx_x/sec_clk/cnt_clksource_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx_x/sec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_x/sec_clk/cnt_clksource_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.191ns (55.723%)  route 0.152ns (44.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 6.955 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.560     6.443    tx_x/sec_clk/CLK
    SLICE_X51Y32         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  tx_x/sec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.152     6.741    tx_x/sec_clk/cnt_clksource_reg[0]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.045     6.786 r  tx_x/sec_clk/cnt_clksource[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.786    tx_x/sec_clk/p_0_in__3[1]
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.828     6.955    tx_x/sec_clk/CLK
    SLICE_X52Y31         FDCE                                         r  tx_x/sec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.456    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.124     6.580    tx_x/sec_clk/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tx_y/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_y/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.530%)  route 0.107ns (33.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.565     6.448    tx_y/usec_clk/CLK
    SLICE_X54Y41         FDCE                                         r  tx_y/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.167     6.615 r  tx_y/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.107     6.722    tx_y/usec_clk/cnt_sysclk_reg[2]
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.045     6.767 r  tx_y/usec_clk/cnt_sysclk[5]_i_1__2/O
                         net (fo=1, routed)           0.000     6.767    tx_y/usec_clk/cnt_sysclk[5]_i_1__2_n_0
    SLICE_X55Y41         FDCE                                         r  tx_y/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.836     6.963    tx_y/usec_clk/CLK
    SLICE_X55Y41         FDCE                                         r  tx_y/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.461    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.099     6.560    tx_y/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tx_y/msec_clk/cnt_clksource_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_y/msec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.708%)  route 0.137ns (39.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.564     6.447    tx_y/msec_clk/CLK
    SLICE_X54Y39         FDCE                                         r  tx_y/msec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.167     6.614 f  tx_y/msec_clk/cnt_clksource_reg[9]/Q
                         net (fo=4, routed)           0.137     6.751    tx_y/msec_clk/cnt_clksource_reg[9]
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.045     6.796 r  tx_y/msec_clk/cnt_clksource[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.796    tx_y/msec_clk/p_0_in__5[3]
    SLICE_X54Y38         FDCE                                         r  tx_y/msec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.835     6.962    tx_y/msec_clk/CLK
    SLICE_X54Y38         FDCE                                         r  tx_y/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.463    
    SLICE_X54Y38         FDCE (Hold_fdce_C_D)         0.125     6.588    tx_y/msec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.796    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y35   HC_SR04/HC_SR04_cntr_0/cnt_e_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y35   HC_SR04/HC_SR04_cntr_0/counter_usec_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y32   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y32   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   HC_SR04/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   HC_SR04/HC_SR04_cntr_0/usec_clk/ed/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   tx_x/msec_clk/ed/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   tx_x/usec_clk/ed/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   tx_x/usec_clk/ed/ff_old_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   HC_SR04/HC_SR04_cntr_0/counter_usec_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   HC_SR04/HC_SR04_cntr_0/div58/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   HC_SR04/HC_SR04_cntr_0/div58/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   HC_SR04/HC_SR04_cntr_0/div58/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tx_x/counter_nsec_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tx_x/counter_nsec_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tx_x/counter_nsec_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   tx_y/counter_nsec_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tx_x/counter_nsec_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   tx_x/msec_clk/cnt_clksource_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   tx_x/msec_clk/cnt_clksource_reg[1]/C



