Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 517952a871384743a1dcdc4885929c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ESCOMIPS_behav xil_defaultlib.ESCOMIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mi_paquete
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture memoria of entity xil_defaultlib.PROGRAMA [programa_default]
Compiling architecture archivo of entity xil_defaultlib.REGISTROS [registros_default]
Compiling architecture contador of entity xil_defaultlib.PC [pc_default]
Compiling architecture program of entity xil_defaultlib.ALU [alu_default]
Compiling architecture programa of entity xil_defaultlib.RAM_DIST [ram_dist_default]
Compiling architecture unidad of entity xil_defaultlib.CONTROL [control_default]
Compiling architecture procesador of entity xil_defaultlib.escomips
Built simulation snapshot ESCOMIPS_behav
