#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 16 03:02:46 2025
# Process ID: 67939
# Current directory: /home/arnav24/ICDesign
# Command line: vivado
# Log file: /home/arnav24/ICDesign/vivado.log
# Journal file: /home/arnav24/ICDesign/vivado.jou
#-----------------------------------------------------------

[arnav24@vlsi ~]$ python -u code.py
['top_alubit.v', 'top_master_slave.v', 'top_cont_assgn.v', 'top_full_adder.v', 'top_Shifter.v', 'top_Mealy.v', 'top_parallel_adder.v', 'top_Moore.v', 'top_structural.v', 'top_filter.v']
top_alubit.v
top_master_slave.v
top_cont_assgn.v
top_full_adder.v
top_Shifter.v
top_Mealy.v
top_parallel_adder.v
top_Moore.v
top_structural.v
top_filter.v
['top_alubit', 'top_master_slave', 'top_cont_assgn', 'top_full_adder', 'top_Shifter', 'top_Mealy', 'top_parallel_adder', 'top_Moore', 'top_structural', 'top_filter']

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_create.tcl
# create_project -force [pwd]/Automation/Project_1 -part xc7a200tfbg676-2
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.539 ; gain = 122.031 ; free physical = 255468 ; free virtual = 488988
# set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:39:29 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.535 ; gain = 123.027 ; free physical = 255844 ; free virtual = 489305
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:40:29 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.535 ; gain = 123.027 ; free physical = 255826 ; free virtual = 489288
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:41:28 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.527 ; gain = 123.027 ; free physical = 256030 ; free virtual = 489496
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:42:27 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.531 ; gain = 123.027 ; free physical = 255550 ; free virtual = 489014
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:43:26 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.531 ; gain = 123.027 ; free physical = 254559 ; free virtual = 488029
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:44:25 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.539 ; gain = 123.027 ; free physical = 253834 ; free virtual = 487380
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:45:24 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.531 ; gain = 123.027 ; free physical = 254346 ; free virtual = 487777
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:46:23 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
 Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.535 ; gain = 123.027 ; free physical = 253884 ; free virtual = 487316
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:47:22 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.535 ; gain = 123.027 ; free physical = 253355 ; free virtual = 486786
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:48:21 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_add.tcl
# open_project [pwd]/Automation/Project_1.xpr
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.531 ; gain = 123.027 ; free physical = 254794 ; free virtual = 488225
# add_files -norecurse [pwd]/Modules/[lindex $argv 0]
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:49:20 2025...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.535 ; gain = 123.027 ; free physical = 255411 ; free virtual = 488847
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sat Feb 15 23:50:26 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Feb 15 23:50:27 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_alubit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_alubit.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_alubit.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.543 ; gain = 120.031 ; free physical = 256380 ; free virtual = 489817
Command: synth_design -top top_alubit -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 68558 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.992 ; gain = 87.875 ; free physical = 255950 ; free virtual = 489385
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_alubit' [/home/arnav24/Modules/top_alubit.v:1]
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter MUL bound to: 3'b010 
	Parameter AND bound to: 3'b011 
	Parameter OR bound to: 3'b100 
	Parameter NAND bound to: 3'b101 
	Parameter NOR bound to: 3'b110 
	Parameter XOR bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/arnav24/Modules/top_alubit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_alubit' (1#1) [/home/arnav24/Modules/top_alubit.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 255936 ; free virtual = 489369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 255918 ; free virtual = 489351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.625 ; gain = 141.508 ; free physical = 255915 ; free virtual = 489348
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'carry_flag_reg' [/home/arnav24/Modules/top_alubit.v:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1556.648 ; gain = 158.531 ; free physical = 255859 ; free virtual = 489295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_alubit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255767 ; free virtual = 489201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255795 ; free virtual = 489230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255831 ; free virtual = 489266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255862 ; free virtual = 489291
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255862 ; free virtual = 489291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255851 ; free virtual = 489280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255844 ; free virtual = 489273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255832 ; free virtual = 489260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255826 ; free virtual = 489255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT2   |    48|
|3     |LUT3   |     4|
|4     |LUT4   |    19|
|5     |LUT5   |    17|
|6     |LUT6   |    66|
|7     |LD     |     1|
|8     |IBUF   |    19|
|9     |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255808 ; free virtual = 489237
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.273 ; gain = 316.156 ; free physical = 255777 ; free virtual = 489206
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1714.277 ; gain = 316.156 ; free physical = 255777 ; free virtual = 489206
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:02:14 . Memory (MB): peak = 1849.297 ; gain = 462.754 ; free physical = 255670 ; free virtual = 489099
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_alubit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_alubit_utilization_synth.rpt -pb top_alubit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1873.316 ; gain = 0.000 ; free physical = 255717 ; free virtual = 489146
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 23:53:48 2025...
[Sat Feb 15 23:53:49 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:57 ; elapsed = 00:03:22 . Memory (MB): peak = 1401.113 ; gain = 0.000 ; free physical = 256171 ; free virtual = 489599
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sat Feb 15 23:53:49 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Feb 15 23:53:49 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_alubit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_alubit.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_alubit.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 256048 ; free virtual = 489475
Command: link_design -top top_alubit -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:48 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 256886 ; free virtual = 490298
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.016 ; gain = 95.031 ; free physical = 256901 ; free virtual = 490315

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174cb3be3

Time (s): cpu = 00:00:24 ; elapsed = 00:02:21 . Memory (MB): peak = 2261.711 ; gain = 476.695 ; free physical = 255865 ; free virtual = 489291

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 174cb3be3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 255954 ; free virtual = 489381
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 156531a94

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 255992 ; free virtual = 489419
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: af0e80d4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 256027 ; free virtual = 489453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: af0e80d4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 256014 ; free virtual = 489441
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1461addd9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 256006 ; free virtual = 489432
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1461addd9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 256004 ; free virtual = 489431
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 256004 ; free virtual = 489430
Ending Logic Optimization Task | Checksum: 1461addd9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 255998 ; free virtual = 489425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1461addd9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 255970 ; free virtual = 489396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1461addd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.711 ; gain = 0.000 ; free physical = 255970 ; free virtual = 489396
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2261.711 ; gain = 571.727 ; free physical = 255970 ; free virtual = 489396
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_alubit_drc_opted.rpt -pb top_alubit_drc_opted.pb -rpx top_alubit_drc_opted.rpx
Command: report_drc -file top_alubit_drc_opted.rpt -pb top_alubit_drc_opted.pb -rpx top_alubit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2325.742 ; gain = 32.012 ; free physical = 255644 ; free virtual = 489071
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.742 ; gain = 0.000 ; free physical = 255477 ; free virtual = 488903
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bdc2fc8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2325.742 ; gain = 0.000 ; free physical = 255474 ; free virtual = 488901
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.742 ; gain = 0.000 ; free physical = 255462 ; free virtual = 488889

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c0185e32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.754 ; gain = 33.012 ; free physical = 255506 ; free virtual = 488932

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1895b93f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.754 ; gain = 33.012 ; free physical = 255380 ; free virtual = 488807

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1895b93f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.754 ; gain = 33.012 ; free physical = 255361 ; free virtual = 488788
Phase 1 Placer Initialization | Checksum: 1895b93f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.754 ; gain = 33.012 ; free physical = 255357 ; free virtual = 488784

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1895b93f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2358.754 ; gain = 33.012 ; free physical = 255501 ; free virtual = 488927
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 159f508b3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255540 ; free virtual = 488965

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159f508b3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255534 ; free virtual = 488959

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2362d390e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255390 ; free virtual = 488815

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 224119c24

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255387 ; free virtual = 488813

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 224119c24

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255387 ; free virtual = 488813

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cd5bda97

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255502 ; free virtual = 488927

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255491 ; free virtual = 488916

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255487 ; free virtual = 488913
Phase 3 Detail Placement | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255487 ; free virtual = 488913

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255475 ; free virtual = 488901

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255456 ; free virtual = 488882

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255443 ; free virtual = 488868

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255440 ; free virtual = 488866
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cd5bda97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255434 ; free virtual = 488859
Ending Placer Task | Checksum: 165ad819a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255457 ; free virtual = 488882
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 2506.809 ; gain = 181.066 ; free physical = 255456 ; free virtual = 488881
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:01 . Memory (MB): peak = 2506.809 ; gain = 0.000 ; free physical = 255395 ; free virtual = 488821
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_alubit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2506.809 ; gain = 0.000 ; free physical = 255484 ; free virtual = 488910
INFO: [runtcl-4] Executing : report_utilization -file top_alubit_utilization_placed.rpt -pb top_alubit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2506.809 ; gain = 0.000 ; free physical = 255505 ; free virtual = 488931
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_alubit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2506.809 ; gain = 0.000 ; free physical = 255281 ; free virtual = 488707
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a7ea8510 ConstDB: 0 ShapeSum: bdc2fc8a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8d01d080

Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 2627.188 ; gain = 120.379 ; free physical = 253221 ; free virtual = 486650
Post Restoration Checksum: NetGraph: 6e330da3 NumContArr: 1ecec2dd Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8d01d080

Time (s): cpu = 00:02:05 ; elapsed = 00:03:27 . Memory (MB): peak = 2639.176 ; gain = 132.367 ; free physical = 253113 ; free virtual = 486542

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8d01d080

Time (s): cpu = 00:02:05 ; elapsed = 00:03:27 . Memory (MB): peak = 2639.176 ; gain = 132.367 ; free physical = 253143 ; free virtual = 486573
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 103e05251

Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253026 ; free virtual = 486456

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e312bcdf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:29 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253026 ; free virtual = 486455

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253091 ; free virtual = 486520
Phase 4 Rip-up And Reroute | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253084 ; free virtual = 486513

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253083 ; free virtual = 486512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253081 ; free virtual = 486511
Phase 6 Post Hold Fix | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 253074 ; free virtual = 486503

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.01405 %
  Global Horizontal Routing Utilization  = 0.012657 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2654.691 ; gain = 147.883 ; free physical = 252997 ; free virtual = 486427

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a2ed4900

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2655.691 ; gain = 148.883 ; free physical = 252993 ; free virtual = 486423

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eeee2e38

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2655.691 ; gain = 148.883 ; free physical = 253046 ; free virtual = 486475
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 2655.691 ; gain = 148.883 ; free physical = 253120 ; free virtual = 486549

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:03:36 . Memory (MB): peak = 2655.695 ; gain = 148.887 ; free physical = 253119 ; free virtual = 486548
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2655.695 ; gain = 0.000 ; free physical = 253192 ; free virtual = 486623
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_alubit_drc_routed.rpt -pb top_alubit_drc_routed.pb -rpx top_alubit_drc_routed.rpx
Command: report_drc -file top_alubit_drc_routed.rpt -pb top_alubit_drc_routed.pb -rpx top_alubit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2743.738 ; gain = 88.039 ; free physical = 253006 ; free virtual = 486437
INFO: [runtcl-4] Executing : report_methodology -file top_alubit_methodology_drc_routed.rpt -pb top_alubit_methodology_drc_routed.pb -rpx top_alubit_methodology_drc_routed.rpx
Command: report_methodology -file top_alubit_methodology_drc_routed.rpt -pb top_alubit_methodology_drc_routed.pb -rpx top_alubit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_alubit_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2743.738 ; gain = 0.000 ; free physical = 252960 ; free virtual = 486390
INFO: [runtcl-4] Executing : report_power -file top_alubit_power_routed.rpt -pb top_alubit_power_summary_routed.pb -rpx top_alubit_power_routed.rpx
Command: report_power -file top_alubit_power_routed.rpt -pb top_alubit_power_summary_routed.pb -rpx top_alubit_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2804.059 ; gain = 60.320 ; free physical = 252785 ; free virtual = 486220
INFO: [runtcl-4] Executing : report_route_status -file top_alubit_route_status.rpt -pb top_alubit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_alubit_timing_summary_routed.rpt -pb top_alubit_timing_summary_routed.pb -rpx top_alubit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_alubit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_alubit_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2804.059 ; gain = 0.000 ; free physical = 252648 ; free virtual = 486083
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_alubit_bus_skew_routed.rpt -pb top_alubit_bus_skew_routed.pb -rpx top_alubit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:04:24 2025...
[Sun Feb 16 00:04:29 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:10:40 . Memory (MB): peak = 1401.113 ; gain = 0.000 ; free physical = 253931 ; free virtual = 487362
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1696.000 ; gain = 5.000 ; free physical = 253105 ; free virtual = 486536
Restored from archive | CPU: 0.440000 secs | Memory: 1.150612 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1696.000 ; gain = 5.000 ; free physical = 253100 ; free virtual = 486531
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:51 . Memory (MB): peak = 1696.000 ; gain = 294.887 ; free physical = 253095 ; free virtual = 486526
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:07:49 2025...
top_alubit.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.539 ; gain = 124.031 ; free physical = 254968 ; free virtual = 488411
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 00:08:51 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 00:08:52 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_master_slave.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_master_slave.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_master_slave.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 253767 ; free virtual = 487206
Command: synth_design -top top_master_slave -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55085 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 253747 ; free virtual = 487208
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_master_slave' [/home/arnav24/Modules/top_master_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_master_slave' (1#1) [/home/arnav24/Modules/top_master_slave.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 253775 ; free virtual = 487218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 253786 ; free virtual = 487229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 253776 ; free virtual = 487219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 253713 ; free virtual = 487156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_master_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1693.227 ; gain = 295.113 ; free physical = 253444 ; free virtual = 486892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253385 ; free virtual = 486833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253467 ; free virtual = 486915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253381 ; free virtual = 486829
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253381 ; free virtual = 486829
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253382 ; free virtual = 486831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253382 ; free virtual = 486830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253381 ; free virtual = 486830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253382 ; free virtual = 486830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     3|
|5     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253382 ; free virtual = 486830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 253374 ; free virtual = 486822
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.234 ; gain = 295.117 ; free physical = 253389 ; free virtual = 486837
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:07 . Memory (MB): peak = 1780.250 ; gain = 393.711 ; free physical = 254097 ; free virtual = 487540
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_master_slave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_master_slave_utilization_synth.rpt -pb top_master_slave_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1804.270 ; gain = 0.000 ; free physical = 254184 ; free virtual = 487628
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:11:58 2025...
[Sun Feb 16 00:11:59 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:51 ; elapsed = 00:03:07 . Memory (MB): peak = 1402.113 ; gain = 0.000 ; free physical = 254784 ; free virtual = 488227
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 00:12:00 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 00:12:00 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_master_slave.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_master_slave.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_master_slave.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 253549 ; free virtual = 486989
Command: link_design -top top_master_slave -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:48 . Memory (MB): peak = 1688.984 ; gain = 298.445 ; free physical = 255718 ; free virtual = 489325
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.012 ; gain = 69.027 ; free physical = 255661 ; free virtual = 489269

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b22dd80

Time (s): cpu = 00:00:24 ; elapsed = 00:02:21 . Memory (MB): peak = 2224.707 ; gain = 466.695 ; free physical = 254607 ; free virtual = 488208

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254516 ; free virtual = 488116
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254513 ; free virtual = 488114
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254514 ; free virtual = 488114
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254510 ; free virtual = 488110
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254506 ; free virtual = 488106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254503 ; free virtual = 488104
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.711 ; gain = 0.000 ; free physical = 254501 ; free virtual = 488102
Ending Logic Optimization Task | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2224.711 ; gain = 0.004 ; free physical = 254497 ; free virtual = 488098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15b22dd80

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2224.711 ; gain = 0.000 ; free physical = 254482 ; free virtual = 488083

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15b22dd80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.711 ; gain = 0.000 ; free physical = 254482 ; free virtual = 488083
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:23 . Memory (MB): peak = 2224.711 ; gain = 535.727 ; free physical = 254482 ; free virtual = 488083
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_master_slave_drc_opted.rpt -pb top_master_slave_drc_opted.pb -rpx top_master_slave_drc_opted.rpx
Command: report_drc -file top_master_slave_drc_opted.rpt -pb top_master_slave_drc_opted.pb -rpx top_master_slave_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.746 ; gain = 40.016 ; free physical = 254382 ; free virtual = 487983
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.746 ; gain = 0.000 ; free physical = 254360 ; free virtual = 487961
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb93d5fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2296.746 ; gain = 0.000 ; free physical = 254360 ; free virtual = 487961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.746 ; gain = 0.000 ; free physical = 254359 ; free virtual = 487960

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13323f7af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2336.754 ; gain = 40.008 ; free physical = 254576 ; free virtual = 488177

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b70e3b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.754 ; gain = 40.008 ; free physical = 254596 ; free virtual = 488196

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b70e3b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.754 ; gain = 40.008 ; free physical = 254647 ; free virtual = 488248
Phase 1 Placer Initialization | Checksum: 18b70e3b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.754 ; gain = 40.008 ; free physical = 254651 ; free virtual = 488252

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18b70e3b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.754 ; gain = 40.008 ; free physical = 254566 ; free virtual = 488167
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 191b7c27a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 254943 ; free virtual = 488543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191b7c27a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 254992 ; free virtual = 488591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a4eb401a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255247 ; free virtual = 488847

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d173ad83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255235 ; free virtual = 488834

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d173ad83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255232 ; free virtual = 488831

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255198 ; free virtual = 488798

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255186 ; free virtual = 488785

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255183 ; free virtual = 488783
Phase 3 Detail Placement | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255183 ; free virtual = 488783

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255174 ; free virtual = 488773

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255173 ; free virtual = 488772

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255169 ; free virtual = 488769

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255167 ; free virtual = 488766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a3c48dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255166 ; free virtual = 488766
Ending Placer Task | Checksum: 1e139b614

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255174 ; free virtual = 488774
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2486.809 ; gain = 190.062 ; free physical = 255174 ; free virtual = 488774
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2486.809 ; gain = 0.000 ; free physical = 255138 ; free virtual = 488739
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_master_slave_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2486.809 ; gain = 0.000 ; free physical = 255073 ; free virtual = 488673
INFO: [runtcl-4] Executing : report_utilization -file top_master_slave_utilization_placed.rpt -pb top_master_slave_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2486.809 ; gain = 0.000 ; free physical = 255175 ; free virtual = 488774
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_master_slave_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2486.809 ; gain = 0.000 ; free physical = 255186 ; free virtual = 488785
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5a5e017 ConstDB: 0 ShapeSum: fb93d5fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14fe190a2

Time (s): cpu = 00:02:04 ; elapsed = 00:03:27 . Memory (MB): peak = 2606.164 ; gain = 119.355 ; free physical = 253243 ; free virtual = 486848
Post Restoration Checksum: NetGraph: bfe7cdf6 NumContArr: 8ff9c2ac Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14fe190a2

Time (s): cpu = 00:02:04 ; elapsed = 00:03:28 . Memory (MB): peak = 2618.152 ; gain = 131.344 ; free physical = 253033 ; free virtual = 486637

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14fe190a2

Time (s): cpu = 00:02:04 ; elapsed = 00:03:28 . Memory (MB): peak = 2618.152 ; gain = 131.344 ; free physical = 253033 ; free virtual = 486637
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 10005a351

Time (s): cpu = 00:02:05 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253099 ; free virtual = 486703

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253127 ; free virtual = 486731

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253122 ; free virtual = 486726
Phase 4 Rip-up And Reroute | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253121 ; free virtual = 486725

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253113 ; free virtual = 486717

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253112 ; free virtual = 486716
Phase 6 Post Hold Fix | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253112 ; free virtual = 486716

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.09799e-05 %
  Global Horizontal Routing Utilization  = 0.000264375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:31 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 252987 ; free virtual = 486591

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18412777f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:31 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 252970 ; free virtual = 486574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a597b1f8

Time (s): cpu = 00:02:07 ; elapsed = 00:03:31 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 252962 ; free virtual = 486566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:07 ; elapsed = 00:03:31 . Memory (MB): peak = 2633.668 ; gain = 146.859 ; free physical = 253001 ; free virtual = 486605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:03:33 . Memory (MB): peak = 2633.672 ; gain = 146.863 ; free physical = 253001 ; free virtual = 486605
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2633.672 ; gain = 0.000 ; free physical = 252996 ; free virtual = 486601
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_master_slave_drc_routed.rpt -pb top_master_slave_drc_routed.pb -rpx top_master_slave_drc_routed.rpx
Command: report_drc -file top_master_slave_drc_routed.rpt -pb top_master_slave_drc_routed.pb -rpx top_master_slave_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_master_slave_methodology_drc_routed.rpt -pb top_master_slave_methodology_drc_routed.pb -rpx top_master_slave_methodology_drc_routed.rpx
Command: report_methodology -file top_master_slave_methodology_drc_routed.rpt -pb top_master_slave_methodology_drc_routed.pb -rpx top_master_slave_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_master_slave_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_master_slave_power_routed.rpt -pb top_master_slave_power_summary_routed.pb -rpx top_master_slave_power_routed.rpx
Command: report_power -file top_master_slave_power_routed.rpt -pb top_master_slave_power_summary_routed.pb -rpx top_master_slave_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2743.988 ; gain = 38.281 ; free physical = 252786 ; free virtual = 486391
INFO: [runtcl-4] Executing : report_route_status -file top_master_slave_route_status.rpt -pb top_master_slave_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_master_slave_timing_summary_routed.rpt -pb top_master_slave_timing_summary_routed.pb -rpx top_master_slave_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_master_slave_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_master_slave_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2743.988 ; gain = 0.000 ; free physical = 253032 ; free virtual = 486639
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_master_slave_bus_skew_routed.rpt -pb top_master_slave_bus_skew_routed.pb -rpx top_master_slave_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:21:35 2025...
[Sun Feb 16 00:21:41 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:41 . Memory (MB): peak = 1402.113 ; gain = 0.000 ; free physical = 254200 ; free virtual = 487810
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1695.992 ; gain = 5.000 ; free physical = 253787 ; free virtual = 487392
Restored from archive | CPU: 0.400000 secs | Memory: 0.935745 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1695.992 ; gain = 5.000 ; free physical = 253784 ; free virtual = 487388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1695.992 ; gain = 293.879 ; free physical = 253784 ; free virtual = 487389
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:25:58 2025...
top_master_slave.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.535 ; gain = 124.031 ; free physical = 254180 ; free virtual = 487783
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 00:27:01 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 00:27:02 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_cont_assgn.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_cont_assgn.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_cont_assgn.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.535 ; gain = 120.031 ; free physical = 254408 ; free virtual = 488010
Command: synth_design -top top_cont_assgn -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9603 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.984 ; gain = 87.875 ; free physical = 254156 ; free virtual = 487760
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cont_assgn' [/home/arnav24/Modules/top_cont_assgn.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_cont_assgn' (1#1) [/home/arnav24/Modules/top_cont_assgn.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.617 ; gain = 133.508 ; free physical = 254395 ; free virtual = 487999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.617 ; gain = 133.508 ; free physical = 254391 ; free virtual = 487998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.617 ; gain = 141.508 ; free physical = 254390 ; free virtual = 487998
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1547.625 ; gain = 149.516 ; free physical = 254385 ; free virtual = 487992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1693.215 ; gain = 295.105 ; free physical = 253019 ; free virtual = 486638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253058 ; free virtual = 486677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253034 ; free virtual = 486653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253211 ; free virtual = 486826
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253208 ; free virtual = 486822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253203 ; free virtual = 486818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253206 ; free virtual = 486820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253205 ; free virtual = 486820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253201 ; free virtual = 486815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |IBUF |     4|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253203 ; free virtual = 486817
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 253210 ; free virtual = 486824
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.223 ; gain = 295.109 ; free physical = 253213 ; free virtual = 486827
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:08 . Memory (MB): peak = 1781.246 ; gain = 394.711 ; free physical = 253848 ; free virtual = 487462
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_cont_assgn.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_cont_assgn_utilization_synth.rpt -pb top_cont_assgn_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1805.266 ; gain = 0.000 ; free physical = 253841 ; free virtual = 487456
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:30:11 2025...
[Sun Feb 16 00:30:12 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:03:10 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 254494 ; free virtual = 488107
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 00:30:12 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 00:30:12 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_cont_assgn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_cont_assgn.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_cont_assgn.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.535 ; gain = 120.031 ; free physical = 253402 ; free virtual = 487013
Command: link_design -top top_cont_assgn -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:48 . Memory (MB): peak = 1689.980 ; gain = 299.445 ; free physical = 253133 ; free virtual = 486726
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.012 ; gain = 68.031 ; free physical = 253200 ; free virtual = 486793

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:24 ; elapsed = 00:02:18 . Memory (MB): peak = 2212.703 ; gain = 454.691 ; free physical = 257979 ; free virtual = 491575

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257937 ; free virtual = 491533
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257946 ; free virtual = 491542
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257959 ; free virtual = 491555
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257958 ; free virtual = 491554
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257987 ; free virtual = 491583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 257997 ; free virtual = 491593
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 257996 ; free virtual = 491592
Ending Logic Optimization Task | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 258008 ; free virtual = 491604

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 258013 ; free virtual = 491608

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c4b9bc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 258011 ; free virtual = 491607
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2212.707 ; gain = 522.727 ; free physical = 258009 ; free virtual = 491605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_cont_assgn_drc_opted.rpt -pb top_cont_assgn_drc_opted.pb -rpx top_cont_assgn_drc_opted.rpx
Command: report_drc -file top_cont_assgn_drc_opted.rpt -pb top_cont_assgn_drc_opted.pb -rpx top_cont_assgn_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.043 ; gain = 0.000 ; free physical = 257757 ; free virtual = 491355
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb93d5fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2287.043 ; gain = 0.000 ; free physical = 257756 ; free virtual = 491353
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.043 ; gain = 0.000 ; free physical = 257765 ; free virtual = 491362

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cdbec76e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2330.055 ; gain = 43.012 ; free physical = 257599 ; free virtual = 491196

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a5674dec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2330.055 ; gain = 43.012 ; free physical = 257678 ; free virtual = 491274

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a5674dec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2330.055 ; gain = 43.012 ; free physical = 257672 ; free virtual = 491269
Phase 1 Placer Initialization | Checksum: 2a5674dec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2330.055 ; gain = 43.012 ; free physical = 257670 ; free virtual = 491267

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a5674dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2330.055 ; gain = 43.012 ; free physical = 257531 ; free virtual = 491127
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2a3d55c55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257540 ; free virtual = 491137

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a3d55c55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257532 ; free virtual = 491129

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2421404f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257505 ; free virtual = 491101

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2739ca8de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257502 ; free virtual = 491098

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2739ca8de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257502 ; free virtual = 491098

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257495 ; free virtual = 491091

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257490 ; free virtual = 491086

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257489 ; free virtual = 491085
Phase 3 Detail Placement | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257488 ; free virtual = 491084

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257477 ; free virtual = 491073

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257468 ; free virtual = 491064

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257467 ; free virtual = 491063

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257467 ; free virtual = 491063
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 270bc675c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257467 ; free virtual = 491063
Ending Placer Task | Checksum: 1de370d7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.109 ; gain = 196.066 ; free physical = 257490 ; free virtual = 491086
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2483.109 ; gain = 0.000 ; free physical = 257467 ; free virtual = 491064
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_cont_assgn_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2483.109 ; gain = 0.000 ; free physical = 257482 ; free virtual = 491078
INFO: [runtcl-4] Executing : report_utilization -file top_cont_assgn_utilization_placed.rpt -pb top_cont_assgn_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2483.109 ; gain = 0.000 ; free physical = 257460 ; free virtual = 491056
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_cont_assgn_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2483.109 ; gain = 0.000 ; free physical = 257491 ; free virtual = 491088
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e2a3377f ConstDB: 0 ShapeSum: fb93d5fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9bd26880

Time (s): cpu = 00:01:45 ; elapsed = 00:02:53 . Memory (MB): peak = 2600.465 ; gain = 117.355 ; free physical = 255618 ; free virtual = 489210
Post Restoration Checksum: NetGraph: 95d331bb NumContArr: 5ff36c5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9bd26880

Time (s): cpu = 00:01:45 ; elapsed = 00:02:53 . Memory (MB): peak = 2612.453 ; gain = 129.344 ; free physical = 255644 ; free virtual = 489236

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9bd26880

Time (s): cpu = 00:01:45 ; elapsed = 00:02:53 . Memory (MB): peak = 2612.453 ; gain = 129.344 ; free physical = 255637 ; free virtual = 489228
Phase 2 Router Initialization | Checksum: 9bd26880

Time (s): cpu = 00:01:46 ; elapsed = 00:02:55 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255532 ; free virtual = 489124

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16b79d737

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255448 ; free virtual = 489040

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 597b7858

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255447 ; free virtual = 489039
Phase 4 Rip-up And Reroute | Checksum: 597b7858

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255447 ; free virtual = 489039

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 597b7858

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255446 ; free virtual = 489037

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 597b7858

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255443 ; free virtual = 489034
Phase 6 Post Hold Fix | Checksum: 597b7858

Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255441 ; free virtual = 489033

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000182205 %
  Global Horizontal Routing Utilization  = 0.000330469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 597b7858

Time (s): cpu = 00:01:48 ; elapsed = 00:02:56 . Memory (MB): peak = 2627.969 ; gain = 144.859 ; free physical = 255604 ; free virtual = 489195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 597b7858

Time (s): cpu = 00:01:48 ; elapsed = 00:02:56 . Memory (MB): peak = 2628.969 ; gain = 145.859 ; free physical = 255595 ; free virtual = 489187

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9f7dcdf7

Time (s): cpu = 00:01:48 ; elapsed = 00:02:56 . Memory (MB): peak = 2628.969 ; gain = 145.859 ; free physical = 255589 ; free virtual = 489181
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:02:56 . Memory (MB): peak = 2628.969 ; gain = 145.859 ; free physical = 255625 ; free virtual = 489217

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:57 . Memory (MB): peak = 2628.973 ; gain = 145.863 ; free physical = 255624 ; free virtual = 489216
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2628.973 ; gain = 0.000 ; free physical = 255585 ; free virtual = 489177
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_cont_assgn_drc_routed.rpt -pb top_cont_assgn_drc_routed.pb -rpx top_cont_assgn_drc_routed.rpx
Command: report_drc -file top_cont_assgn_drc_routed.rpt -pb top_cont_assgn_drc_routed.pb -rpx top_cont_assgn_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_cont_assgn_methodology_drc_routed.rpt -pb top_cont_assgn_methodology_drc_routed.pb -rpx top_cont_assgn_methodology_drc_routed.rpx
Command: report_methodology -file top_cont_assgn_methodology_drc_routed.rpt -pb top_cont_assgn_methodology_drc_routed.pb -rpx top_cont_assgn_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_cont_assgn_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_cont_assgn_power_routed.rpt -pb top_cont_assgn_power_summary_routed.pb -rpx top_cont_assgn_power_routed.rpx
Command: report_power -file top_cont_assgn_power_routed.rpt -pb top_cont_assgn_power_summary_routed.pb -rpx top_cont_assgn_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_cont_assgn_route_status.rpt -pb top_cont_assgn_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_cont_assgn_timing_summary_routed.rpt -pb top_cont_assgn_timing_summary_routed.pb -rpx top_cont_assgn_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_cont_assgn_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_cont_assgn_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2739.289 ; gain = 0.000 ; free physical = 255913 ; free virtual = 489507
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_cont_assgn_bus_skew_routed.rpt -pb top_cont_assgn_bus_skew_routed.pb -rpx top_cont_assgn_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:38:42 2025...
[Sun Feb 16 00:38:48 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:08:36 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 256960 ; free virtual = 490573
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 255314 ; free virtual = 488983
Restored from archive | CPU: 0.410000 secs | Memory: 0.932838 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 255311 ; free virtual = 488980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1695.988 ; gain = 293.879 ; free physical = 255297 ; free virtual = 488966
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:43:04 2025...
top_cont_assgn.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.535 ; gain = 124.031 ; free physical = 256457 ; free virtual = 490125
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 00:44:06 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 00:44:07 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_full_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_full_adder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_full_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 256012 ; free virtual = 489677
Command: synth_design -top top_full_adder -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58722 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 256549 ; free virtual = 490215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_full_adder' [/home/arnav24/Modules/top_full_adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_full_adder' (1#1) [/home/arnav24/Modules/top_full_adder.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256489 ; free virtual = 490154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256484 ; free virtual = 490150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 256484 ; free virtual = 490149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 256543 ; free virtual = 490209
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1693.227 ; gain = 295.113 ; free physical = 256507 ; free virtual = 490171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256562 ; free virtual = 490225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256551 ; free virtual = 490215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256428 ; free virtual = 490091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256421 ; free virtual = 490084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256410 ; free virtual = 490073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256407 ; free virtual = 490071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256402 ; free virtual = 490066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256399 ; free virtual = 490063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |IBUF |     3|
|3     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256394 ; free virtual = 490057
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 256387 ; free virtual = 490051
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.234 ; gain = 295.117 ; free physical = 256396 ; free virtual = 490059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:08 . Memory (MB): peak = 1836.277 ; gain = 449.738 ; free physical = 256308 ; free virtual = 489972
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_full_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_full_adder_utilization_synth.rpt -pb top_full_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1860.297 ; gain = 0.000 ; free physical = 256286 ; free virtual = 489950
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:47:14 2025...
[Sun Feb 16 00:47:15 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:50 ; elapsed = 00:03:08 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 256957 ; free virtual = 490619
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 00:47:15 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 00:47:15 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_full_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_full_adder.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_full_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 256856 ; free virtual = 490514
Command: link_design -top top_full_adder -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 256715 ; free virtual = 490373
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.016 ; gain = 67.031 ; free physical = 256606 ; free virtual = 490264

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b31378af

Time (s): cpu = 00:00:24 ; elapsed = 00:02:22 . Memory (MB): peak = 2218.707 ; gain = 461.691 ; free physical = 255978 ; free virtual = 489641

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b31378af

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255888 ; free virtual = 489550
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b31378af

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255888 ; free virtual = 489550
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b31378af

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255888 ; free virtual = 489550
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b31378af

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255883 ; free virtual = 489545
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b31378af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255878 ; free virtual = 489541
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b31378af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255877 ; free virtual = 489539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.711 ; gain = 0.000 ; free physical = 255877 ; free virtual = 489539
Ending Logic Optimization Task | Checksum: 1b31378af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2218.711 ; gain = 0.004 ; free physical = 255874 ; free virtual = 489536

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b31378af

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2218.711 ; gain = 0.000 ; free physical = 255830 ; free virtual = 489492

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b31378af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.711 ; gain = 0.000 ; free physical = 255830 ; free virtual = 489492
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:23 . Memory (MB): peak = 2218.711 ; gain = 528.727 ; free physical = 255830 ; free virtual = 489492
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_full_adder_drc_opted.rpt -pb top_full_adder_drc_opted.pb -rpx top_full_adder_drc_opted.rpx
Command: report_drc -file top_full_adder_drc_opted.rpt -pb top_full_adder_drc_opted.pb -rpx top_full_adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.742 ; gain = 44.012 ; free physical = 256314 ; free virtual = 489975
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 256314 ; free virtual = 489975
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f07f2896

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 256314 ; free virtual = 489975
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 256314 ; free virtual = 489975

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11ddd2ff0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2331.754 ; gain = 37.012 ; free physical = 256400 ; free virtual = 490062

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 193e375cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2331.754 ; gain = 37.012 ; free physical = 256375 ; free virtual = 490036

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 193e375cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2331.754 ; gain = 37.012 ; free physical = 256372 ; free virtual = 490033
Phase 1 Placer Initialization | Checksum: 193e375cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2331.754 ; gain = 37.012 ; free physical = 256372 ; free virtual = 490033

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 193e375cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2331.754 ; gain = 37.012 ; free physical = 256386 ; free virtual = 490048
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 214da7d2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256394 ; free virtual = 490056

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 214da7d2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256383 ; free virtual = 490045

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a426b622

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256390 ; free virtual = 490052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 214da7d2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256357 ; free virtual = 490019

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 214da7d2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256354 ; free virtual = 490016

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2318d0e21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256305 ; free virtual = 489967

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2318d0e21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256305 ; free virtual = 489967

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2318d0e21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256295 ; free virtual = 489957
Phase 3 Detail Placement | Checksum: 2318d0e21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256295 ; free virtual = 489957

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2318d0e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256291 ; free virtual = 489953

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2318d0e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256312 ; free virtual = 489974

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2318d0e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256312 ; free virtual = 489974

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2318d0e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256312 ; free virtual = 489974
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2318d0e21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256312 ; free virtual = 489974
Ending Placer Task | Checksum: 146ebfd47

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256416 ; free virtual = 490078
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2476.805 ; gain = 182.062 ; free physical = 256416 ; free virtual = 490078
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.805 ; gain = 0.000 ; free physical = 256404 ; free virtual = 490066
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_full_adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2476.805 ; gain = 0.000 ; free physical = 256346 ; free virtual = 490008
INFO: [runtcl-4] Executing : report_utilization -file top_full_adder_utilization_placed.rpt -pb top_full_adder_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.805 ; gain = 0.000 ; free physical = 256362 ; free virtual = 490025
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_full_adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2476.805 ; gain = 0.000 ; free physical = 256247 ; free virtual = 489909
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 566cd4b1 ConstDB: 0 ShapeSum: f07f2896 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ac3f3862

Time (s): cpu = 00:02:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2603.164 ; gain = 126.359 ; free physical = 256402 ; free virtual = 490065
Post Restoration Checksum: NetGraph: 95c7bc73 NumContArr: 16777bef Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ac3f3862

Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 2615.152 ; gain = 138.348 ; free physical = 256349 ; free virtual = 490012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ac3f3862

Time (s): cpu = 00:02:05 ; elapsed = 00:03:26 . Memory (MB): peak = 2615.152 ; gain = 138.348 ; free physical = 256341 ; free virtual = 490004
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 194db3f37

Time (s): cpu = 00:02:05 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256388 ; free virtual = 490051

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10b613b3e

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256349 ; free virtual = 490012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256410 ; free virtual = 490073
Phase 4 Rip-up And Reroute | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256405 ; free virtual = 490068

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256403 ; free virtual = 490066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256403 ; free virtual = 490066
Phase 6 Post Hold Fix | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256398 ; free virtual = 490061

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00016196 %
  Global Horizontal Routing Utilization  = 0.000330469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:29 . Memory (MB): peak = 2630.668 ; gain = 153.863 ; free physical = 256315 ; free virtual = 489978

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:29 . Memory (MB): peak = 2631.668 ; gain = 154.863 ; free physical = 256311 ; free virtual = 489974

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 139bc6770

Time (s): cpu = 00:02:07 ; elapsed = 00:03:29 . Memory (MB): peak = 2631.668 ; gain = 154.863 ; free physical = 256313 ; free virtual = 489976
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:07 ; elapsed = 00:03:29 . Memory (MB): peak = 2631.668 ; gain = 154.863 ; free physical = 256356 ; free virtual = 490019

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:03:31 . Memory (MB): peak = 2631.672 ; gain = 154.867 ; free physical = 256355 ; free virtual = 490018
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2631.672 ; gain = 0.000 ; free physical = 256328 ; free virtual = 489991
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_full_adder_drc_routed.rpt -pb top_full_adder_drc_routed.pb -rpx top_full_adder_drc_routed.rpx
Command: report_drc -file top_full_adder_drc_routed.rpt -pb top_full_adder_drc_routed.pb -rpx top_full_adder_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_full_adder_methodology_drc_routed.rpt -pb top_full_adder_methodology_drc_routed.pb -rpx top_full_adder_methodology_drc_routed.rpx
Command: report_methodology -file top_full_adder_methodology_drc_routed.rpt -pb top_full_adder_methodology_drc_routed.pb -rpx top_full_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_full_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_full_adder_power_routed.rpt -pb top_full_adder_power_summary_routed.pb -rpx top_full_adder_power_routed.rpx
Command: report_power -file top_full_adder_power_routed.rpt -pb top_full_adder_power_summary_routed.pb -rpx top_full_adder_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_full_adder_route_status.rpt -pb top_full_adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_full_adder_timing_summary_routed.rpt -pb top_full_adder_timing_summary_routed.pb -rpx top_full_adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_full_adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_full_adder_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.988 ; gain = 0.000 ; free physical = 256035 ; free virtual = 489698
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_full_adder_bus_skew_routed.rpt -pb top_full_adder_bus_skew_routed.pb -rpx top_full_adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 00:55:45 2025...
[Sun Feb 16 00:55:51 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:08:36 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 257432 ; free virtual = 491095
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 256207 ; free virtual = 489871
Restored from archive | CPU: 0.380000 secs | Memory: 0.933449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 256207 ; free virtual = 489871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1695.988 ; gain = 293.879 ; free physical = 256205 ; free virtual = 489869
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:00:05 2025...
top_full_adder.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.543 ; gain = 124.031 ; free physical = 256882 ; free virtual = 490564
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 01:01:18 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 01:01:19 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_Shifter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Shifter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_Shifter.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.535 ; gain = 120.031 ; free physical = 256836 ; free virtual = 490518
Command: synth_design -top top_Shifter -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14307 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.984 ; gain = 87.875 ; free physical = 256588 ; free virtual = 490270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Shifter' [/home/arnav24/Modules/top_Shifter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_Shifter' (1#1) [/home/arnav24/Modules/top_Shifter.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.617 ; gain = 133.508 ; free physical = 256598 ; free virtual = 490280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1531.617 ; gain = 133.508 ; free physical = 256598 ; free virtual = 490281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.617 ; gain = 141.508 ; free physical = 256599 ; free virtual = 490282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.625 ; gain = 149.516 ; free physical = 256530 ; free virtual = 490213
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_Shifter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Q_reg[0]' (FDR) to 'Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Q_reg[1]' (FDR) to 'Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Q_reg[2]' (FDR) to 'Q_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.215 ; gain = 295.105 ; free physical = 256992 ; free virtual = 490675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 257026 ; free virtual = 490711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 257018 ; free virtual = 490703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256952 ; free virtual = 490641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256952 ; free virtual = 490641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256952 ; free virtual = 490641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256951 ; free virtual = 490640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256952 ; free virtual = 490641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256951 ; free virtual = 490641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     3|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256888 ; free virtual = 490577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.219 ; gain = 295.109 ; free physical = 256903 ; free virtual = 490592
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.223 ; gain = 295.109 ; free physical = 256936 ; free virtual = 490626
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:11 . Memory (MB): peak = 1780.238 ; gain = 393.703 ; free physical = 256954 ; free virtual = 490637
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_Shifter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Shifter_utilization_synth.rpt -pb top_Shifter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1804.258 ; gain = 0.000 ; free physical = 256884 ; free virtual = 490567
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:04:41 2025...
[Sun Feb 16 01:04:42 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:55 ; elapsed = 00:03:23 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 257673 ; free virtual = 491354
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 01:04:43 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 01:04:43 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_Shifter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_Shifter.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_Shifter.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 257740 ; free virtual = 491422
Command: link_design -top top_Shifter -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1688.984 ; gain = 298.445 ; free physical = 256002 ; free virtual = 489687
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:01 . Memory (MB): peak = 1761.012 ; gain = 71.031 ; free physical = 256188 ; free virtual = 489866

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 199acf77b

Time (s): cpu = 00:00:24 ; elapsed = 00:02:23 . Memory (MB): peak = 2212.707 ; gain = 451.695 ; free physical = 256447 ; free virtual = 490125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199acf77b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256427 ; free virtual = 490106
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 199acf77b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256393 ; free virtual = 490071
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199acf77b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256384 ; free virtual = 490062
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199acf77b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256366 ; free virtual = 490045
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 199acf77b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256354 ; free virtual = 490033
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 199acf77b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256353 ; free virtual = 490032
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.711 ; gain = 0.000 ; free physical = 256350 ; free virtual = 490029
Ending Logic Optimization Task | Checksum: 199acf77b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2212.711 ; gain = 0.004 ; free physical = 256338 ; free virtual = 490016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 199acf77b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2212.711 ; gain = 0.000 ; free physical = 256330 ; free virtual = 490009

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 199acf77b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.711 ; gain = 0.000 ; free physical = 256333 ; free virtual = 490011
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2212.711 ; gain = 523.727 ; free physical = 256336 ; free virtual = 490014
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Shifter_drc_opted.rpt -pb top_Shifter_drc_opted.pb -rpx top_Shifter_drc_opted.rpx
Command: report_drc -file top_Shifter_drc_opted.rpt -pb top_Shifter_drc_opted.pb -rpx top_Shifter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.047 ; gain = 50.316 ; free physical = 256235 ; free virtual = 489913
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.047 ; gain = 0.000 ; free physical = 256212 ; free virtual = 489891
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b00b3bb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2295.047 ; gain = 0.000 ; free physical = 256214 ; free virtual = 489893
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2295.047 ; gain = 0.000 ; free physical = 256215 ; free virtual = 489894

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12e62a171

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.059 ; gain = 34.012 ; free physical = 256625 ; free virtual = 490305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b709d004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.059 ; gain = 34.012 ; free physical = 256542 ; free virtual = 490221

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b709d004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.059 ; gain = 34.012 ; free physical = 256529 ; free virtual = 490208
Phase 1 Placer Initialization | Checksum: 1b709d004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.059 ; gain = 34.012 ; free physical = 256528 ; free virtual = 490207

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b709d004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.059 ; gain = 34.012 ; free physical = 256558 ; free virtual = 490237
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1adcf9e60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256461 ; free virtual = 490146

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1adcf9e60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256473 ; free virtual = 490158

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152c197bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256451 ; free virtual = 490136

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f47d65ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256454 ; free virtual = 490139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f47d65ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256455 ; free virtual = 490140

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256591 ; free virtual = 490269

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256587 ; free virtual = 490265

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256584 ; free virtual = 490262
Phase 3 Detail Placement | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256581 ; free virtual = 490260

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256515 ; free virtual = 490194

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256516 ; free virtual = 490194

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256513 ; free virtual = 490192

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256513 ; free virtual = 490192
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d5788695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256511 ; free virtual = 490190
Ending Placer Task | Checksum: f2767a5b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256558 ; free virtual = 490236
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2475.109 ; gain = 180.062 ; free physical = 256557 ; free virtual = 490235
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 256451 ; free virtual = 490130
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_Shifter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 256348 ; free virtual = 490027
INFO: [runtcl-4] Executing : report_utilization -file top_Shifter_utilization_placed.rpt -pb top_Shifter_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 256447 ; free virtual = 490126
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_Shifter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 256583 ; free virtual = 490262
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 426b3ea5 ConstDB: 0 ShapeSum: b00b3bb6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15ccf550d

Time (s): cpu = 00:02:05 ; elapsed = 00:03:33 . Memory (MB): peak = 2600.469 ; gain = 125.359 ; free physical = 256816 ; free virtual = 490496
Post Restoration Checksum: NetGraph: a55fbb61 NumContArr: b76f99ac Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15ccf550d

Time (s): cpu = 00:02:05 ; elapsed = 00:03:33 . Memory (MB): peak = 2612.457 ; gain = 137.348 ; free physical = 256657 ; free virtual = 490337

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15ccf550d

Time (s): cpu = 00:02:05 ; elapsed = 00:03:33 . Memory (MB): peak = 2612.457 ; gain = 137.348 ; free physical = 256657 ; free virtual = 490337
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 160c1aecd

Time (s): cpu = 00:02:06 ; elapsed = 00:03:35 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256797 ; free virtual = 490476

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256688 ; free virtual = 490367

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256692 ; free virtual = 490371
Phase 4 Rip-up And Reroute | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256694 ; free virtual = 490373

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256696 ; free virtual = 490375

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256698 ; free virtual = 490377
Phase 6 Post Hold Fix | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256701 ; free virtual = 490380

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00012147 %
  Global Horizontal Routing Utilization  = 0.000231328 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 2.7027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256789 ; free virtual = 490469

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4ae108bb

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256784 ; free virtual = 490463

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a0560c7b

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256781 ; free virtual = 490460
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.973 ; gain = 152.863 ; free physical = 256758 ; free virtual = 490437

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:39 . Memory (MB): peak = 2627.977 ; gain = 152.867 ; free physical = 256755 ; free virtual = 490434
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2627.977 ; gain = 0.000 ; free physical = 256764 ; free virtual = 490444
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Shifter_drc_routed.rpt -pb top_Shifter_drc_routed.pb -rpx top_Shifter_drc_routed.rpx
Command: report_drc -file top_Shifter_drc_routed.rpt -pb top_Shifter_drc_routed.pb -rpx top_Shifter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_Shifter_methodology_drc_routed.rpt -pb top_Shifter_methodology_drc_routed.pb -rpx top_Shifter_methodology_drc_routed.rpx
Command: report_methodology -file top_Shifter_methodology_drc_routed.rpt -pb top_Shifter_methodology_drc_routed.pb -rpx top_Shifter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Shifter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_Shifter_power_routed.rpt -pb top_Shifter_power_summary_routed.pb -rpx top_Shifter_power_routed.rpx
Command: report_power -file top_Shifter_power_routed.rpt -pb top_Shifter_power_summary_routed.pb -rpx top_Shifter_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.293 ; gain = 30.277 ; free physical = 256714 ; free virtual = 490394
INFO: [runtcl-4] Executing : report_route_status -file top_Shifter_route_status.rpt -pb top_Shifter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_Shifter_timing_summary_routed.rpt -pb top_Shifter_timing_summary_routed.pb -rpx top_Shifter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_Shifter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_Shifter_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.293 ; gain = 0.000 ; free physical = 256653 ; free virtual = 490332
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_Shifter_bus_skew_routed.rpt -pb top_Shifter_bus_skew_routed.pb -rpx top_Shifter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:14:29 2025...
[Sun Feb 16 01:14:35 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:52 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 257821 ; free virtual = 491506
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1695.996 ; gain = 5.000 ; free physical = 256790 ; free virtual = 490481
Restored from archive | CPU: 0.410000 secs | Memory: 0.935638 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1695.996 ; gain = 5.000 ; free physical = 256787 ; free virtual = 490478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:48 . Memory (MB): peak = 1695.996 ; gain = 293.879 ; free physical = 256797 ; free virtual = 490489
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:18:56 2025...
top_Shifter.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.539 ; gain = 124.031 ; free physical = 258134 ; free virtual = 491803
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 01:20:01 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 01:20:03 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_Mealy.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Mealy.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_Mealy.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 257201 ; free virtual = 490887
Command: synth_design -top top_Mealy -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45639 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 257589 ; free virtual = 491278
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Mealy' [/home/arnav24/Modules/top_Mealy.v:2]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/arnav24/Modules/top_Mealy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_Mealy' (1#1) [/home/arnav24/Modules/top_Mealy.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 257667 ; free virtual = 491350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 257716 ; free virtual = 491399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 257739 ; free virtual = 491421
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'top_Mealy'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/arnav24/Modules/top_Mealy.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/arnav24/Modules/top_Mealy.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/arnav24/Modules/top_Mealy.v:11]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s2 |                              001 |                              010
                      s6 |                              010 |                              110
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s1 |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'top_Mealy'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/arnav24/Modules/top_Mealy.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.637 ; gain = 157.523 ; free physical = 257623 ; free virtual = 491306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_Mealy 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.234 ; gain = 305.121 ; free physical = 257287 ; free virtual = 490996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257360 ; free virtual = 491069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257343 ; free virtual = 491052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257245 ; free virtual = 490946
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257237 ; free virtual = 490938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257236 ; free virtual = 490937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257236 ; free virtual = 490936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257248 ; free virtual = 490949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257255 ; free virtual = 490955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     4|
|5     |FDCE |     3|
|6     |LD   |     4|
|7     |IBUF |     3|
|8     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257251 ; free virtual = 490952
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 1703.238 ; gain = 305.125 ; free physical = 257253 ; free virtual = 490954
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 1703.242 ; gain = 305.125 ; free physical = 257250 ; free virtual = 490951
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:11 . Memory (MB): peak = 1790.258 ; gain = 403.719 ; free physical = 257367 ; free virtual = 491051
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_Mealy.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Mealy_utilization_synth.rpt -pb top_Mealy_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1814.277 ; gain = 0.000 ; free physical = 257235 ; free virtual = 490919
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:23:24 2025...
[Sun Feb 16 01:23:25 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:56 ; elapsed = 00:03:23 . Memory (MB): peak = 1402.113 ; gain = 0.000 ; free physical = 257912 ; free virtual = 491594
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 01:23:25 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 01:23:25 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_Mealy.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_Mealy.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_Mealy.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 258209 ; free virtual = 491892
Command: link_design -top top_Mealy -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 256967 ; free virtual = 490655
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.016 ; gain = 92.031 ; free physical = 257020 ; free virtual = 490705

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a8bbf8ce

Time (s): cpu = 00:00:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2231.707 ; gain = 449.691 ; free physical = 256600 ; free virtual = 490248

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256706 ; free virtual = 490353
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256705 ; free virtual = 490352
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256704 ; free virtual = 490352
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256703 ; free virtual = 490350
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256699 ; free virtual = 490347
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256696 ; free virtual = 490344
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256695 ; free virtual = 490342
Ending Logic Optimization Task | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256629 ; free virtual = 490277

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256603 ; free virtual = 490250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a8bbf8ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256604 ; free virtual = 490252
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:32 . Memory (MB): peak = 2231.711 ; gain = 541.727 ; free physical = 256606 ; free virtual = 490254
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Mealy_drc_opted.rpt -pb top_Mealy_drc_opted.pb -rpx top_Mealy_drc_opted.rpx
Command: report_drc -file top_Mealy_drc_opted.rpt -pb top_Mealy_drc_opted.pb -rpx top_Mealy_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2297.742 ; gain = 34.012 ; free physical = 256437 ; free virtual = 490084
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.742 ; gain = 0.000 ; free physical = 256228 ; free virtual = 489876
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73bfcc0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2300.742 ; gain = 0.000 ; free physical = 256227 ; free virtual = 489875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.742 ; gain = 0.000 ; free physical = 256227 ; free virtual = 489874

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d4e4f182

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2348.754 ; gain = 48.012 ; free physical = 256533 ; free virtual = 490182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd3777d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2348.754 ; gain = 48.012 ; free physical = 256489 ; free virtual = 490138

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd3777d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2348.754 ; gain = 48.012 ; free physical = 256483 ; free virtual = 490132
Phase 1 Placer Initialization | Checksum: 1cd3777d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2348.754 ; gain = 48.012 ; free physical = 256483 ; free virtual = 490131

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cd3777d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2348.754 ; gain = 48.012 ; free physical = 256525 ; free virtual = 490173
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1ae4be5d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256403 ; free virtual = 490051

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae4be5d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256412 ; free virtual = 490060

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1071841fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256416 ; free virtual = 490065

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15794ea31

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256416 ; free virtual = 490065

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15794ea31

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256416 ; free virtual = 490065

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256337 ; free virtual = 489985

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256370 ; free virtual = 490018

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256370 ; free virtual = 490019
Phase 3 Detail Placement | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256372 ; free virtual = 490021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256409 ; free virtual = 490057

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256403 ; free virtual = 490051

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256400 ; free virtual = 490048

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256400 ; free virtual = 490048
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd918218

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256400 ; free virtual = 490048
Ending Placer Task | Checksum: a949290e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.805 ; gain = 189.062 ; free physical = 256440 ; free virtual = 490088
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.805 ; gain = 192.062 ; free physical = 256392 ; free virtual = 490041
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2489.805 ; gain = 0.000 ; free physical = 256382 ; free virtual = 490031
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_Mealy_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2489.805 ; gain = 0.000 ; free physical = 256424 ; free virtual = 490073
INFO: [runtcl-4] Executing : report_utilization -file top_Mealy_utilization_placed.rpt -pb top_Mealy_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2489.805 ; gain = 0.000 ; free physical = 256381 ; free virtual = 490030
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_Mealy_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2489.805 ; gain = 0.000 ; free physical = 256330 ; free virtual = 489979
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 35895cff ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cba7a69e

Time (s): cpu = 00:02:04 ; elapsed = 00:03:29 . Memory (MB): peak = 2608.164 ; gain = 118.359 ; free physical = 256639 ; free virtual = 490295
Post Restoration Checksum: NetGraph: 277957ac NumContArr: a42e4ef2 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cba7a69e

Time (s): cpu = 00:02:04 ; elapsed = 00:03:30 . Memory (MB): peak = 2620.152 ; gain = 130.348 ; free physical = 256547 ; free virtual = 490203

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cba7a69e

Time (s): cpu = 00:02:04 ; elapsed = 00:03:30 . Memory (MB): peak = 2620.152 ; gain = 130.348 ; free physical = 256539 ; free virtual = 490195
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: aa84b5bf

Time (s): cpu = 00:02:05 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256500 ; free virtual = 490153

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136bca42b

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256435 ; free virtual = 490083

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256547 ; free virtual = 490195
Phase 4 Rip-up And Reroute | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256545 ; free virtual = 490193

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256530 ; free virtual = 490178

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256510 ; free virtual = 490158
Phase 6 Post Hold Fix | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:32 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256507 ; free virtual = 490155

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000222695 %
  Global Horizontal Routing Utilization  = 0.000264375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:33 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256448 ; free virtual = 490096

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1345d0ebf

Time (s): cpu = 00:02:07 ; elapsed = 00:03:33 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256455 ; free virtual = 490104

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 87ca817c

Time (s): cpu = 00:02:08 ; elapsed = 00:03:33 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256449 ; free virtual = 490097
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:03:33 . Memory (MB): peak = 2635.668 ; gain = 145.863 ; free physical = 256470 ; free virtual = 490118

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:03:39 . Memory (MB): peak = 2635.672 ; gain = 145.867 ; free physical = 256499 ; free virtual = 490147
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2635.672 ; gain = 0.000 ; free physical = 256549 ; free virtual = 490198
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Mealy_drc_routed.rpt -pb top_Mealy_drc_routed.pb -rpx top_Mealy_drc_routed.rpx
Command: report_drc -file top_Mealy_drc_routed.rpt -pb top_Mealy_drc_routed.pb -rpx top_Mealy_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2723.715 ; gain = 88.039 ; free physical = 257483 ; free virtual = 491131
INFO: [runtcl-4] Executing : report_methodology -file top_Mealy_methodology_drc_routed.rpt -pb top_Mealy_methodology_drc_routed.pb -rpx top_Mealy_methodology_drc_routed.rpx
Command: report_methodology -file top_Mealy_methodology_drc_routed.rpt -pb top_Mealy_methodology_drc_routed.pb -rpx top_Mealy_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_Mealy_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.715 ; gain = 0.000 ; free physical = 257247 ; free virtual = 490895
INFO: [runtcl-4] Executing : report_power -file top_Mealy_power_routed.rpt -pb top_Mealy_power_summary_routed.pb -rpx top_Mealy_power_routed.rpx
Command: report_power -file top_Mealy_power_routed.rpt -pb top_Mealy_power_summary_routed.pb -rpx top_Mealy_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.012 ; gain = 39.297 ; free physical = 257534 ; free virtual = 491183
INFO: [runtcl-4] Executing : report_route_status -file top_Mealy_route_status.rpt -pb top_Mealy_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_Mealy_timing_summary_routed.rpt -pb top_Mealy_timing_summary_routed.pb -rpx top_Mealy_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_Mealy_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_Mealy_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2763.012 ; gain = 0.000 ; free physical = 256941 ; free virtual = 490631
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_Mealy_bus_skew_routed.rpt -pb top_Mealy_bus_skew_routed.pb -rpx top_Mealy_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:33:52 2025...
[Sun Feb 16 01:33:57 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:10:32 . Memory (MB): peak = 1402.113 ; gain = 0.000 ; free physical = 258283 ; free virtual = 491962
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1695.992 ; gain = 5.000 ; free physical = 257894 ; free virtual = 491544
Restored from archive | CPU: 0.420000 secs | Memory: 0.939644 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1695.992 ; gain = 5.000 ; free physical = 257893 ; free virtual = 491543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1695.992 ; gain = 293.879 ; free physical = 257888 ; free virtual = 491538
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:38:23 2025...
top_Mealy.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.535 ; gain = 124.031 ; free physical = 258635 ; free virtual = 492271
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 01:39:28 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 01:39:30 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_parallel_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_parallel_adder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_parallel_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 257813 ; free virtual = 491449
Command: synth_design -top top_parallel_adder -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 72096 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 258243 ; free virtual = 491880
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_parallel_adder' [/home/arnav24/Modules/top_parallel_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/arnav24/Modules/top_parallel_adder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [/home/arnav24/Modules/top_parallel_adder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_parallel_adder' (2#1) [/home/arnav24/Modules/top_parallel_adder.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 258131 ; free virtual = 491766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 258356 ; free virtual = 491992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 258355 ; free virtual = 491991
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 258305 ; free virtual = 491941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257478 ; free virtual = 491112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257441 ; free virtual = 491076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257419 ; free virtual = 491053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257566 ; free virtual = 491201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257562 ; free virtual = 491197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257561 ; free virtual = 491196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257559 ; free virtual = 491194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257558 ; free virtual = 491193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257557 ; free virtual = 491192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257547 ; free virtual = 491181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257527 ; free virtual = 491162
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 257535 ; free virtual = 491170
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:11 . Memory (MB): peak = 1837.270 ; gain = 450.730 ; free physical = 257289 ; free virtual = 490928
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_parallel_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_parallel_adder_utilization_synth.rpt -pb top_parallel_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1861.289 ; gain = 0.000 ; free physical = 257254 ; free virtual = 490893
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:42:43 2025...
[Sun Feb 16 01:42:44 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 257838 ; free virtual = 491473
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 01:42:44 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 01:42:44 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_parallel_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_parallel_adder.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_parallel_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.543 ; gain = 120.031 ; free physical = 257538 ; free virtual = 491178
Command: link_design -top top_parallel_adder -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1689.988 ; gain = 299.445 ; free physical = 256986 ; free virtual = 490624
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1778.020 ; gain = 88.031 ; free physical = 256819 ; free virtual = 490455

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 122980b1b

Time (s): cpu = 00:00:25 ; elapsed = 00:02:25 . Memory (MB): peak = 2231.711 ; gain = 453.691 ; free physical = 255220 ; free virtual = 488892

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122980b1b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255208 ; free virtual = 488881
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122980b1b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255208 ; free virtual = 488881
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 122980b1b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255204 ; free virtual = 488877
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 122980b1b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255205 ; free virtual = 488877
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 122980b1b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255203 ; free virtual = 488875
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 122980b1b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255198 ; free virtual = 488871
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.715 ; gain = 0.000 ; free physical = 255204 ; free virtual = 488877
Ending Logic Optimization Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2231.715 ; gain = 0.004 ; free physical = 255198 ; free virtual = 488871

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2231.715 ; gain = 0.000 ; free physical = 255258 ; free virtual = 488932

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.715 ; gain = 0.000 ; free physical = 255258 ; free virtual = 488931
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2231.715 ; gain = 541.727 ; free physical = 255257 ; free virtual = 488930
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_parallel_adder_drc_opted.rpt -pb top_parallel_adder_drc_opted.pb -rpx top_parallel_adder_drc_opted.rpx
Command: report_drc -file top_parallel_adder_drc_opted.rpt -pb top_parallel_adder_drc_opted.pb -rpx top_parallel_adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2303.750 ; gain = 40.016 ; free physical = 255135 ; free virtual = 488803
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2303.750 ; gain = 0.000 ; free physical = 255052 ; free virtual = 488713
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8225ccf0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2303.750 ; gain = 0.000 ; free physical = 255052 ; free virtual = 488713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.750 ; gain = 0.000 ; free physical = 255052 ; free virtual = 488713

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151ee877e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2343.758 ; gain = 40.008 ; free physical = 254863 ; free virtual = 488525

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2343.758 ; gain = 40.008 ; free physical = 254922 ; free virtual = 488584

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2343.758 ; gain = 40.008 ; free physical = 254914 ; free virtual = 488576
Phase 1 Placer Initialization | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2343.758 ; gain = 40.008 ; free physical = 254913 ; free virtual = 488575

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fed98279

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2343.758 ; gain = 40.008 ; free physical = 254938 ; free virtual = 488600
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 20c619116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254800 ; free virtual = 488465

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c619116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254793 ; free virtual = 488458

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b44a0984

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254846 ; free virtual = 488512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180ba3be3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254774 ; free virtual = 488439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180ba3be3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254774 ; free virtual = 488440

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254772 ; free virtual = 488445

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254771 ; free virtual = 488444

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254766 ; free virtual = 488439
Phase 3 Detail Placement | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254766 ; free virtual = 488439

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254766 ; free virtual = 488440

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254751 ; free virtual = 488427

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254750 ; free virtual = 488426

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254739 ; free virtual = 488415
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254736 ; free virtual = 488412
Ending Placer Task | Checksum: 9553c962

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254677 ; free virtual = 488353
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2485.809 ; gain = 182.059 ; free physical = 254677 ; free virtual = 488353
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2485.809 ; gain = 0.000 ; free physical = 254660 ; free virtual = 488337
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_parallel_adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2485.809 ; gain = 0.000 ; free physical = 254748 ; free virtual = 488424
INFO: [runtcl-4] Executing : report_utilization -file top_parallel_adder_utilization_placed.rpt -pb top_parallel_adder_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2485.809 ; gain = 0.000 ; free physical = 254712 ; free virtual = 488389
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_parallel_adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2485.809 ; gain = 0.000 ; free physical = 254722 ; free virtual = 488399
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 132dfc72 ConstDB: 0 ShapeSum: 8225ccf0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1330ce2ef

Time (s): cpu = 00:02:05 ; elapsed = 00:03:32 . Memory (MB): peak = 2608.168 ; gain = 122.359 ; free physical = 254899 ; free virtual = 488361
Post Restoration Checksum: NetGraph: 7fcca3ef NumContArr: b3403f00 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1330ce2ef

Time (s): cpu = 00:02:05 ; elapsed = 00:03:32 . Memory (MB): peak = 2620.156 ; gain = 134.348 ; free physical = 254841 ; free virtual = 488303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1330ce2ef

Time (s): cpu = 00:02:05 ; elapsed = 00:03:32 . Memory (MB): peak = 2620.156 ; gain = 134.348 ; free physical = 254843 ; free virtual = 488306
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 10d1a063b

Time (s): cpu = 00:02:06 ; elapsed = 00:03:34 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255164 ; free virtual = 488627

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13fed634a

Time (s): cpu = 00:02:07 ; elapsed = 00:03:34 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255116 ; free virtual = 488578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255142 ; free virtual = 488604
Phase 4 Rip-up And Reroute | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255143 ; free virtual = 488604

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255140 ; free virtual = 488601

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255139 ; free virtual = 488600
Phase 6 Post Hold Fix | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255138 ; free virtual = 488599

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00103249 %
  Global Horizontal Routing Utilization  = 0.00125578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2634.672 ; gain = 148.863 ; free physical = 255128 ; free virtual = 488589

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2635.672 ; gain = 149.863 ; free physical = 255110 ; free virtual = 488571

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eab3ade8

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2635.672 ; gain = 149.863 ; free physical = 255142 ; free virtual = 488603
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2635.672 ; gain = 149.863 ; free physical = 255185 ; free virtual = 488646

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:03:41 . Memory (MB): peak = 2635.676 ; gain = 149.867 ; free physical = 255172 ; free virtual = 488634
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2635.676 ; gain = 0.000 ; free physical = 255147 ; free virtual = 488609
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_parallel_adder_drc_routed.rpt -pb top_parallel_adder_drc_routed.pb -rpx top_parallel_adder_drc_routed.rpx
Command: report_drc -file top_parallel_adder_drc_routed.rpt -pb top_parallel_adder_drc_routed.pb -rpx top_parallel_adder_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2723.719 ; gain = 88.039 ; free physical = 255106 ; free virtual = 488566
INFO: [runtcl-4] Executing : report_methodology -file top_parallel_adder_methodology_drc_routed.rpt -pb top_parallel_adder_methodology_drc_routed.pb -rpx top_parallel_adder_methodology_drc_routed.rpx
Command: report_methodology -file top_parallel_adder_methodology_drc_routed.rpt -pb top_parallel_adder_methodology_drc_routed.pb -rpx top_parallel_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.719 ; gain = 0.000 ; free physical = 255162 ; free virtual = 488621
INFO: [runtcl-4] Executing : report_power -file top_parallel_adder_power_routed.rpt -pb top_parallel_adder_power_summary_routed.pb -rpx top_parallel_adder_power_routed.rpx
Command: report_power -file top_parallel_adder_power_routed.rpt -pb top_parallel_adder_power_summary_routed.pb -rpx top_parallel_adder_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_parallel_adder_route_status.rpt -pb top_parallel_adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_parallel_adder_timing_summary_routed.rpt -pb top_parallel_adder_timing_summary_routed.pb -rpx top_parallel_adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_parallel_adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_parallel_adder_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2762.008 ; gain = 0.000 ; free physical = 254858 ; free virtual = 488318
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_parallel_adder_bus_skew_routed.rpt -pb top_parallel_adder_bus_skew_routed.pb -rpx top_parallel_adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:53:00 2025...
[Sun Feb 16 01:53:05 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:10:21 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 255985 ; free virtual = 489444
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 255141 ; free virtual = 488630
Restored from archive | CPU: 0.430000 secs | Memory: 0.946449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 255142 ; free virtual = 488631
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:53 . Memory (MB): peak = 1695.988 ; gain = 293.879 ; free physical = 255226 ; free virtual = 488715
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 01:57:35 2025...
top_parallel_adder.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.535 ; gain = 124.031 ; free physical = 256602 ; free virtual = 490066
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-742] The top module "top_Moore" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 01:58:50 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 01:58:51 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_parallel_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_parallel_adder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_parallel_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 256229 ; free virtual = 489692
Command: synth_design -top top_parallel_adder -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39043 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 256202 ; free virtual = 489665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_parallel_adder' [/home/arnav24/Modules/top_parallel_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/arnav24/Modules/top_parallel_adder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [/home/arnav24/Modules/top_parallel_adder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_parallel_adder' (2#1) [/home/arnav24/Modules/top_parallel_adder.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256030 ; free virtual = 489496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256182 ; free virtual = 489648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 256175 ; free virtual = 489641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 256112 ; free virtual = 489574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:56 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255639 ; free virtual = 489097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255527 ; free virtual = 488985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255545 ; free virtual = 489003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255556 ; free virtual = 489016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255554 ; free virtual = 489014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255554 ; free virtual = 489014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255538 ; free virtual = 488999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255513 ; free virtual = 488973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255474 ; free virtual = 488934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255472 ; free virtual = 488932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255452 ; free virtual = 488912
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1703.250 ; gain = 305.137 ; free physical = 255466 ; free virtual = 488926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:10 . Memory (MB): peak = 1837.270 ; gain = 450.730 ; free physical = 255219 ; free virtual = 488681
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_parallel_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_parallel_adder_utilization_synth.rpt -pb top_parallel_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1861.289 ; gain = 0.000 ; free physical = 255360 ; free virtual = 488822
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:02:04 2025...
[Sun Feb 16 02:02:05 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 255872 ; free virtual = 489333
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 02:02:05 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 02:02:05 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_parallel_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_parallel_adder.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_parallel_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 256696 ; free virtual = 490157
Command: link_design -top top_parallel_adder -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 255682 ; free virtual = 489137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.016 ; gain = 92.031 ; free physical = 255588 ; free virtual = 489045

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 122980b1b

Time (s): cpu = 00:00:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2231.707 ; gain = 449.691 ; free physical = 256365 ; free virtual = 489821

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122980b1b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256235 ; free virtual = 489690
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122980b1b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256230 ; free virtual = 489686
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 122980b1b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256178 ; free virtual = 489634
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 122980b1b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256175 ; free virtual = 489631
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 122980b1b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256171 ; free virtual = 489627
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 122980b1b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256172 ; free virtual = 489628
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256173 ; free virtual = 489629
Ending Logic Optimization Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2231.711 ; gain = 0.004 ; free physical = 256173 ; free virtual = 489628

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256203 ; free virtual = 489659

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122980b1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.711 ; gain = 0.000 ; free physical = 256204 ; free virtual = 489659
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:02:34 . Memory (MB): peak = 2231.711 ; gain = 541.727 ; free physical = 256207 ; free virtual = 489662
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_parallel_adder_drc_opted.rpt -pb top_parallel_adder_drc_opted.pb -rpx top_parallel_adder_drc_opted.rpx
Command: report_drc -file top_parallel_adder_drc_opted.rpt -pb top_parallel_adder_drc_opted.pb -rpx top_parallel_adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.051 ; gain = 42.320 ; free physical = 256218 ; free virtual = 489679
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2306.051 ; gain = 0.000 ; free physical = 256199 ; free virtual = 489661
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8225ccf0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2306.051 ; gain = 0.000 ; free physical = 256199 ; free virtual = 489661
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.051 ; gain = 0.000 ; free physical = 256197 ; free virtual = 489659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151ee877e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.059 ; gain = 41.008 ; free physical = 256032 ; free virtual = 489493

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.059 ; gain = 41.008 ; free physical = 256164 ; free virtual = 489626

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.059 ; gain = 41.008 ; free physical = 256160 ; free virtual = 489621
Phase 1 Placer Initialization | Checksum: 1fed98279

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.059 ; gain = 41.008 ; free physical = 256156 ; free virtual = 489617

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fed98279

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2347.059 ; gain = 41.008 ; free physical = 256030 ; free virtual = 489492
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 20c619116

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255759 ; free virtual = 489217

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c619116

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255774 ; free virtual = 489232

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b44a0984

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255911 ; free virtual = 489369

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180ba3be3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255880 ; free virtual = 489338

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180ba3be3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255877 ; free virtual = 489335

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ce4cf919

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255704 ; free virtual = 489159

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ce4cf919

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255703 ; free virtual = 489158

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ce4cf919

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255700 ; free virtual = 489155
Phase 3 Detail Placement | Checksum: ce4cf919

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255700 ; free virtual = 489155

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255686 ; free virtual = 489141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255687 ; free virtual = 489142

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255686 ; free virtual = 489141

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255686 ; free virtual = 489141
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ce4cf919

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255686 ; free virtual = 489141
Ending Placer Task | Checksum: 9553c962

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255806 ; free virtual = 489261
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.109 ; gain = 184.059 ; free physical = 255806 ; free virtual = 489261
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2490.109 ; gain = 0.000 ; free physical = 255752 ; free virtual = 489208
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_parallel_adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2490.109 ; gain = 0.000 ; free physical = 255772 ; free virtual = 489228
INFO: [runtcl-4] Executing : report_utilization -file top_parallel_adder_utilization_placed.rpt -pb top_parallel_adder_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2490.109 ; gain = 0.000 ; free physical = 255715 ; free virtual = 489170
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_parallel_adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2490.109 ; gain = 0.000 ; free physical = 255723 ; free virtual = 489178
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 132dfc72 ConstDB: 0 ShapeSum: 8225ccf0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1330ce2ef

Time (s): cpu = 00:02:05 ; elapsed = 00:03:33 . Memory (MB): peak = 2609.469 ; gain = 119.359 ; free physical = 254487 ; free virtual = 487963
Post Restoration Checksum: NetGraph: 7fcca3ef NumContArr: b3403f00 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1330ce2ef

Time (s): cpu = 00:02:06 ; elapsed = 00:03:34 . Memory (MB): peak = 2621.457 ; gain = 131.348 ; free physical = 254317 ; free virtual = 487793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1330ce2ef

Time (s): cpu = 00:02:06 ; elapsed = 00:03:34 . Memory (MB): peak = 2621.457 ; gain = 131.348 ; free physical = 254315 ; free virtual = 487791
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 10d1a063b

Time (s): cpu = 00:02:06 ; elapsed = 00:03:36 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254317 ; free virtual = 487793

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13fed634a

Time (s): cpu = 00:02:08 ; elapsed = 00:03:36 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254263 ; free virtual = 487739

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254302 ; free virtual = 487776
Phase 4 Rip-up And Reroute | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254300 ; free virtual = 487774

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254300 ; free virtual = 487775

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254302 ; free virtual = 487777
Phase 6 Post Hold Fix | Checksum: c785d0b2

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254334 ; free virtual = 487808

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00103249 %
  Global Horizontal Routing Utilization  = 0.00125578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c785d0b2

Time (s): cpu = 00:02:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2635.973 ; gain = 145.863 ; free physical = 254402 ; free virtual = 487877

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c785d0b2

Time (s): cpu = 00:02:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2637.973 ; gain = 147.863 ; free physical = 254390 ; free virtual = 487864

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eab3ade8

Time (s): cpu = 00:02:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2637.973 ; gain = 147.863 ; free physical = 254373 ; free virtual = 487848
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:03:37 . Memory (MB): peak = 2637.973 ; gain = 147.863 ; free physical = 254402 ; free virtual = 487877

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:12 ; elapsed = 00:03:43 . Memory (MB): peak = 2637.977 ; gain = 147.867 ; free physical = 254404 ; free virtual = 487879
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2637.977 ; gain = 0.000 ; free physical = 254379 ; free virtual = 487855
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_parallel_adder_drc_routed.rpt -pb top_parallel_adder_drc_routed.pb -rpx top_parallel_adder_drc_routed.rpx
Command: report_drc -file top_parallel_adder_drc_routed.rpt -pb top_parallel_adder_drc_routed.pb -rpx top_parallel_adder_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.020 ; gain = 88.039 ; free physical = 255520 ; free virtual = 488998
INFO: [runtcl-4] Executing : report_methodology -file top_parallel_adder_methodology_drc_routed.rpt -pb top_parallel_adder_methodology_drc_routed.pb -rpx top_parallel_adder_methodology_drc_routed.rpx
Command: report_methodology -file top_parallel_adder_methodology_drc_routed.rpt -pb top_parallel_adder_methodology_drc_routed.pb -rpx top_parallel_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_parallel_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.020 ; gain = 0.000 ; free physical = 255761 ; free virtual = 489238
INFO: [runtcl-4] Executing : report_power -file top_parallel_adder_power_routed.rpt -pb top_parallel_adder_power_summary_routed.pb -rpx top_parallel_adder_power_routed.rpx
Command: report_power -file top_parallel_adder_power_routed.rpt -pb top_parallel_adder_power_summary_routed.pb -rpx top_parallel_adder_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_parallel_adder_route_status.rpt -pb top_parallel_adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_parallel_adder_timing_summary_routed.rpt -pb top_parallel_adder_timing_summary_routed.pb -rpx top_parallel_adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_parallel_adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_parallel_adder_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2764.309 ; gain = 0.000 ; free physical = 255594 ; free virtual = 489069
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_parallel_adder_bus_skew_routed.rpt -pb top_parallel_adder_bus_skew_routed.pb -rpx top_parallel_adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:12:27 2025...
[Sun Feb 16 02:12:32 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:10:27 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 256635 ; free virtual = 490110
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1695.988 ; gain = 4.000 ; free physical = 255436 ; free virtual = 488896
Restored from archive | CPU: 0.400000 secs | Memory: 0.946449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1695.988 ; gain = 4.000 ; free physical = 255434 ; free virtual = 488894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1695.988 ; gain = 293.879 ; free physical = 255447 ; free virtual = 488902
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:16:53 2025...
top_Moore.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1390.535 ; gain = 124.031 ; free physical = 256353 ; free virtual = 489809
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 02:18:05 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 02:18:06 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_structural.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_structural.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_structural.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 254537 ; free virtual = 488000
Command: synth_design -top top_structural -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 81167 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 254286 ; free virtual = 487749
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_structural' [/home/arnav24/Modules/top_structural.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_structural' (1#1) [/home/arnav24/Modules/top_structural.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 254291 ; free virtual = 487748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 254428 ; free virtual = 487885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 254420 ; free virtual = 487877
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 254322 ; free virtual = 487779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.227 ; gain = 295.113 ; free physical = 255413 ; free virtual = 488818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255461 ; free virtual = 488866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:57 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255449 ; free virtual = 488855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255248 ; free virtual = 488654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255245 ; free virtual = 488652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255245 ; free virtual = 488651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255244 ; free virtual = 488651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255240 ; free virtual = 488647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255237 ; free virtual = 488644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |IBUF |     4|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255195 ; free virtual = 488602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.230 ; gain = 295.117 ; free physical = 255158 ; free virtual = 488564
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1693.234 ; gain = 295.117 ; free physical = 255173 ; free virtual = 488580
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:11 . Memory (MB): peak = 1780.250 ; gain = 393.711 ; free physical = 254998 ; free virtual = 488405
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_structural.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_structural_utilization_synth.rpt -pb top_structural_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1804.270 ; gain = 0.000 ; free physical = 255835 ; free virtual = 489242
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:21:27 2025...
[Sun Feb 16 02:21:28 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:55 ; elapsed = 00:03:22 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 256613 ; free virtual = 490014
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 02:21:28 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 02:21:28 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_structural.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_structural.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_structural.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.535 ; gain = 120.031 ; free physical = 256916 ; free virtual = 490347
Command: link_design -top top_structural -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 1689.980 ; gain = 299.445 ; free physical = 255715 ; free virtual = 489116
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:01 . Memory (MB): peak = 1761.008 ; gain = 71.027 ; free physical = 255615 ; free virtual = 489015

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148717dc9

Time (s): cpu = 00:00:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2212.703 ; gain = 451.695 ; free physical = 254799 ; free virtual = 488292

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254890 ; free virtual = 488383
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254887 ; free virtual = 488381
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254887 ; free virtual = 488380
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254880 ; free virtual = 488373
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254881 ; free virtual = 488374
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148717dc9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254879 ; free virtual = 488372
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 254877 ; free virtual = 488370
Ending Logic Optimization Task | Checksum: 148717dc9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2212.707 ; gain = 0.004 ; free physical = 254875 ; free virtual = 488368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 148717dc9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 254804 ; free virtual = 488297

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 148717dc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.707 ; gain = 0.000 ; free physical = 254806 ; free virtual = 488299
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:27 . Memory (MB): peak = 2212.707 ; gain = 522.727 ; free physical = 254807 ; free virtual = 488300
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_structural_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_structural_drc_opted.rpt -pb top_structural_drc_opted.pb -rpx top_structural_drc_opted.rpx
Command: report_drc -file top_structural_drc_opted.rpt -pb top_structural_drc_opted.pb -rpx top_structural_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_structural_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.738 ; gain = 50.012 ; free physical = 255008 ; free virtual = 488509
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2294.738 ; gain = 0.000 ; free physical = 255071 ; free virtual = 488572
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb93d5fd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2294.738 ; gain = 0.000 ; free physical = 255071 ; free virtual = 488571
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.738 ; gain = 0.000 ; free physical = 255076 ; free virtual = 488577

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cdbec76e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2328.750 ; gain = 34.012 ; free physical = 254960 ; free virtual = 488460

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a5674dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.750 ; gain = 34.012 ; free physical = 254866 ; free virtual = 488366

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a5674dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.750 ; gain = 34.012 ; free physical = 254868 ; free virtual = 488368
Phase 1 Placer Initialization | Checksum: 2a5674dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.750 ; gain = 34.012 ; free physical = 254870 ; free virtual = 488369

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a5674dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2328.750 ; gain = 34.012 ; free physical = 254999 ; free virtual = 488496
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2a3d55c55

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254894 ; free virtual = 488387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a3d55c55

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254888 ; free virtual = 488381

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2421404f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254920 ; free virtual = 488413

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2739ca8de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254911 ; free virtual = 488404

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2739ca8de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254910 ; free virtual = 488403

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254934 ; free virtual = 488427

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254928 ; free virtual = 488420

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254924 ; free virtual = 488416
Phase 3 Detail Placement | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254922 ; free virtual = 488415

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254914 ; free virtual = 488407

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254902 ; free virtual = 488394

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254902 ; free virtual = 488395

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254900 ; free virtual = 488393
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 270bc675c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254899 ; free virtual = 488392
Ending Placer Task | Checksum: 1de370d7c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254861 ; free virtual = 488354
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2474.801 ; gain = 180.062 ; free physical = 254861 ; free virtual = 488354
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2474.801 ; gain = 0.000 ; free physical = 254884 ; free virtual = 488378
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_structural_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_structural_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2474.801 ; gain = 0.000 ; free physical = 254916 ; free virtual = 488410
INFO: [runtcl-4] Executing : report_utilization -file top_structural_utilization_placed.rpt -pb top_structural_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2474.801 ; gain = 0.000 ; free physical = 254962 ; free virtual = 488455
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_structural_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2474.801 ; gain = 0.000 ; free physical = 254960 ; free virtual = 488450
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e2a3377f ConstDB: 0 ShapeSum: fb93d5fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9ccade74

Time (s): cpu = 00:02:05 ; elapsed = 00:03:34 . Memory (MB): peak = 2600.160 ; gain = 125.359 ; free physical = 254187 ; free virtual = 487684
Post Restoration Checksum: NetGraph: 96cba7af NumContArr: 5ff36c5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9ccade74

Time (s): cpu = 00:02:05 ; elapsed = 00:03:34 . Memory (MB): peak = 2612.148 ; gain = 137.348 ; free physical = 254147 ; free virtual = 487645

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9ccade74

Time (s): cpu = 00:02:05 ; elapsed = 00:03:34 . Memory (MB): peak = 2612.148 ; gain = 137.348 ; free physical = 254190 ; free virtual = 487687
Phase 2 Router Initialization | Checksum: 9ccade74

Time (s): cpu = 00:02:06 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254105 ; free virtual = 487604

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254152 ; free virtual = 487650

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254147 ; free virtual = 487646
Phase 4 Rip-up And Reroute | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254145 ; free virtual = 487643

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254142 ; free virtual = 487640

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254139 ; free virtual = 487637
Phase 6 Post Hold Fix | Checksum: a6d5c971

Time (s): cpu = 00:02:07 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254135 ; free virtual = 487634

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000182205 %
  Global Horizontal Routing Utilization  = 0.000330469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a6d5c971

Time (s): cpu = 00:02:08 ; elapsed = 00:03:36 . Memory (MB): peak = 2627.664 ; gain = 152.863 ; free physical = 254104 ; free virtual = 487601

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a6d5c971

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2628.664 ; gain = 153.863 ; free physical = 254086 ; free virtual = 487583

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ecd81f10

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2628.664 ; gain = 153.863 ; free physical = 254107 ; free virtual = 487604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:03:37 . Memory (MB): peak = 2628.664 ; gain = 153.863 ; free physical = 254216 ; free virtual = 487713

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:39 . Memory (MB): peak = 2628.668 ; gain = 153.867 ; free physical = 254215 ; free virtual = 487712
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2628.668 ; gain = 0.000 ; free physical = 254147 ; free virtual = 487645
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_structural_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_structural_drc_routed.rpt -pb top_structural_drc_routed.pb -rpx top_structural_drc_routed.rpx
Command: report_drc -file top_structural_drc_routed.rpt -pb top_structural_drc_routed.pb -rpx top_structural_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_structural_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_structural_methodology_drc_routed.rpt -pb top_structural_methodology_drc_routed.pb -rpx top_structural_methodology_drc_routed.rpx
Command: report_methodology -file top_structural_methodology_drc_routed.rpt -pb top_structural_methodology_drc_routed.pb -rpx top_structural_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_structural_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_structural_power_routed.rpt -pb top_structural_power_summary_routed.pb -rpx top_structural_power_routed.rpx
Command: report_power -file top_structural_power_routed.rpt -pb top_structural_power_summary_routed.pb -rpx top_structural_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_structural_route_status.rpt -pb top_structural_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_structural_timing_summary_routed.rpt -pb top_structural_timing_summary_routed.pb -rpx top_structural_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_structural_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_structural_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.984 ; gain = 0.000 ; free physical = 256818 ; free virtual = 490339
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_structural_bus_skew_routed.rpt -pb top_structural_bus_skew_routed.pb -rpx top_structural_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:31:25 2025...
[Sun Feb 16 02:31:31 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:10:03 . Memory (MB): peak = 1402.109 ; gain = 0.000 ; free physical = 258101 ; free virtual = 491610
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 257034 ; free virtual = 490527
Restored from archive | CPU: 0.400000 secs | Memory: 0.932838 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1695.988 ; gain = 5.000 ; free physical = 257040 ; free virtual = 490533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1695.988 ; gain = 293.879 ; free physical = 257054 ; free virtual = 490547
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:35:51 2025...
top_structural.v reported

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.543 ; gain = 124.031 ; free physical = 258395 ; free virtual = 491890
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sun Feb 16 02:36:57 2025] Launched synth_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Feb 16 02:36:59 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_filter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 257002 ; free virtual = 490490
Command: synth_design -top top_filter -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36733 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 256813 ; free virtual = 490302
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_filter' [/home/arnav24/Modules/top_filter.v:2]
	Parameter n bound to: 10 - type: integer 
	Parameter m bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [/home/arnav24/Modules/top_filter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (1#1) [/home/arnav24/Modules/top_filter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'top_filter' (2#1) [/home/arnav24/Modules/top_filter.v:2]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[775]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[774]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[773]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[772]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[771]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[770]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[769]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[768]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[767]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[766]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[765]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[764]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[763]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[762]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[761]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[760]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[759]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[758]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[757]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[756]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[755]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[754]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[753]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[752]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[751]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[750]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[749]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[748]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[747]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[746]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[745]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[744]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[743]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[742]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[741]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[740]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[739]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[738]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[737]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[736]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[735]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[734]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[733]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[732]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[731]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[730]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[729]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[728]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[727]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[726]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[725]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[724]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[723]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[722]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[721]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[720]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[695]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[694]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[693]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[692]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[691]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[690]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[689]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[688]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[687]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[686]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[685]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[684]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[683]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[682]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[681]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[680]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[679]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[678]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[677]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[676]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[675]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[674]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[673]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[672]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[671]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[670]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[669]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[668]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[667]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[666]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[665]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[664]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[663]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[662]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[661]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[660]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[659]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[658]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[657]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[656]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[655]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[654]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[653]
WARNING: [Synth 8-3331] design top_filter has unconnected port A[652]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256966 ; free virtual = 490456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 256814 ; free virtual = 490304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 256774 ; free virtual = 490264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1547.629 ; gain = 149.516 ; free physical = 256927 ; free virtual = 490417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:02:09 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257526 ; free virtual = 491011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:02:10 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257384 ; free virtual = 490868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:02:11 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257472 ; free virtual = 490956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:02:14 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257409 ; free virtual = 490893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:02:14 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257416 ; free virtual = 490900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257510 ; free virtual = 490994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257501 ; free virtual = 490985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257497 ; free virtual = 490981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257416 ; free virtual = 490900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   130|
|2     |LUT2   |   364|
|3     |LUT3   |    16|
|4     |LUT4   |   163|
|5     |LUT5   |    45|
|6     |LUT6   |   378|
|7     |IBUF   |   144|
|8     |OBUF   |  1280|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  2520|
|2     |  C0     |Convolution |  1096|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257414 ; free virtual = 490898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1456 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257432 ; free virtual = 490916
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 1739.266 ; gain = 341.152 ; free physical = 257434 ; free virtual = 490918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:02:27 . Memory (MB): peak = 1860.285 ; gain = 473.746 ; free physical = 257370 ; free virtual = 490856
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/synth_1/top_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_filter_utilization_synth.rpt -pb top_filter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1884.305 ; gain = 0.000 ; free physical = 257255 ; free virtual = 490743
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:40:37 2025...
[Sun Feb 16 02:40:38 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:04 ; elapsed = 00:03:39 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 258016 ; free virtual = 491503
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sun Feb 16 02:40:38 2025] Launched impl_1...
Run output will be captured here: /home/arnav24/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 02:40:38 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_filter.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1386.539 ; gain = 120.031 ; free physical = 257025 ; free virtual = 490481
Command: link_design -top top_filter -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:53 . Memory (MB): peak = 1693.984 ; gain = 303.445 ; free physical = 256344 ; free virtual = 489793
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1787.016 ; gain = 93.031 ; free physical = 256435 ; free virtual = 489885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 143a6bfd6

Time (s): cpu = 00:00:25 ; elapsed = 00:02:28 . Memory (MB): peak = 2271.707 ; gain = 484.691 ; free physical = 255125 ; free virtual = 488576

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 143a6bfd6

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255128 ; free virtual = 488579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111c75823

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255058 ; free virtual = 488508
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8d4ae00

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:01 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255137 ; free virtual = 488587
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f8d4ae00

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:01 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255074 ; free virtual = 488524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 122a96047

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255096 ; free virtual = 488546
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 122a96047

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255141 ; free virtual = 488591
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2271.711 ; gain = 0.000 ; free physical = 255147 ; free virtual = 488597
Ending Logic Optimization Task | Checksum: 122a96047

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.711 ; gain = 0.004 ; free physical = 255167 ; free virtual = 488618

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122a96047

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2271.711 ; gain = 0.000 ; free physical = 255123 ; free virtual = 488574

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122a96047

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.711 ; gain = 0.000 ; free physical = 255127 ; free virtual = 488577
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2271.711 ; gain = 577.727 ; free physical = 255128 ; free virtual = 488579
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/arnav24/Automation/Project_1.runs/impl_1/top_filter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_filter_drc_opted.rpt -pb top_filter_drc_opted.pb -rpx top_filter_drc_opted.rpx
Command: report_drc -file top_filter_drc_opted.rpt -pb top_filter_drc_opted.pb -rpx top_filter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arnav24/Automation/Project_1.runs/impl_1/top_filter_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2335.742 ; gain = 32.012 ; free physical = 255091 ; free virtual = 488542
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.742 ; gain = 0.000 ; free physical = 255017 ; free virtual = 488467
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8adca007

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2335.742 ; gain = 0.000 ; free physical = 255016 ; free virtual = 488466
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2335.742 ; gain = 0.000 ; free physical = 255014 ; free virtual = 488465

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 1424 I/O ports
 while the target  device: 7a200t package: fbg676, contains only 400 available user I/O. The target device has 400 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance A_IBUF[616]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[617]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[618]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[619]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[620]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[621]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[622]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[623]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[624]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[625]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[626]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[627]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[628]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[629]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[630]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[631]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[632]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[633]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[634]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[635]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[636]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[637]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[638]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[639]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[696]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[697]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[698]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[699]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[700]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[701]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[702]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[703]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[704]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[705]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[706]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[707]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[708]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[709]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[710]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[711]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[712]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[713]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[714]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[715]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[716]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[717]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[718]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[719]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[776]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[777]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[778]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[779]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[780]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[781]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[782]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[783]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[784]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[785]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[786]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[787]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[788]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[789]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[790]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[791]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[792]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[793]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[794]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[795]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[796]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[797]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[798]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[799]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[32]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[33]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[34]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8adca007

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2366.754 ; gain = 31.012 ; free physical = 254783 ; free virtual = 488235
Phase 1 Placer Initialization | Checksum: 8adca007

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2366.754 ; gain = 31.012 ; free physical = 254783 ; free virtual = 488235
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 8adca007

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2366.754 ; gain = 31.012 ; free physical = 254782 ; free virtual = 488234
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:46:50 2025...
[Sun Feb 16 02:46:50 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:12 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 254907 ; free virtual = 488364
# open_run impl_1
ERROR: [Common 17-69] Command failed: Run 'impl_1' failed. Unable to open
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 02:46:50 2025...
file is not synthesizable
['top_alubit', 'top_master_slave', 'top_cont_assgn', 'top_full_adder', 'top_Shifter', 'top_Mealy', 'top_parallel_adder', 'top_Moore', 'top_structural']
11.055
13.83
131.0
_____
0.639
4.767
1.0
_____
0.571
5.835
1.0
_____
1.033
5.985
1.0
_____
1.116
4.41
1.0
_____
0.152
4.34
6.0
_____
3.01
6.809
4.0
_____
3.01
6.809
4.0
_____
0.571
5.835
1.0
_____
       top_alubit  top_master_slave  top_cont_assgn  top_full_adder  top_Shifter  top_Mealy  top_parallel_adder  top_Moore  top_structural
Power      11.055             0.639           0.571           1.033        1.116      0.152               3.010      3.010           0.571
Delay      13.830             4.767           5.835           5.985        4.410      4.340               6.809      6.809           5.835
LUTs      131.000             1.000           1.000           1.000        1.000      6.000               4.000      4.000           1.000

