{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 21:34:52 2025 " "Info: Processing started: Sun Jan 26 21:34:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Core -c CPU_Core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Core -c CPU_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_Core.v(303) " "Warning (10273): Verilog HDL warning at CPU_Core.v(303): extended using \"x\" or \"z\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_Core.v 13 13 " "Info: Found 13 design units, including 13 entities, in source file CPU_Core.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Info: Found entity 1: CPU_Core" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CPU_Core_Main " "Info: Found entity 2: CPU_Core_Main" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux3to1 " "Info: Found entity 3: mux3to1" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 hex_ssd " "Info: Found entity 4: hex_ssd" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Program_Counter " "Info: Found entity 5: Program_Counter" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Adder32Bit " "Info: Found entity 6: Adder32Bit" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Instruction_Memory " "Info: Found entity 7: Instruction_Memory" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 143 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Decoder " "Info: Found entity 8: Decoder" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 181 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Info: Found entity 9: alu" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Register_File " "Info: Found entity 10: Register_File" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 390 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Mux_32_bit " "Info: Found entity 11: Mux_32_bit" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 451 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Data_Memory " "Info: Found entity 12: Data_Memory" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Control " "Info: Found entity 13: Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 490 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Core " "Info: Elaborating entity \"CPU_Core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[7\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[6\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[5\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[4\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[3\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[2\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[1\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[0\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C0 " "Info: Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C0\"" {  } { { "CPU_Core.v" "C0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core_Main CPU_Core_Main:DUT " "Info: Elaborating entity \"CPU_Core_Main\" for hierarchy \"CPU_Core_Main:DUT\"" {  } { { "CPU_Core.v" "DUT" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32Bit CPU_Core_Main:DUT\|Adder32Bit:C3 " "Info: Elaborating entity \"Adder32Bit\" for hierarchy \"CPU_Core_Main:DUT\|Adder32Bit:C3\"" {  } { { "CPU_Core.v" "C3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter CPU_Core_Main:DUT\|Program_Counter:C1 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"CPU_Core_Main:DUT\|Program_Counter:C1\"" {  } { { "CPU_Core.v" "C1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory CPU_Core_Main:DUT\|Instruction_Memory:C4 " "Info: Elaborating entity \"Instruction_Memory\" for hierarchy \"CPU_Core_Main:DUT\|Instruction_Memory:C4\"" {  } { { "CPU_Core.v" "C4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU_Core_Main:DUT\|Decoder:C5 " "Info: Elaborating entity \"Decoder\" for hierarchy \"CPU_Core_Main:DUT\|Decoder:C5\"" {  } { { "CPU_Core.v" "C5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control CPU_Core_Main:DUT\|Control:C6 " "Info: Elaborating entity \"Control\" for hierarchy \"CPU_Core_Main:DUT\|Control:C6\"" {  } { { "CPU_Core.v" "C6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_i_instr CPU_Core.v(494) " "Warning (10036): Verilog HDL or VHDL warning at CPU_Core.v(494): object \"is_i_instr\" assigned a value but never read" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU_Core_Main:DUT\|Register_File:C7 " "Info: Elaborating entity \"Register_File\" for hierarchy \"CPU_Core_Main:DUT\|Register_File:C7\"" {  } { { "CPU_Core.v" "C7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr1 CPU_Core.v(414) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(414): variable \"rd_addr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_en1 CPU_Core.v(418) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(418): variable \"rd_en1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr1 CPU_Core.v(419) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(419): variable \"rd_addr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data1 CPU_Core.v(412) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(412): inferring latch(es) for variable \"rd_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr2 CPU_Core.v(427) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(427): variable \"rd_addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_en2 CPU_Core.v(431) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(431): variable \"rd_en2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr2 CPU_Core.v(432) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(432): variable \"rd_addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data2 CPU_Core.v(425) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(425): inferring latch(es) for variable \"rd_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 425 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[0\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[0\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[1\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[1\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[2\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[2\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[3\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[3\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[4\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[4\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[5\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[5\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[6\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[6\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[7\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[7\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[8\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[8\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[9\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[9\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[10\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[10\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[11\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[11\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[12\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[12\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[13\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[13\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[14\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[14\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[15\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[15\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[16\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[16\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[17\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[17\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[18\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[18\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[19\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[19\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[20\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[20\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[21\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[21\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[22\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[22\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[23\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[23\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[24\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[24\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[25\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[25\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[26\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[26\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[27\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[27\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[28\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[28\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[29\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[29\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[30\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[30\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[31\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[31\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[0\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[0\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[1\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[1\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[2\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[2\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[3\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[3\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[4\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[4\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[5\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[5\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[6\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[6\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[7\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[7\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[8\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[8\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[9\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[9\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[10\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[10\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[11\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[11\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[12\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[12\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[13\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[13\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[14\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[14\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[15\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[15\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[16\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[16\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[17\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[17\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[18\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[18\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[19\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[19\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[20\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[20\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[21\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[21\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[22\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[22\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[23\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[23\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[24\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[24\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[25\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[25\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[26\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[26\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[27\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[27\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[28\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[28\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[29\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[29\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[30\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[30\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[31\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[31\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_Core_Main:DUT\|alu:C8 " "Info: Elaborating entity \"alu\" for hierarchy \"CPU_Core_Main:DUT\|alu:C8\"" {  } { { "CPU_Core.v" "C8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_Core.v(341) " "Warning (10270): Verilog HDL Case Statement warning at CPU_Core.v(341): incomplete case statement has no default case item" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_Core.v(309) " "Warning (10270): Verilog HDL Case Statement warning at CPU_Core.v(309): incomplete case statement has no default case item" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 309 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_temp CPU_Core.v(299) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(299): inferring latch(es) for variable \"r_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[0\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[0\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[1\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[1\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[2\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[2\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[3\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[3\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[4\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[4\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[5\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[5\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[6\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[6\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[7\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[7\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[8\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[8\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[9\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[9\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[10\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[10\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[11\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[11\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[12\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[12\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[13\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[13\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[14\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[14\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[15\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[15\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[16\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[16\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[17\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[17\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[18\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[18\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[19\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[19\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[20\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[20\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[21\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[21\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[22\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[22\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[23\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[23\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[24\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[24\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[25\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[25\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[26\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[26\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[27\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[27\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[28\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[28\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[29\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[29\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[30\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[30\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[31\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[31\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory CPU_Core_Main:DUT\|Data_Memory:C9 " "Info: Elaborating entity \"Data_Memory\" for hierarchy \"CPU_Core_Main:DUT\|Data_Memory:C9\"" {  } { { "CPU_Core.v" "C9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_bit CPU_Core_Main:DUT\|Mux_32_bit:C10 " "Info: Elaborating entity \"Mux_32_bit\" for hierarchy \"CPU_Core_Main:DUT\|Mux_32_bit:C10\"" {  } { { "CPU_Core.v" "C10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:M1 " "Info: Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:M1\"" {  } { { "CPU_Core.v" "M1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile " "Info: RAM logic \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile\" is uninferred due to asynchronous read logic" {  } { { "CPU_Core.v" "Regfile" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 397 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "347 100 " "Info: 347 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~544 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~544\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~545 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~545\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~546 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~546\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~547 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~547\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~548 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~548\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~549 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~549\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~550 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~550\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~551 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~551\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~552 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~552\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~553 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~553\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~554 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~554\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~555 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~555\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~556 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~556\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~557 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~557\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~558 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~558\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~559 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~559\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~560 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~560\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~561 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~561\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~562 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~562\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~563 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~563\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~564 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~564\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~565 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~565\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~566 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~566\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~567 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~567\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~568 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~568\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~569 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~569\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~570 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~570\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~571 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~571\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~572 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~572\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~573 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~573\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~574 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~574\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~575 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~575\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~608 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~608\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~609 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~609\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~610 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~610\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~611 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~611\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~612 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~612\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~613 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~613\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~614 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~614\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~615 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~615\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~616 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~616\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~617 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~617\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~618 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~618\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~619 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~619\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~620 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~620\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~621 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~621\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~622 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~622\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~623 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~623\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~624 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~624\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~625 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~625\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~626 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~626\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~627 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~627\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~628 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~628\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~629 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~629\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~630 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~630\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~631 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~631\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~632 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~632\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~633 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~633\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~634 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~634\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~635 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~635\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~636 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~636\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~637 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~637\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~638 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~638\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~639 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~639\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~672 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~672\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~673 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~673\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~674 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~674\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~675 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~675\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~676 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~676\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~677 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~677\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~678 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~678\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~679 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~679\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~680 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~680\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~681 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~681\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~682 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~682\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~683 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~683\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~684 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~684\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~685 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~685\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~686 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~686\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~687 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~687\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~688 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~688\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~689 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~689\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~690 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~690\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~691 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~691\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~692 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~692\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~693 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~693\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~694 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~694\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~695 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~695\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~696 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~696\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~697 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~697\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~698 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~698\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~699 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~699\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~700 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~700\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~701 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~701\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~702 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~702\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~703 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~703\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~736 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~736\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~737 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~737\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~738 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~738\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~739 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~739\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.map.smsg " "Info: Generated suppressed messages file C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1173 " "Info: Implemented 1173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1069 " "Info: Implemented 1069 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 21:34:56 2025 " "Info: Processing ended: Sun Jan 26 21:34:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
