
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.026074                       # Number of seconds simulated
sim_ticks                                2026074206500                       # Number of ticks simulated
final_tick                               2026074206500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137314                       # Simulator instruction rate (inst/s)
host_op_rate                                   240660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              556415460                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600016                       # Number of bytes of host memory used
host_seconds                                  3641.30                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           36960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319673696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319710656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39440832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39440832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9990958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          157779856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157798098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19466628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19466628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19466628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         157779856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177264725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9990958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232526                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9990958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639110208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  311104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74924928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319710656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39440832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4861                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75215                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2026056399500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9990958                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232526                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5555337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.531381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.015380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.261834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1745525     31.42%     31.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3575246     64.36%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94461      1.70%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29257      0.53%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14586      0.26%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12322      0.22%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10738      0.19%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8437      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64765      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5555337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.938013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.538083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.685023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70744     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          109      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.522737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51775     73.07%     73.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1128      1.59%     74.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17943     25.32%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70854                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 233214104500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            420453423250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49930485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23353.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42103.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       315.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5064780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     180519.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19731182940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10487372445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35523934740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065142240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         152095126560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         122879028510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4931356320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    593911256040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     85499112480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      61575606840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1089719858115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            537.847948                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1743711312500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5749543750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64440190000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 218623596250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 222654431750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  212169974500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1302436470250                       # Time in different power states
system.mem_ctrls_1.actEnergy              19933923240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10595131470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35776797840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3045922200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         152037965040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         123775998750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5035465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    593606189190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     84947426880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61479677205                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1090261210095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            538.115140                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1741454420000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5682253750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64415890000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 218477687000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 221217558500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  214512336500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1301768480750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4052148413                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4052148413                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          19136763                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.901034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274674062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19137787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.352446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         615829500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.901034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1194385183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1194385183                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    203350997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203350997                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71323065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71323065                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274674062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274674062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274674062                       # number of overall hits
system.cpu.dcache.overall_hits::total       274674062                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17982293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17982293                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1155494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1155494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19137787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19137787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19137787                       # number of overall misses
system.cpu.dcache.overall_misses::total      19137787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1022797780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1022797780500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50416355500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50416355500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1073214136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1073214136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1073214136000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1073214136000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081245                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015943                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065136                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56878.051120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56878.051120                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43631.862649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43631.862649                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56078.277807                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56078.277807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56078.277807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56078.277807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5964747                       # number of writebacks
system.cpu.dcache.writebacks::total           5964747                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17982293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17982293                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1155494                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19137787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19137787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19137787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19137787                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1004815487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1004815487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49260861500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49260861500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1054076349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1054076349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1054076349000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1054076349000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065136                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065136                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55878.051120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55878.051120                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42631.862649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42631.862649                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55078.277807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55078.277807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55078.277807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55078.277807                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             67152                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.127544                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677250280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67664                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10009.019272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      343642136500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.127544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709339440                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709339440                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677250280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677250280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677250280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677250280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677250280                       # number of overall hits
system.cpu.icache.overall_hits::total       677250280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        67664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67664                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        67664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        67664                       # number of overall misses
system.cpu.icache.overall_misses::total         67664                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    968113500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    968113500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    968113500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    968113500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    968113500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    968113500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14307.659908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14307.659908                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14307.659908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14307.659908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14307.659908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14307.659908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        67152                       # number of writebacks
system.cpu.icache.writebacks::total             67152                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        67664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67664                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        67664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        67664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67664                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    900449500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    900449500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    900449500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    900449500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    900449500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    900449500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13307.659908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13307.659908                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13307.659908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13307.659908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13307.659908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13307.659908                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9958991                       # number of replacements
system.l2.tags.tagsinuse                 32672.132681                       # Cycle average of tags in use
system.l2.tags.total_refs                    28417524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.844096                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               16121066000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        3.357158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          6.485845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32662.289678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997074                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9640                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 163629219                       # Number of tag accesses
system.l2.tags.data_accesses                163629219                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5964747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5964747                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        67151                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            67151                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             714265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                714265                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           66509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66509                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8433719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8433719                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 66509                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9147984                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9214493                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                66509                       # number of overall hits
system.l2.overall_hits::cpu.data              9147984                       # number of overall hits
system.l2.overall_hits::total                 9214493                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441229                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1155                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548574                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1155                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989803                       # number of demand (read+write) misses
system.l2.demand_misses::total                9990958                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1155                       # number of overall misses
system.l2.overall_misses::cpu.data            9989803                       # number of overall misses
system.l2.overall_misses::total               9990958                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  40027838000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40027838000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100608000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 889287997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 889287997500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  929315835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     929416443500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100608000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 929315835500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    929416443500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5964747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5964747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        67151                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        67151                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1155494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        67664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          67664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     17982293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17982293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             67664                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19137787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19205451                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            67664                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19137787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19205451                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.381853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381853                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.017070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017070                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.530999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530999                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.017070                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.521994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520215                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.017070                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.521994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520215                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90718.964529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90718.964529                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87106.493506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87106.493506                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93133.068613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93133.068613                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87106.493506                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93026.442614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93025.758241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87106.493506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93026.442614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93025.758241                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232526                       # number of writebacks
system.l2.writebacks::total                   1232526                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           82                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            82                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       441229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441229                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1155                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548574                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9990958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9990958                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35615548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35615548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89058000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89058000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 793802257500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 793802257500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 829417805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829506863500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 829417805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829506863500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.381853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.017070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.530999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530999                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.017070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.521994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.017070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.521994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520215                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80718.964529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80718.964529                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77106.493506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77106.493506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83133.068613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83133.068613                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77106.493506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83026.442614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83025.758241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77106.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83026.442614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83025.758241                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19948634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9957676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232526                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725150                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441229                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29939592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29939592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29939592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9990958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9990958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9990958                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22427349500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34427360750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38409366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19203915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1397                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2026074206500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18049957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7197273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        67152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21898481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1155494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         67664                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17982293                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       202480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57412337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57614817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4314112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    803281088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              807595200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9958991                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39440832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29164442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29163044    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1398      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29164442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22220632500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          67664000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19137787000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
