// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2021-09-03 14:57:06
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include <ap_int.h>
#include <hls_stream.h>
#include "riscv_4stage.hpp"

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct {
	ap_uint<1> instr_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<1> jump_src;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<1> irq_recv;
	ap_uint<8> irq_mcause;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_data_mem_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> jump_src;
	ap_uint<32> immediate;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<32> curinstraddr_imm;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> jump_req_done;
	ap_uint<1> data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_MEMWB_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<1> instr_req_done;
	riscv_4stage_busreq_mem_struct instr_busreq;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> instr_code;
	ap_uint<7> opcode;
	ap_uint<1> alu_unsigned;
	ap_uint<5> rs1_addr;
	ap_uint<5> rs2_addr;
	ap_uint<5> rd_addr;
	ap_uint<3> funct3;
	ap_uint<7> funct7;
	ap_uint<5> shamt;
	ap_uint<4> pred;
	ap_uint<4> succ;
	ap_uint<12> csrnum;
	ap_uint<5> zimm;
	ap_uint<32> immediate_I;
	ap_uint<32> immediate_S;
	ap_uint<32> immediate_B;
	ap_uint<32> immediate_U;
	ap_uint<32> immediate_J;
	ap_uint<2> op1_source;
	ap_uint<1> rd_req;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<2> op2_source;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<1> jump_req;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<1> fencereq;
	ap_uint<1> ebreakreq;
	ap_uint<1> ecallreq;
	ap_uint<1> csrreq;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<1> mret_req;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	ap_uint<32> csr_rdata;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<33> alu_op1_wide;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IDECODE_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<8> irq_mcause;
	ap_uint<1> irq_recv;
	ap_uint<1> jump_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> rd_req;
	ap_uint<32> immediate;
	ap_uint<1> fencereq;
	ap_uint<1> ecallreq;
	ap_uint<1> ebreakreq;
	ap_uint<1> csrreq;
	ap_uint<1> alu_req;
	ap_uint<1> mem_req;
	ap_uint<33> alu_result_wide;
	ap_uint<32> alu_result;
	ap_uint<1> alu_CF;
	ap_uint<1> alu_SF;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_OF;
	ap_uint<1> alu_overflow;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> curinstraddr_imm;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<3> funct3;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<32> rs2_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> jump_vector;
	ap_uint<1> jump_req;
	ap_uint<32> mem_addr;
	ap_uint<32> mem_wdata;
	ap_uint<1> jump_req_done;
	riscv_4stage_busreq_mem_struct data_busreq;
	ap_uint<1> data_req_done;
	ap_uint<32> mem_rdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> jump_src;
	ap_uint<32> immediate;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<32> curinstraddr_imm;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
} genpstage_MEMWB_TRX_LOCAL_STRUCT;

ap_uint<32> genpsticky_glbl_pc;
ap_uint<32> genpsticky_glbl_regfile [32];
ap_uint<1> genpsticky_glbl_jump_req_cmd;
ap_uint<32> genpsticky_glbl_jump_vector_cmd;
ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
ap_uint<1> genpsticky_glbl_MIRQEN;
ap_uint<32> genpsticky_glbl_MRETADDR;
ap_uint<1> genmcopipe_instr_mem_wr_done;
ap_uint<1> genmcopipe_instr_mem_rd_done;
ap_uint<1> genmcopipe_instr_mem_full_flag;
ap_uint<1> genmcopipe_instr_mem_empty_flag;
ap_uint<1> genmcopipe_instr_mem_wr_ptr;
ap_uint<1> genmcopipe_instr_mem_rd_ptr;
ap_uint<1> genmcopipe_data_mem_wr_done;
ap_uint<1> genmcopipe_data_mem_rd_done;
ap_uint<1> genmcopipe_data_mem_full_flag;
ap_uint<1> genmcopipe_data_mem_empty_flag;
ap_uint<1> genmcopipe_data_mem_wr_ptr;
ap_uint<1> genmcopipe_data_mem_rd_ptr;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEMWB_TRX_BUF_STRUCT genpstage_MEMWB_TRX_BUF [0:0];
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER;
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_MEMWB_genctrl_stalled_glbl;

void riscv_4stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_4stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_4stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {


	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
	ap_uint<1> genpstage_IFETCH_genctrl_active;
	ap_uint<1> genpstage_IFETCH_genctrl_working;
	ap_uint<1> genpstage_IFETCH_genctrl_succ;
	ap_uint<1> genpstage_IFETCH_genctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genctrl_rdy;
	ap_uint<1> genpstage_IFETCH_genctrl_new;
	ap_uint<1> genpstage_IFETCH_genctrl_finish;
	ap_uint<1> gen181_pipex_succreq;
	ap_uint<32> gen182_pipex_succbuf;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	genpstage_IDECODE_TRX_LOCAL_STRUCT genpstage_IDECODE_TRX_LOCAL;
	ap_uint<1> genpstage_IDECODE_genctrl_active;
	ap_uint<1> genpstage_IDECODE_genctrl_working;
	ap_uint<1> genpstage_IDECODE_genctrl_succ;
	ap_uint<1> genpstage_IDECODE_genctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genctrl_rdy;
	ap_uint<1> genpstage_IDECODE_genctrl_new;
	ap_uint<1> genpstage_IDECODE_genctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
	ap_uint<1> genpstage_EXEC_genctrl_active;
	ap_uint<1> genpstage_EXEC_genctrl_working;
	ap_uint<1> genpstage_EXEC_genctrl_succ;
	ap_uint<1> genpstage_EXEC_genctrl_occupied;
	ap_uint<1> genpstage_EXEC_genctrl_rdy;
	ap_uint<1> genpstage_EXEC_genctrl_new;
	ap_uint<1> genpstage_EXEC_genctrl_finish;
	ap_uint<1> genpstage_MEMWB_genpctrl_flushreq;
	genpstage_MEMWB_TRX_LOCAL_STRUCT genpstage_MEMWB_TRX_LOCAL;
	ap_uint<1> genpstage_MEMWB_genctrl_active;
	ap_uint<1> genpstage_MEMWB_genctrl_working;
	ap_uint<1> genpstage_MEMWB_genctrl_succ;
	ap_uint<1> genpstage_MEMWB_genctrl_occupied;
	ap_uint<1> genpstage_MEMWB_genctrl_rdy;
	ap_uint<1> genpstage_MEMWB_genctrl_new;
	ap_uint<1> genpstage_MEMWB_genctrl_finish;
	ap_uint<1> gen183_pipex_var;
	ap_uint<33> gen184_pipex_var;
	ap_uint<1> gen185_pipex_var;
	ap_uint<1> gen186_pipex_var;
	ap_uint<1> gen187_pipex_var;
	ap_uint<1> gen188_pipex_var;
	ap_uint<1> gen189_pipex_var;
	ap_uint<1> gen190_pipex_var;
	ap_uint<1> gen191_pipex_var;
	ap_uint<1> gen192_pipex_var;
	ap_uint<1> gen193_pipex_var;
	ap_uint<1> gen194_pipex_var;
	ap_uint<32> gen195_pipex_var;
	ap_uint<1> gen196_pipex_var;
	ap_uint<32> gen197_pipex_var;
	ap_uint<12> gen198_pipex_var;
	ap_uint<1> gen199_pipex_var;
	ap_uint<32> gen200_pipex_var;
	ap_uint<13> gen201_pipex_var;
	ap_uint<1> gen202_pipex_var;
	ap_uint<32> gen203_pipex_var;
	ap_uint<32> gen204_pipex_var;
	ap_uint<21> gen205_pipex_var;
	ap_uint<1> gen206_pipex_var;
	ap_uint<32> gen207_pipex_var;
	ap_uint<1> gen208_pipex_var;
	ap_uint<1> gen209_pipex_var;
	ap_uint<1> gen210_pipex_var;
	ap_uint<1> gen211_pipex_var;
	ap_uint<32> gen212_pipex_var;
	ap_uint<1> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<32> gen215_pipex_var;
	ap_uint<1> gen216_pipex_var;
	ap_uint<1> gen217_pipex_var;
	ap_uint<1> gen218_pipex_var;
	ap_uint<1> gen219_pipex_var;
	ap_uint<1> gen220_pipex_var;
	ap_uint<1> gen221_pipex_var;
	ap_uint<32> gen222_pipex_var;
	ap_uint<32> gen223_pipex_var;
	ap_uint<32> gen224_pipex_var;
	ap_uint<1> gen225_pipex_var;
	ap_uint<1> gen226_pipex_var;
	ap_uint<1> gen227_pipex_var;
	ap_uint<1> gen228_pipex_var;
	ap_uint<1> gen229_pipex_var;
	ap_uint<32> gen230_pipex_var [32];
	ap_uint<32> gen231_pipex_var [32];
	ap_uint<1> gen232_pipex_var;
	ap_uint<1> gen233_pipex_var;
	ap_uint<1> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<1> gen236_pipex_var;
	ap_uint<1> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<1> gen239_pipex_var;
	ap_uint<1> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<5> gen242_pipex_var;
	ap_uint<1> gen243_pipex_var;
	ap_uint<1> gen244_pipex_var;
	ap_uint<1> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<32> gen247_pipex_var;
	ap_uint<1> gen248_pipex_var;
	ap_uint<1> gen249_pipex_var;
	ap_uint<5> gen250_pipex_var;
	ap_uint<1> gen251_pipex_var;
	ap_uint<1> gen252_pipex_var;
	ap_uint<1> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<32> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<1> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<5> gen262_pipex_var;
	ap_uint<1> gen263_pipex_var;
	ap_uint<1> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<32> gen267_pipex_var;
	ap_uint<1> gen268_pipex_var;
	ap_uint<1> gen269_pipex_var;
	ap_uint<5> gen270_pipex_var;
	ap_uint<1> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<32> gen275_pipex_var;
	ap_uint<1> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<33> gen278_pipex_var;
	ap_uint<33> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<33> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<33> gen284_pipex_var;
	ap_uint<1> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<1> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<34> gen293_pipex_var;
	ap_uint<34> gen294_pipex_var;
	ap_uint<33> gen295_pipex_var;
	ap_uint<33> gen296_pipex_var;
	ap_uint<33> gen297_pipex_var;
	ap_uint<64> gen298_pipex_var;
	ap_uint<64> gen299_pipex_var;
	ap_uint<32> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<64> gen302_pipex_var;
	ap_uint<64> gen303_pipex_var;
	ap_uint<33> gen304_pipex_var;
	ap_uint<33> gen305_pipex_var;
	ap_uint<33> gen306_pipex_var;
	ap_uint<1> gen307_pipex_var;
	ap_uint<1> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<33> gen319_pipex_var;
	ap_uint<1> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<1> gen324_pipex_var;
	ap_uint<1> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<1> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<1> gen335_pipex_var;
	ap_uint<1> gen336_pipex_var;
	ap_uint<1> gen337_pipex_var;
	ap_uint<1> gen338_pipex_var;
	ap_uint<1> gen339_pipex_var;
	ap_uint<1> gen340_pipex_var;
	ap_uint<1> gen341_pipex_var;
	ap_uint<1> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<1> gen344_pipex_var;
	ap_uint<1> gen345_pipex_var;
	ap_uint<1> gen346_pipex_var;
	ap_uint<8> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<32> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<32> gen351_pipex_var;
	ap_uint<1> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<16> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<32> gen357_pipex_var;
	ap_uint<1> gen358_pipex_var;
	ap_uint<32> gen359_pipex_var;
	ap_uint<1> gen360_pipex_var;
	ap_uint<1> gen361_pipex_var;
	ap_uint<1> gen362_pipex_var;
	ap_uint<1> gen363_pipex_var;
	ap_uint<32> gen364_pipex_mcopipe_rdata;
	genpmodule_riscv_4stage_genmcopipe_data_mem_genstruct_fifo_wdata gen365_pipex_req_struct;
	genpstage_MEMWB_TRX_BUF_STRUCT genpstage_MEMWB_push_trx;
	ap_uint<32> gen366_pipex_mcopipe_rdata;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
	ap_uint<32> gen367_pipex_mcopipe_rdata;
	genpmodule_riscv_4stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen368_pipex_req_struct;
	genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_push_trx;
	ap_uint<1> gen204_cyclix_var;
	ap_uint<1> gen205_cyclix_var;
	ap_uint<1> gen206_cyclix_var;
	ap_uint<1> gen207_cyclix_var;
	ap_uint<1> gen208_cyclix_var;
	ap_uint<1> gen209_cyclix_var;
	ap_uint<1> gen210_cyclix_var;
	ap_uint<1> gen211_cyclix_var;
	ap_uint<1> gen212_cyclix_var;
	ap_uint<1> gen213_cyclix_var;
	ap_uint<1> gen214_cyclix_var;
	ap_uint<1> gen215_cyclix_var;
	ap_uint<1> gen216_cyclix_var;
	ap_uint<1> gen217_cyclix_var;
	ap_uint<1> gen218_cyclix_var;
	ap_uint<1> gen219_cyclix_var;
	ap_uint<1> gen220_cyclix_var;
	ap_uint<1> gen221_cyclix_var;
	ap_uint<1> gen222_cyclix_var;
	ap_uint<1> gen223_cyclix_var;
	ap_uint<1> gen224_cyclix_var;
	ap_uint<1> gen225_cyclix_var;
	ap_uint<1> gen226_cyclix_var;
	ap_uint<1> gen227_cyclix_var;
	ap_uint<1> gen228_cyclix_var;
	ap_uint<1> gen229_cyclix_var;
	ap_uint<1> gen230_cyclix_var;
	ap_uint<1> gen231_cyclix_var;
	ap_uint<1> gen232_cyclix_var;
	ap_uint<1> gen233_cyclix_var;
	ap_uint<1> gen234_cyclix_var;
	ap_uint<1> gen235_cyclix_var;
	ap_uint<1> gen236_cyclix_var;
	ap_uint<1> gen237_cyclix_var;
	ap_uint<1> gen238_cyclix_var;
	ap_uint<1> gen239_cyclix_var;
	ap_uint<1> gen240_cyclix_var;
	ap_uint<1> gen241_cyclix_var;
	ap_uint<1> gen242_cyclix_var;
	ap_uint<1> gen243_cyclix_var;
	ap_uint<1> gen244_cyclix_var;
	ap_uint<1> gen245_cyclix_var;
	ap_uint<1> gen246_cyclix_var;
	ap_uint<1> gen247_cyclix_var;
	ap_uint<1> gen248_cyclix_var;
	ap_uint<1> gen249_cyclix_var;
	ap_uint<1> gen250_cyclix_var;
	ap_uint<1> gen251_cyclix_var;
	ap_uint<1> gen252_cyclix_var;
	ap_uint<1> gen253_cyclix_var;
	ap_uint<1> gen254_cyclix_var;
	ap_uint<1> gen255_cyclix_var;
	ap_uint<1> gen256_cyclix_var;
	ap_uint<1> gen257_cyclix_var;
	ap_uint<1> gen258_cyclix_var;
	ap_uint<1> gen259_cyclix_var;
	ap_uint<1> gen260_cyclix_var;
	ap_uint<1> gen261_cyclix_var;
	ap_uint<1> gen262_cyclix_var;
	ap_uint<1> gen263_cyclix_var;
	ap_uint<1> gen264_cyclix_var;
	ap_uint<1> gen265_cyclix_var;
	ap_uint<1> gen266_cyclix_var;
	ap_uint<1> gen267_cyclix_var;
	ap_uint<1> gen268_cyclix_var;
	ap_uint<1> gen269_cyclix_var;
	ap_uint<1> gen270_cyclix_var;
	ap_uint<1> gen271_cyclix_var;
	ap_uint<1> gen272_cyclix_var;
	ap_uint<1> gen273_cyclix_var;
	ap_uint<1> gen274_cyclix_var;
	ap_uint<1> gen275_cyclix_var;
	ap_uint<1> gen276_cyclix_var;
	ap_uint<1> gen277_cyclix_var;
	ap_uint<1> gen278_cyclix_var;
	ap_uint<1> gen279_cyclix_var;
	ap_uint<1> gen280_cyclix_var;
	ap_uint<1> gen281_cyclix_var;
	ap_uint<1> gen282_cyclix_var;
	ap_uint<1> gen283_cyclix_var;
	ap_uint<1> gen284_cyclix_var;
	ap_uint<1> gen285_cyclix_var;
	ap_uint<1> gen286_cyclix_var;
	ap_uint<1> gen287_cyclix_var;
	ap_uint<1> gen288_cyclix_var;
	ap_uint<1> gen289_cyclix_var;
	ap_uint<1> gen290_cyclix_var;
	ap_uint<1> gen291_cyclix_var;
	ap_uint<1> gen292_cyclix_var;
	ap_uint<1> gen293_cyclix_var;
	ap_uint<1> gen294_cyclix_var;
	ap_uint<1> gen295_cyclix_var;
	ap_uint<1> gen296_cyclix_var;
	ap_uint<1> gen297_cyclix_var;
	ap_uint<1> gen298_cyclix_var;
	ap_uint<1> gen299_cyclix_var;
	ap_uint<1> gen300_cyclix_var;
	ap_uint<1> gen301_cyclix_var;
	ap_uint<1> gen302_cyclix_var;
	ap_uint<1> gen303_cyclix_var;
	ap_uint<1> gen304_cyclix_var;
	ap_uint<1> gen305_cyclix_var;
	ap_uint<1> gen306_cyclix_var;
	ap_uint<1> gen307_cyclix_var;
	ap_uint<1> gen308_cyclix_var;
	ap_uint<1> gen309_cyclix_var;
	ap_uint<1> gen310_cyclix_var;
	ap_uint<1> gen311_cyclix_var;
	ap_uint<1> gen312_cyclix_var;
	ap_uint<1> gen313_cyclix_var;
	ap_uint<1> gen314_cyclix_var;
	ap_uint<1> gen315_cyclix_var;
	ap_uint<32> gen316_cyclix_var [32];
	ap_uint<1> gen317_cyclix_var;
	ap_uint<1> gen318_cyclix_var;
	ap_uint<1> gen319_cyclix_var;
	ap_uint<1> gen320_cyclix_var;
	ap_uint<1> gen321_cyclix_var;
	ap_uint<1> gen322_cyclix_var;
	ap_uint<1> gen323_cyclix_var;
	ap_uint<1> gen324_cyclix_var;
	ap_uint<1> gen325_cyclix_var;
	ap_uint<1> gen326_cyclix_var;
	ap_uint<1> gen327_cyclix_var;
	ap_uint<1> gen328_cyclix_var;
	ap_uint<1> gen329_cyclix_var;
	ap_uint<1> gen330_cyclix_var;
	ap_uint<1> gen331_cyclix_var;
	ap_uint<1> gen332_cyclix_var;
	ap_uint<1> gen333_cyclix_var;
	ap_uint<1> gen334_cyclix_var;
	ap_uint<1> gen335_cyclix_var;
	ap_uint<1> gen336_cyclix_var;
	ap_uint<1> gen337_cyclix_var;
	ap_uint<1> gen338_cyclix_var;
	ap_uint<1> gen339_cyclix_var;
	ap_uint<1> gen340_cyclix_var;
	ap_uint<1> gen341_cyclix_var;
	ap_uint<1> gen342_cyclix_var;
	ap_uint<1> gen343_cyclix_var;
	ap_uint<1> gen344_cyclix_var;
	ap_uint<1> gen345_cyclix_var;
	ap_uint<1> gen346_cyclix_var;
	ap_uint<1> gen347_cyclix_var;
	ap_uint<1> gen348_cyclix_var;
	ap_uint<1> gen349_cyclix_var;
	ap_uint<1> gen350_cyclix_var;
	ap_uint<1> gen351_cyclix_var;
	ap_uint<1> gen352_cyclix_var;
	ap_uint<1> gen353_cyclix_var;
	ap_uint<1> gen354_cyclix_var;
	ap_uint<1> gen355_cyclix_var;
	ap_uint<1> gen356_cyclix_var;
	ap_uint<1> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<1> gen373_cyclix_var;
	ap_uint<1> gen374_cyclix_var;
	ap_uint<1> gen375_cyclix_var;
	ap_uint<1> gen376_cyclix_var;
	ap_uint<1> gen377_cyclix_var;
	ap_uint<1> gen378_cyclix_var;
	ap_uint<1> gen379_cyclix_var;
	ap_uint<1> gen380_cyclix_var;
	ap_uint<1> gen381_cyclix_var;
	ap_uint<1> gen382_cyclix_var;
	ap_uint<1> gen383_cyclix_var;
	ap_uint<1> gen384_cyclix_var;
	ap_uint<1> gen385_cyclix_var;
	ap_uint<1> gen386_cyclix_var;
	ap_uint<1> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<1> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = ap_uint<32>(512);
		genpsticky_glbl_regfile[1] = ap_uint<32>(0);
		genpsticky_glbl_regfile[2] = ap_uint<32>(0);
		genpsticky_glbl_regfile[3] = ap_uint<32>(0);
		genpsticky_glbl_regfile[4] = ap_uint<32>(0);
		genpsticky_glbl_regfile[5] = ap_uint<32>(0);
		genpsticky_glbl_regfile[6] = ap_uint<32>(0);
		genpsticky_glbl_regfile[7] = ap_uint<32>(0);
		genpsticky_glbl_regfile[8] = ap_uint<32>(0);
		genpsticky_glbl_regfile[9] = ap_uint<32>(0);
		genpsticky_glbl_regfile[10] = ap_uint<32>(0);
		genpsticky_glbl_regfile[11] = ap_uint<32>(0);
		genpsticky_glbl_regfile[12] = ap_uint<32>(0);
		genpsticky_glbl_regfile[13] = ap_uint<32>(0);
		genpsticky_glbl_regfile[14] = ap_uint<32>(0);
		genpsticky_glbl_regfile[15] = ap_uint<32>(0);
		genpsticky_glbl_regfile[16] = ap_uint<32>(0);
		genpsticky_glbl_regfile[17] = ap_uint<32>(0);
		genpsticky_glbl_regfile[18] = ap_uint<32>(0);
		genpsticky_glbl_regfile[19] = ap_uint<32>(0);
		genpsticky_glbl_regfile[20] = ap_uint<32>(0);
		genpsticky_glbl_regfile[21] = ap_uint<32>(0);
		genpsticky_glbl_regfile[22] = ap_uint<32>(0);
		genpsticky_glbl_regfile[23] = ap_uint<32>(0);
		genpsticky_glbl_regfile[24] = ap_uint<32>(0);
		genpsticky_glbl_regfile[25] = ap_uint<32>(0);
		genpsticky_glbl_regfile[26] = ap_uint<32>(0);
		genpsticky_glbl_regfile[27] = ap_uint<32>(0);
		genpsticky_glbl_regfile[28] = ap_uint<32>(0);
		genpsticky_glbl_regfile[29] = ap_uint<32>(0);
		genpsticky_glbl_regfile[30] = ap_uint<32>(0);
		genpsticky_glbl_regfile[31] = ap_uint<32>(0);
		genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
		genpsticky_glbl_jump_vector_cmd = ap_uint<32>(0);
		genpsticky_glbl_CSR_MCAUSE = ap_uint<32>(0);
		genpsticky_glbl_MIRQEN = ap_uint<32>(1);
		genpsticky_glbl_MRETADDR = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
		genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_instr_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_full_flag = ap_uint<32>(0);
		genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_data_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_rd_ptr = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);

	} else {
gen316_cyclix_var = genpsticky_glbl_regfile;
		// mcopipe processing
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		// logic of stages
		// #### Stage processing: MEMWB ####
		genpstage_MEMWB_genctrl_succ = ap_uint<32>(0);
		genpstage_MEMWB_genctrl_working = ap_uint<32>(0);
		gen204_cyclix_var = genpstage_MEMWB_genctrl_stalled_glbl;
		if (gen204_cyclix_var) {
			genpstage_MEMWB_genctrl_new = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_active = ap_uint<32>(1);
		}
		gen205_cyclix_var = ap_uint<1>(0);
		gen205_cyclix_var = (gen205_cyclix_var || gen204_cyclix_var);
		gen205_cyclix_var = !gen205_cyclix_var;
		if (gen205_cyclix_var) {
			genpstage_MEMWB_genctrl_active = genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY;
			genpstage_MEMWB_genctrl_new = genpstage_MEMWB_genctrl_active;
		}
		genpstage_MEMWB_genctrl_occupied = genpstage_MEMWB_genctrl_active;
		genpstage_MEMWB_genctrl_finish = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_flushreq = ap_uint<32>(0);
		gen206_cyclix_var = genpstage_MEMWB_genctrl_occupied;
		if (gen206_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen207_cyclix_var = genpstage_MEMWB_genctrl_new;
			if (gen207_cyclix_var) {
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_req;
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_req_done;
			genpstage_MEMWB_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].data_req_done;
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_rdy;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_wdata;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_req;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_addr;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_src;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].immediate;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].alu_result;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_req_cond;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].funct3;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].alu_ZF;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].curinstraddr_imm;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].alu_CF;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rs2_rdata;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_req;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_be;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_cmd;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].load_signext;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_source;
			// Acquiring mcopipe rdata
			gen208_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen208_cyclix_var) {
				gen209_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen210_cyclix_var = gen209_cyclix_var;
				if (gen210_cyclix_var) {
					gen211_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen212_cyclix_var = gen211_cyclix_var;
					if (gen212_cyclix_var) {
						gen213_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen364_pipex_mcopipe_rdata);
						gen214_cyclix_var = gen213_cyclix_var;
						if (gen214_cyclix_var) {
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
							genpstage_MEMWB_TRX_BUF = gen364_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen215_cyclix_var = genpstage_MEMWB_genpctrl_flushreq;
			if (gen215_cyclix_var) {
				genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		switch (genpstage_MEMWB_TRX_LOCAL) {
			case 0:
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.immediate;
				break;
			case 1:
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.alu_result;
				break;
		}
		gen320_pipex_var = genpstage_MEMWB_TRX_LOCAL.jump_req_cond;
		gen216_cyclix_var = gen320_pipex_var;
		if (gen216_cyclix_var) {
			switch (genpstage_MEMWB_TRX_LOCAL) {
				case 0:
					gen321_pipex_var = genpstage_MEMWB_TRX_LOCAL.alu_ZF;
					gen217_cyclix_var = gen321_pipex_var;
					if (gen217_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 1:
					gen322_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.alu_ZF;
					gen323_pipex_var = gen322_pipex_var;
					gen218_cyclix_var = gen323_pipex_var;
					if (gen218_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 4:
					gen324_pipex_var = genpstage_MEMWB_TRX_LOCAL.alu_CF;
					gen219_cyclix_var = gen324_pipex_var;
					if (gen219_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 5:
					gen325_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.alu_CF;
					gen326_pipex_var = gen325_pipex_var;
					gen220_cyclix_var = gen326_pipex_var;
					if (gen220_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 6:
					gen327_pipex_var = genpstage_MEMWB_TRX_LOCAL.alu_CF;
					gen221_cyclix_var = gen327_pipex_var;
					if (gen221_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 7:
					gen328_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.alu_CF;
					gen329_pipex_var = gen328_pipex_var;
					gen222_cyclix_var = gen329_pipex_var;
					if (gen222_cyclix_var) {
						genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.alu_result;
		genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.rs2_rdata;
		gen330_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.jump_req_done;
		gen331_pipex_var = gen330_pipex_var;
		gen223_cyclix_var = gen331_pipex_var;
		if (gen223_cyclix_var) {
			gen224_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen224_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = genpstage_MEMWB_TRX_LOCAL.jump_req;
			}
			gen225_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen225_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = genpstage_MEMWB_TRX_LOCAL.jump_vector;
			}
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
			gen226_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen226_cyclix_var) {
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
			}
		}
		gen332_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_req;
		gen227_cyclix_var = gen332_pipex_var;
		if (gen227_cyclix_var) {
			gen333_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.data_req_done;
			gen334_pipex_var = gen333_pipex_var;
			gen228_cyclix_var = gen334_pipex_var;
			if (gen228_cyclix_var) {
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_addr;
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_be;
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_wdata;
				gen229_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen229_cyclix_var) {
					gen230_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen231_cyclix_var = gen230_cyclix_var;
					if (gen231_cyclix_var) {
						gen365_pipex_req_struct = genpstage_MEMWB_TRX_LOCAL.mem_cmd;
						gen365_pipex_req_struct = genpstage_MEMWB_TRX_LOCAL.data_busreq;
						gen232_cyclix_var = genmcopipe_data_mem_req.write_nb(gen365_pipex_req_struct);
						gen233_cyclix_var = gen232_cyclix_var;
						if (gen233_cyclix_var) {
							gen335_pipex_var = ap_uint<32>(1);
							gen234_cyclix_var = !genpstage_MEMWB_TRX_LOCAL.mem_cmd;
							genpstage_MEMWB_TRX_BUF = gen234_cyclix_var;
							genpstage_MEMWB_TRX_BUF = genmcopipe_data_mem_wr_ptr;
							genpstage_MEMWB_TRX_BUF = ap_uint<1>(0);
							gen235_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
							if (gen235_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEMWB_TRX_LOCAL = gen335_pipex_var;
				gen236_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen236_cyclix_var) {
					genpstage_MEMWB_TRX_BUF = gen335_pipex_var;
				}
			}
			gen336_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.data_req_done;
			gen337_pipex_var = gen336_pipex_var;
			gen237_cyclix_var = gen337_pipex_var;
			if (gen237_cyclix_var) {
				gen238_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen238_cyclix_var) {
					genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			}
		}
		gen338_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_req;
		gen239_cyclix_var = gen338_pipex_var;
		if (gen239_cyclix_var) {
			gen339_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.mem_cmd;
			gen340_pipex_var = gen339_pipex_var;
			gen240_cyclix_var = gen340_pipex_var;
			if (gen240_cyclix_var) {
				gen241_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				if (gen241_cyclix_var) {
					genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				}
				gen341_pipex_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				gen342_pipex_var = gen341_pipex_var;
				gen242_cyclix_var = gen342_pipex_var;
				if (gen242_cyclix_var) {
					genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
				}
				gen343_pipex_var = ap_uint<1>(0);
				gen343_pipex_var = (gen343_pipex_var || gen342_pipex_var);
				gen343_pipex_var = !gen343_pipex_var;
				gen243_cyclix_var = gen343_pipex_var;
				if (gen243_cyclix_var) {
					gen244_cyclix_var = genpstage_MEMWB_genctrl_active;
					if (gen244_cyclix_var) {
						genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		gen344_pipex_var = (genpstage_MEMWB_TRX_LOCAL.mem_be == ap_uint<32>(1));
		gen345_pipex_var = gen344_pipex_var;
		gen245_cyclix_var = gen345_pipex_var;
		if (gen245_cyclix_var) {
			gen346_pipex_var = genpstage_MEMWB_TRX_LOCAL.load_signext;
			gen246_cyclix_var = gen346_pipex_var;
			if (gen246_cyclix_var) {
				gen347_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0];
				gen348_pipex_var = gen347_pipex_var[7];
				gen349_pipex_var = gen348_pipex_var.concat((ap_uint<31>)gen348_pipex_var.concat((ap_uint<30>)gen348_pipex_var.concat((ap_uint<29>)gen348_pipex_var.concat((ap_uint<28>)gen348_pipex_var.concat((ap_uint<27>)gen348_pipex_var.concat((ap_uint<26>)gen348_pipex_var.concat((ap_uint<25>)gen348_pipex_var.concat((ap_uint<24>)gen348_pipex_var.concat((ap_uint<23>)gen348_pipex_var.concat((ap_uint<22>)gen348_pipex_var.concat((ap_uint<21>)gen348_pipex_var.concat((ap_uint<20>)gen348_pipex_var.concat((ap_uint<19>)gen348_pipex_var.concat((ap_uint<18>)gen348_pipex_var.concat((ap_uint<17>)gen348_pipex_var.concat((ap_uint<16>)gen348_pipex_var.concat((ap_uint<15>)gen348_pipex_var.concat((ap_uint<14>)gen348_pipex_var.concat((ap_uint<13>)gen348_pipex_var.concat((ap_uint<12>)gen348_pipex_var.concat((ap_uint<11>)gen348_pipex_var.concat((ap_uint<10>)gen348_pipex_var.concat((ap_uint<9>)gen348_pipex_var.concat((ap_uint<8>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0]))))))))))))))))))))))));
				genpstage_MEMWB_TRX_LOCAL = gen349_pipex_var;
			}
			gen350_pipex_var = ap_uint<1>(0);
			gen350_pipex_var = (gen350_pipex_var || gen346_pipex_var);
			gen350_pipex_var = !gen350_pipex_var;
			gen247_cyclix_var = gen350_pipex_var;
			if (gen247_cyclix_var) {
				gen351_pipex_var = ap_uint<24>(0).concat((ap_uint<8>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0]);
				genpstage_MEMWB_TRX_LOCAL = gen351_pipex_var;
			}
		}
		gen352_pipex_var = (genpstage_MEMWB_TRX_LOCAL.mem_be == ap_uint<32>(3));
		gen353_pipex_var = gen352_pipex_var;
		gen248_cyclix_var = gen353_pipex_var;
		if (gen248_cyclix_var) {
			gen354_pipex_var = genpstage_MEMWB_TRX_LOCAL.load_signext;
			gen249_cyclix_var = gen354_pipex_var;
			if (gen249_cyclix_var) {
				gen355_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0];
				gen356_pipex_var = gen355_pipex_var[15];
				gen357_pipex_var = gen356_pipex_var.concat((ap_uint<31>)gen356_pipex_var.concat((ap_uint<30>)gen356_pipex_var.concat((ap_uint<29>)gen356_pipex_var.concat((ap_uint<28>)gen356_pipex_var.concat((ap_uint<27>)gen356_pipex_var.concat((ap_uint<26>)gen356_pipex_var.concat((ap_uint<25>)gen356_pipex_var.concat((ap_uint<24>)gen356_pipex_var.concat((ap_uint<23>)gen356_pipex_var.concat((ap_uint<22>)gen356_pipex_var.concat((ap_uint<21>)gen356_pipex_var.concat((ap_uint<20>)gen356_pipex_var.concat((ap_uint<19>)gen356_pipex_var.concat((ap_uint<18>)gen356_pipex_var.concat((ap_uint<17>)gen356_pipex_var.concat((ap_uint<16>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0]))))))))))))))));
				genpstage_MEMWB_TRX_LOCAL = gen357_pipex_var;
			}
			gen358_pipex_var = ap_uint<1>(0);
			gen358_pipex_var = (gen358_pipex_var || gen354_pipex_var);
			gen358_pipex_var = !gen358_pipex_var;
			gen250_cyclix_var = gen358_pipex_var;
			if (gen250_cyclix_var) {
				gen359_pipex_var = ap_uint<16>(0).concat((ap_uint<16>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0]);
				genpstage_MEMWB_TRX_LOCAL = gen359_pipex_var;
			}
		}
		gen360_pipex_var = (genpstage_MEMWB_TRX_LOCAL.rd_source == ap_uint<32>(5));
		gen361_pipex_var = gen360_pipex_var;
		gen251_cyclix_var = gen361_pipex_var;
		if (gen251_cyclix_var) {
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_rdata;
		}
		gen362_pipex_var = (genpstage_MEMWB_TRX_LOCAL.rd_req && genpstage_MEMWB_TRX_LOCAL.rd_rdy);
		gen363_pipex_var = gen362_pipex_var;
		gen252_cyclix_var = gen363_pipex_var;
		if (gen252_cyclix_var) {
			genpsticky_glbl_regfile = genpstage_MEMWB_TRX_LOCAL.rd_wdata;
		}
		// Processing of next pstage busyness
		// pctrl_finish and pctrl_succ formation
		gen253_cyclix_var = genpstage_MEMWB_genctrl_stalled_glbl;
		if (gen253_cyclix_var) {
			genpstage_MEMWB_genctrl_finish = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_succ = ap_uint<32>(0);
		}
		gen254_cyclix_var = ap_uint<1>(0);
		gen254_cyclix_var = (gen254_cyclix_var || gen253_cyclix_var);
		gen254_cyclix_var = !gen254_cyclix_var;
		if (gen254_cyclix_var) {
			genpstage_MEMWB_genctrl_finish = genpstage_MEMWB_genctrl_occupied;
			genpstage_MEMWB_genctrl_succ = genpstage_MEMWB_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen255_cyclix_var = genpstage_MEMWB_genctrl_finish;
		if (gen255_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen256_cyclix_var = genpstage_MEMWB_genctrl_succ;
			if (gen256_cyclix_var) {
			}
			genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF_COUNTER = (genpstage_MEMWB_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen257_cyclix_var = ~genpstage_MEMWB_TRX_BUF_COUNTER_FULL;
		genpstage_MEMWB_genctrl_rdy = gen257_cyclix_var;
		genpstage_MEMWB_genctrl_working = (genpstage_MEMWB_genctrl_succ | genpstage_MEMWB_genctrl_stalled_glbl);
		// #### Stage processing: EXEC ####
		genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genctrl_working = ap_uint<32>(0);
		gen258_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen258_cyclix_var) {
			genpstage_EXEC_genctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(1);
		}
		gen259_cyclix_var = ap_uint<1>(0);
		gen259_cyclix_var = (gen259_cyclix_var || gen258_cyclix_var);
		gen259_cyclix_var = !gen259_cyclix_var;
		if (gen259_cyclix_var) {
			genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
			genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		}
		genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
		genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEMWB_genpctrl_flushreq);
		gen260_cyclix_var = genpstage_EXEC_genctrl_occupied;
		if (gen260_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen261_cyclix_var = genpstage_EXEC_genctrl_new;
			if (gen261_cyclix_var) {
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_mcause;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_recv;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_src;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].immediate;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_req;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mret_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_opcode;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_source;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].csr_rdata;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].funct3;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_cmd;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_be;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].load_signext;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
			// Acquiring mcopipe rdata
			// Pipeline flush processing
			gen262_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen262_cyclix_var) {
				genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen285_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen263_cyclix_var = gen285_pipex_var;
		if (gen263_cyclix_var) {
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		gen286_pipex_var = genpsticky_glbl_MIRQEN;
		gen264_cyclix_var = gen286_pipex_var;
		if (gen264_cyclix_var) {
			gen287_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen288_pipex_var = gen287_pipex_var;
			gen265_cyclix_var = gen288_pipex_var;
			if (gen265_cyclix_var) {
				gen266_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen266_cyclix_var) {
					gen267_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_TRX_LOCAL);
					gen289_pipex_var = gen267_cyclix_var;
				}
				genpstage_EXEC_TRX_LOCAL = gen289_pipex_var;
				gen268_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen268_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen289_pipex_var;
				}
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				gen269_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen269_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
			}
			gen290_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen270_cyclix_var = gen290_pipex_var;
			if (gen270_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(128);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				gen271_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen271_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(0);
				}
				gen272_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen272_cyclix_var) {
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
				gen273_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen273_cyclix_var) {
					genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				}
			}
		}
		gen291_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
		gen274_cyclix_var = gen291_pipex_var;
		if (gen274_cyclix_var) {
			gen275_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen275_cyclix_var) {
				genpsticky_glbl_MIRQEN = ap_uint<32>(1);
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
		gen292_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
		gen276_cyclix_var = gen292_pipex_var;
		if (gen276_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					gen293_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen293_pipex_var;
					break;
				case 1:
					gen294_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen294_pipex_var;
					break;
				case 2:
					gen295_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen295_pipex_var;
					break;
				case 3:
					gen296_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen296_pipex_var;
					break;
				case 4:
					gen297_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen297_pipex_var;
					break;
				case 5:
					gen298_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]);
					gen299_pipex_var = (gen298_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen299_pipex_var;
					break;
				case 6:
					gen300_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
					gen301_pipex_var = gen300_pipex_var[31];
					gen302_pipex_var = gen301_pipex_var.concat((ap_uint<63>)gen301_pipex_var.concat((ap_uint<62>)gen301_pipex_var.concat((ap_uint<61>)gen301_pipex_var.concat((ap_uint<60>)gen301_pipex_var.concat((ap_uint<59>)gen301_pipex_var.concat((ap_uint<58>)gen301_pipex_var.concat((ap_uint<57>)gen301_pipex_var.concat((ap_uint<56>)gen301_pipex_var.concat((ap_uint<55>)gen301_pipex_var.concat((ap_uint<54>)gen301_pipex_var.concat((ap_uint<53>)gen301_pipex_var.concat((ap_uint<52>)gen301_pipex_var.concat((ap_uint<51>)gen301_pipex_var.concat((ap_uint<50>)gen301_pipex_var.concat((ap_uint<49>)gen301_pipex_var.concat((ap_uint<48>)gen301_pipex_var.concat((ap_uint<47>)gen301_pipex_var.concat((ap_uint<46>)gen301_pipex_var.concat((ap_uint<45>)gen301_pipex_var.concat((ap_uint<44>)gen301_pipex_var.concat((ap_uint<43>)gen301_pipex_var.concat((ap_uint<42>)gen301_pipex_var.concat((ap_uint<41>)gen301_pipex_var.concat((ap_uint<40>)gen301_pipex_var.concat((ap_uint<39>)gen301_pipex_var.concat((ap_uint<38>)gen301_pipex_var.concat((ap_uint<37>)gen301_pipex_var.concat((ap_uint<36>)gen301_pipex_var.concat((ap_uint<35>)gen301_pipex_var.concat((ap_uint<34>)gen301_pipex_var.concat((ap_uint<33>)gen301_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]))))))))))))))))))))))))))))))));
					gen303_pipex_var = (gen302_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen303_pipex_var;
					break;
				case 7:
					gen304_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen304_pipex_var;
					break;
				case 8:
					gen305_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
					gen306_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen305_pipex_var);
					genpstage_EXEC_TRX_LOCAL = gen306_pipex_var;
					break;
			}
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
			gen307_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
			gen308_pipex_var = ~gen307_pipex_var;
			genpstage_EXEC_TRX_LOCAL = gen308_pipex_var;
			gen309_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
			gen310_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
			gen311_pipex_var = (gen309_pipex_var & gen310_pipex_var);
			gen312_pipex_var = (gen311_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
			gen313_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
			gen314_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
			gen315_pipex_var = (gen314_pipex_var & gen313_pipex_var);
			gen316_pipex_var = (gen312_pipex_var | gen315_pipex_var);
			genpstage_EXEC_TRX_LOCAL = gen316_pipex_var;
			gen317_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
			gen277_cyclix_var = gen317_pipex_var;
			if (gen277_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
			}
			gen318_pipex_var = ap_uint<1>(0);
			gen318_pipex_var = (gen318_pipex_var || gen317_pipex_var);
			gen318_pipex_var = !gen318_pipex_var;
			gen278_cyclix_var = gen318_pipex_var;
			if (gen278_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
			}
		}
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 0:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
		}
		gen319_pipex_var = (genpstage_EXEC_TRX_LOCAL.curinstr_addr + genpstage_EXEC_TRX_LOCAL.immediate);
		genpstage_EXEC_TRX_LOCAL = gen319_pipex_var;
		// Processing of next pstage busyness
		gen279_cyclix_var = ~genpstage_MEMWB_genctrl_rdy;
		gen280_cyclix_var = gen279_cyclix_var;
		if (gen280_cyclix_var) {
			gen281_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen281_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen282_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen282_cyclix_var) {
			genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		}
		gen283_cyclix_var = ap_uint<1>(0);
		gen283_cyclix_var = (gen283_cyclix_var || gen282_cyclix_var);
		gen283_cyclix_var = !gen283_cyclix_var;
		if (gen283_cyclix_var) {
			genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
			genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen284_cyclix_var = genpstage_EXEC_genctrl_finish;
		if (gen284_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen285_cyclix_var = genpstage_EXEC_genctrl_succ;
			if (gen285_cyclix_var) {
				gen286_cyclix_var = genpstage_MEMWB_genctrl_rdy;
				if (gen286_cyclix_var) {
					// propagating transaction context
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_addr;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.jump_src;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.immediate;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.alu_result;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.funct3;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.alu_ZF;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.alu_CF;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_be;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_cmd;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.load_signext;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_source;
					genpstage_MEMWB_TRX_BUF = genpstage_MEMWB_push_trx;
					genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_MEMWB_TRX_BUF_COUNTER = (genpstage_MEMWB_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen287_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		genpstage_EXEC_genctrl_rdy = gen287_cyclix_var;
		genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
		// #### Stage processing: IDECODE ####
		genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_working = ap_uint<32>(0);
		gen288_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen288_cyclix_var) {
			genpstage_IDECODE_genctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(1);
		}
		gen289_cyclix_var = ap_uint<1>(0);
		gen289_cyclix_var = (gen289_cyclix_var || gen288_cyclix_var);
		gen289_cyclix_var = !gen289_cyclix_var;
		if (gen289_cyclix_var) {
			genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		}
		genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
		genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen290_cyclix_var = genpstage_IDECODE_genctrl_occupied;
		if (gen290_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen291_cyclix_var = genpstage_IDECODE_genctrl_new;
			if (gen291_cyclix_var) {
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen292_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen292_cyclix_var) {
				gen293_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen294_cyclix_var = gen293_cyclix_var;
				if (gen294_cyclix_var) {
					gen295_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen296_cyclix_var = gen295_cyclix_var;
					if (gen296_cyclix_var) {
						gen297_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen366_pipex_mcopipe_rdata);
						gen298_cyclix_var = gen297_cyclix_var;
						if (gen298_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(1);
							genpstage_IDECODE_TRX_BUF = gen366_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen299_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen299_cyclix_var) {
				genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen191_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen300_cyclix_var = gen191_pipex_var;
		if (gen300_cyclix_var) {
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		gen301_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		if (gen301_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		}
		gen192_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		gen193_pipex_var = ~gen192_pipex_var;
		gen194_pipex_var = gen193_pipex_var;
		gen302_cyclix_var = gen194_pipex_var;
		if (gen302_cyclix_var) {
			gen303_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen303_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[6:0];
		genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[11:7];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[14:12];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[27:24];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[23:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		gen195_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		gen196_pipex_var = gen195_pipex_var[31];
		gen197_pipex_var = gen196_pipex_var.concat((ap_uint<31>)gen196_pipex_var.concat((ap_uint<30>)gen196_pipex_var.concat((ap_uint<29>)gen196_pipex_var.concat((ap_uint<28>)gen196_pipex_var.concat((ap_uint<27>)gen196_pipex_var.concat((ap_uint<26>)gen196_pipex_var.concat((ap_uint<25>)gen196_pipex_var.concat((ap_uint<24>)gen196_pipex_var.concat((ap_uint<23>)gen196_pipex_var.concat((ap_uint<22>)gen196_pipex_var.concat((ap_uint<21>)gen196_pipex_var.concat((ap_uint<20>)gen196_pipex_var.concat((ap_uint<19>)gen196_pipex_var.concat((ap_uint<18>)gen196_pipex_var.concat((ap_uint<17>)gen196_pipex_var.concat((ap_uint<16>)gen196_pipex_var.concat((ap_uint<15>)gen196_pipex_var.concat((ap_uint<14>)gen196_pipex_var.concat((ap_uint<13>)gen196_pipex_var.concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[31:20]))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen197_pipex_var;
		gen198_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:7]);
		gen199_pipex_var = gen198_pipex_var[11];
		gen200_pipex_var = gen199_pipex_var.concat((ap_uint<31>)gen199_pipex_var.concat((ap_uint<30>)gen199_pipex_var.concat((ap_uint<29>)gen199_pipex_var.concat((ap_uint<28>)gen199_pipex_var.concat((ap_uint<27>)gen199_pipex_var.concat((ap_uint<26>)gen199_pipex_var.concat((ap_uint<25>)gen199_pipex_var.concat((ap_uint<24>)gen199_pipex_var.concat((ap_uint<23>)gen199_pipex_var.concat((ap_uint<22>)gen199_pipex_var.concat((ap_uint<21>)gen199_pipex_var.concat((ap_uint<20>)gen199_pipex_var.concat((ap_uint<19>)gen199_pipex_var.concat((ap_uint<18>)gen199_pipex_var.concat((ap_uint<17>)gen199_pipex_var.concat((ap_uint<16>)gen199_pipex_var.concat((ap_uint<15>)gen199_pipex_var.concat((ap_uint<14>)gen199_pipex_var.concat((ap_uint<13>)gen199_pipex_var.concat((ap_uint<12>)gen198_pipex_var))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen200_pipex_var;
		gen201_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[7].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:8].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen202_pipex_var = gen201_pipex_var[12];
		gen203_pipex_var = gen202_pipex_var.concat((ap_uint<31>)gen202_pipex_var.concat((ap_uint<30>)gen202_pipex_var.concat((ap_uint<29>)gen202_pipex_var.concat((ap_uint<28>)gen202_pipex_var.concat((ap_uint<27>)gen202_pipex_var.concat((ap_uint<26>)gen202_pipex_var.concat((ap_uint<25>)gen202_pipex_var.concat((ap_uint<24>)gen202_pipex_var.concat((ap_uint<23>)gen202_pipex_var.concat((ap_uint<22>)gen202_pipex_var.concat((ap_uint<21>)gen202_pipex_var.concat((ap_uint<20>)gen202_pipex_var.concat((ap_uint<19>)gen202_pipex_var.concat((ap_uint<18>)gen202_pipex_var.concat((ap_uint<17>)gen202_pipex_var.concat((ap_uint<16>)gen202_pipex_var.concat((ap_uint<15>)gen202_pipex_var.concat((ap_uint<14>)gen202_pipex_var.concat((ap_uint<13>)gen201_pipex_var)))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen203_pipex_var;
		gen204_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:12].concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_TRX_LOCAL = gen204_pipex_var;
		gen205_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<20>)genpstage_IDECODE_TRX_LOCAL.instr_code[19:12].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[20].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:21].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen206_pipex_var = gen205_pipex_var[20];
		gen207_pipex_var = gen206_pipex_var.concat((ap_uint<31>)gen206_pipex_var.concat((ap_uint<30>)gen206_pipex_var.concat((ap_uint<29>)gen206_pipex_var.concat((ap_uint<28>)gen206_pipex_var.concat((ap_uint<27>)gen206_pipex_var.concat((ap_uint<26>)gen206_pipex_var.concat((ap_uint<25>)gen206_pipex_var.concat((ap_uint<24>)gen206_pipex_var.concat((ap_uint<23>)gen206_pipex_var.concat((ap_uint<22>)gen206_pipex_var.concat((ap_uint<21>)gen205_pipex_var)))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen207_pipex_var;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 55:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 23:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 111:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_J;
				break;
			case 103:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 99:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_B;
				gen208_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(6));
				gen209_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(7));
				gen210_pipex_var = (gen208_pipex_var | gen209_pipex_var);
				gen211_pipex_var = gen210_pipex_var;
				gen304_cyclix_var = gen211_pipex_var;
				if (gen304_cyclix_var) {
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 35:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_S;
				break;
			case 19:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen212_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen212_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen213_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen305_cyclix_var = gen213_pipex_var;
						if (gen305_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen214_pipex_var = ap_uint<1>(0);
						gen214_pipex_var = (gen214_pipex_var || gen213_pipex_var);
						gen214_pipex_var = !gen214_pipex_var;
						gen306_cyclix_var = gen214_pipex_var;
						if (gen306_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen215_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen215_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen216_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen307_cyclix_var = gen216_pipex_var;
						if (gen307_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen217_pipex_var = ap_uint<1>(0);
						gen217_pipex_var = (gen217_pipex_var || gen216_pipex_var);
						gen217_pipex_var = !gen217_pipex_var;
						gen308_cyclix_var = gen217_pipex_var;
						if (gen308_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen218_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen309_cyclix_var = gen218_pipex_var;
						if (gen309_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen219_pipex_var = ap_uint<1>(0);
						gen219_pipex_var = (gen219_pipex_var || gen218_pipex_var);
						gen219_pipex_var = !gen219_pipex_var;
						gen310_cyclix_var = gen219_pipex_var;
						if (gen310_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen220_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[20];
						gen311_cyclix_var = gen220_pipex_var;
						if (gen311_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen221_pipex_var = ap_uint<1>(0);
						gen221_pipex_var = (gen221_pipex_var || gen220_pipex_var);
						gen221_pipex_var = !gen221_pipex_var;
						gen312_cyclix_var = gen221_pipex_var;
						if (gen312_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen222_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen222_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen223_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen223_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen224_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen224_pipex_var;
						break;
				}
				break;
		}
		gen225_pipex_var = genpstage_IDECODE_TRX_LOCAL.mem_req;
		gen313_cyclix_var = gen225_pipex_var;
		if (gen313_cyclix_var) {
			switch (genpstage_IDECODE_TRX_LOCAL) {
				case 0:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 2:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					break;
			}
		}
		gen226_pipex_var = (genpstage_IDECODE_TRX_LOCAL.instr_code == ap_uint<32>(807403635));
		gen227_pipex_var = gen226_pipex_var;
		gen314_cyclix_var = gen227_pipex_var;
		if (gen314_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_MRETADDR;
		}
		gen228_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rd_addr == ap_uint<32>(0));
		gen229_pipex_var = gen228_pipex_var;
		gen315_cyclix_var = gen229_pipex_var;
		if (gen315_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen230_pipex_var = gen112_cyclix_readPrev[1];
		gen230_pipex_var = gen112_cyclix_readPrev[2];
		gen230_pipex_var = gen112_cyclix_readPrev[3];
		gen230_pipex_var = gen112_cyclix_readPrev[4];
		gen230_pipex_var = gen112_cyclix_readPrev[5];
		gen230_pipex_var = gen112_cyclix_readPrev[6];
		gen230_pipex_var = gen112_cyclix_readPrev[7];
		gen230_pipex_var = gen112_cyclix_readPrev[8];
		gen230_pipex_var = gen112_cyclix_readPrev[9];
		gen230_pipex_var = gen112_cyclix_readPrev[10];
		gen230_pipex_var = gen112_cyclix_readPrev[11];
		gen230_pipex_var = gen112_cyclix_readPrev[12];
		gen230_pipex_var = gen112_cyclix_readPrev[13];
		gen230_pipex_var = gen112_cyclix_readPrev[14];
		gen230_pipex_var = gen112_cyclix_readPrev[15];
		gen230_pipex_var = gen112_cyclix_readPrev[16];
		gen230_pipex_var = gen112_cyclix_readPrev[17];
		gen230_pipex_var = gen112_cyclix_readPrev[18];
		gen230_pipex_var = gen112_cyclix_readPrev[19];
		gen230_pipex_var = gen112_cyclix_readPrev[20];
		gen230_pipex_var = gen112_cyclix_readPrev[21];
		gen230_pipex_var = gen112_cyclix_readPrev[22];
		gen230_pipex_var = gen112_cyclix_readPrev[23];
		gen230_pipex_var = gen112_cyclix_readPrev[24];
		gen230_pipex_var = gen112_cyclix_readPrev[25];
		gen230_pipex_var = gen112_cyclix_readPrev[26];
		gen230_pipex_var = gen112_cyclix_readPrev[27];
		gen230_pipex_var = gen112_cyclix_readPrev[28];
		gen230_pipex_var = gen112_cyclix_readPrev[29];
		gen230_pipex_var = gen112_cyclix_readPrev[30];
		gen230_pipex_var = gen112_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen230_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs1_addr];
		gen231_pipex_var = gen112_cyclix_readPrev[1];
		gen231_pipex_var = gen112_cyclix_readPrev[2];
		gen231_pipex_var = gen112_cyclix_readPrev[3];
		gen231_pipex_var = gen112_cyclix_readPrev[4];
		gen231_pipex_var = gen112_cyclix_readPrev[5];
		gen231_pipex_var = gen112_cyclix_readPrev[6];
		gen231_pipex_var = gen112_cyclix_readPrev[7];
		gen231_pipex_var = gen112_cyclix_readPrev[8];
		gen231_pipex_var = gen112_cyclix_readPrev[9];
		gen231_pipex_var = gen112_cyclix_readPrev[10];
		gen231_pipex_var = gen112_cyclix_readPrev[11];
		gen231_pipex_var = gen112_cyclix_readPrev[12];
		gen231_pipex_var = gen112_cyclix_readPrev[13];
		gen231_pipex_var = gen112_cyclix_readPrev[14];
		gen231_pipex_var = gen112_cyclix_readPrev[15];
		gen231_pipex_var = gen112_cyclix_readPrev[16];
		gen231_pipex_var = gen112_cyclix_readPrev[17];
		gen231_pipex_var = gen112_cyclix_readPrev[18];
		gen231_pipex_var = gen112_cyclix_readPrev[19];
		gen231_pipex_var = gen112_cyclix_readPrev[20];
		gen231_pipex_var = gen112_cyclix_readPrev[21];
		gen231_pipex_var = gen112_cyclix_readPrev[22];
		gen231_pipex_var = gen112_cyclix_readPrev[23];
		gen231_pipex_var = gen112_cyclix_readPrev[24];
		gen231_pipex_var = gen112_cyclix_readPrev[25];
		gen231_pipex_var = gen112_cyclix_readPrev[26];
		gen231_pipex_var = gen112_cyclix_readPrev[27];
		gen231_pipex_var = gen112_cyclix_readPrev[28];
		gen231_pipex_var = gen112_cyclix_readPrev[29];
		gen231_pipex_var = gen112_cyclix_readPrev[30];
		gen231_pipex_var = gen112_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen231_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs2_addr];
		gen232_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs1_addr == ap_uint<32>(0));
		gen233_pipex_var = gen232_pipex_var;
		gen317_cyclix_var = gen233_pipex_var;
		if (gen317_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen234_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs2_addr == ap_uint<32>(0));
		gen235_pipex_var = gen234_pipex_var;
		gen318_cyclix_var = gen235_pipex_var;
		if (gen318_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen236_pipex_var = genpstage_IDECODE_TRX_LOCAL.csrreq;
		gen319_cyclix_var = gen236_pipex_var;
		if (gen319_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_CSR_MCAUSE;
		}
		gen237_pipex_var = genpstage_MEMWB_genctrl_working;
		gen238_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_req;
		gen239_pipex_var = (gen237_pipex_var & gen238_pipex_var);
		gen240_pipex_var = gen239_pipex_var;
		gen320_cyclix_var = gen240_pipex_var;
		if (gen320_cyclix_var) {
			gen241_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen321_cyclix_var = gen241_pipex_var;
			if (gen321_cyclix_var) {
				gen242_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_addr;
				gen243_pipex_var = (gen242_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen244_pipex_var = gen243_pipex_var;
				gen322_cyclix_var = gen244_pipex_var;
				if (gen322_cyclix_var) {
					gen245_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_rdy;
					gen246_pipex_var = gen245_pipex_var;
					gen323_cyclix_var = gen246_pipex_var;
					if (gen323_cyclix_var) {
						gen247_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen247_pipex_var;
						gen324_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen324_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen247_pipex_var;
						}
					}
					gen248_pipex_var = ap_uint<1>(0);
					gen248_pipex_var = (gen248_pipex_var || gen246_pipex_var);
					gen248_pipex_var = !gen248_pipex_var;
					gen325_cyclix_var = gen248_pipex_var;
					if (gen325_cyclix_var) {
						gen326_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen326_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen249_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen327_cyclix_var = gen249_pipex_var;
			if (gen327_cyclix_var) {
				gen250_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_addr;
				gen251_pipex_var = (gen250_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen252_pipex_var = gen251_pipex_var;
				gen328_cyclix_var = gen252_pipex_var;
				if (gen328_cyclix_var) {
					gen253_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_rdy;
					gen254_pipex_var = gen253_pipex_var;
					gen329_cyclix_var = gen254_pipex_var;
					if (gen329_cyclix_var) {
						gen255_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen255_pipex_var;
						gen330_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen330_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen255_pipex_var;
						}
					}
					gen256_pipex_var = ap_uint<1>(0);
					gen256_pipex_var = (gen256_pipex_var || gen254_pipex_var);
					gen256_pipex_var = !gen256_pipex_var;
					gen331_cyclix_var = gen256_pipex_var;
					if (gen331_cyclix_var) {
						gen332_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen332_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen257_pipex_var = genpstage_EXEC_genctrl_working;
		gen258_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_req;
		gen259_pipex_var = (gen257_pipex_var & gen258_pipex_var);
		gen260_pipex_var = gen259_pipex_var;
		gen333_cyclix_var = gen260_pipex_var;
		if (gen333_cyclix_var) {
			gen261_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen334_cyclix_var = gen261_pipex_var;
			if (gen334_cyclix_var) {
				gen262_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen263_pipex_var = (gen262_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen264_pipex_var = gen263_pipex_var;
				gen335_cyclix_var = gen264_pipex_var;
				if (gen335_cyclix_var) {
					gen265_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen266_pipex_var = gen265_pipex_var;
					gen336_cyclix_var = gen266_pipex_var;
					if (gen336_cyclix_var) {
						gen267_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen267_pipex_var;
						gen337_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen337_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen267_pipex_var;
						}
					}
					gen268_pipex_var = ap_uint<1>(0);
					gen268_pipex_var = (gen268_pipex_var || gen266_pipex_var);
					gen268_pipex_var = !gen268_pipex_var;
					gen338_cyclix_var = gen268_pipex_var;
					if (gen338_cyclix_var) {
						gen339_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen339_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen269_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen340_cyclix_var = gen269_pipex_var;
			if (gen340_cyclix_var) {
				gen270_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen271_pipex_var = (gen270_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen272_pipex_var = gen271_pipex_var;
				gen341_cyclix_var = gen272_pipex_var;
				if (gen341_cyclix_var) {
					gen273_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen274_pipex_var = gen273_pipex_var;
					gen342_cyclix_var = gen274_pipex_var;
					if (gen342_cyclix_var) {
						gen275_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen275_pipex_var;
						gen343_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen343_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen275_pipex_var;
						}
					}
					gen276_pipex_var = ap_uint<1>(0);
					gen276_pipex_var = (gen276_pipex_var || gen274_pipex_var);
					gen276_pipex_var = !gen276_pipex_var;
					gen344_cyclix_var = gen276_pipex_var;
					if (gen344_cyclix_var) {
						gen345_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen345_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs1_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
				break;
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
				break;
		}
		gen277_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
		gen346_cyclix_var = gen277_pipex_var;
		if (gen346_cyclix_var) {
			gen278_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen278_pipex_var;
			gen279_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen279_pipex_var;
		}
		gen280_pipex_var = ap_uint<1>(0);
		gen280_pipex_var = (gen280_pipex_var || gen277_pipex_var);
		gen280_pipex_var = !gen280_pipex_var;
		gen347_cyclix_var = gen280_pipex_var;
		if (gen347_cyclix_var) {
			gen281_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen282_pipex_var = gen281_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen282_pipex_var;
			gen283_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen284_pipex_var = gen283_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen284_pipex_var;
		}
		// Processing of next pstage busyness
		gen348_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
		gen349_cyclix_var = gen348_cyclix_var;
		if (gen349_cyclix_var) {
			gen350_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen350_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen351_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen351_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		}
		gen352_cyclix_var = ap_uint<1>(0);
		gen352_cyclix_var = (gen352_cyclix_var || gen351_cyclix_var);
		gen352_cyclix_var = !gen352_cyclix_var;
		if (gen352_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
			genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen353_cyclix_var = genpstage_IDECODE_genctrl_finish;
		if (gen353_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen354_cyclix_var = genpstage_IDECODE_genctrl_succ;
			if (gen354_cyclix_var) {
				gen355_cyclix_var = genpstage_EXEC_genctrl_rdy;
				if (gen355_cyclix_var) {
					// propagating transaction context
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mret_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_opcode;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_source;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.immediate;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.nextinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_src;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req_cond;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.funct3;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_be;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_cmd;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.load_signext;
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen356_cyclix_var = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		genpstage_IDECODE_genctrl_rdy = gen356_cyclix_var;
		genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
		// #### Stage processing: IFETCH ####
		genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_working = ap_uint<32>(0);
		gen357_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen357_cyclix_var) {
			genpstage_IFETCH_genctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
		}
		gen358_cyclix_var = ap_uint<1>(0);
		gen358_cyclix_var = (gen358_cyclix_var || gen357_cyclix_var);
		gen358_cyclix_var = !gen358_cyclix_var;
		if (gen358_cyclix_var) {
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
			genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		}
		genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
		genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen359_cyclix_var = genpstage_IFETCH_genctrl_occupied;
		if (gen359_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen360_cyclix_var = genpstage_IFETCH_genctrl_new;
			if (gen360_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
			genpstage_IFETCH_TRX_LOCAL = '{default:ap_uint<32>(0)};
			// Acquiring mcopipe rdata
			gen361_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen361_cyclix_var) {
				gen362_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen363_cyclix_var = gen362_cyclix_var;
				if (gen363_cyclix_var) {
					gen364_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen365_cyclix_var = gen364_cyclix_var;
					if (gen365_cyclix_var) {
						gen366_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen367_pipex_mcopipe_rdata);
						gen367_cyclix_var = gen366_cyclix_var;
						if (gen367_cyclix_var) {
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(1);
							genpstage_IFETCH_TRX_BUF = gen367_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen368_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen368_cyclix_var) {
			}
		}
		// Saving succ targets
		gen182_pipex_succbuf = genpsticky_glbl_pc;
		// Generating payload
		gen183_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen369_cyclix_var = gen183_pipex_var;
		if (gen369_cyclix_var) {
			gen370_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen370_cyclix_var) {
				genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			}
			gen371_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen371_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_TRX_LOCAL = genpsticky_glbl_pc;
		gen184_pipex_var = (genpstage_IFETCH_TRX_LOCAL.curinstr_addr + ap_uint<32>(4));
		genpstage_IFETCH_TRX_LOCAL = gen184_pipex_var;
		gen181_pipex_succreq = ap_uint<32>(1);
		gen182_pipex_succbuf = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
		gen185_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen372_cyclix_var = gen185_pipex_var;
		if (gen372_cyclix_var) {
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			gen373_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen373_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(15);
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
		gen186_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen187_pipex_var = gen186_pipex_var;
		gen374_cyclix_var = gen187_pipex_var;
		if (gen374_cyclix_var) {
			gen375_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen375_cyclix_var) {
				gen376_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen377_cyclix_var = gen376_cyclix_var;
				if (gen377_cyclix_var) {
					gen368_pipex_req_struct = ap_uint<1>(0);
					gen368_pipex_req_struct = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
					gen378_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen368_pipex_req_struct);
					gen379_cyclix_var = gen378_cyclix_var;
					if (gen379_cyclix_var) {
						gen188_pipex_var = ap_uint<32>(1);
						gen380_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_TRX_BUF = gen380_cyclix_var;
						genpstage_IFETCH_TRX_BUF = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_TRX_BUF = ap_uint<1>(0);
						gen381_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
						if (gen381_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_TRX_LOCAL = gen188_pipex_var;
			gen382_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen382_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = gen188_pipex_var;
			}
		}
		gen189_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen190_pipex_var = gen189_pipex_var;
		gen383_cyclix_var = gen190_pipex_var;
		if (gen383_cyclix_var) {
			gen384_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen384_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// Processing of next pstage busyness
		gen385_cyclix_var = ~genpstage_IDECODE_genctrl_rdy;
		gen386_cyclix_var = gen385_cyclix_var;
		if (gen386_cyclix_var) {
			gen387_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen387_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen388_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen388_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		}
		gen389_cyclix_var = ap_uint<1>(0);
		gen389_cyclix_var = (gen389_cyclix_var || gen388_cyclix_var);
		gen389_cyclix_var = !gen389_cyclix_var;
		if (gen389_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
			genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		gen390_cyclix_var = genpstage_IFETCH_genctrl_succ;
		if (gen390_cyclix_var) {
			gen391_cyclix_var = gen181_pipex_succreq;
			if (gen391_cyclix_var) {
				genpsticky_glbl_pc = gen182_pipex_succbuf;
			}
		}
		// processing context in case transaction is ready to propagate
		gen392_cyclix_var = genpstage_IFETCH_genctrl_finish;
		if (gen392_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen393_cyclix_var = genpstage_IFETCH_genctrl_succ;
			if (gen393_cyclix_var) {
				gen394_cyclix_var = genpstage_IDECODE_genctrl_rdy;
				if (gen394_cyclix_var) {
					// propagating transaction context
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
					genpstage_IDECODE_TRX_BUF = genpstage_IDECODE_push_trx;
					genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen395_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		genpstage_IFETCH_genctrl_rdy = gen395_cyclix_var;
		genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
		gen396_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen396_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen397_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen398_cyclix_var = gen397_cyclix_var;
			if (gen398_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen399_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen399_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen400_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen401_cyclix_var = gen400_cyclix_var;
			if (gen401_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen402_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen402_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen403_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen404_cyclix_var = gen403_cyclix_var;
			if (gen404_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen405_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen405_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen406_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen407_cyclix_var = gen406_cyclix_var;
			if (gen407_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
