
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014b30  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002094  08014d10  08014d10  00015d10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016da4  08016da4  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016da4  08016da4  00017da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016dac  08016dac  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016dac  08016dac  00017dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016db0  08016db0  00017db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016db4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  0801711c  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  0801711c  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a545  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c38  00000000  00000000  000428dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020c0  00000000  00000000  00049518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018c6  00000000  00000000  0004b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc9f  00000000  00000000  0004ce9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003221d  00000000  00000000  00079b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddf85  00000000  00000000  000abd5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189cdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096b4  00000000  00000000  00189d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001933d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014cf8 	.word	0x08014cf8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08014cf8 	.word	0x08014cf8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb26 	bl	80025ac <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fbca 	bl	8002700 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fc4c 	bl	8002810 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fcfe 	bl	8002980 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fdcb 	bl	8002b30 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fdc0 	bl	8002b30 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 faf3 	bl	80025ec <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fc1e 	bl	8002850 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fdc7 	bl	8002bb0 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fdc0 	bl	8002bb0 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f992 	bl	80014ec <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 fc05 	bl	8012b5e <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 fc12 	bl	8012b92 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd35 	bl	8001e36 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fd17 	bl	8001e36 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 fc0d 	bl	8012c92 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fb3e 	bl	8004b04 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fcc9 	bl	8001e36 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fbb4 	bl	8002c30 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_load_rules>:

bool automation_load_rules(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014f2:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001500:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001504:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001508:	2202      	movs	r2, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fcab 	bl	8001e66 <EEPROM_LoadBlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <automation_load_rules+0x34>
		return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e0cd      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 8001520:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001524:	2b20      	cmp	r3, #32
 8001526:	d901      	bls.n	800152c <automation_load_rules+0x40>
		return false;
 8001528:	2300      	movs	r3, #0
 800152a:	e0c7      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 800152c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001530:	3302      	adds	r3, #2
 8001532:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001536:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153a:	2b00      	cmp	r3, #0
 800153c:	d12d      	bne.n	800159a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800153e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001542:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800154a:	1cb9      	adds	r1, r7, #2
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	2202      	movs	r2, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fc87 	bl	8001e66 <EEPROM_LoadBlock>
 8001558:	4603      	mov	r3, r0
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <automation_load_rules+0x7c>
			return false;
 8001564:	2300      	movs	r3, #0
 8001566:	e0a9      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001568:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fac8 	bl	8004b04 <modbus_crc16>
 8001574:	4603      	mov	r3, r0
 8001576:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 800157a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800157e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <automation_load_rules+0xa4>
			return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e095      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <automation_load_rules+0x1dc>)
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
		return true;
 8001596:	2301      	movs	r3, #1
 8001598:	e090      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800159a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800159e:	461a      	mov	r2, r3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	441a      	add	r2, r3
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015b0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fc56 	bl	8001e66 <EEPROM_LoadBlock>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <automation_load_rules+0xde>
		return false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e078      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 80015ca:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ce:	461a      	mov	r2, r3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	441a      	add	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	4413      	add	r3, r2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ea:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015f2:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015f6:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015fa:	2202      	movs	r2, #2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc32 	bl	8001e66 <EEPROM_LoadBlock>
 8001602:	4603      	mov	r3, r0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <automation_load_rules+0x126>
		return false;
 800160e:	2300      	movs	r3, #0
 8001610:	e054      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001612:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001616:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800161a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800161e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	3302      	adds	r3, #2
 8001624:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001628:	4611      	mov	r1, r2
 800162a:	2216      	movs	r2, #22
 800162c:	fb01 f202 	mul.w	r2, r1, r2
 8001630:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001634:	4618      	mov	r0, r3
 8001636:	f011 fb2c 	bl	8012c92 <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800163a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800163e:	461a      	mov	r2, r3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	441a      	add	r2, r3
 8001644:	0052      	lsls	r2, r2, #1
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	3302      	adds	r3, #2
 800164e:	b29a      	uxth	r2, r3
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f003 fa55 	bl	8004b04 <modbus_crc16>
 800165a:	4603      	mov	r3, r0
 800165c:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 8001660:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001664:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <automation_load_rules+0x18a>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e022      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 8001676:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800167a:	3302      	adds	r3, #2
 800167c:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	2316      	movs	r3, #22
 8001688:	fb03 f202 	mul.w	r2, r3, r2
 800168c:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001690:	4619      	mov	r1, r3
 8001692:	480e      	ldr	r0, [pc, #56]	@ (80016cc <automation_load_rules+0x1e0>)
 8001694:	f011 fafd 	bl	8012c92 <memcpy>
	rule_count = saved_count;
 8001698:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <automation_load_rules+0x1dc>)
 800169e:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016a0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 fb61 	bl	8002d6c <io_virtual_load>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <automation_load_rules+0x1ce>
		return false;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	return true;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000644 	.word	0x20000644
 80016cc:	20000384 	.word	0x20000384

080016d0 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 5;

void display_Setup() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80016d4:	f000 fd16 	bl	8002104 <ssd1306_Init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <display_Boot>:

void display_Boot(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fd78 	bl	80021d8 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016e8:	2114      	movs	r1, #20
 80016ea:	200a      	movs	r0, #10
 80016ec:	f000 fec0 	bl	8002470 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <display_Boot+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <display_Boot+0x48>)
 80016fa:	f000 fe93 	bl	8002424 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016fe:	212d      	movs	r1, #45	@ 0x2d
 8001700:	2019      	movs	r0, #25
 8001702:	f000 feb5 	bl	8002470 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <display_Boot+0x4c>)
 8001708:	2201      	movs	r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800170e:	4807      	ldr	r0, [pc, #28]	@ (800172c <display_Boot+0x50>)
 8001710:	f000 fe88 	bl	8002424 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001714:	f000 fd78 	bl	8002208 <ssd1306_UpdateScreen>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	080169e4 	.word	0x080169e4
 8001724:	08014d10 	.word	0x08014d10
 8001728:	080169d8 	.word	0x080169d8
 800172c:	08014d1c 	.word	0x08014d1c

08001730 <display_StatusPage>:

void display_StatusPage(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001736:	4bbe      	ldr	r3, [pc, #760]	@ (8001a30 <display_StatusPage+0x300>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b05      	cmp	r3, #5
 800173c:	f200 8285 	bhi.w	8001c4a <display_StatusPage+0x51a>
 8001740:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <display_StatusPage+0x18>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001761 	.word	0x08001761
 800174c:	08001845 	.word	0x08001845
 8001750:	0800193b 	.word	0x0800193b
 8001754:	08001a75 	.word	0x08001a75
 8001758:	08001aef 	.word	0x08001aef
 800175c:	08001bc5 	.word	0x08001bc5
		case 0:
			ssd1306_Fill(Black);
 8001760:	2000      	movs	r0, #0
 8001762:	f000 fd39 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8001766:	2100      	movs	r1, #0
 8001768:	2019      	movs	r0, #25
 800176a:	f000 fe81 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 800176e:	4bb1      	ldr	r3, [pc, #708]	@ (8001a34 <display_StatusPage+0x304>)
 8001770:	2201      	movs	r2, #1
 8001772:	9200      	str	r2, [sp, #0]
 8001774:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001776:	48b0      	ldr	r0, [pc, #704]	@ (8001a38 <display_StatusPage+0x308>)
 8001778:	f000 fe54 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800177c:	2119      	movs	r1, #25
 800177e:	2002      	movs	r0, #2
 8001780:	f000 fe76 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001784:	f003 fa52 	bl	8004c2c <modbusGetSlaveAddress>
 8001788:	4603      	mov	r3, r0
 800178a:	461a      	mov	r2, r3
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	49aa      	ldr	r1, [pc, #680]	@ (8001a3c <display_StatusPage+0x30c>)
 8001792:	4618      	mov	r0, r3
 8001794:	f011 f97e 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001798:	4ba9      	ldr	r3, [pc, #676]	@ (8001a40 <display_StatusPage+0x310>)
 800179a:	f107 000c 	add.w	r0, r7, #12
 800179e:	2201      	movs	r2, #1
 80017a0:	9200      	str	r2, [sp, #0]
 80017a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a4:	f000 fe3e 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017a8:	2128      	movs	r1, #40	@ 0x28
 80017aa:	2002      	movs	r0, #2
 80017ac:	f000 fe60 	bl	8002470 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017b0:	f000 fc3a 	bl	8002028 <INA226_ReadBusVoltage>
 80017b4:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	dd0a      	ble.n	80017e0 <display_StatusPage+0xb0>
 80017ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017cc:	f7fe fee4 	bl	8000598 <__aeabi_f2d>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	f107 000c 	add.w	r0, r7, #12
 80017d8:	499a      	ldr	r1, [pc, #616]	@ (8001a44 <display_StatusPage+0x314>)
 80017da:	f011 f95b 	bl	8012a94 <siprintf>
 80017de:	e009      	b.n	80017f4 <display_StatusPage+0xc4>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80017e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017e2:	f7fe fed9 	bl	8000598 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	f107 000c 	add.w	r0, r7, #12
 80017ee:	4996      	ldr	r1, [pc, #600]	@ (8001a48 <display_StatusPage+0x318>)
 80017f0:	f011 f950 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f4:	4b92      	ldr	r3, [pc, #584]	@ (8001a40 <display_StatusPage+0x310>)
 80017f6:	f107 000c 	add.w	r0, r7, #12
 80017fa:	2201      	movs	r2, #1
 80017fc:	9200      	str	r2, [sp, #0]
 80017fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001800:	f000 fe10 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001804:	2137      	movs	r1, #55	@ 0x37
 8001806:	2002      	movs	r0, #2
 8001808:	f000 fe32 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800180c:	f000 fc2c 	bl	8002068 <INA226_ReadCurrent>
 8001810:	eef0 7a40 	vmov.f32	s15, s0
 8001814:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a4c <display_StatusPage+0x31c>
 8001818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800181c:	ee17 0a90 	vmov	r0, s15
 8001820:	f7fe feba 	bl	8000598 <__aeabi_f2d>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	f107 000c 	add.w	r0, r7, #12
 800182c:	4988      	ldr	r1, [pc, #544]	@ (8001a50 <display_StatusPage+0x320>)
 800182e:	f011 f931 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001832:	4b83      	ldr	r3, [pc, #524]	@ (8001a40 <display_StatusPage+0x310>)
 8001834:	f107 000c 	add.w	r0, r7, #12
 8001838:	2201      	movs	r2, #1
 800183a:	9200      	str	r2, [sp, #0]
 800183c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800183e:	f000 fdf1 	bl	8002424 <ssd1306_WriteString>
			break;
 8001842:	e202      	b.n	8001c4a <display_StatusPage+0x51a>
		case 1:
			ssd1306_Fill(Black);
 8001844:	2000      	movs	r0, #0
 8001846:	f000 fcc7 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	201e      	movs	r0, #30
 800184e:	f000 fe0f 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001852:	4b78      	ldr	r3, [pc, #480]	@ (8001a34 <display_StatusPage+0x304>)
 8001854:	2201      	movs	r2, #1
 8001856:	9200      	str	r2, [sp, #0]
 8001858:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185a:	487e      	ldr	r0, [pc, #504]	@ (8001a54 <display_StatusPage+0x324>)
 800185c:	f000 fde2 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001860:	2119      	movs	r1, #25
 8001862:	2002      	movs	r0, #2
 8001864:	f000 fe04 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8001868:	2000      	movs	r0, #0
 800186a:	f000 fe9f 	bl	80025ac <io_coil_read>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <display_StatusPage+0x148>
 8001874:	4a78      	ldr	r2, [pc, #480]	@ (8001a58 <display_StatusPage+0x328>)
 8001876:	e000      	b.n	800187a <display_StatusPage+0x14a>
 8001878:	4a78      	ldr	r2, [pc, #480]	@ (8001a5c <display_StatusPage+0x32c>)
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4978      	ldr	r1, [pc, #480]	@ (8001a60 <display_StatusPage+0x330>)
 8001880:	4618      	mov	r0, r3
 8001882:	f011 f907 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001886:	4b6e      	ldr	r3, [pc, #440]	@ (8001a40 <display_StatusPage+0x310>)
 8001888:	f107 000c 	add.w	r0, r7, #12
 800188c:	2201      	movs	r2, #1
 800188e:	9200      	str	r2, [sp, #0]
 8001890:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001892:	f000 fdc7 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001896:	2128      	movs	r1, #40	@ 0x28
 8001898:	2002      	movs	r0, #2
 800189a:	f000 fde9 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 800189e:	2001      	movs	r0, #1
 80018a0:	f000 fe84 	bl	80025ac <io_coil_read>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <display_StatusPage+0x17e>
 80018aa:	4a6b      	ldr	r2, [pc, #428]	@ (8001a58 <display_StatusPage+0x328>)
 80018ac:	e000      	b.n	80018b0 <display_StatusPage+0x180>
 80018ae:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <display_StatusPage+0x32c>)
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	496b      	ldr	r1, [pc, #428]	@ (8001a64 <display_StatusPage+0x334>)
 80018b6:	4618      	mov	r0, r3
 80018b8:	f011 f8ec 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018bc:	4b60      	ldr	r3, [pc, #384]	@ (8001a40 <display_StatusPage+0x310>)
 80018be:	f107 000c 	add.w	r0, r7, #12
 80018c2:	2201      	movs	r2, #1
 80018c4:	9200      	str	r2, [sp, #0]
 80018c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c8:	f000 fdac 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018cc:	2119      	movs	r1, #25
 80018ce:	203c      	movs	r0, #60	@ 0x3c
 80018d0:	f000 fdce 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80018d4:	2002      	movs	r0, #2
 80018d6:	f000 fe69 	bl	80025ac <io_coil_read>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <display_StatusPage+0x1b4>
 80018e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a58 <display_StatusPage+0x328>)
 80018e2:	e000      	b.n	80018e6 <display_StatusPage+0x1b6>
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <display_StatusPage+0x32c>)
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	495f      	ldr	r1, [pc, #380]	@ (8001a68 <display_StatusPage+0x338>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f011 f8d1 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018f2:	4b53      	ldr	r3, [pc, #332]	@ (8001a40 <display_StatusPage+0x310>)
 80018f4:	f107 000c 	add.w	r0, r7, #12
 80018f8:	2201      	movs	r2, #1
 80018fa:	9200      	str	r2, [sp, #0]
 80018fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018fe:	f000 fd91 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001902:	2128      	movs	r1, #40	@ 0x28
 8001904:	203c      	movs	r0, #60	@ 0x3c
 8001906:	f000 fdb3 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800190a:	2003      	movs	r0, #3
 800190c:	f000 fe4e 	bl	80025ac <io_coil_read>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <display_StatusPage+0x1ea>
 8001916:	4a50      	ldr	r2, [pc, #320]	@ (8001a58 <display_StatusPage+0x328>)
 8001918:	e000      	b.n	800191c <display_StatusPage+0x1ec>
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <display_StatusPage+0x32c>)
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	4952      	ldr	r1, [pc, #328]	@ (8001a6c <display_StatusPage+0x33c>)
 8001922:	4618      	mov	r0, r3
 8001924:	f011 f8b6 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001928:	4b45      	ldr	r3, [pc, #276]	@ (8001a40 <display_StatusPage+0x310>)
 800192a:	f107 000c 	add.w	r0, r7, #12
 800192e:	2201      	movs	r2, #1
 8001930:	9200      	str	r2, [sp, #0]
 8001932:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001934:	f000 fd76 	bl	8002424 <ssd1306_WriteString>
			break;
 8001938:	e187      	b.n	8001c4a <display_StatusPage+0x51a>
		case 2:
			ssd1306_Fill(Black);
 800193a:	2000      	movs	r0, #0
 800193c:	f000 fc4c 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001940:	2100      	movs	r1, #0
 8001942:	2004      	movs	r0, #4
 8001944:	f000 fd94 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001948:	4b3a      	ldr	r3, [pc, #232]	@ (8001a34 <display_StatusPage+0x304>)
 800194a:	2201      	movs	r2, #1
 800194c:	9200      	str	r2, [sp, #0]
 800194e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001950:	4847      	ldr	r0, [pc, #284]	@ (8001a70 <display_StatusPage+0x340>)
 8001952:	f000 fd67 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001956:	2119      	movs	r1, #25
 8001958:	2002      	movs	r0, #2
 800195a:	f000 fd89 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 800195e:	2000      	movs	r0, #0
 8001960:	f000 fece 	bl	8002700 <io_discrete_in_read>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <display_StatusPage+0x23e>
 800196a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a58 <display_StatusPage+0x328>)
 800196c:	e000      	b.n	8001970 <display_StatusPage+0x240>
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <display_StatusPage+0x32c>)
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	493a      	ldr	r1, [pc, #232]	@ (8001a60 <display_StatusPage+0x330>)
 8001976:	4618      	mov	r0, r3
 8001978:	f011 f88c 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800197c:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <display_StatusPage+0x310>)
 800197e:	f107 000c 	add.w	r0, r7, #12
 8001982:	2201      	movs	r2, #1
 8001984:	9200      	str	r2, [sp, #0]
 8001986:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001988:	f000 fd4c 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800198c:	2128      	movs	r1, #40	@ 0x28
 800198e:	2002      	movs	r0, #2
 8001990:	f000 fd6e 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001994:	2001      	movs	r0, #1
 8001996:	f000 feb3 	bl	8002700 <io_discrete_in_read>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <display_StatusPage+0x274>
 80019a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <display_StatusPage+0x328>)
 80019a2:	e000      	b.n	80019a6 <display_StatusPage+0x276>
 80019a4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <display_StatusPage+0x32c>)
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	492e      	ldr	r1, [pc, #184]	@ (8001a64 <display_StatusPage+0x334>)
 80019ac:	4618      	mov	r0, r3
 80019ae:	f011 f871 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019b2:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <display_StatusPage+0x310>)
 80019b4:	f107 000c 	add.w	r0, r7, #12
 80019b8:	2201      	movs	r2, #1
 80019ba:	9200      	str	r2, [sp, #0]
 80019bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019be:	f000 fd31 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80019c2:	2119      	movs	r1, #25
 80019c4:	203c      	movs	r0, #60	@ 0x3c
 80019c6:	f000 fd53 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80019ca:	2002      	movs	r0, #2
 80019cc:	f000 fe98 	bl	8002700 <io_discrete_in_read>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <display_StatusPage+0x2aa>
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <display_StatusPage+0x328>)
 80019d8:	e000      	b.n	80019dc <display_StatusPage+0x2ac>
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <display_StatusPage+0x32c>)
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	4921      	ldr	r1, [pc, #132]	@ (8001a68 <display_StatusPage+0x338>)
 80019e2:	4618      	mov	r0, r3
 80019e4:	f011 f856 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019e8:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <display_StatusPage+0x310>)
 80019ea:	f107 000c 	add.w	r0, r7, #12
 80019ee:	2201      	movs	r2, #1
 80019f0:	9200      	str	r2, [sp, #0]
 80019f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f4:	f000 fd16 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019f8:	2128      	movs	r1, #40	@ 0x28
 80019fa:	203c      	movs	r0, #60	@ 0x3c
 80019fc:	f000 fd38 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a00:	2003      	movs	r0, #3
 8001a02:	f000 fe7d 	bl	8002700 <io_discrete_in_read>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <display_StatusPage+0x2e0>
 8001a0c:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <display_StatusPage+0x328>)
 8001a0e:	e000      	b.n	8001a12 <display_StatusPage+0x2e2>
 8001a10:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <display_StatusPage+0x32c>)
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	4915      	ldr	r1, [pc, #84]	@ (8001a6c <display_StatusPage+0x33c>)
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f011 f83b 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a1e:	4b08      	ldr	r3, [pc, #32]	@ (8001a40 <display_StatusPage+0x310>)
 8001a20:	f107 000c 	add.w	r0, r7, #12
 8001a24:	2201      	movs	r2, #1
 8001a26:	9200      	str	r2, [sp, #0]
 8001a28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2a:	f000 fcfb 	bl	8002424 <ssd1306_WriteString>
			break;
 8001a2e:	e10c      	b.n	8001c4a <display_StatusPage+0x51a>
 8001a30:	20000646 	.word	0x20000646
 8001a34:	080169e4 	.word	0x080169e4
 8001a38:	08014d28 	.word	0x08014d28
 8001a3c:	08014d30 	.word	0x08014d30
 8001a40:	080169cc 	.word	0x080169cc
 8001a44:	08014d44 	.word	0x08014d44
 8001a48:	08014d54 	.word	0x08014d54
 8001a4c:	447a0000 	.word	0x447a0000
 8001a50:	08014d64 	.word	0x08014d64
 8001a54:	08014d74 	.word	0x08014d74
 8001a58:	08014d7c 	.word	0x08014d7c
 8001a5c:	08014d80 	.word	0x08014d80
 8001a60:	08014d84 	.word	0x08014d84
 8001a64:	08014d8c 	.word	0x08014d8c
 8001a68:	08014d94 	.word	0x08014d94
 8001a6c:	08014d9c 	.word	0x08014d9c
 8001a70:	08014da4 	.word	0x08014da4
		case 3:
			ssd1306_Fill(Black);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f000 fbaf 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2002      	movs	r0, #2
 8001a7e:	f000 fcf7 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a82:	4b80      	ldr	r3, [pc, #512]	@ (8001c84 <display_StatusPage+0x554>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8a:	487f      	ldr	r0, [pc, #508]	@ (8001c88 <display_StatusPage+0x558>)
 8001a8c:	f000 fcca 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a90:	2119      	movs	r1, #25
 8001a92:	2002      	movs	r0, #2
 8001a94:	f000 fcec 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f000 feb9 	bl	8002810 <io_holding_reg_read>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	4979      	ldr	r1, [pc, #484]	@ (8001c8c <display_StatusPage+0x55c>)
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f010 fff3 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001aae:	4b78      	ldr	r3, [pc, #480]	@ (8001c90 <display_StatusPage+0x560>)
 8001ab0:	f107 000c 	add.w	r0, r7, #12
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	9200      	str	r2, [sp, #0]
 8001ab8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aba:	f000 fcb3 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001abe:	2128      	movs	r1, #40	@ 0x28
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f000 fcd5 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f000 fea2 	bl	8002810 <io_holding_reg_read>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	496f      	ldr	r1, [pc, #444]	@ (8001c94 <display_StatusPage+0x564>)
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f010 ffdc 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001adc:	4b6c      	ldr	r3, [pc, #432]	@ (8001c90 <display_StatusPage+0x560>)
 8001ade:	f107 000c 	add.w	r0, r7, #12
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	9200      	str	r2, [sp, #0]
 8001ae6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae8:	f000 fc9c 	bl	8002424 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001aec:	e0ad      	b.n	8001c4a <display_StatusPage+0x51a>
		case 4:
			ssd1306_Fill(Black);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f000 fb72 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001af4:	2100      	movs	r1, #0
 8001af6:	200c      	movs	r0, #12
 8001af8:	f000 fcba 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001afc:	4b61      	ldr	r3, [pc, #388]	@ (8001c84 <display_StatusPage+0x554>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	9200      	str	r2, [sp, #0]
 8001b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b04:	4864      	ldr	r0, [pc, #400]	@ (8001c98 <display_StatusPage+0x568>)
 8001b06:	f000 fc8d 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b0a:	2119      	movs	r1, #25
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	f000 fcaf 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 ff34 	bl	8002980 <io_input_reg_read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	495a      	ldr	r1, [pc, #360]	@ (8001c8c <display_StatusPage+0x55c>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f010 ffb6 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b28:	4b59      	ldr	r3, [pc, #356]	@ (8001c90 <display_StatusPage+0x560>)
 8001b2a:	f107 000c 	add.w	r0, r7, #12
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	f000 fc76 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b38:	2128      	movs	r1, #40	@ 0x28
 8001b3a:	2002      	movs	r0, #2
 8001b3c:	f000 fc98 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b40:	2001      	movs	r0, #1
 8001b42:	f000 ff1d 	bl	8002980 <io_input_reg_read>
 8001b46:	4603      	mov	r3, r0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	4951      	ldr	r1, [pc, #324]	@ (8001c94 <display_StatusPage+0x564>)
 8001b50:	4618      	mov	r0, r3
 8001b52:	f010 ff9f 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b56:	4b4e      	ldr	r3, [pc, #312]	@ (8001c90 <display_StatusPage+0x560>)
 8001b58:	f107 000c 	add.w	r0, r7, #12
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	9200      	str	r2, [sp, #0]
 8001b60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b62:	f000 fc5f 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b66:	2119      	movs	r1, #25
 8001b68:	203c      	movs	r0, #60	@ 0x3c
 8001b6a:	f000 fc81 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b6e:	2002      	movs	r0, #2
 8001b70:	f000 ff06 	bl	8002980 <io_input_reg_read>
 8001b74:	4603      	mov	r3, r0
 8001b76:	461a      	mov	r2, r3
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	4947      	ldr	r1, [pc, #284]	@ (8001c9c <display_StatusPage+0x56c>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f010 ff88 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b84:	4b42      	ldr	r3, [pc, #264]	@ (8001c90 <display_StatusPage+0x560>)
 8001b86:	f107 000c 	add.w	r0, r7, #12
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b90:	f000 fc48 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b94:	2128      	movs	r1, #40	@ 0x28
 8001b96:	203c      	movs	r0, #60	@ 0x3c
 8001b98:	f000 fc6a 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 feef 	bl	8002980 <io_input_reg_read>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	f107 030c 	add.w	r3, r7, #12
 8001baa:	493d      	ldr	r1, [pc, #244]	@ (8001ca0 <display_StatusPage+0x570>)
 8001bac:	4618      	mov	r0, r3
 8001bae:	f010 ff71 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb2:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <display_StatusPage+0x560>)
 8001bb4:	f107 000c 	add.w	r0, r7, #12
 8001bb8:	2201      	movs	r2, #1
 8001bba:	9200      	str	r2, [sp, #0]
 8001bbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bbe:	f000 fc31 	bl	8002424 <ssd1306_WriteString>
			break;
 8001bc2:	e042      	b.n	8001c4a <display_StatusPage+0x51a>
		case 5:
			ssd1306_Fill(Black);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f000 fb07 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2032      	movs	r0, #50	@ 0x32
 8001bce:	f000 fc4f 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c84 <display_StatusPage+0x554>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bda:	4832      	ldr	r0, [pc, #200]	@ (8001ca4 <display_StatusPage+0x574>)
 8001bdc:	f000 fc22 	bl	8002424 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 f964 	bl	8005eb0 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001be8:	2119      	movs	r1, #25
 8001bea:	2002      	movs	r0, #2
 8001bec:	f000 fc40 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	793b      	ldrb	r3, [r7, #4]
 8001bfa:	f107 000c 	add.w	r0, r7, #12
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	460b      	mov	r3, r1
 8001c02:	4929      	ldr	r1, [pc, #164]	@ (8001ca8 <display_StatusPage+0x578>)
 8001c04:	f010 ff46 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c08:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <display_StatusPage+0x560>)
 8001c0a:	f107 000c 	add.w	r0, r7, #12
 8001c0e:	2201      	movs	r2, #1
 8001c10:	9200      	str	r2, [sp, #0]
 8001c12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c14:	f000 fc06 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c18:	2128      	movs	r1, #40	@ 0x28
 8001c1a:	2002      	movs	r0, #2
 8001c1c:	f000 fc28 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001c20:	7a3b      	ldrb	r3, [r7, #8]
 8001c22:	461a      	mov	r2, r3
 8001c24:	7a7b      	ldrb	r3, [r7, #9]
 8001c26:	4619      	mov	r1, r3
 8001c28:	7abb      	ldrb	r3, [r7, #10]
 8001c2a:	f107 000c 	add.w	r0, r7, #12
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	460b      	mov	r3, r1
 8001c32:	491e      	ldr	r1, [pc, #120]	@ (8001cac <display_StatusPage+0x57c>)
 8001c34:	f010 ff2e 	bl	8012a94 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c38:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <display_StatusPage+0x560>)
 8001c3a:	f107 000c 	add.w	r0, r7, #12
 8001c3e:	2201      	movs	r2, #1
 8001c40:	9200      	str	r2, [sp, #0]
 8001c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c44:	f000 fbee 	bl	8002424 <ssd1306_WriteString>
			break;
 8001c48:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001c4a:	2138      	movs	r1, #56	@ 0x38
 8001c4c:	206e      	movs	r0, #110	@ 0x6e
 8001c4e:	f000 fc0f 	bl	8002470 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <display_StatusPage+0x580>)
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	461a      	mov	r2, r3
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <display_StatusPage+0x584>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	f107 000c 	add.w	r0, r7, #12
 8001c60:	4915      	ldr	r1, [pc, #84]	@ (8001cb8 <display_StatusPage+0x588>)
 8001c62:	f010 ff17 	bl	8012a94 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <display_StatusPage+0x560>)
 8001c68:	f107 000c 	add.w	r0, r7, #12
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c72:	f000 fbd7 	bl	8002424 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001c76:	f000 fac7 	bl	8002208 <ssd1306_UpdateScreen>
}
 8001c7a:	bf00      	nop
 8001c7c:	3730      	adds	r7, #48	@ 0x30
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	080169e4 	.word	0x080169e4
 8001c88:	08014db0 	.word	0x08014db0
 8001c8c:	08014dbc 	.word	0x08014dbc
 8001c90:	080169cc 	.word	0x080169cc
 8001c94:	08014dc4 	.word	0x08014dc4
 8001c98:	08014dcc 	.word	0x08014dcc
 8001c9c:	08014dd8 	.word	0x08014dd8
 8001ca0:	08014de0 	.word	0x08014de0
 8001ca4:	08014de8 	.word	0x08014de8
 8001ca8:	08014dec 	.word	0x08014dec
 8001cac:	08014dfc 	.word	0x08014dfc
 8001cb0:	20000646 	.word	0x20000646
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	08014e10 	.word	0x08014e10

08001cbc <display_BtnPress>:

void display_BtnPress() {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cc2:	881a      	ldrh	r2, [r3, #0]
 8001cc4:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <display_BtnPress+0x30>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d103      	bne.n	8001cd4 <display_BtnPress+0x18>
		currentPage = 0;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	801a      	strh	r2, [r3, #0]
 8001cd2:	e005      	b.n	8001ce0 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b02      	ldr	r3, [pc, #8]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cde:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001ce0:	f7ff fd26 	bl	8001730 <display_StatusPage>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000646 	.word	0x20000646
 8001cec:	20000000 	.word	0x20000000

08001cf0 <display_setPage>:

void display_setPage(uint16_t page) {
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001cfa:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <display_setPage+0x28>)
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	88fa      	ldrh	r2, [r7, #6]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d803      	bhi.n	8001d0c <display_setPage+0x1c>
	currentPage = page;
 8001d04:	4a05      	ldr	r2, [pc, #20]	@ (8001d1c <display_setPage+0x2c>)
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	8013      	strh	r3, [r2, #0]
 8001d0a:	e000      	b.n	8001d0e <display_setPage+0x1e>
	if (page > endPage) return;
 8001d0c:	bf00      	nop
}
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	20000646 	.word	0x20000646

08001d20 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	80fb      	strh	r3, [r7, #6]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001d30:	e04d      	b.n	8001dce <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001d3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d42:	f1c3 0320 	rsb	r3, r3, #32
 8001d46:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001d4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	88ba      	ldrh	r2, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d202      	bcs.n	8001d5c <EEPROM_Write+0x3c>
 8001d56:	88bb      	ldrh	r3, [r7, #4]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	e001      	b.n	8001d60 <EEPROM_Write+0x40>
 8001d5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d60:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	0a1b      	lsrs	r3, r3, #8
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001d74:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	6839      	ldr	r1, [r7, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f010 ff86 	bl	8012c92 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001d86:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3302      	adds	r3, #2
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	f107 0308 	add.w	r3, r7, #8
 8001d94:	4619      	mov	r1, r3
 8001d96:	20ae      	movs	r0, #174	@ 0xae
 8001d98:	f000 f888 	bl	8001eac <I2C_Transmit>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <EEPROM_Write+0x86>
			return false;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e017      	b.n	8001dd6 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001da6:	2005      	movs	r0, #5
 8001da8:	f004 f9da 	bl	8006160 <HAL_Delay>

		memAddr += writeLen;
 8001dac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4413      	add	r3, r2
 8001db6:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001db8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001dc2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	88ba      	ldrh	r2, [r7, #4]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001dce:	88bb      	ldrh	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1ae      	bne.n	8001d32 <EEPROM_Write+0x12>
	}

	return true;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3730      	adds	r7, #48	@ 0x30
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	6039      	str	r1, [r7, #0]
 8001de8:	80fb      	strh	r3, [r7, #6]
 8001dea:	4613      	mov	r3, r2
 8001dec:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	733b      	strb	r3, [r7, #12]
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2202      	movs	r2, #2
 8001e04:	4619      	mov	r1, r3
 8001e06:	20ae      	movs	r0, #174	@ 0xae
 8001e08:	f000 f850 	bl	8001eac <I2C_Transmit>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <EEPROM_Read+0x38>
		return false;
 8001e12:	2300      	movs	r3, #0
 8001e14:	e00b      	b.n	8001e2e <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001e16:	88bb      	ldrh	r3, [r7, #4]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	6839      	ldr	r1, [r7, #0]
 8001e1c:	20af      	movs	r0, #175	@ 0xaf
 8001e1e:	f000 f85f 	bl	8001ee0 <I2C_Receive>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <EEPROM_Read+0x4e>
		return false;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <EEPROM_Read+0x50>
	}

	return true;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	6039      	str	r1, [r7, #0]
 8001e40:	80fb      	strh	r3, [r7, #6]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001e46:	88bb      	ldrh	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <EEPROM_WriteBlock+0x1a>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e006      	b.n	8001e5e <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001e50:	88ba      	ldrh	r2, [r7, #4]
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	6839      	ldr	r1, [r7, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff ff62 	bl	8001d20 <EEPROM_Write>
 8001e5c:	4603      	mov	r3, r0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	6039      	str	r1, [r7, #0]
 8001e70:	80fb      	strh	r3, [r7, #6]
 8001e72:	4613      	mov	r3, r2
 8001e74:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001e76:	88ba      	ldrh	r2, [r7, #4]
 8001e78:	88fb      	ldrh	r3, [r7, #6]
 8001e7a:	6839      	ldr	r1, [r7, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ffae 	bl	8001dde <EEPROM_Read>
 8001e82:	4603      	mov	r3, r0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <I2C_Setup+0x1c>)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6013      	str	r3, [r2, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000648 	.word	0x20000648

08001eac <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	80fb      	strh	r3, [r7, #6]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001ebc:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <I2C_Transmit+0x30>)
 8001ebe:	6818      	ldr	r0, [r3, #0]
 8001ec0:	88bb      	ldrh	r3, [r7, #4]
 8001ec2:	88f9      	ldrh	r1, [r7, #6]
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	9200      	str	r2, [sp, #0]
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	f006 fea0 	bl	8008c10 <HAL_I2C_Master_Transmit>
 8001ed0:	4603      	mov	r3, r0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000648 	.word	0x20000648

08001ee0 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af02      	add	r7, sp, #8
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	80fb      	strh	r3, [r7, #6]
 8001eec:	4613      	mov	r3, r2
 8001eee:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001ef0:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <I2C_Receive+0x30>)
 8001ef2:	6818      	ldr	r0, [r3, #0]
 8001ef4:	88bb      	ldrh	r3, [r7, #4]
 8001ef6:	88f9      	ldrh	r1, [r7, #6]
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	9200      	str	r2, [sp, #0]
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	f006 ff9e 	bl	8008e40 <HAL_I2C_Master_Receive>
 8001f04:	4603      	mov	r3, r0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000648 	.word	0x20000648

08001f14 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	817b      	strh	r3, [r7, #10]
 8001f26:	460b      	mov	r3, r1
 8001f28:	727b      	strb	r3, [r7, #9]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001f2e:	897b      	ldrh	r3, [r7, #10]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	f107 0109 	add.w	r1, r7, #9
 8001f38:	2201      	movs	r2, #1
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ffb6 	bl	8001eac <I2C_Transmit>
 8001f40:	4603      	mov	r3, r0
 8001f42:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001f44:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	88fa      	ldrh	r2, [r7, #6]
 8001f56:	68f9      	ldr	r1, [r7, #12]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ffc1 	bl	8001ee0 <I2C_Receive>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	460a      	mov	r2, r1
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	4613      	mov	r3, r2
 8001f78:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001f7e:	88bb      	ldrh	r3, [r7, #4]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001f88:	88bb      	ldrh	r3, [r7, #4]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	2203      	movs	r2, #3
 8001f94:	4619      	mov	r1, r3
 8001f96:	2080      	movs	r0, #128	@ 0x80
 8001f98:	f7ff ff88 	bl	8001eac <I2C_Transmit>
}
 8001f9c:	bf00      	nop
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001fae:	79fa      	ldrb	r2, [r7, #7]
 8001fb0:	f107 000c 	add.w	r0, r7, #12
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	2140      	movs	r1, #64	@ 0x40
 8001fb8:	f7ff ffac 	bl	8001f14 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001fbc:	7b3b      	ldrb	r3, [r7, #12]
 8001fbe:	b21b      	sxth	r3, r3
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	b21a      	sxth	r2, r3
 8001fc4:	7b7b      	ldrb	r3, [r7, #13]
 8001fc6:	b21b      	sxth	r3, r3
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	b21b      	sxth	r3, r3
 8001fcc:	b29b      	uxth	r3, r3
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800200c <INA226_Init+0x34>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	2354      	movs	r3, #84	@ 0x54
 8001fea:	461a      	mov	r2, r3
 8001fec:	f010 fe51 	bl	8012c92 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001ff0:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7ff ffb8 	bl	8001f6a <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001ffa:	f240 1155 	movw	r1, #341	@ 0x155
 8001ffe:	2005      	movs	r0, #5
 8002000:	f7ff ffb3 	bl	8001f6a <INA226_WriteRegister>
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000064c 	.word	0x2000064c

08002010 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002018:	2002      	movs	r0, #2
 800201a:	f7ff ffc3 	bl	8001fa4 <INA226_ReadRegister>
 800201e:	4603      	mov	r3, r0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 800202c:	2000      	movs	r0, #0
 800202e:	f7ff ffef 	bl	8002010 <INA226_ReadBusVoltageRaw>
 8002032:	4603      	mov	r3, r0
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800203c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800204c <INA226_ReadBusVoltage+0x24>
 8002040:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002044:	eeb0 0a67 	vmov.f32	s0, s15
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	3aa3d70a 	.word	0x3aa3d70a

08002050 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002058:	2004      	movs	r0, #4
 800205a:	f7ff ffa3 	bl	8001fa4 <INA226_ReadRegister>
 800205e:	4603      	mov	r3, r0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 800206c:	2000      	movs	r0, #0
 800206e:	f7ff ffef 	bl	8002050 <INA226_ReadCurrentRaw>
 8002072:	4603      	mov	r3, r0
 8002074:	ee07 3a90 	vmov	s15, r3
 8002078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800208c <INA226_ReadCurrent+0x24>
 8002080:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002084:	eeb0 0a67 	vmov.f32	s0, s15
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	391d4952 	.word	0x391d4952

08002090 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af04      	add	r7, sp, #16
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80020aa:	f04f 33ff 	mov.w	r3, #4294967295
 80020ae:	9302      	str	r3, [sp, #8]
 80020b0:	2301      	movs	r3, #1
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	1dfb      	adds	r3, r7, #7
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2301      	movs	r3, #1
 80020ba:	2200      	movs	r2, #0
 80020bc:	2178      	movs	r1, #120	@ 0x78
 80020be:	4803      	ldr	r0, [pc, #12]	@ (80020cc <ssd1306_WriteCommand+0x2c>)
 80020c0:	f006 ffb4 	bl	800902c <HAL_I2C_Mem_Write>
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	200010e0 	.word	0x200010e0

080020d0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af04      	add	r7, sp, #16
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b29b      	uxth	r3, r3
 80020de:	f04f 32ff 	mov.w	r2, #4294967295
 80020e2:	9202      	str	r2, [sp, #8]
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2301      	movs	r3, #1
 80020ec:	2240      	movs	r2, #64	@ 0x40
 80020ee:	2178      	movs	r1, #120	@ 0x78
 80020f0:	4803      	ldr	r0, [pc, #12]	@ (8002100 <ssd1306_WriteData+0x30>)
 80020f2:	f006 ff9b 	bl	800902c <HAL_I2C_Mem_Write>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200010e0 	.word	0x200010e0

08002104 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002108:	f7ff ffc2 	bl	8002090 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800210c:	2064      	movs	r0, #100	@ 0x64
 800210e:	f004 f827 	bl	8006160 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002112:	2000      	movs	r0, #0
 8002114:	f000 f9d8 	bl	80024c8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002118:	2020      	movs	r0, #32
 800211a:	f7ff ffc1 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800211e:	2000      	movs	r0, #0
 8002120:	f7ff ffbe 	bl	80020a0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002124:	20b0      	movs	r0, #176	@ 0xb0
 8002126:	f7ff ffbb 	bl	80020a0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800212a:	20c8      	movs	r0, #200	@ 0xc8
 800212c:	f7ff ffb8 	bl	80020a0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff ffb5 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002136:	2010      	movs	r0, #16
 8002138:	f7ff ffb2 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800213c:	2040      	movs	r0, #64	@ 0x40
 800213e:	f7ff ffaf 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002142:	20ff      	movs	r0, #255	@ 0xff
 8002144:	f000 f9ac 	bl	80024a0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002148:	20a1      	movs	r0, #161	@ 0xa1
 800214a:	f7ff ffa9 	bl	80020a0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800214e:	20a6      	movs	r0, #166	@ 0xa6
 8002150:	f7ff ffa6 	bl	80020a0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002154:	20a8      	movs	r0, #168	@ 0xa8
 8002156:	f7ff ffa3 	bl	80020a0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800215a:	203f      	movs	r0, #63	@ 0x3f
 800215c:	f7ff ffa0 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002160:	20a4      	movs	r0, #164	@ 0xa4
 8002162:	f7ff ff9d 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002166:	20d3      	movs	r0, #211	@ 0xd3
 8002168:	f7ff ff9a 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800216c:	2000      	movs	r0, #0
 800216e:	f7ff ff97 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002172:	20d5      	movs	r0, #213	@ 0xd5
 8002174:	f7ff ff94 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002178:	20f0      	movs	r0, #240	@ 0xf0
 800217a:	f7ff ff91 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800217e:	20d9      	movs	r0, #217	@ 0xd9
 8002180:	f7ff ff8e 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002184:	2022      	movs	r0, #34	@ 0x22
 8002186:	f7ff ff8b 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800218a:	20da      	movs	r0, #218	@ 0xda
 800218c:	f7ff ff88 	bl	80020a0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002190:	2012      	movs	r0, #18
 8002192:	f7ff ff85 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002196:	20db      	movs	r0, #219	@ 0xdb
 8002198:	f7ff ff82 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800219c:	2020      	movs	r0, #32
 800219e:	f7ff ff7f 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80021a2:	208d      	movs	r0, #141	@ 0x8d
 80021a4:	f7ff ff7c 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80021a8:	2014      	movs	r0, #20
 80021aa:	f7ff ff79 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80021ae:	2001      	movs	r0, #1
 80021b0:	f000 f98a 	bl	80024c8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f000 f80f 	bl	80021d8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80021ba:	f000 f825 	bl	8002208 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80021be:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80021c4:	4b03      	ldr	r3, [pc, #12]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80021ca:	4b02      	ldr	r3, [pc, #8]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	711a      	strb	r2, [r3, #4]
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000aa0 	.word	0x20000aa0

080021d8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <ssd1306_Fill+0x14>
 80021e8:	2300      	movs	r3, #0
 80021ea:	e000      	b.n	80021ee <ssd1306_Fill+0x16>
 80021ec:	23ff      	movs	r3, #255	@ 0xff
 80021ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021f2:	4619      	mov	r1, r3
 80021f4:	4803      	ldr	r0, [pc, #12]	@ (8002204 <ssd1306_Fill+0x2c>)
 80021f6:	f010 fccc 	bl	8012b92 <memset>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200006a0 	.word	0x200006a0

08002208 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800220e:	2300      	movs	r3, #0
 8002210:	71fb      	strb	r3, [r7, #7]
 8002212:	e016      	b.n	8002242 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	3b50      	subs	r3, #80	@ 0x50
 8002218:	b2db      	uxtb	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff40 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002220:	2000      	movs	r0, #0
 8002222:	f7ff ff3d 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002226:	2010      	movs	r0, #16
 8002228:	f7ff ff3a 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	01db      	lsls	r3, r3, #7
 8002230:	4a08      	ldr	r2, [pc, #32]	@ (8002254 <ssd1306_UpdateScreen+0x4c>)
 8002232:	4413      	add	r3, r2
 8002234:	2180      	movs	r1, #128	@ 0x80
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff4a 	bl	80020d0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	3301      	adds	r3, #1
 8002240:	71fb      	strb	r3, [r7, #7]
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	2b07      	cmp	r3, #7
 8002246:	d9e5      	bls.n	8002214 <ssd1306_UpdateScreen+0xc>
    }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200006a0 	.word	0x200006a0

08002258 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	460b      	mov	r3, r1
 8002264:	71bb      	strb	r3, [r7, #6]
 8002266:	4613      	mov	r3, r2
 8002268:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	db3d      	blt.n	80022ee <ssd1306_DrawPixel+0x96>
 8002272:	79bb      	ldrb	r3, [r7, #6]
 8002274:	2b3f      	cmp	r3, #63	@ 0x3f
 8002276:	d83a      	bhi.n	80022ee <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002278:	797b      	ldrb	r3, [r7, #5]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d11a      	bne.n	80022b4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800227e:	79fa      	ldrb	r2, [r7, #7]
 8002280:	79bb      	ldrb	r3, [r7, #6]
 8002282:	08db      	lsrs	r3, r3, #3
 8002284:	b2d8      	uxtb	r0, r3
 8002286:	4603      	mov	r3, r0
 8002288:	01db      	lsls	r3, r3, #7
 800228a:	4413      	add	r3, r2
 800228c:	4a1b      	ldr	r2, [pc, #108]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 800228e:	5cd3      	ldrb	r3, [r2, r3]
 8002290:	b25a      	sxtb	r2, r3
 8002292:	79bb      	ldrb	r3, [r7, #6]
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	2101      	movs	r1, #1
 800229a:	fa01 f303 	lsl.w	r3, r1, r3
 800229e:	b25b      	sxtb	r3, r3
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b259      	sxtb	r1, r3
 80022a4:	79fa      	ldrb	r2, [r7, #7]
 80022a6:	4603      	mov	r3, r0
 80022a8:	01db      	lsls	r3, r3, #7
 80022aa:	4413      	add	r3, r2
 80022ac:	b2c9      	uxtb	r1, r1
 80022ae:	4a13      	ldr	r2, [pc, #76]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022b0:	54d1      	strb	r1, [r2, r3]
 80022b2:	e01d      	b.n	80022f0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80022b4:	79fa      	ldrb	r2, [r7, #7]
 80022b6:	79bb      	ldrb	r3, [r7, #6]
 80022b8:	08db      	lsrs	r3, r3, #3
 80022ba:	b2d8      	uxtb	r0, r3
 80022bc:	4603      	mov	r3, r0
 80022be:	01db      	lsls	r3, r3, #7
 80022c0:	4413      	add	r3, r2
 80022c2:	4a0e      	ldr	r2, [pc, #56]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022c4:	5cd3      	ldrb	r3, [r2, r3]
 80022c6:	b25a      	sxtb	r2, r3
 80022c8:	79bb      	ldrb	r3, [r7, #6]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f303 	lsl.w	r3, r1, r3
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	b25b      	sxtb	r3, r3
 80022da:	4013      	ands	r3, r2
 80022dc:	b259      	sxtb	r1, r3
 80022de:	79fa      	ldrb	r2, [r7, #7]
 80022e0:	4603      	mov	r3, r0
 80022e2:	01db      	lsls	r3, r3, #7
 80022e4:	4413      	add	r3, r2
 80022e6:	b2c9      	uxtb	r1, r1
 80022e8:	4a04      	ldr	r2, [pc, #16]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022ea:	54d1      	strb	r1, [r2, r3]
 80022ec:	e000      	b.n	80022f0 <ssd1306_DrawPixel+0x98>
        return;
 80022ee:	bf00      	nop
    }
}
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	200006a0 	.word	0x200006a0

08002300 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	4604      	mov	r4, r0
 8002308:	4638      	mov	r0, r7
 800230a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800230e:	4623      	mov	r3, r4
 8002310:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	2b1f      	cmp	r3, #31
 8002316:	d902      	bls.n	800231e <ssd1306_WriteChar+0x1e>
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	2b7e      	cmp	r3, #126	@ 0x7e
 800231c:	d901      	bls.n	8002322 <ssd1306_WriteChar+0x22>
        return 0;
 800231e:	2300      	movs	r3, #0
 8002320:	e079      	b.n	8002416 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <ssd1306_WriteChar+0x34>
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	3b20      	subs	r3, #32
 800232e:	4413      	add	r3, r2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	e000      	b.n	8002336 <ssd1306_WriteChar+0x36>
 8002334:	783b      	ldrb	r3, [r7, #0]
 8002336:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002338:	4b39      	ldr	r3, [pc, #228]	@ (8002420 <ssd1306_WriteChar+0x120>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	7dfb      	ldrb	r3, [r7, #23]
 8002340:	4413      	add	r3, r2
 8002342:	2b80      	cmp	r3, #128	@ 0x80
 8002344:	dc06      	bgt.n	8002354 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002346:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002348:	885b      	ldrh	r3, [r3, #2]
 800234a:	461a      	mov	r2, r3
 800234c:	787b      	ldrb	r3, [r7, #1]
 800234e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002350:	2b40      	cmp	r3, #64	@ 0x40
 8002352:	dd01      	ble.n	8002358 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002354:	2300      	movs	r3, #0
 8002356:	e05e      	b.n	8002416 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002358:	2300      	movs	r3, #0
 800235a:	61fb      	str	r3, [r7, #28]
 800235c:	e04d      	b.n	80023fa <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	3b20      	subs	r3, #32
 8002364:	7879      	ldrb	r1, [r7, #1]
 8002366:	fb01 f303 	mul.w	r3, r1, r3
 800236a:	4619      	mov	r1, r3
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	440b      	add	r3, r1
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002378:	2300      	movs	r3, #0
 800237a:	61bb      	str	r3, [r7, #24]
 800237c:	e036      	b.n	80023ec <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d013      	beq.n	80023b6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800238e:	4b24      	ldr	r3, [pc, #144]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	b2da      	uxtb	r2, r3
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	4413      	add	r3, r2
 800239a:	b2d8      	uxtb	r0, r3
 800239c:	4b20      	ldr	r3, [pc, #128]	@ (8002420 <ssd1306_WriteChar+0x120>)
 800239e:	885b      	ldrh	r3, [r3, #2]
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	4413      	add	r3, r2
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80023ae:	4619      	mov	r1, r3
 80023b0:	f7ff ff52 	bl	8002258 <ssd1306_DrawPixel>
 80023b4:	e017      	b.n	80023e6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80023b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <ssd1306_WriteChar+0x120>)
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	b2d8      	uxtb	r0, r3
 80023c4:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <ssd1306_WriteChar+0x120>)
 80023c6:	885b      	ldrh	r3, [r3, #2]
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	b2d9      	uxtb	r1, r3
 80023d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	bf0c      	ite	eq
 80023da:	2301      	moveq	r3, #1
 80023dc:	2300      	movne	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	f7ff ff39 	bl	8002258 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	3301      	adds	r3, #1
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d3c4      	bcc.n	800237e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	3301      	adds	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	787b      	ldrb	r3, [r7, #1]
 80023fc:	461a      	mov	r2, r3
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	4293      	cmp	r3, r2
 8002402:	d3ac      	bcc.n	800235e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002406:	881a      	ldrh	r2, [r3, #0]
 8002408:	7dfb      	ldrb	r3, [r7, #23]
 800240a:	b29b      	uxth	r3, r3
 800240c:	4413      	add	r3, r2
 800240e:	b29a      	uxth	r2, r3
 8002410:	4b03      	ldr	r3, [pc, #12]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002412:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002414:	7bfb      	ldrb	r3, [r7, #15]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3724      	adds	r7, #36	@ 0x24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd90      	pop	{r4, r7, pc}
 800241e:	bf00      	nop
 8002420:	20000aa0 	.word	0x20000aa0

08002424 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af02      	add	r7, sp, #8
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	4638      	mov	r0, r7
 800242e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002432:	e013      	b.n	800245c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	7818      	ldrb	r0, [r3, #0]
 8002438:	7e3b      	ldrb	r3, [r7, #24]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	463b      	mov	r3, r7
 800243e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002440:	f7ff ff5e 	bl	8002300 <ssd1306_WriteChar>
 8002444:	4603      	mov	r3, r0
 8002446:	461a      	mov	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d002      	beq.n	8002456 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	e008      	b.n	8002468 <ssd1306_WriteString+0x44>
        }
        str++;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	3301      	adds	r3, #1
 800245a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1e7      	bne.n	8002434 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	781b      	ldrb	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	71fb      	strb	r3, [r7, #7]
 800247c:	4613      	mov	r3, r2
 800247e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	b29a      	uxth	r2, r3
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <ssd1306_SetCursor+0x2c>)
 8002486:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002488:	79bb      	ldrb	r3, [r7, #6]
 800248a:	b29a      	uxth	r2, r3
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <ssd1306_SetCursor+0x2c>)
 800248e:	805a      	strh	r2, [r3, #2]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	20000aa0 	.word	0x20000aa0

080024a0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80024aa:	2381      	movs	r3, #129	@ 0x81
 80024ac:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fdf5 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fdf1 	bl	80020a0 <ssd1306_WriteCommand>
}
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80024d8:	23af      	movs	r3, #175	@ 0xaf
 80024da:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80024dc:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <ssd1306_SetDisplayOn+0x38>)
 80024de:	2201      	movs	r2, #1
 80024e0:	715a      	strb	r2, [r3, #5]
 80024e2:	e004      	b.n	80024ee <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80024e4:	23ae      	movs	r3, #174	@ 0xae
 80024e6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <ssd1306_SetDisplayOn+0x38>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fdd5 	bl	80020a0 <ssd1306_WriteCommand>
}
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000aa0 	.word	0x20000aa0

08002504 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800250e:	4b23      	ldr	r3, [pc, #140]	@ (800259c <io_coil_add_channel+0x98>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	2b20      	cmp	r3, #32
 8002514:	d101      	bne.n	800251a <io_coil_add_channel+0x16>
		return false;
 8002516:	2300      	movs	r3, #0
 8002518:	e039      	b.n	800258e <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a20      	ldr	r2, [pc, #128]	@ (80025a0 <io_coil_add_channel+0x9c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d10b      	bne.n	800253a <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002522:	4b20      	ldr	r3, [pc, #128]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d901      	bls.n	800252e <io_coil_add_channel+0x2a>
			return false;
 800252a:	2300      	movs	r3, #0
 800252c:	e02f      	b.n	800258e <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800252e:	4b1d      	ldr	r3, [pc, #116]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002530:	881b      	ldrh	r3, [r3, #0]
 8002532:	3301      	adds	r3, #1
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002538:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <io_coil_add_channel+0x98>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	4619      	mov	r1, r3
 8002540:	4a19      	ldr	r2, [pc, #100]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002542:	460b      	mov	r3, r1
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	440b      	add	r3, r1
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <io_coil_add_channel+0x98>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002558:	460b      	mov	r3, r1
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	440b      	add	r3, r1
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	3304      	adds	r3, #4
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <io_coil_add_channel+0x98>)
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	4a0e      	ldr	r2, [pc, #56]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002570:	460b      	mov	r3, r1
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	440b      	add	r3, r1
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	3308      	adds	r3, #8
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <io_coil_add_channel+0x98>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	4b04      	ldr	r3, [pc, #16]	@ (800259c <io_coil_add_channel+0x98>)
 800258a:	801a      	strh	r2, [r3, #0]
	return true;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	20000c28 	.word	0x20000c28
 80025a0:	0800266d 	.word	0x0800266d
 80025a4:	20000c2a 	.word	0x20000c2a
 80025a8:	20000aa8 	.word	0x20000aa8

080025ac <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80025b6:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <io_coil_read+0x38>)
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	88fa      	ldrh	r2, [r7, #6]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d209      	bcs.n	80025d4 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80025c0:	88fa      	ldrh	r2, [r7, #6]
 80025c2:	4909      	ldr	r1, [pc, #36]	@ (80025e8 <io_coil_read+0x3c>)
 80025c4:	4613      	mov	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4413      	add	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	3308      	adds	r3, #8
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	e000      	b.n	80025d6 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	20000c28 	.word	0x20000c28
 80025e8:	20000aa8 	.word	0x20000aa8

080025ec <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	460a      	mov	r2, r1
 80025f6:	80fb      	strh	r3, [r7, #6]
 80025f8:	4613      	mov	r3, r2
 80025fa:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <io_coil_write+0x78>)
 80025fe:	881b      	ldrh	r3, [r3, #0]
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	429a      	cmp	r2, r3
 8002604:	d229      	bcs.n	800265a <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002606:	88fa      	ldrh	r2, [r7, #6]
 8002608:	4917      	ldr	r1, [pc, #92]	@ (8002668 <io_coil_write+0x7c>)
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d015      	beq.n	8002646 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	4912      	ldr	r1, [pc, #72]	@ (8002668 <io_coil_write+0x7c>)
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	681c      	ldr	r4, [r3, #0]
 800262a:	88fa      	ldrh	r2, [r7, #6]
 800262c:	490e      	ldr	r1, [pc, #56]	@ (8002668 <io_coil_write+0x7c>)
 800262e:	4613      	mov	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4413      	add	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	3304      	adds	r3, #4
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	797a      	ldrb	r2, [r7, #5]
 800263e:	b292      	uxth	r2, r2
 8002640:	4611      	mov	r1, r2
 8002642:	4618      	mov	r0, r3
 8002644:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002646:	88fa      	ldrh	r2, [r7, #6]
 8002648:	4907      	ldr	r1, [pc, #28]	@ (8002668 <io_coil_write+0x7c>)
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	3308      	adds	r3, #8
 8002656:	797a      	ldrb	r2, [r7, #5]
 8002658:	701a      	strb	r2, [r3, #0]
	}
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bd90      	pop	{r4, r7, pc}
 8002662:	bf00      	nop
 8002664:	20000c28 	.word	0x20000c28
 8002668:	20000aa8 	.word	0x20000aa8

0800266c <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	889b      	ldrh	r3, [r3, #4]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	4619      	mov	r1, r3
 8002688:	f006 fa0e 	bl	8008aa8 <HAL_GPIO_WritePin>
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <io_discrete_in_add_channel+0x5c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d109      	bne.n	80026ba <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80026a6:	4b13      	ldr	r3, [pc, #76]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	2b03      	cmp	r3, #3
 80026ac:	d81a      	bhi.n	80026e4 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	3301      	adds	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026b8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80026ba:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	4619      	mov	r1, r3
 80026c0:	4a0e      	ldr	r2, [pc, #56]	@ (80026fc <io_discrete_in_add_channel+0x68>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 80026c8:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	4a0b      	ldr	r2, [pc, #44]	@ (80026fc <io_discrete_in_add_channel+0x68>)
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	4413      	add	r3, r2
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80026d6:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	3301      	adds	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026e0:	801a      	strh	r2, [r3, #0]
 80026e2:	e000      	b.n	80026e6 <io_discrete_in_add_channel+0x52>
			return;
 80026e4:	bf00      	nop
}
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	08002741 	.word	0x08002741
 80026f4:	20000c4e 	.word	0x20000c4e
 80026f8:	20000c4c 	.word	0x20000c4c
 80026fc:	20000c2c 	.word	0x20000c2c

08002700 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 800270a:	4b0b      	ldr	r3, [pc, #44]	@ (8002738 <io_discrete_in_read+0x38>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	88fa      	ldrh	r2, [r7, #6]
 8002710:	429a      	cmp	r2, r3
 8002712:	d20c      	bcs.n	800272e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	4a09      	ldr	r2, [pc, #36]	@ (800273c <io_discrete_in_read+0x3c>)
 8002718:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	4907      	ldr	r1, [pc, #28]	@ (800273c <io_discrete_in_read+0x3c>)
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	440b      	add	r3, r1
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4618      	mov	r0, r3
 8002728:	4790      	blx	r2
 800272a:	4603      	mov	r3, r0
 800272c:	e000      	b.n	8002730 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000c4c 	.word	0x20000c4c
 800273c:	20000c2c 	.word	0x20000c2c

08002740 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	889b      	ldrh	r3, [r3, #4]
 8002754:	4619      	mov	r1, r3
 8002756:	4610      	mov	r0, r2
 8002758:	f006 f98e 	bl	8008a78 <HAL_GPIO_ReadPin>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002772:	4b23      	ldr	r3, [pc, #140]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	2b20      	cmp	r3, #32
 8002778:	d101      	bne.n	800277e <io_holding_reg_add_channel+0x16>
		return false;
 800277a:	2300      	movs	r3, #0
 800277c:	e039      	b.n	80027f2 <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a20      	ldr	r2, [pc, #128]	@ (8002804 <io_holding_reg_add_channel+0x9c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d10b      	bne.n	800279e <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002786:	4b20      	ldr	r3, [pc, #128]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d901      	bls.n	8002792 <io_holding_reg_add_channel+0x2a>
			return false;
 800278e:	2300      	movs	r3, #0
 8002790:	e02f      	b.n	80027f2 <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002792:	4b1d      	ldr	r3, [pc, #116]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	3301      	adds	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b1b      	ldr	r3, [pc, #108]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 800279c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	4619      	mov	r1, r3
 80027a4:	4a19      	ldr	r2, [pc, #100]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027a6:	460b      	mov	r3, r1
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	440b      	add	r3, r1
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4a14      	ldr	r2, [pc, #80]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027bc:	460b      	mov	r3, r1
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	440b      	add	r3, r1
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	3304      	adds	r3, #4
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	4619      	mov	r1, r3
 80027d2:	4a0e      	ldr	r2, [pc, #56]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027d4:	460b      	mov	r3, r1
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	440b      	add	r3, r1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	3308      	adds	r3, #8
 80027e0:	2200      	movs	r2, #0
 80027e2:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027ee:	801a      	strh	r2, [r3, #0]
	return true;
 80027f0:	2301      	movs	r3, #1
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	20000dd0 	.word	0x20000dd0
 8002804:	080028cd 	.word	0x080028cd
 8002808:	20000dd2 	.word	0x20000dd2
 800280c:	20000c50 	.word	0x20000c50

08002810 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <io_holding_reg_read+0x38>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	88fa      	ldrh	r2, [r7, #6]
 8002820:	429a      	cmp	r2, r3
 8002822:	d209      	bcs.n	8002838 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002824:	88fa      	ldrh	r2, [r7, #6]
 8002826:	4909      	ldr	r1, [pc, #36]	@ (800284c <io_holding_reg_read+0x3c>)
 8002828:	4613      	mov	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	3308      	adds	r3, #8
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	e000      	b.n	800283a <io_holding_reg_read+0x2a>
	}
	return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000dd0 	.word	0x20000dd0
 800284c:	20000c50 	.word	0x20000c50

08002850 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002850:	b590      	push	{r4, r7, lr}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	460a      	mov	r2, r1
 800285a:	80fb      	strh	r3, [r7, #6]
 800285c:	4613      	mov	r3, r2
 800285e:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002860:	4b18      	ldr	r3, [pc, #96]	@ (80028c4 <io_holding_reg_write+0x74>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	88fa      	ldrh	r2, [r7, #6]
 8002866:	429a      	cmp	r2, r3
 8002868:	d228      	bcs.n	80028bc <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 800286a:	88fa      	ldrh	r2, [r7, #6]
 800286c:	4916      	ldr	r1, [pc, #88]	@ (80028c8 <io_holding_reg_write+0x78>)
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d014      	beq.n	80028a8 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800287e:	88fa      	ldrh	r2, [r7, #6]
 8002880:	4911      	ldr	r1, [pc, #68]	@ (80028c8 <io_holding_reg_write+0x78>)
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	681c      	ldr	r4, [r3, #0]
 800288e:	88fa      	ldrh	r2, [r7, #6]
 8002890:	490d      	ldr	r1, [pc, #52]	@ (80028c8 <io_holding_reg_write+0x78>)
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	3304      	adds	r3, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	88ba      	ldrh	r2, [r7, #4]
 80028a2:	4611      	mov	r1, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80028a8:	88fa      	ldrh	r2, [r7, #6]
 80028aa:	4907      	ldr	r1, [pc, #28]	@ (80028c8 <io_holding_reg_write+0x78>)
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	3308      	adds	r3, #8
 80028b8:	88ba      	ldrh	r2, [r7, #4]
 80028ba:	801a      	strh	r2, [r3, #0]
	}
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd90      	pop	{r4, r7, pc}
 80028c4:	20000dd0 	.word	0x20000dd0
 80028c8:	20000c50 	.word	0x20000c50

080028cc <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <dac_write_func+0x40>)
 80028da:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80028dc:	887a      	ldrh	r2, [r7, #2]
 80028de:	4613      	mov	r3, r2
 80028e0:	031b      	lsls	r3, r3, #12
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002910 <dac_write_func+0x44>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	0bdb      	lsrs	r3, r3, #15
 80028ec:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2200      	movs	r2, #0
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f005 fa23 	bl	8007d40 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f005 f9b3 	bl	8007c68 <HAL_DAC_Start>
#endif
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	200010cc 	.word	0x200010cc
 8002910:	80008001 	.word	0x80008001

08002914 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a13      	ldr	r2, [pc, #76]	@ (8002970 <io_input_reg_add_channel+0x5c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d109      	bne.n	800293a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002926:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	2b03      	cmp	r3, #3
 800292c:	d81a      	bhi.n	8002964 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800292e:	4b11      	ldr	r3, [pc, #68]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	3301      	adds	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	4b0f      	ldr	r3, [pc, #60]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002938:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800293a:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <io_input_reg_add_channel+0x64>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	4a0e      	ldr	r2, [pc, #56]	@ (800297c <io_input_reg_add_channel+0x68>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <io_input_reg_add_channel+0x64>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	4a0b      	ldr	r2, [pc, #44]	@ (800297c <io_input_reg_add_channel+0x68>)
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002956:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <io_input_reg_add_channel+0x64>)
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	3301      	adds	r3, #1
 800295c:	b29a      	uxth	r2, r3
 800295e:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <io_input_reg_add_channel+0x64>)
 8002960:	801a      	strh	r2, [r3, #0]
 8002962:	e000      	b.n	8002966 <io_input_reg_add_channel+0x52>
			return;
 8002964:	bf00      	nop
}
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	080029c1 	.word	0x080029c1
 8002974:	20000ed6 	.word	0x20000ed6
 8002978:	20000ed4 	.word	0x20000ed4
 800297c:	20000dd4 	.word	0x20000dd4

08002980 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 800298a:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <io_input_reg_read+0x38>)
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	429a      	cmp	r2, r3
 8002992:	d20c      	bcs.n	80029ae <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002994:	88fb      	ldrh	r3, [r7, #6]
 8002996:	4a09      	ldr	r2, [pc, #36]	@ (80029bc <io_input_reg_read+0x3c>)
 8002998:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800299c:	88fb      	ldrh	r3, [r7, #6]
 800299e:	4907      	ldr	r1, [pc, #28]	@ (80029bc <io_input_reg_read+0x3c>)
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	440b      	add	r3, r1
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	4618      	mov	r0, r3
 80029a8:	4790      	blx	r2
 80029aa:	4603      	mov	r3, r0
 80029ac:	e000      	b.n	80029b0 <io_input_reg_read+0x30>
	}
	return 0;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000ed4 	.word	0x20000ed4
 80029bc:	20000dd4 	.word	0x20000dd4

080029c0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08c      	sub	sp, #48	@ 0x30
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80029c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <adc_read_func+0x80>)
 80029ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80029cc:	481c      	ldr	r0, [pc, #112]	@ (8002a40 <adc_read_func+0x80>)
 80029ce:	f004 f8a3 	bl	8006b18 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2220      	movs	r2, #32
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f010 f8d9 	bl	8012b92 <memset>
		sConfig.Channel = channel;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80029e4:	2306      	movs	r3, #6
 80029e6:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80029e8:	2304      	movs	r3, #4
 80029ea:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80029ec:	237f      	movs	r3, #127	@ 0x7f
 80029ee:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80029f0:	f107 030c 	add.w	r3, r7, #12
 80029f4:	4619      	mov	r1, r3
 80029f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029f8:	f004 f9a8 	bl	8006d4c <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80029fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029fe:	f003 ffcf 	bl	80069a0 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002a02:	2164      	movs	r1, #100	@ 0x64
 8002a04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a06:	f004 f8bb 	bl	8006b80 <HAL_ADC_PollForConversion>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10f      	bne.n	8002a30 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a12:	f004 f98d 	bl	8006d30 <HAL_ADC_GetValue>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4613      	mov	r3, r2
 8002a1a:	041b      	lsls	r3, r3, #16
 8002a1c:	1a9a      	subs	r2, r3, r2
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <adc_read_func+0x84>)
 8002a20:	fba3 1302 	umull	r1, r3, r3, r2
 8002a24:	1ad2      	subs	r2, r2, r3
 8002a26:	0852      	lsrs	r2, r2, #1
 8002a28:	4413      	add	r3, r2
 8002a2a:	0adb      	lsrs	r3, r3, #11
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	e003      	b.n	8002a38 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002a30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a32:	f004 f871 	bl	8006b18 <HAL_ADC_Stop>
#endif
	return 0;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3730      	adds	r7, #48	@ 0x30
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20001060 	.word	0x20001060
 8002a44:	00100101 	.word	0x00100101

08002a48 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <io_virtual_add+0x16>
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d013      	beq.n	8002a84 <io_virtual_add+0x3c>
 8002a5c:	e026      	b.n	8002aac <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	2b80      	cmp	r3, #128	@ 0x80
 8002a64:	d101      	bne.n	8002a6a <io_virtual_add+0x22>
				return false;
 8002a66:	2300      	movs	r3, #0
 8002a68:	e02d      	b.n	8002ac6 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002a6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b18      	ldr	r3, [pc, #96]	@ (8002ad4 <io_virtual_add+0x8c>)
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002a76:	4b16      	ldr	r3, [pc, #88]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a80:	801a      	strh	r2, [r3, #0]
			break;
 8002a82:	e015      	b.n	8002ab0 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002a84:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <io_virtual_add+0x90>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	2b80      	cmp	r3, #128	@ 0x80
 8002a8a:	d101      	bne.n	8002a90 <io_virtual_add+0x48>
				return false;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e01a      	b.n	8002ac6 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002a90:	4b11      	ldr	r3, [pc, #68]	@ (8002ad8 <io_virtual_add+0x90>)
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <io_virtual_add+0x94>)
 8002a98:	2100      	movs	r1, #0
 8002a9a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad8 <io_virtual_add+0x90>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad8 <io_virtual_add+0x90>)
 8002aa8:	801a      	strh	r2, [r3, #0]
			break;
 8002aaa:	e001      	b.n	8002ab0 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e00a      	b.n	8002ac6 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002ab0:	f7fe fc78 	bl	80013a4 <automation_save_rules>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f083 0301 	eor.w	r3, r3, #1
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <io_virtual_add+0x7c>
		return false;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	e000      	b.n	8002ac6 <io_virtual_add+0x7e>
	}

	return true;
 8002ac4:	2301      	movs	r3, #1
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000f58 	.word	0x20000f58
 8002ad4:	20000ed8 	.word	0x20000ed8
 8002ad8:	2000105c 	.word	0x2000105c
 8002adc:	20000f5c 	.word	0x20000f5c

08002ae0 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <io_virtual_get_count+0x16>
 8002af2:	2300      	movs	r3, #0
 8002af4:	e012      	b.n	8002b1c <io_virtual_get_count+0x3c>

	switch (type) {
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <io_virtual_get_count+0x22>
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d006      	beq.n	8002b0e <io_virtual_get_count+0x2e>
 8002b00:	e00b      	b.n	8002b1a <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002b02:	4b09      	ldr	r3, [pc, #36]	@ (8002b28 <io_virtual_get_count+0x48>)
 8002b04:	881a      	ldrh	r2, [r3, #0]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	801a      	strh	r2, [r3, #0]
			return true;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e006      	b.n	8002b1c <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <io_virtual_get_count+0x4c>)
 8002b10:	881a      	ldrh	r2, [r3, #0]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	801a      	strh	r2, [r3, #0]
			return true;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002b1a:	2300      	movs	r3, #0
		}
	}
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	20000f58 	.word	0x20000f58
 8002b2c:	2000105c 	.word	0x2000105c

08002b30 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	603a      	str	r2, [r7, #0]
 8002b3a:	71fb      	strb	r3, [r7, #7]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <io_virtual_read+0x1a>
 8002b46:	2300      	movs	r3, #0
 8002b48:	e024      	b.n	8002b94 <io_virtual_read+0x64>

	switch (type) {
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <io_virtual_read+0x26>
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d00f      	beq.n	8002b74 <io_virtual_read+0x44>
 8002b54:	e01d      	b.n	8002b92 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002b56:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <io_virtual_read+0x70>)
 8002b58:	881b      	ldrh	r3, [r3, #0]
 8002b5a:	88ba      	ldrh	r2, [r7, #4]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d301      	bcc.n	8002b64 <io_virtual_read+0x34>
				return false;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e017      	b.n	8002b94 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002b64:	88bb      	ldrh	r3, [r7, #4]
 8002b66:	4a0f      	ldr	r2, [pc, #60]	@ (8002ba4 <io_virtual_read+0x74>)
 8002b68:	5cd3      	ldrb	r3, [r2, r3]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	801a      	strh	r2, [r3, #0]
			return true;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e00f      	b.n	8002b94 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002b74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <io_virtual_read+0x78>)
 8002b76:	881b      	ldrh	r3, [r3, #0]
 8002b78:	88ba      	ldrh	r2, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d301      	bcc.n	8002b82 <io_virtual_read+0x52>
				return false;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e008      	b.n	8002b94 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002b82:	88bb      	ldrh	r3, [r7, #4]
 8002b84:	4a09      	ldr	r2, [pc, #36]	@ (8002bac <io_virtual_read+0x7c>)
 8002b86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	801a      	strh	r2, [r3, #0]
			return true;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002b92:	2300      	movs	r3, #0
		}
	}
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	20000f58 	.word	0x20000f58
 8002ba4:	20000ed8 	.word	0x20000ed8
 8002ba8:	2000105c 	.word	0x2000105c
 8002bac:	20000f5c 	.word	0x20000f5c

08002bb0 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	71fb      	strb	r3, [r7, #7]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	80bb      	strh	r3, [r7, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <io_virtual_write+0x1e>
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d013      	beq.n	8002bf4 <io_virtual_write+0x44>
 8002bcc:	e020      	b.n	8002c10 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002bce:	4b14      	ldr	r3, [pc, #80]	@ (8002c20 <io_virtual_write+0x70>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	88ba      	ldrh	r2, [r7, #4]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d301      	bcc.n	8002bdc <io_virtual_write+0x2c>
				return false;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e01a      	b.n	8002c12 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002bdc:	887b      	ldrh	r3, [r7, #2]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	88bb      	ldrh	r3, [r7, #4]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <io_virtual_write+0x74>)
 8002bee:	54d1      	strb	r1, [r2, r3]
			return true;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e00e      	b.n	8002c12 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <io_virtual_write+0x78>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	88ba      	ldrh	r2, [r7, #4]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d301      	bcc.n	8002c02 <io_virtual_write+0x52>
				return false;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e007      	b.n	8002c12 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	4909      	ldr	r1, [pc, #36]	@ (8002c2c <io_virtual_write+0x7c>)
 8002c06:	887a      	ldrh	r2, [r7, #2]
 8002c08:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002c10:	2300      	movs	r3, #0
		}
	}
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000f58 	.word	0x20000f58
 8002c24:	20000ed8 	.word	0x20000ed8
 8002c28:	2000105c 	.word	0x2000105c
 8002c2c:	20000f5c 	.word	0x20000f5c

08002c30 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b0e6      	sub	sp, #408	@ 0x198
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4602      	mov	r2, r0
 8002c38:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002c3c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002c40:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002c48:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c4c:	f107 0210 	add.w	r2, r7, #16
 8002c50:	4413      	add	r3, r2
 8002c52:	4a42      	ldr	r2, [pc, #264]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c54:	8812      	ldrh	r2, [r2, #0]
 8002c56:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002c58:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c5c:	3302      	adds	r3, #2
 8002c5e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002c62:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c66:	f107 0210 	add.w	r2, r7, #16
 8002c6a:	4413      	add	r3, r2
 8002c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c6e:	8812      	ldrh	r2, [r2, #0]
 8002c70:	493b      	ldr	r1, [pc, #236]	@ (8002d60 <io_virtual_save+0x130>)
 8002c72:	4618      	mov	r0, r3
 8002c74:	f010 f80d 	bl	8012c92 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002c78:	4b38      	ldr	r3, [pc, #224]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c7a:	881a      	ldrh	r2, [r3, #0]
 8002c7c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c80:	4413      	add	r3, r2
 8002c82:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002c86:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c8a:	f107 0210 	add.w	r2, r7, #16
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a34      	ldr	r2, [pc, #208]	@ (8002d64 <io_virtual_save+0x134>)
 8002c92:	8812      	ldrh	r2, [r2, #0]
 8002c94:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002c96:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002ca0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002ca4:	f107 0210 	add.w	r2, r7, #16
 8002ca8:	4413      	add	r3, r2
 8002caa:	4a2e      	ldr	r2, [pc, #184]	@ (8002d64 <io_virtual_save+0x134>)
 8002cac:	8812      	ldrh	r2, [r2, #0]
 8002cae:	0052      	lsls	r2, r2, #1
 8002cb0:	492d      	ldr	r1, [pc, #180]	@ (8002d68 <io_virtual_save+0x138>)
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f00f ffed 	bl	8012c92 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d64 <io_virtual_save+0x134>)
 8002cba:	881b      	ldrh	r3, [r3, #0]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002cca:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002cce:	f107 0110 	add.w	r1, r7, #16
 8002cd2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002cd6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff f8aa 	bl	8001e36 <EEPROM_WriteBlock>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	f083 0301 	eor.w	r3, r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <io_virtual_save+0xc2>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e02f      	b.n	8002d52 <io_virtual_save+0x122>
	baseAddress += offset;
 8002cf2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002cf6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002cfa:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002cfe:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002d02:	8811      	ldrh	r1, [r2, #0]
 8002d04:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d08:	440a      	add	r2, r1
 8002d0a:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002d0c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d10:	f107 0310 	add.w	r3, r7, #16
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f001 fef4 	bl	8004b04 <modbus_crc16>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	461a      	mov	r2, r3
 8002d20:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d24:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002d28:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002d2a:	f107 010e 	add.w	r1, r7, #14
 8002d2e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d32:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff f87b 	bl	8001e36 <EEPROM_WriteBlock>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f083 0301 	eor.w	r3, r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <io_virtual_save+0x120>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e000      	b.n	8002d52 <io_virtual_save+0x122>

	return true;
 8002d50:	2301      	movs	r3, #1
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20000f58 	.word	0x20000f58
 8002d60:	20000ed8 	.word	0x20000ed8
 8002d64:	2000105c 	.word	0x2000105c
 8002d68:	20000f5c 	.word	0x20000f5c

08002d6c <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	4602      	mov	r2, r0
 8002d76:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002d7a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002d7e:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8002d86:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8002d8a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002d8e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8002d92:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002d96:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002d9a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002d9e:	881b      	ldrh	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff f860 	bl	8001e66 <EEPROM_LoadBlock>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f083 0301 	eor.w	r3, r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <io_virtual_load+0x4a>
 8002db2:	2300      	movs	r3, #0
 8002db4:	e0bd      	b.n	8002f32 <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002db6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002dba:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002dbe:	4413      	add	r3, r2
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002dc8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dcc:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002dce:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002dd2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	2b80      	cmp	r3, #128	@ 0x80
 8002dda:	d901      	bls.n	8002de0 <io_virtual_load+0x74>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e0a8      	b.n	8002f32 <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8002de0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002de4:	3302      	adds	r3, #2
 8002de6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002dea:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002dee:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002df2:	18d1      	adds	r1, r2, r3
 8002df4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002df8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e04:	4618      	mov	r0, r3
 8002e06:	f00f ff44 	bl	8012c92 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002e0a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e0e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002e12:	881a      	ldrh	r2, [r3, #0]
 8002e14:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e18:	4413      	add	r3, r2
 8002e1a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002e1e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e22:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e26:	4413      	add	r3, r2
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e30:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e34:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002e36:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e3a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	2b80      	cmp	r3, #128	@ 0x80
 8002e42:	d901      	bls.n	8002e48 <io_virtual_load+0xdc>
 8002e44:	2300      	movs	r3, #0
 8002e46:	e074      	b.n	8002f32 <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8002e48:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002e52:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e56:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e5a:	18d1      	adds	r1, r2, r3
 8002e5c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e60:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	005a      	lsls	r2, r3, #1
 8002e68:	f107 030c 	add.w	r3, r7, #12
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f00f ff10 	bl	8012c92 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002e72:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e76:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e84:	4413      	add	r3, r2
 8002e86:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002e8a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e8e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e92:	881a      	ldrh	r2, [r3, #0]
 8002e94:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e98:	4413      	add	r3, r2
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	f107 010a 	add.w	r1, r7, #10
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe ffdf 	bl	8001e66 <EEPROM_LoadBlock>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f083 0301 	eor.w	r3, r3, #1
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <io_virtual_load+0x14c>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e03c      	b.n	8002f32 <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002eb8:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8002ebc:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f001 fe1e 	bl	8004b04 <modbus_crc16>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8002ece:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ed2:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d001      	beq.n	8002ee4 <io_virtual_load+0x178>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e026      	b.n	8002f32 <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8002ee4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ee8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002eec:	881a      	ldrh	r2, [r3, #0]
 8002eee:	4b13      	ldr	r3, [pc, #76]	@ (8002f3c <io_virtual_load+0x1d0>)
 8002ef0:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002ef2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ef6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f02:	4619      	mov	r1, r3
 8002f04:	480e      	ldr	r0, [pc, #56]	@ (8002f40 <io_virtual_load+0x1d4>)
 8002f06:	f00f fec4 	bl	8012c92 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8002f0a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f0e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f12:	881a      	ldrh	r2, [r3, #0]
 8002f14:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <io_virtual_load+0x1d8>)
 8002f16:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f18:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f1c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f20:	881b      	ldrh	r3, [r3, #0]
 8002f22:	005a      	lsls	r2, r3, #1
 8002f24:	f107 030c 	add.w	r3, r7, #12
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4807      	ldr	r0, [pc, #28]	@ (8002f48 <io_virtual_load+0x1dc>)
 8002f2c:	f00f feb1 	bl	8012c92 <memcpy>

	return true;
 8002f30:	2301      	movs	r3, #1
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20000f58 	.word	0x20000f58
 8002f40:	20000ed8 	.word	0x20000ed8
 8002f44:	2000105c 	.word	0x2000105c
 8002f48:	20000f5c 	.word	0x20000f5c

08002f4c <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8002f50:	4b0e      	ldr	r3, [pc, #56]	@ (8002f8c <io_virtual_clear+0x40>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8002f56:	4b0e      	ldr	r3, [pc, #56]	@ (8002f90 <io_virtual_clear+0x44>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8002f5c:	2280      	movs	r2, #128	@ 0x80
 8002f5e:	2100      	movs	r1, #0
 8002f60:	480c      	ldr	r0, [pc, #48]	@ (8002f94 <io_virtual_clear+0x48>)
 8002f62:	f00f fe16 	bl	8012b92 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8002f66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	480a      	ldr	r0, [pc, #40]	@ (8002f98 <io_virtual_clear+0x4c>)
 8002f6e:	f00f fe10 	bl	8012b92 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002f72:	f7fe fa17 	bl	80013a4 <automation_save_rules>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f083 0301 	eor.w	r3, r3, #1
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <io_virtual_clear+0x3a>
		return false;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e000      	b.n	8002f88 <io_virtual_clear+0x3c>
	}

	return true;
 8002f86:	2301      	movs	r3, #1
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000f58 	.word	0x20000f58
 8002f90:	2000105c 	.word	0x2000105c
 8002f94:	20000ed8 	.word	0x20000ed8
 8002f98:	20000f5c 	.word	0x20000f5c

08002f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b096      	sub	sp, #88	@ 0x58
 8002fa0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fa2:	f003 f86c 	bl	800607e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fa6:	f000 f95f 	bl	8003268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002faa:	f000 fb63 	bl	8003674 <MX_GPIO_Init>
  MX_DMA_Init();
 8002fae:	f000 fb2f 	bl	8003610 <MX_DMA_Init>
  MX_I2C1_Init();
 8002fb2:	f000 fa61 	bl	8003478 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002fb6:	f000 fadd 	bl	8003574 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002fba:	f000 f9a1 	bl	8003300 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002fbe:	f000 fa17 	bl	80033f0 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002fc2:	f00e fb0f 	bl	80115e4 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8002fc6:	f000 fa97 	bl	80034f8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002fca:	f00c fdfb 	bl	800fbc4 <MX_FATFS_Init>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <main+0x3c>
    Error_Handler();
 8002fd4:	f000 fbec 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002fd8:	f7fe fb7a 	bl	80016d0 <display_Setup>
	display_Boot();
 8002fdc:	f7fe fb7e 	bl	80016dc <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	f000 ffb9 	bl	8003f58 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8002fe6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fee:	f002 fd33 	bl	8005a58 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002ff2:	4889      	ldr	r0, [pc, #548]	@ (8003218 <main+0x27c>)
 8002ff4:	f7fe ff4a 	bl	8001e8c <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002ff8:	4887      	ldr	r0, [pc, #540]	@ (8003218 <main+0x27c>)
 8002ffa:	f7fe ffed 	bl	8001fd8 <INA226_Init>
  	automation_Init();
 8002ffe:	f7fe f8df 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003002:	4a86      	ldr	r2, [pc, #536]	@ (800321c <main+0x280>)
 8003004:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003008:	e892 0003 	ldmia.w	r2, {r0, r1}
 800300c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003010:	4a83      	ldr	r2, [pc, #524]	@ (8003220 <main+0x284>)
 8003012:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003016:	e892 0003 	ldmia.w	r2, {r0, r1}
 800301a:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 800301e:	4a81      	ldr	r2, [pc, #516]	@ (8003224 <main+0x288>)
 8003020:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003024:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003028:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 800302c:	4a7e      	ldr	r2, [pc, #504]	@ (8003228 <main+0x28c>)
 800302e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003032:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003036:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 800303a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800303e:	4619      	mov	r1, r3
 8003040:	487a      	ldr	r0, [pc, #488]	@ (800322c <main+0x290>)
 8003042:	f7ff fa5f 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003046:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800304a:	4619      	mov	r1, r3
 800304c:	4877      	ldr	r0, [pc, #476]	@ (800322c <main+0x290>)
 800304e:	f7ff fa59 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003052:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003056:	4619      	mov	r1, r3
 8003058:	4874      	ldr	r0, [pc, #464]	@ (800322c <main+0x290>)
 800305a:	f7ff fa53 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800305e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003062:	4619      	mov	r1, r3
 8003064:	4871      	ldr	r0, [pc, #452]	@ (800322c <main+0x290>)
 8003066:	f7ff fa4d 	bl	8002504 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800306a:	4a71      	ldr	r2, [pc, #452]	@ (8003230 <main+0x294>)
 800306c:	f107 031c 	add.w	r3, r7, #28
 8003070:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003074:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003078:	4a6e      	ldr	r2, [pc, #440]	@ (8003234 <main+0x298>)
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003082:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003086:	4a6c      	ldr	r2, [pc, #432]	@ (8003238 <main+0x29c>)
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003090:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003094:	4a69      	ldr	r2, [pc, #420]	@ (800323c <main+0x2a0>)
 8003096:	1d3b      	adds	r3, r7, #4
 8003098:	e892 0003 	ldmia.w	r2, {r0, r1}
 800309c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80030a0:	f107 031c 	add.w	r3, r7, #28
 80030a4:	4619      	mov	r1, r3
 80030a6:	4866      	ldr	r0, [pc, #408]	@ (8003240 <main+0x2a4>)
 80030a8:	f7ff faf4 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80030ac:	f107 0314 	add.w	r3, r7, #20
 80030b0:	4619      	mov	r1, r3
 80030b2:	4863      	ldr	r0, [pc, #396]	@ (8003240 <main+0x2a4>)
 80030b4:	f7ff faee 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80030b8:	f107 030c 	add.w	r3, r7, #12
 80030bc:	4619      	mov	r1, r3
 80030be:	4860      	ldr	r0, [pc, #384]	@ (8003240 <main+0x2a4>)
 80030c0:	f7ff fae8 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80030c4:	1d3b      	adds	r3, r7, #4
 80030c6:	4619      	mov	r1, r3
 80030c8:	485d      	ldr	r0, [pc, #372]	@ (8003240 <main+0x2a4>)
 80030ca:	f7ff fae3 	bl	8002694 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 80030ce:	2100      	movs	r1, #0
 80030d0:	485c      	ldr	r0, [pc, #368]	@ (8003244 <main+0x2a8>)
 80030d2:	f7ff fb49 	bl	8002768 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 80030d6:	2110      	movs	r1, #16
 80030d8:	485a      	ldr	r0, [pc, #360]	@ (8003244 <main+0x2a8>)
 80030da:	f7ff fb45 	bl	8002768 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80030de:	495a      	ldr	r1, [pc, #360]	@ (8003248 <main+0x2ac>)
 80030e0:	485a      	ldr	r0, [pc, #360]	@ (800324c <main+0x2b0>)
 80030e2:	f7ff fc17 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80030e6:	495a      	ldr	r1, [pc, #360]	@ (8003250 <main+0x2b4>)
 80030e8:	4858      	ldr	r0, [pc, #352]	@ (800324c <main+0x2b0>)
 80030ea:	f7ff fc13 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80030ee:	4959      	ldr	r1, [pc, #356]	@ (8003254 <main+0x2b8>)
 80030f0:	4856      	ldr	r0, [pc, #344]	@ (800324c <main+0x2b0>)
 80030f2:	f7ff fc0f 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80030f6:	4958      	ldr	r1, [pc, #352]	@ (8003258 <main+0x2bc>)
 80030f8:	4854      	ldr	r0, [pc, #336]	@ (800324c <main+0x2b0>)
 80030fa:	f7ff fc0b 	bl	8002914 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80030fe:	4946      	ldr	r1, [pc, #280]	@ (8003218 <main+0x27c>)
 8003100:	4856      	ldr	r0, [pc, #344]	@ (800325c <main+0x2c0>)
 8003102:	f7ff fc07 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8003106:	4944      	ldr	r1, [pc, #272]	@ (8003218 <main+0x27c>)
 8003108:	4855      	ldr	r0, [pc, #340]	@ (8003260 <main+0x2c4>)
 800310a:	f7ff fc03 	bl	8002914 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800310e:	2201      	movs	r2, #1
 8003110:	2140      	movs	r1, #64	@ 0x40
 8003112:	4854      	ldr	r0, [pc, #336]	@ (8003264 <main+0x2c8>)
 8003114:	f005 fcc8 	bl	8008aa8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003118:	203c      	movs	r0, #60	@ 0x3c
 800311a:	f003 f821 	bl	8006160 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800311e:	2200      	movs	r2, #0
 8003120:	2140      	movs	r1, #64	@ 0x40
 8003122:	4850      	ldr	r0, [pc, #320]	@ (8003264 <main+0x2c8>)
 8003124:	f005 fcc0 	bl	8008aa8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003128:	203c      	movs	r0, #60	@ 0x3c
 800312a:	f003 f819 	bl	8006160 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800312e:	2201      	movs	r2, #1
 8003130:	2140      	movs	r1, #64	@ 0x40
 8003132:	484c      	ldr	r0, [pc, #304]	@ (8003264 <main+0x2c8>)
 8003134:	f005 fcb8 	bl	8008aa8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003138:	203c      	movs	r0, #60	@ 0x3c
 800313a:	f003 f811 	bl	8006160 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800313e:	2200      	movs	r2, #0
 8003140:	2140      	movs	r1, #64	@ 0x40
 8003142:	4848      	ldr	r0, [pc, #288]	@ (8003264 <main+0x2c8>)
 8003144:	f005 fcb0 	bl	8008aa8 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8003148:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800314c:	f003 f808 	bl	8006160 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003150:	f7fe faee 	bl	8001730 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003154:	2300      	movs	r3, #0
 8003156:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003162:	f002 fff1 	bl	8006148 <HAL_GetTick>
 8003166:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8003168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800316a:	3301      	adds	r3, #1
 800316c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800316e:	f002 fd81 	bl	8005c74 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003172:	f002 fdc3 	bl	8005cfc <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003176:	f7fe f829 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800317a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800317e:	4839      	ldr	r0, [pc, #228]	@ (8003264 <main+0x2c8>)
 8003180:	f005 fc7a 	bl	8008a78 <HAL_GPIO_ReadPin>
 8003184:	4603      	mov	r3, r0
 8003186:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 800318a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800318e:	2b01      	cmp	r3, #1
 8003190:	d113      	bne.n	80031ba <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003192:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003196:	2b00      	cmp	r3, #0
 8003198:	d116      	bne.n	80031c8 <main+0x22c>
 800319a:	f002 ffd5 	bl	8006148 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b32      	cmp	r3, #50	@ 0x32
 80031a6:	d90f      	bls.n	80031c8 <main+0x22c>
			  display_BtnPress();
 80031a8:	f7fe fd88 	bl	8001cbc <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80031ac:	f002 ffcc 	bl	8006148 <HAL_GetTick>
 80031b0:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 80031b2:	2301      	movs	r3, #1
 80031b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80031b8:	e006      	b.n	80031c8 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80031ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d102      	bne.n	80031c8 <main+0x22c>
		  btn1status = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80031c8:	f002 ffbe 	bl	8006148 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031d6:	d205      	bcs.n	80031e4 <main+0x248>
 80031d8:	f002 ffb6 	bl	8006148 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d906      	bls.n	80031f2 <main+0x256>
		  lastTimeTick = HAL_GetTick();
 80031e4:	f002 ffb0 	bl	8006148 <HAL_GetTick>
 80031e8:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 80031ea:	2300      	movs	r3, #0
 80031ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 80031ee:	f7fe fa9f 	bl	8001730 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80031f2:	f002 ffa9 	bl	8006148 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003200:	4293      	cmp	r3, r2
 8003202:	d805      	bhi.n	8003210 <main+0x274>
 8003204:	f002 ffa0 	bl	8006148 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800320c:	4293      	cmp	r3, r2
 800320e:	d9ab      	bls.n	8003168 <main+0x1cc>
		  display_setPage(0);
 8003210:	2000      	movs	r0, #0
 8003212:	f7fe fd6d 	bl	8001cf0 <display_setPage>
  {
 8003216:	e7a7      	b.n	8003168 <main+0x1cc>
 8003218:	200010e0 	.word	0x200010e0
 800321c:	08014e18 	.word	0x08014e18
 8003220:	08014e20 	.word	0x08014e20
 8003224:	08014e28 	.word	0x08014e28
 8003228:	08014e30 	.word	0x08014e30
 800322c:	0800266d 	.word	0x0800266d
 8003230:	08014e38 	.word	0x08014e38
 8003234:	08014e40 	.word	0x08014e40
 8003238:	08014e48 	.word	0x08014e48
 800323c:	08014e50 	.word	0x08014e50
 8003240:	08002741 	.word	0x08002741
 8003244:	080028cd 	.word	0x080028cd
 8003248:	04300002 	.word	0x04300002
 800324c:	080029c1 	.word	0x080029c1
 8003250:	08600004 	.word	0x08600004
 8003254:	2e300800 	.word	0x2e300800
 8003258:	3ac04000 	.word	0x3ac04000
 800325c:	08002011 	.word	0x08002011
 8003260:	08002051 	.word	0x08002051
 8003264:	48000800 	.word	0x48000800

08003268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b094      	sub	sp, #80	@ 0x50
 800326c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800326e:	f107 0318 	add.w	r3, r7, #24
 8003272:	2238      	movs	r2, #56	@ 0x38
 8003274:	2100      	movs	r1, #0
 8003276:	4618      	mov	r0, r3
 8003278:	f00f fc8b 	bl	8012b92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800327c:	1d3b      	adds	r3, r7, #4
 800327e:	2200      	movs	r2, #0
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	605a      	str	r2, [r3, #4]
 8003284:	609a      	str	r2, [r3, #8]
 8003286:	60da      	str	r2, [r3, #12]
 8003288:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800328a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800328e:	f008 f873 	bl	800b378 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003292:	2302      	movs	r3, #2
 8003294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003296:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800329c:	2340      	movs	r3, #64	@ 0x40
 800329e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032a0:	2302      	movs	r3, #2
 80032a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032a4:	2302      	movs	r3, #2
 80032a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80032a8:	2301      	movs	r3, #1
 80032aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80032ac:	230c      	movs	r3, #12
 80032ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032b0:	2302      	movs	r3, #2
 80032b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80032b4:	2304      	movs	r3, #4
 80032b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80032b8:	2302      	movs	r3, #2
 80032ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032bc:	f107 0318 	add.w	r3, r7, #24
 80032c0:	4618      	mov	r0, r3
 80032c2:	f008 f90d 	bl	800b4e0 <HAL_RCC_OscConfig>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80032cc:	f000 fa70 	bl	80037b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032d0:	230f      	movs	r3, #15
 80032d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80032d4:	2301      	movs	r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032d8:	2300      	movs	r3, #0
 80032da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80032dc:	2300      	movs	r3, #0
 80032de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80032e4:	1d3b      	adds	r3, r7, #4
 80032e6:	2100      	movs	r1, #0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f008 fc0b 	bl	800bb04 <HAL_RCC_ClockConfig>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80032f4:	f000 fa5c 	bl	80037b0 <Error_Handler>
  }
}
 80032f8:	bf00      	nop
 80032fa:	3750      	adds	r7, #80	@ 0x50
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08c      	sub	sp, #48	@ 0x30
 8003304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003306:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	605a      	str	r2, [r3, #4]
 8003310:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	2220      	movs	r2, #32
 8003316:	2100      	movs	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f00f fc3a 	bl	8012b92 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800331e:	4b32      	ldr	r3, [pc, #200]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003320:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003324:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003326:	4b30      	ldr	r3, [pc, #192]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003328:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800332c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800332e:	4b2e      	ldr	r3, [pc, #184]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003334:	4b2c      	ldr	r3, [pc, #176]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003336:	2200      	movs	r2, #0
 8003338:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800333a:	4b2b      	ldr	r3, [pc, #172]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800333c:	2200      	movs	r2, #0
 800333e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003340:	4b29      	ldr	r3, [pc, #164]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003342:	2200      	movs	r2, #0
 8003344:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003346:	4b28      	ldr	r3, [pc, #160]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003348:	2204      	movs	r2, #4
 800334a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800334c:	4b26      	ldr	r3, [pc, #152]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800334e:	2200      	movs	r2, #0
 8003350:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003352:	4b25      	ldr	r3, [pc, #148]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003354:	2200      	movs	r2, #0
 8003356:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003358:	4b23      	ldr	r3, [pc, #140]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800335a:	2201      	movs	r2, #1
 800335c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800335e:	4b22      	ldr	r3, [pc, #136]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003366:	4b20      	ldr	r3, [pc, #128]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003368:	2200      	movs	r2, #0
 800336a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800336c:	4b1e      	ldr	r3, [pc, #120]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800336e:	2200      	movs	r2, #0
 8003370:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003372:	4b1d      	ldr	r3, [pc, #116]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800337a:	4b1b      	ldr	r3, [pc, #108]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800337c:	2200      	movs	r2, #0
 800337e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003380:	4b19      	ldr	r3, [pc, #100]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003388:	4817      	ldr	r0, [pc, #92]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 800338a:	f003 f985 	bl	8006698 <HAL_ADC_Init>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003394:	f000 fa0c 	bl	80037b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003398:	2300      	movs	r3, #0
 800339a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800339c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033a0:	4619      	mov	r1, r3
 80033a2:	4811      	ldr	r0, [pc, #68]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 80033a4:	f004 fa8a 	bl	80078bc <HAL_ADCEx_MultiModeConfigChannel>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80033ae:	f000 f9ff 	bl	80037b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80033b2:	4b0e      	ldr	r3, [pc, #56]	@ (80033ec <MX_ADC1_Init+0xec>)
 80033b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80033b6:	2306      	movs	r3, #6
 80033b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80033be:	237f      	movs	r3, #127	@ 0x7f
 80033c0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80033c2:	2304      	movs	r3, #4
 80033c4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80033ca:	1d3b      	adds	r3, r7, #4
 80033cc:	4619      	mov	r1, r3
 80033ce:	4806      	ldr	r0, [pc, #24]	@ (80033e8 <MX_ADC1_Init+0xe8>)
 80033d0:	f003 fcbc 	bl	8006d4c <HAL_ADC_ConfigChannel>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80033da:	f000 f9e9 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80033de:	bf00      	nop
 80033e0:	3730      	adds	r7, #48	@ 0x30
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20001060 	.word	0x20001060
 80033ec:	04300002 	.word	0x04300002

080033f0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08c      	sub	sp, #48	@ 0x30
 80033f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80033f6:	463b      	mov	r3, r7
 80033f8:	2230      	movs	r2, #48	@ 0x30
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f00f fbc8 	bl	8012b92 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003402:	4b1b      	ldr	r3, [pc, #108]	@ (8003470 <MX_DAC1_Init+0x80>)
 8003404:	4a1b      	ldr	r2, [pc, #108]	@ (8003474 <MX_DAC1_Init+0x84>)
 8003406:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003408:	4819      	ldr	r0, [pc, #100]	@ (8003470 <MX_DAC1_Init+0x80>)
 800340a:	f004 fc0a 	bl	8007c22 <HAL_DAC_Init>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003414:	f000 f9cc 	bl	80037b0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003418:	2302      	movs	r3, #2
 800341a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800341c:	2300      	movs	r3, #0
 800341e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003420:	2300      	movs	r3, #0
 8003422:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003424:	2300      	movs	r3, #0
 8003426:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003428:	2300      	movs	r3, #0
 800342a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800342c:	2300      	movs	r3, #0
 800342e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003430:	2300      	movs	r3, #0
 8003432:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003434:	2301      	movs	r3, #1
 8003436:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800343c:	463b      	mov	r3, r7
 800343e:	2200      	movs	r2, #0
 8003440:	4619      	mov	r1, r3
 8003442:	480b      	ldr	r0, [pc, #44]	@ (8003470 <MX_DAC1_Init+0x80>)
 8003444:	f004 fcaa 	bl	8007d9c <HAL_DAC_ConfigChannel>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800344e:	f000 f9af 	bl	80037b0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003452:	463b      	mov	r3, r7
 8003454:	2210      	movs	r2, #16
 8003456:	4619      	mov	r1, r3
 8003458:	4805      	ldr	r0, [pc, #20]	@ (8003470 <MX_DAC1_Init+0x80>)
 800345a:	f004 fc9f 	bl	8007d9c <HAL_DAC_ConfigChannel>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003464:	f000 f9a4 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003468:	bf00      	nop
 800346a:	3730      	adds	r7, #48	@ 0x30
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	200010cc 	.word	0x200010cc
 8003474:	50000800 	.word	0x50000800

08003478 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <MX_I2C1_Init+0x74>)
 800347e:	4a1c      	ldr	r2, [pc, #112]	@ (80034f0 <MX_I2C1_Init+0x78>)
 8003480:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003482:	4b1a      	ldr	r3, [pc, #104]	@ (80034ec <MX_I2C1_Init+0x74>)
 8003484:	4a1b      	ldr	r2, [pc, #108]	@ (80034f4 <MX_I2C1_Init+0x7c>)
 8003486:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003488:	4b18      	ldr	r3, [pc, #96]	@ (80034ec <MX_I2C1_Init+0x74>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800348e:	4b17      	ldr	r3, [pc, #92]	@ (80034ec <MX_I2C1_Init+0x74>)
 8003490:	2201      	movs	r2, #1
 8003492:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003494:	4b15      	ldr	r3, [pc, #84]	@ (80034ec <MX_I2C1_Init+0x74>)
 8003496:	2200      	movs	r2, #0
 8003498:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800349a:	4b14      	ldr	r3, [pc, #80]	@ (80034ec <MX_I2C1_Init+0x74>)
 800349c:	2200      	movs	r2, #0
 800349e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034a0:	4b12      	ldr	r3, [pc, #72]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034a6:	4b11      	ldr	r3, [pc, #68]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034ac:	4b0f      	ldr	r3, [pc, #60]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034b2:	480e      	ldr	r0, [pc, #56]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034b4:	f005 fb10 	bl	8008ad8 <HAL_I2C_Init>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80034be:	f000 f977 	bl	80037b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034c2:	2100      	movs	r1, #0
 80034c4:	4809      	ldr	r0, [pc, #36]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034c6:	f006 f9bf 	bl	8009848 <HAL_I2CEx_ConfigAnalogFilter>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80034d0:	f000 f96e 	bl	80037b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80034d4:	2100      	movs	r1, #0
 80034d6:	4805      	ldr	r0, [pc, #20]	@ (80034ec <MX_I2C1_Init+0x74>)
 80034d8:	f006 fa01 	bl	80098de <HAL_I2CEx_ConfigDigitalFilter>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80034e2:	f000 f965 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	200010e0 	.word	0x200010e0
 80034f0:	40005400 	.word	0x40005400
 80034f4:	00300617 	.word	0x00300617

080034f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <MX_SPI1_Init+0x74>)
 80034fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003570 <MX_SPI1_Init+0x78>)
 8003500:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003502:	4b1a      	ldr	r3, [pc, #104]	@ (800356c <MX_SPI1_Init+0x74>)
 8003504:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003508:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800350a:	4b18      	ldr	r3, [pc, #96]	@ (800356c <MX_SPI1_Init+0x74>)
 800350c:	2200      	movs	r2, #0
 800350e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8003510:	4b16      	ldr	r3, [pc, #88]	@ (800356c <MX_SPI1_Init+0x74>)
 8003512:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003516:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003518:	4b14      	ldr	r3, [pc, #80]	@ (800356c <MX_SPI1_Init+0x74>)
 800351a:	2200      	movs	r2, #0
 800351c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800351e:	4b13      	ldr	r3, [pc, #76]	@ (800356c <MX_SPI1_Init+0x74>)
 8003520:	2200      	movs	r2, #0
 8003522:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003524:	4b11      	ldr	r3, [pc, #68]	@ (800356c <MX_SPI1_Init+0x74>)
 8003526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800352a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800352c:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <MX_SPI1_Init+0x74>)
 800352e:	2200      	movs	r2, #0
 8003530:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003532:	4b0e      	ldr	r3, [pc, #56]	@ (800356c <MX_SPI1_Init+0x74>)
 8003534:	2200      	movs	r2, #0
 8003536:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003538:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <MX_SPI1_Init+0x74>)
 800353a:	2200      	movs	r2, #0
 800353c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353e:	4b0b      	ldr	r3, [pc, #44]	@ (800356c <MX_SPI1_Init+0x74>)
 8003540:	2200      	movs	r2, #0
 8003542:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003544:	4b09      	ldr	r3, [pc, #36]	@ (800356c <MX_SPI1_Init+0x74>)
 8003546:	2207      	movs	r2, #7
 8003548:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800354a:	4b08      	ldr	r3, [pc, #32]	@ (800356c <MX_SPI1_Init+0x74>)
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <MX_SPI1_Init+0x74>)
 8003552:	2208      	movs	r2, #8
 8003554:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003556:	4805      	ldr	r0, [pc, #20]	@ (800356c <MX_SPI1_Init+0x74>)
 8003558:	f008 fee0 	bl	800c31c <HAL_SPI_Init>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003562:	f000 f925 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20001134 	.word	0x20001134
 8003570:	40013000 	.word	0x40013000

08003574 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003578:	4b23      	ldr	r3, [pc, #140]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 800357a:	4a24      	ldr	r2, [pc, #144]	@ (800360c <MX_USART1_UART_Init+0x98>)
 800357c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800357e:	4b22      	ldr	r3, [pc, #136]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 8003580:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003584:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 8003588:	2200      	movs	r2, #0
 800358a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800358c:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 800358e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003592:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003594:	4b1c      	ldr	r3, [pc, #112]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 8003596:	2200      	movs	r2, #0
 8003598:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800359a:	4b1b      	ldr	r3, [pc, #108]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 800359c:	220c      	movs	r2, #12
 800359e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035a0:	4b19      	ldr	r3, [pc, #100]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035a6:	4b18      	ldr	r3, [pc, #96]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035ac:	4b16      	ldr	r3, [pc, #88]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80035b2:	4b15      	ldr	r3, [pc, #84]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035b8:	4b13      	ldr	r3, [pc, #76]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035be:	4812      	ldr	r0, [pc, #72]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035c0:	f008 ff57 	bl	800c472 <HAL_UART_Init>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80035ca:	f000 f8f1 	bl	80037b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035ce:	2100      	movs	r1, #0
 80035d0:	480d      	ldr	r0, [pc, #52]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035d2:	f00a fb40 	bl	800dc56 <HAL_UARTEx_SetTxFifoThreshold>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80035dc:	f000 f8e8 	bl	80037b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035e0:	2100      	movs	r1, #0
 80035e2:	4809      	ldr	r0, [pc, #36]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035e4:	f00a fb75 	bl	800dcd2 <HAL_UARTEx_SetRxFifoThreshold>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80035ee:	f000 f8df 	bl	80037b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80035f2:	4805      	ldr	r0, [pc, #20]	@ (8003608 <MX_USART1_UART_Init+0x94>)
 80035f4:	f00a faf6 	bl	800dbe4 <HAL_UARTEx_DisableFifoMode>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80035fe:	f000 f8d7 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	20001198 	.word	0x20001198
 800360c:	40013800 	.word	0x40013800

08003610 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003616:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <MX_DMA_Init+0x60>)
 8003618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800361a:	4a15      	ldr	r2, [pc, #84]	@ (8003670 <MX_DMA_Init+0x60>)
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	6493      	str	r3, [r2, #72]	@ 0x48
 8003622:	4b13      	ldr	r3, [pc, #76]	@ (8003670 <MX_DMA_Init+0x60>)
 8003624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800362e:	4b10      	ldr	r3, [pc, #64]	@ (8003670 <MX_DMA_Init+0x60>)
 8003630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003632:	4a0f      	ldr	r2, [pc, #60]	@ (8003670 <MX_DMA_Init+0x60>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	6493      	str	r3, [r2, #72]	@ 0x48
 800363a:	4b0d      	ldr	r3, [pc, #52]	@ (8003670 <MX_DMA_Init+0x60>)
 800363c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003646:	2200      	movs	r2, #0
 8003648:	2100      	movs	r1, #0
 800364a:	200b      	movs	r0, #11
 800364c:	f004 fab5 	bl	8007bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003650:	200b      	movs	r0, #11
 8003652:	f004 facc 	bl	8007bee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003656:	2200      	movs	r2, #0
 8003658:	2100      	movs	r1, #0
 800365a:	200c      	movs	r0, #12
 800365c:	f004 faad 	bl	8007bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003660:	200c      	movs	r0, #12
 8003662:	f004 fac4 	bl	8007bee <HAL_NVIC_EnableIRQ>

}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40021000 	.word	0x40021000

08003674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367a:	f107 030c 	add.w	r3, r7, #12
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	605a      	str	r2, [r3, #4]
 8003684:	609a      	str	r2, [r3, #8]
 8003686:	60da      	str	r2, [r3, #12]
 8003688:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800368a:	4b46      	ldr	r3, [pc, #280]	@ (80037a4 <MX_GPIO_Init+0x130>)
 800368c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800368e:	4a45      	ldr	r2, [pc, #276]	@ (80037a4 <MX_GPIO_Init+0x130>)
 8003690:	f043 0304 	orr.w	r3, r3, #4
 8003694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003696:	4b43      	ldr	r3, [pc, #268]	@ (80037a4 <MX_GPIO_Init+0x130>)
 8003698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	60bb      	str	r3, [r7, #8]
 80036a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a2:	4b40      	ldr	r3, [pc, #256]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a6:	4a3f      	ldr	r2, [pc, #252]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036ae:	4b3d      	ldr	r3, [pc, #244]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	607b      	str	r3, [r7, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ba:	4b3a      	ldr	r3, [pc, #232]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036be:	4a39      	ldr	r2, [pc, #228]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036c0:	f043 0302 	orr.w	r3, r3, #2
 80036c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036c6:	4b37      	ldr	r3, [pc, #220]	@ (80037a4 <MX_GPIO_Init+0x130>)
 80036c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80036d2:	2200      	movs	r2, #0
 80036d4:	2150      	movs	r1, #80	@ 0x50
 80036d6:	4834      	ldr	r0, [pc, #208]	@ (80037a8 <MX_GPIO_Init+0x134>)
 80036d8:	f005 f9e6 	bl	8008aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80036dc:	2200      	movs	r2, #0
 80036de:	2107      	movs	r1, #7
 80036e0:	4832      	ldr	r0, [pc, #200]	@ (80037ac <MX_GPIO_Init+0x138>)
 80036e2:	f005 f9e1 	bl	8008aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80036e6:	2200      	movs	r2, #0
 80036e8:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80036ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036f0:	f005 f9da 	bl	8008aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80036f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036fa:	2300      	movs	r3, #0
 80036fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036fe:	2302      	movs	r3, #2
 8003700:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003702:	f107 030c 	add.w	r3, r7, #12
 8003706:	4619      	mov	r1, r3
 8003708:	4827      	ldr	r0, [pc, #156]	@ (80037a8 <MX_GPIO_Init+0x134>)
 800370a:	f005 f833 	bl	8008774 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800370e:	f242 030c 	movw	r3, #8204	@ 0x200c
 8003712:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003714:	2300      	movs	r3, #0
 8003716:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800371c:	f107 030c 	add.w	r3, r7, #12
 8003720:	4619      	mov	r1, r3
 8003722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003726:	f005 f825 	bl	8008774 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 800372a:	2350      	movs	r3, #80	@ 0x50
 800372c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800372e:	2301      	movs	r3, #1
 8003730:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003736:	2300      	movs	r3, #0
 8003738:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373a:	f107 030c 	add.w	r3, r7, #12
 800373e:	4619      	mov	r1, r3
 8003740:	4819      	ldr	r0, [pc, #100]	@ (80037a8 <MX_GPIO_Init+0x134>)
 8003742:	f005 f817 	bl	8008774 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003746:	2307      	movs	r3, #7
 8003748:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374a:	2301      	movs	r3, #1
 800374c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003752:	2300      	movs	r3, #0
 8003754:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003756:	f107 030c 	add.w	r3, r7, #12
 800375a:	4619      	mov	r1, r3
 800375c:	4813      	ldr	r0, [pc, #76]	@ (80037ac <MX_GPIO_Init+0x138>)
 800375e:	f005 f809 	bl	8008774 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003762:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003766:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003770:	f107 030c 	add.w	r3, r7, #12
 8003774:	4619      	mov	r1, r3
 8003776:	480d      	ldr	r0, [pc, #52]	@ (80037ac <MX_GPIO_Init+0x138>)
 8003778:	f004 fffc 	bl	8008774 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800377c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8003780:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003782:	2301      	movs	r3, #1
 8003784:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800378a:	2300      	movs	r3, #0
 800378c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800378e:	f107 030c 	add.w	r3, r7, #12
 8003792:	4619      	mov	r1, r3
 8003794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003798:	f004 ffec 	bl	8008774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800379c:	bf00      	nop
 800379e:	3720      	adds	r7, #32
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40021000 	.word	0x40021000
 80037a8:	48000800 	.word	0x48000800
 80037ac:	48000400 	.word	0x48000400

080037b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037b4:	b672      	cpsid	i
}
 80037b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037b8:	bf00      	nop
 80037ba:	e7fd      	b.n	80037b8 <Error_Handler+0x8>

080037bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003800 <HAL_MspInit+0x44>)
 80037c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003800 <HAL_MspInit+0x44>)
 80037c8:	f043 0301 	orr.w	r3, r3, #1
 80037cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80037ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003800 <HAL_MspInit+0x44>)
 80037d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	607b      	str	r3, [r7, #4]
 80037d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037da:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <HAL_MspInit+0x44>)
 80037dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037de:	4a08      	ldr	r2, [pc, #32]	@ (8003800 <HAL_MspInit+0x44>)
 80037e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037e6:	4b06      	ldr	r3, [pc, #24]	@ (8003800 <HAL_MspInit+0x44>)
 80037e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80037f2:	f007 fe65 	bl	800b4c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037f6:	bf00      	nop
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40021000 	.word	0x40021000

08003804 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b09c      	sub	sp, #112	@ 0x70
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800380c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800381c:	f107 0318 	add.w	r3, r7, #24
 8003820:	2244      	movs	r2, #68	@ 0x44
 8003822:	2100      	movs	r1, #0
 8003824:	4618      	mov	r0, r3
 8003826:	f00f f9b4 	bl	8012b92 <memset>
  if(hadc->Instance==ADC1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003832:	d14d      	bne.n	80038d0 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003838:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800383a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800383e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003840:	f107 0318 	add.w	r3, r7, #24
 8003844:	4618      	mov	r0, r3
 8003846:	f008 fb79 	bl	800bf3c <HAL_RCCEx_PeriphCLKConfig>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003850:	f7ff ffae 	bl	80037b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003854:	4b20      	ldr	r3, [pc, #128]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 8003856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003858:	4a1f      	ldr	r2, [pc, #124]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 800385a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800385e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003860:	4b1d      	ldr	r3, [pc, #116]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 8003862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800386c:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 800386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003870:	4a19      	ldr	r2, [pc, #100]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 8003872:	f043 0301 	orr.w	r3, r3, #1
 8003876:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003878:	4b17      	ldr	r3, [pc, #92]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 800387a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003884:	4b14      	ldr	r3, [pc, #80]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 8003886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003888:	4a13      	ldr	r2, [pc, #76]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 800388a:	f043 0302 	orr.w	r3, r3, #2
 800388e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003890:	4b11      	ldr	r3, [pc, #68]	@ (80038d8 <HAL_ADC_MspInit+0xd4>)
 8003892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800389c:	2303      	movs	r3, #3
 800389e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038a0:	2303      	movs	r3, #3
 80038a2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80038ac:	4619      	mov	r1, r3
 80038ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038b2:	f004 ff5f 	bl	8008774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80038b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80038ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038bc:	2303      	movs	r3, #3
 80038be:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80038c8:	4619      	mov	r1, r3
 80038ca:	4804      	ldr	r0, [pc, #16]	@ (80038dc <HAL_ADC_MspInit+0xd8>)
 80038cc:	f004 ff52 	bl	8008774 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80038d0:	bf00      	nop
 80038d2:	3770      	adds	r7, #112	@ 0x70
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40021000 	.word	0x40021000
 80038dc:	48000400 	.word	0x48000400

080038e0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08a      	sub	sp, #40	@ 0x28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e8:	f107 0314 	add.w	r3, r7, #20
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	609a      	str	r2, [r3, #8]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a15      	ldr	r2, [pc, #84]	@ (8003954 <HAL_DAC_MspInit+0x74>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d124      	bne.n	800394c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003902:	4b15      	ldr	r3, [pc, #84]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003906:	4a14      	ldr	r2, [pc, #80]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800390e:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 8003910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003912:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003916:	613b      	str	r3, [r7, #16]
 8003918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391a:	4b0f      	ldr	r3, [pc, #60]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 800391c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800391e:	4a0e      	ldr	r2, [pc, #56]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003926:	4b0c      	ldr	r3, [pc, #48]	@ (8003958 <HAL_DAC_MspInit+0x78>)
 8003928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8003932:	2330      	movs	r3, #48	@ 0x30
 8003934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003936:	2303      	movs	r3, #3
 8003938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393e:	f107 0314 	add.w	r3, r7, #20
 8003942:	4619      	mov	r1, r3
 8003944:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003948:	f004 ff14 	bl	8008774 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800394c:	bf00      	nop
 800394e:	3728      	adds	r7, #40	@ 0x28
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	50000800 	.word	0x50000800
 8003958:	40021000 	.word	0x40021000

0800395c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b09c      	sub	sp, #112	@ 0x70
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003964:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	609a      	str	r2, [r3, #8]
 8003970:	60da      	str	r2, [r3, #12]
 8003972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003974:	f107 0318 	add.w	r3, r7, #24
 8003978:	2244      	movs	r2, #68	@ 0x44
 800397a:	2100      	movs	r1, #0
 800397c:	4618      	mov	r0, r3
 800397e:	f00f f908 	bl	8012b92 <memset>
  if(hi2c->Instance==I2C1)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <HAL_I2C_MspInit+0xe0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d153      	bne.n	8003a34 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800398c:	2340      	movs	r3, #64	@ 0x40
 800398e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003990:	2300      	movs	r3, #0
 8003992:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003994:	f107 0318 	add.w	r3, r7, #24
 8003998:	4618      	mov	r0, r3
 800399a:	f008 facf 	bl	800bf3c <HAL_RCCEx_PeriphCLKConfig>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80039a4:	f7ff ff04 	bl	80037b0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a8:	4b25      	ldr	r3, [pc, #148]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ac:	4a24      	ldr	r2, [pc, #144]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039b4:	4b22      	ldr	r3, [pc, #136]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039c6:	f043 0302 	orr.w	r3, r3, #2
 80039ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 80039ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80039d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039de:	2312      	movs	r3, #18
 80039e0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e6:	2300      	movs	r3, #0
 80039e8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80039ea:	2304      	movs	r3, #4
 80039ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039f2:	4619      	mov	r1, r3
 80039f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039f8:	f004 febc 	bl	8008774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80039fc:	2380      	movs	r3, #128	@ 0x80
 80039fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a00:	2312      	movs	r3, #18
 8003a02:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a0c:	2304      	movs	r3, #4
 8003a0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a10:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a14:	4619      	mov	r1, r3
 8003a16:	480b      	ldr	r0, [pc, #44]	@ (8003a44 <HAL_I2C_MspInit+0xe8>)
 8003a18:	f004 feac 	bl	8008774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a1c:	4b08      	ldr	r3, [pc, #32]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 8003a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a20:	4a07      	ldr	r2, [pc, #28]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 8003a22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003a26:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a28:	4b05      	ldr	r3, [pc, #20]	@ (8003a40 <HAL_I2C_MspInit+0xe4>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a30:	60fb      	str	r3, [r7, #12]
 8003a32:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003a34:	bf00      	nop
 8003a36:	3770      	adds	r7, #112	@ 0x70
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40005400 	.word	0x40005400
 8003a40:	40021000 	.word	0x40021000
 8003a44:	48000400 	.word	0x48000400

08003a48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08a      	sub	sp, #40	@ 0x28
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a50:	f107 0314 	add.w	r3, r7, #20
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
 8003a5c:	60da      	str	r2, [r3, #12]
 8003a5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a25      	ldr	r2, [pc, #148]	@ (8003afc <HAL_SPI_MspInit+0xb4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d144      	bne.n	8003af4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a6a:	4b25      	ldr	r3, [pc, #148]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6e:	4a24      	ldr	r2, [pc, #144]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a74:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a76:	4b22      	ldr	r3, [pc, #136]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a7e:	613b      	str	r3, [r7, #16]
 8003a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a82:	4b1f      	ldr	r3, [pc, #124]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a86:	4a1e      	ldr	r2, [pc, #120]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a9a:	4b19      	ldr	r3, [pc, #100]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9e:	4a18      	ldr	r2, [pc, #96]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003aa0:	f043 0302 	orr.w	r3, r3, #2
 8003aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aa6:	4b16      	ldr	r3, [pc, #88]	@ (8003b00 <HAL_SPI_MspInit+0xb8>)
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ab2:	23c0      	movs	r3, #192	@ 0xc0
 8003ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ac2:	2305      	movs	r3, #5
 8003ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	4619      	mov	r1, r3
 8003acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ad0:	f004 fe50 	bl	8008774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ad4:	2308      	movs	r3, #8
 8003ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ae4:	2305      	movs	r3, #5
 8003ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae8:	f107 0314 	add.w	r3, r7, #20
 8003aec:	4619      	mov	r1, r3
 8003aee:	4805      	ldr	r0, [pc, #20]	@ (8003b04 <HAL_SPI_MspInit+0xbc>)
 8003af0:	f004 fe40 	bl	8008774 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003af4:	bf00      	nop
 8003af6:	3728      	adds	r7, #40	@ 0x28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40013000 	.word	0x40013000
 8003b00:	40021000 	.word	0x40021000
 8003b04:	48000400 	.word	0x48000400

08003b08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b09a      	sub	sp, #104	@ 0x68
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	605a      	str	r2, [r3, #4]
 8003b1a:	609a      	str	r2, [r3, #8]
 8003b1c:	60da      	str	r2, [r3, #12]
 8003b1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b20:	f107 0310 	add.w	r3, r7, #16
 8003b24:	2244      	movs	r2, #68	@ 0x44
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f00f f832 	bl	8012b92 <memset>
  if(huart->Instance==USART1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a4d      	ldr	r2, [pc, #308]	@ (8003c68 <HAL_UART_MspInit+0x160>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	f040 8093 	bne.w	8003c60 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b42:	f107 0310 	add.w	r3, r7, #16
 8003b46:	4618      	mov	r0, r3
 8003b48:	f008 f9f8 	bl	800bf3c <HAL_RCCEx_PeriphCLKConfig>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003b52:	f7ff fe2d 	bl	80037b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b56:	4b45      	ldr	r3, [pc, #276]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b5a:	4a44      	ldr	r2, [pc, #272]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b60:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b62:	4b42      	ldr	r3, [pc, #264]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b72:	4a3e      	ldr	r2, [pc, #248]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b74:	f043 0301 	orr.w	r3, r3, #1
 8003b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c6c <HAL_UART_MspInit+0x164>)
 8003b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	60bb      	str	r3, [r7, #8]
 8003b84:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003b86:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003b8a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b94:	2300      	movs	r3, #0
 8003b96:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003b98:	2307      	movs	r3, #7
 8003b9a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ba6:	f004 fde5 	bl	8008774 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003baa:	4b31      	ldr	r3, [pc, #196]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bac:	4a31      	ldr	r2, [pc, #196]	@ (8003c74 <HAL_UART_MspInit+0x16c>)
 8003bae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bb2:	2218      	movs	r2, #24
 8003bb4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bc4:	2280      	movs	r2, #128	@ 0x80
 8003bc6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bc8:	4b29      	ldr	r3, [pc, #164]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bce:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003bd4:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003bda:	4b25      	ldr	r3, [pc, #148]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003be0:	4823      	ldr	r0, [pc, #140]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003be2:	f004 fa95 	bl	8008110 <HAL_DMA_Init>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003bec:	f7ff fde0 	bl	80037b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c70 <HAL_UART_MspInit+0x168>)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c00:	4a1e      	ldr	r2, [pc, #120]	@ (8003c7c <HAL_UART_MspInit+0x174>)
 8003c02:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003c04:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c06:	2219      	movs	r2, #25
 8003c08:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c0c:	2210      	movs	r2, #16
 8003c0e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c10:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c16:	4b18      	ldr	r3, [pc, #96]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c18:	2280      	movs	r2, #128	@ 0x80
 8003c1a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c1c:	4b16      	ldr	r3, [pc, #88]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003c28:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c2e:	4b12      	ldr	r3, [pc, #72]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c34:	4810      	ldr	r0, [pc, #64]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c36:	f004 fa6b 	bl	8008110 <HAL_DMA_Init>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003c40:	f7ff fdb6 	bl	80037b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a0c      	ldr	r2, [pc, #48]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c48:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8003c78 <HAL_UART_MspInit+0x170>)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c50:	2200      	movs	r2, #0
 8003c52:	2100      	movs	r1, #0
 8003c54:	2025      	movs	r0, #37	@ 0x25
 8003c56:	f003 ffb0 	bl	8007bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c5a:	2025      	movs	r0, #37	@ 0x25
 8003c5c:	f003 ffc7 	bl	8007bee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003c60:	bf00      	nop
 8003c62:	3768      	adds	r7, #104	@ 0x68
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40013800 	.word	0x40013800
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	2000122c 	.word	0x2000122c
 8003c74:	40020008 	.word	0x40020008
 8003c78:	2000128c 	.word	0x2000128c
 8003c7c:	4002001c 	.word	0x4002001c

08003c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c84:	bf00      	nop
 8003c86:	e7fd      	b.n	8003c84 <NMI_Handler+0x4>

08003c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c8c:	bf00      	nop
 8003c8e:	e7fd      	b.n	8003c8c <HardFault_Handler+0x4>

08003c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c94:	bf00      	nop
 8003c96:	e7fd      	b.n	8003c94 <MemManage_Handler+0x4>

08003c98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c9c:	bf00      	nop
 8003c9e:	e7fd      	b.n	8003c9c <BusFault_Handler+0x4>

08003ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ca4:	bf00      	nop
 8003ca6:	e7fd      	b.n	8003ca4 <UsageFault_Handler+0x4>

08003ca8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cac:	bf00      	nop
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cba:	bf00      	nop
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cc8:	bf00      	nop
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cd6:	f002 fa25 	bl	8006124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003ce4:	4802      	ldr	r0, [pc, #8]	@ (8003cf0 <DMA1_Channel1_IRQHandler+0x10>)
 8003ce6:	f004 fbf6 	bl	80084d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	2000122c 	.word	0x2000122c

08003cf4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003cf8:	4802      	ldr	r0, [pc, #8]	@ (8003d04 <DMA1_Channel2_IRQHandler+0x10>)
 8003cfa:	f004 fbec 	bl	80084d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003cfe:	bf00      	nop
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	2000128c 	.word	0x2000128c

08003d08 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003d0c:	4802      	ldr	r0, [pc, #8]	@ (8003d18 <USB_LP_IRQHandler+0x10>)
 8003d0e:	f005 ff22 	bl	8009b56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003d12:	bf00      	nop
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	2000310c 	.word	0x2000310c

08003d1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d20:	480c      	ldr	r0, [pc, #48]	@ (8003d54 <USART1_IRQHandler+0x38>)
 8003d22:	f008 fc77 	bl	800c614 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003d26:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <USART1_IRQHandler+0x38>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d30:	2b40      	cmp	r3, #64	@ 0x40
 8003d32:	d10d      	bne.n	8003d50 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003d34:	4b07      	ldr	r3, [pc, #28]	@ (8003d54 <USART1_IRQHandler+0x38>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2240      	movs	r2, #64	@ 0x40
 8003d3a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003d3c:	4b05      	ldr	r3, [pc, #20]	@ (8003d54 <USART1_IRQHandler+0x38>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	4b04      	ldr	r3, [pc, #16]	@ (8003d54 <USART1_IRQHandler+0x38>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d4a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003d4c:	f001 ff74 	bl	8005c38 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003d50:	bf00      	nop
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	20001198 	.word	0x20001198

08003d58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  return 1;
 8003d5c:	2301      	movs	r3, #1
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <_kill>:

int _kill(int pid, int sig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d72:	f00e ff61 	bl	8012c38 <__errno>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2216      	movs	r2, #22
 8003d7a:	601a      	str	r2, [r3, #0]
  return -1;
 8003d7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <_exit>:

void _exit (int status)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d90:	f04f 31ff 	mov.w	r1, #4294967295
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff ffe7 	bl	8003d68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d9a:	bf00      	nop
 8003d9c:	e7fd      	b.n	8003d9a <_exit+0x12>

08003d9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b086      	sub	sp, #24
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	60f8      	str	r0, [r7, #12]
 8003da6:	60b9      	str	r1, [r7, #8]
 8003da8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003daa:	2300      	movs	r3, #0
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e00a      	b.n	8003dc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003db0:	f3af 8000 	nop.w
 8003db4:	4601      	mov	r1, r0
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	60ba      	str	r2, [r7, #8]
 8003dbc:	b2ca      	uxtb	r2, r1
 8003dbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	dbf0      	blt.n	8003db0 <_read+0x12>
  }

  return len;
 8003dce:	687b      	ldr	r3, [r7, #4]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
 8003de8:	e009      	b.n	8003dfe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	60ba      	str	r2, [r7, #8]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	dbf1      	blt.n	8003dea <_write+0x12>
  }
  return len;
 8003e06:	687b      	ldr	r3, [r7, #4]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <_close>:

int _close(int file)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e38:	605a      	str	r2, [r3, #4]
  return 0;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <_isatty>:

int _isatty(int file)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e50:	2301      	movs	r3, #1
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e80:	4a14      	ldr	r2, [pc, #80]	@ (8003ed4 <_sbrk+0x5c>)
 8003e82:	4b15      	ldr	r3, [pc, #84]	@ (8003ed8 <_sbrk+0x60>)
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e8c:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <_sbrk+0x64>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e94:	4b11      	ldr	r3, [pc, #68]	@ (8003edc <_sbrk+0x64>)
 8003e96:	4a12      	ldr	r2, [pc, #72]	@ (8003ee0 <_sbrk+0x68>)
 8003e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e9a:	4b10      	ldr	r3, [pc, #64]	@ (8003edc <_sbrk+0x64>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d207      	bcs.n	8003eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ea8:	f00e fec6 	bl	8012c38 <__errno>
 8003eac:	4603      	mov	r3, r0
 8003eae:	220c      	movs	r2, #12
 8003eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb6:	e009      	b.n	8003ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003eb8:	4b08      	ldr	r3, [pc, #32]	@ (8003edc <_sbrk+0x64>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ebe:	4b07      	ldr	r3, [pc, #28]	@ (8003edc <_sbrk+0x64>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	4a05      	ldr	r2, [pc, #20]	@ (8003edc <_sbrk+0x64>)
 8003ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003eca:	68fb      	ldr	r3, [r7, #12]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	20008000 	.word	0x20008000
 8003ed8:	00000400 	.word	0x00000400
 8003edc:	200012ec 	.word	0x200012ec
 8003ee0:	20003758 	.word	0x20003758

08003ee4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <SystemInit+0x20>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eee:	4a05      	ldr	r2, [pc, #20]	@ (8003f04 <SystemInit+0x20>)
 8003ef0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ef4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ef8:	bf00      	nop
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	e000ed00 	.word	0xe000ed00

08003f08 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f7fc f9d5 	bl	80002c0 <strlen>
 8003f16:	4603      	mov	r3, r0
 8003f18:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003f1a:	89fb      	ldrh	r3, [r7, #14]
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f00d fc1e 	bl	8011760 <CDC_Transmit_FS>
}
 8003f24:	bf00      	nop
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b0a2      	sub	sp, #136	@ 0x88
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003f34:	f107 0008 	add.w	r0, r7, #8
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a06      	ldr	r2, [pc, #24]	@ (8003f54 <usb_serial_println+0x28>)
 8003f3c:	2180      	movs	r1, #128	@ 0x80
 8003f3e:	f00e fd73 	bl	8012a28 <sniprintf>
	usb_serial_print(buffer);
 8003f42:	f107 0308 	add.w	r3, r7, #8
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff ffde 	bl	8003f08 <usb_serial_print>
}
 8003f4c:	bf00      	nop
 8003f4e:	3788      	adds	r7, #136	@ 0x88
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	08014e58 	.word	0x08014e58

08003f58 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003f62:	4a04      	ldr	r2, [pc, #16]	@ (8003f74 <modbus_Setup+0x1c>)
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	7013      	strb	r3, [r2, #0]
}
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	200012f0 	.word	0x200012f0

08003f78 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b0e0      	sub	sp, #384	@ 0x180
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f82:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f86:	6018      	str	r0, [r3, #0]
 8003f88:	460a      	mov	r2, r1
 8003f8a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f8e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003f92:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003f94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f98:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003f9c:	881b      	ldrh	r3, [r3, #0]
 8003f9e:	2b05      	cmp	r3, #5
 8003fa0:	f240 85a5 	bls.w	8004aee <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003fa4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fa8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003fb4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fb8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	785b      	ldrb	r3, [r3, #1]
 8003fc0:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003fc4:	4bcb      	ldr	r3, [pc, #812]	@ (80042f4 <modbus_handle_frame+0x37c>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	f040 8590 	bne.w	8004af2 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003fd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fd6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003fe2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	4413      	add	r3, r2
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	b21b      	sxth	r3, r3
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	b21a      	sxth	r2, r3
 8003ff2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ff6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003ffa:	881b      	ldrh	r3, [r3, #0]
 8003ffc:	3b02      	subs	r3, #2
 8003ffe:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004002:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004006:	6809      	ldr	r1, [r1, #0]
 8004008:	440b      	add	r3, r1
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	b21b      	sxth	r3, r3
 800400e:	4313      	orrs	r3, r2
 8004010:	b21b      	sxth	r3, r3
 8004012:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004016:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800401a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	3b02      	subs	r3, #2
 8004022:	b29a      	uxth	r2, r3
 8004024:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004028:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800402c:	4611      	mov	r1, r2
 800402e:	6818      	ldr	r0, [r3, #0]
 8004030:	f000 fd68 	bl	8004b04 <modbus_crc16>
 8004034:	4603      	mov	r3, r0
 8004036:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800403a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800403e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004042:	429a      	cmp	r2, r3
 8004044:	f040 8557 	bne.w	8004af6 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004048:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800404c:	3b01      	subs	r3, #1
 800404e:	2b0f      	cmp	r3, #15
 8004050:	f200 853f 	bhi.w	8004ad2 <modbus_handle_frame+0xb5a>
 8004054:	a201      	add	r2, pc, #4	@ (adr r2, 800405c <modbus_handle_frame+0xe4>)
 8004056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405a:	bf00      	nop
 800405c:	0800409d 	.word	0x0800409d
 8004060:	08004245 	.word	0x08004245
 8004064:	080043f9 	.word	0x080043f9
 8004068:	08004563 	.word	0x08004563
 800406c:	080046d9 	.word	0x080046d9
 8004070:	08004785 	.word	0x08004785
 8004074:	08004ad3 	.word	0x08004ad3
 8004078:	08004ad3 	.word	0x08004ad3
 800407c:	08004ad3 	.word	0x08004ad3
 8004080:	08004ad3 	.word	0x08004ad3
 8004084:	08004ad3 	.word	0x08004ad3
 8004088:	08004ad3 	.word	0x08004ad3
 800408c:	08004ad3 	.word	0x08004ad3
 8004090:	08004ad3 	.word	0x08004ad3
 8004094:	0800481d 	.word	0x0800481d
 8004098:	08004991 	.word	0x08004991
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800409c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3302      	adds	r3, #2
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	b21b      	sxth	r3, r3
 80040ac:	021b      	lsls	r3, r3, #8
 80040ae:	b21a      	sxth	r2, r3
 80040b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	3303      	adds	r3, #3
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	b21b      	sxth	r3, r3
 80040c0:	4313      	orrs	r3, r2
 80040c2:	b21b      	sxth	r3, r3
 80040c4:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80040c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	3304      	adds	r3, #4
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	b21b      	sxth	r3, r3
 80040d8:	021b      	lsls	r3, r3, #8
 80040da:	b21a      	sxth	r2, r3
 80040dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3305      	adds	r3, #5
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	b21b      	sxth	r3, r3
 80040ec:	4313      	orrs	r3, r2
 80040ee:	b21b      	sxth	r3, r3
 80040f0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80040f4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <modbus_handle_frame+0x18c>
 80040fc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004100:	2b20      	cmp	r3, #32
 8004102:	d909      	bls.n	8004118 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004104:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004108:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800410c:	2203      	movs	r2, #3
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fd60 	bl	8004bd4 <modbus_send_exception>
				return;
 8004114:	f000 bcf0 	b.w	8004af8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004118:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 800411c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004120:	4413      	add	r3, r2
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800412a:	4b73      	ldr	r3, [pc, #460]	@ (80042f8 <modbus_handle_frame+0x380>)
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004132:	429a      	cmp	r2, r3
 8004134:	d309      	bcc.n	800414a <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004136:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800413a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800413e:	2202      	movs	r2, #2
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fd47 	bl	8004bd4 <modbus_send_exception>
				return;
 8004146:	f000 bcd7 	b.w	8004af8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800414a:	4b6a      	ldr	r3, [pc, #424]	@ (80042f4 <modbus_handle_frame+0x37c>)
 800414c:	781a      	ldrb	r2, [r3, #0]
 800414e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004152:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004156:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004158:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800415c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004160:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004164:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004166:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800416a:	3307      	adds	r3, #7
 800416c:	2b00      	cmp	r3, #0
 800416e:	da00      	bge.n	8004172 <modbus_handle_frame+0x1fa>
 8004170:	3307      	adds	r3, #7
 8004172:	10db      	asrs	r3, r3, #3
 8004174:	b2da      	uxtb	r2, r3
 8004176:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800417a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800417e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004180:	2303      	movs	r3, #3
 8004182:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8004192:	2300      	movs	r3, #0
 8004194:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004198:	e044      	b.n	8004224 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800419a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fe fa04 	bl	80025ac <io_coil_read>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80041aa:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10b      	bne.n	80041ca <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80041b2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80041b6:	2201      	movs	r2, #1
 80041b8:	fa02 f303 	lsl.w	r3, r2, r3
 80041bc:	b25a      	sxtb	r2, r3
 80041be:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80041c2:	4313      	orrs	r3, r2
 80041c4:	b25b      	sxtb	r3, r3
 80041c6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80041ca:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80041ce:	3301      	adds	r3, #1
 80041d0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80041d4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d006      	beq.n	80041ea <modbus_handle_frame+0x272>
 80041dc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80041e0:	3b01      	subs	r3, #1
 80041e2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d112      	bne.n	8004210 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80041ea:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80041f4:	4619      	mov	r1, r3
 80041f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80041fe:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004202:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800420a:	2300      	movs	r3, #0
 800420c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004210:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004214:	3301      	adds	r3, #1
 8004216:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800421a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800421e:	3301      	adds	r3, #1
 8004220:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004224:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004228:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800422c:	429a      	cmp	r2, r3
 800422e:	dbb4      	blt.n	800419a <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004230:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004234:	f107 030c 	add.w	r3, r7, #12
 8004238:	4611      	mov	r1, r2
 800423a:	4618      	mov	r0, r3
 800423c:	f000 fca0 	bl	8004b80 <modbus_send_response>
 8004240:	f000 bc5a 	b.w	8004af8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004244:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004248:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	3302      	adds	r3, #2
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	b21b      	sxth	r3, r3
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	b21a      	sxth	r2, r3
 8004258:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800425c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3303      	adds	r3, #3
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	b21b      	sxth	r3, r3
 8004268:	4313      	orrs	r3, r2
 800426a:	b21b      	sxth	r3, r3
 800426c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004270:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004274:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3304      	adds	r3, #4
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b21b      	sxth	r3, r3
 8004280:	021b      	lsls	r3, r3, #8
 8004282:	b21a      	sxth	r2, r3
 8004284:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004288:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	3305      	adds	r3, #5
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	b21b      	sxth	r3, r3
 8004294:	4313      	orrs	r3, r2
 8004296:	b21b      	sxth	r3, r3
 8004298:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 800429c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d003      	beq.n	80042ac <modbus_handle_frame+0x334>
 80042a4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	d909      	bls.n	80042c0 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80042ac:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80042b0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80042b4:	2203      	movs	r2, #3
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fc8c 	bl	8004bd4 <modbus_send_exception>
				return;
 80042bc:	f000 bc1c 	b.w	8004af8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80042c0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80042c4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80042c8:	4413      	add	r3, r2
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	3b01      	subs	r3, #1
 80042ce:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80042d2:	4b0a      	ldr	r3, [pc, #40]	@ (80042fc <modbus_handle_frame+0x384>)
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80042da:	429a      	cmp	r2, r3
 80042dc:	d310      	bcc.n	8004300 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80042de:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80042e2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80042e6:	2202      	movs	r2, #2
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fc73 	bl	8004bd4 <modbus_send_exception>
				return;
 80042ee:	f000 bc03 	b.w	8004af8 <modbus_handle_frame+0xb80>
 80042f2:	bf00      	nop
 80042f4:	200012f0 	.word	0x200012f0
 80042f8:	20000c28 	.word	0x20000c28
 80042fc:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004300:	4bc3      	ldr	r3, [pc, #780]	@ (8004610 <modbus_handle_frame+0x698>)
 8004302:	781a      	ldrb	r2, [r3, #0]
 8004304:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004308:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800430c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800430e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004312:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004316:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800431a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800431c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004320:	3307      	adds	r3, #7
 8004322:	2b00      	cmp	r3, #0
 8004324:	da00      	bge.n	8004328 <modbus_handle_frame+0x3b0>
 8004326:	3307      	adds	r3, #7
 8004328:	10db      	asrs	r3, r3, #3
 800432a:	b2da      	uxtb	r2, r3
 800432c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004330:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004334:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004336:	2303      	movs	r3, #3
 8004338:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800433c:	2300      	movs	r3, #0
 800433e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004348:	2300      	movs	r3, #0
 800434a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800434e:	e044      	b.n	80043da <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8004350:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004354:	4618      	mov	r0, r3
 8004356:	f7fe f9d3 	bl	8002700 <io_discrete_in_read>
 800435a:	4603      	mov	r3, r0
 800435c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8004360:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004364:	2b01      	cmp	r3, #1
 8004366:	d10b      	bne.n	8004380 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004368:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800436c:	2201      	movs	r2, #1
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	b25a      	sxtb	r2, r3
 8004374:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004378:	4313      	orrs	r3, r2
 800437a:	b25b      	sxtb	r3, r3
 800437c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8004380:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004384:	3301      	adds	r3, #1
 8004386:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800438a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800438e:	2b08      	cmp	r3, #8
 8004390:	d006      	beq.n	80043a0 <modbus_handle_frame+0x428>
 8004392:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004396:	3b01      	subs	r3, #1
 8004398:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800439c:	429a      	cmp	r2, r3
 800439e:	d112      	bne.n	80043c6 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80043a0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80043aa:	4619      	mov	r1, r3
 80043ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043b0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80043b4:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80043b8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80043c6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80043ca:	3301      	adds	r3, #1
 80043cc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80043d0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80043d4:	3301      	adds	r3, #1
 80043d6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80043da:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043de:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80043e2:	429a      	cmp	r2, r3
 80043e4:	dbb4      	blt.n	8004350 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 80043e6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80043ea:	f107 030c 	add.w	r3, r7, #12
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fbc5 	bl	8004b80 <modbus_send_response>
 80043f6:	e37f      	b.n	8004af8 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80043f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3302      	adds	r3, #2
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	b21b      	sxth	r3, r3
 8004408:	021b      	lsls	r3, r3, #8
 800440a:	b21a      	sxth	r2, r3
 800440c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004410:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3303      	adds	r3, #3
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b21b      	sxth	r3, r3
 800441c:	4313      	orrs	r3, r2
 800441e:	b21b      	sxth	r3, r3
 8004420:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004424:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004428:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3304      	adds	r3, #4
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	b21b      	sxth	r3, r3
 8004434:	021b      	lsls	r3, r3, #8
 8004436:	b21a      	sxth	r2, r3
 8004438:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800443c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	3305      	adds	r3, #5
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	b21b      	sxth	r3, r3
 8004448:	4313      	orrs	r3, r2
 800444a:	b21b      	sxth	r3, r3
 800444c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8004450:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <modbus_handle_frame+0x4ec>
 8004458:	4b6e      	ldr	r3, [pc, #440]	@ (8004614 <modbus_handle_frame+0x69c>)
 800445a:	881b      	ldrh	r3, [r3, #0]
 800445c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8004460:	429a      	cmp	r2, r3
 8004462:	d908      	bls.n	8004476 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004464:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004468:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800446c:	2203      	movs	r2, #3
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fbb0 	bl	8004bd4 <modbus_send_exception>
				return;
 8004474:	e340      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004476:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800447a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800447e:	4413      	add	r3, r2
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8004488:	4b62      	ldr	r3, [pc, #392]	@ (8004614 <modbus_handle_frame+0x69c>)
 800448a:	881b      	ldrh	r3, [r3, #0]
 800448c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8004490:	429a      	cmp	r2, r3
 8004492:	d308      	bcc.n	80044a6 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004494:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004498:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800449c:	2202      	movs	r2, #2
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fb98 	bl	8004bd4 <modbus_send_exception>
				return;
 80044a4:	e328      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80044a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004610 <modbus_handle_frame+0x698>)
 80044a8:	781a      	ldrb	r2, [r3, #0]
 80044aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044ae:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044b2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80044b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044bc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80044c0:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80044c2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044d4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80044d6:	2303      	movs	r3, #3
 80044d8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80044dc:	2300      	movs	r3, #0
 80044de:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80044e2:	e02f      	b.n	8004544 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80044e4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fe f991 	bl	8002810 <io_holding_reg_read>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80044f4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80044f8:	0a1b      	lsrs	r3, r3, #8
 80044fa:	b299      	uxth	r1, r3
 80044fc:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004506:	461a      	mov	r2, r3
 8004508:	b2c9      	uxtb	r1, r1
 800450a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800450e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004512:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004514:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800451e:	461a      	mov	r2, r3
 8004520:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004524:	b2d9      	uxtb	r1, r3
 8004526:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800452a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800452e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004530:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004534:	3301      	adds	r3, #1
 8004536:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800453a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800453e:	3301      	adds	r3, #1
 8004540:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004544:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004548:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800454c:	429a      	cmp	r2, r3
 800454e:	dbc9      	blt.n	80044e4 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8004550:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004554:	f107 030c 	add.w	r3, r7, #12
 8004558:	4611      	mov	r1, r2
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fb10 	bl	8004b80 <modbus_send_response>
 8004560:	e2ca      	b.n	8004af8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004562:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004566:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3302      	adds	r3, #2
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	b21b      	sxth	r3, r3
 8004572:	021b      	lsls	r3, r3, #8
 8004574:	b21a      	sxth	r2, r3
 8004576:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800457a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3303      	adds	r3, #3
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	b21b      	sxth	r3, r3
 8004586:	4313      	orrs	r3, r2
 8004588:	b21b      	sxth	r3, r3
 800458a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800458e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004592:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3304      	adds	r3, #4
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	b21b      	sxth	r3, r3
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	b21a      	sxth	r2, r3
 80045a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045a6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3305      	adds	r3, #5
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	b21b      	sxth	r3, r3
 80045b2:	4313      	orrs	r3, r2
 80045b4:	b21b      	sxth	r3, r3
 80045b6:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80045ba:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d005      	beq.n	80045ce <modbus_handle_frame+0x656>
 80045c2:	4b15      	ldr	r3, [pc, #84]	@ (8004618 <modbus_handle_frame+0x6a0>)
 80045c4:	881b      	ldrh	r3, [r3, #0]
 80045c6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d908      	bls.n	80045e0 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045ce:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045d2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045d6:	2203      	movs	r2, #3
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fafb 	bl	8004bd4 <modbus_send_exception>
				return;
 80045de:	e28b      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80045e0:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80045e4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80045e8:	4413      	add	r3, r2
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80045f2:	4b09      	ldr	r3, [pc, #36]	@ (8004618 <modbus_handle_frame+0x6a0>)
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d30e      	bcc.n	800461c <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80045fe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004602:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004606:	2202      	movs	r2, #2
 8004608:	4618      	mov	r0, r3
 800460a:	f000 fae3 	bl	8004bd4 <modbus_send_exception>
				return;
 800460e:	e273      	b.n	8004af8 <modbus_handle_frame+0xb80>
 8004610:	200012f0 	.word	0x200012f0
 8004614:	20000dd0 	.word	0x20000dd0
 8004618:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 800461c:	4bb2      	ldr	r3, [pc, #712]	@ (80048e8 <modbus_handle_frame+0x970>)
 800461e:	781a      	ldrb	r2, [r3, #0]
 8004620:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004624:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004628:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800462a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800462e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004632:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004636:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004638:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800463c:	b2db      	uxtb	r3, r3
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	b2da      	uxtb	r2, r3
 8004642:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004646:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800464a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800464c:	2303      	movs	r3, #3
 800464e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004652:	2300      	movs	r3, #0
 8004654:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004658:	e02f      	b.n	80046ba <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800465a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800465e:	4618      	mov	r0, r3
 8004660:	f7fe f98e 	bl	8002980 <io_input_reg_read>
 8004664:	4603      	mov	r3, r0
 8004666:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800466a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800466e:	0a1b      	lsrs	r3, r3, #8
 8004670:	b299      	uxth	r1, r3
 8004672:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800467c:	461a      	mov	r2, r3
 800467e:	b2c9      	uxtb	r1, r1
 8004680:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004684:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004688:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800468a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004694:	461a      	mov	r2, r3
 8004696:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800469a:	b2d9      	uxtb	r1, r3
 800469c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80046a4:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80046a6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80046aa:	3301      	adds	r3, #1
 80046ac:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80046b0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80046b4:	3301      	adds	r3, #1
 80046b6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80046ba:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80046be:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80046c2:	429a      	cmp	r2, r3
 80046c4:	dbc9      	blt.n	800465a <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 80046c6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80046ca:	f107 030c 	add.w	r3, r7, #12
 80046ce:	4611      	mov	r1, r2
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fa55 	bl	8004b80 <modbus_send_response>
 80046d6:	e20f      	b.n	8004af8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80046d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	3302      	adds	r3, #2
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	b21b      	sxth	r3, r3
 80046e8:	021b      	lsls	r3, r3, #8
 80046ea:	b21a      	sxth	r2, r3
 80046ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	3303      	adds	r3, #3
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	b21b      	sxth	r3, r3
 80046fc:	4313      	orrs	r3, r2
 80046fe:	b21b      	sxth	r3, r3
 8004700:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004704:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004708:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	3304      	adds	r3, #4
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	b21b      	sxth	r3, r3
 8004714:	021b      	lsls	r3, r3, #8
 8004716:	b21a      	sxth	r2, r3
 8004718:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800471c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	3305      	adds	r3, #5
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	b21b      	sxth	r3, r3
 8004728:	4313      	orrs	r3, r2
 800472a:	b21b      	sxth	r3, r3
 800472c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004730:	4b6e      	ldr	r3, [pc, #440]	@ (80048ec <modbus_handle_frame+0x974>)
 8004732:	881b      	ldrh	r3, [r3, #0]
 8004734:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004738:	429a      	cmp	r2, r3
 800473a:	d308      	bcc.n	800474e <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800473c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004740:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004744:	2202      	movs	r2, #2
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fa44 	bl	8004bd4 <modbus_send_exception>
				return;
 800474c:	e1d4      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800474e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004752:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8004762:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004766:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800476a:	4611      	mov	r1, r2
 800476c:	4618      	mov	r0, r3
 800476e:	f7fd ff3d 	bl	80025ec <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8004772:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004776:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800477a:	2106      	movs	r1, #6
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	f000 f9ff 	bl	8004b80 <modbus_send_response>
			break;
 8004782:	e1b9      	b.n	8004af8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004784:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004788:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3302      	adds	r3, #2
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	b21b      	sxth	r3, r3
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	b21a      	sxth	r2, r3
 8004798:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800479c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	3303      	adds	r3, #3
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	b21b      	sxth	r3, r3
 80047a8:	4313      	orrs	r3, r2
 80047aa:	b21b      	sxth	r3, r3
 80047ac:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80047b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3304      	adds	r3, #4
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	b21b      	sxth	r3, r3
 80047c0:	021b      	lsls	r3, r3, #8
 80047c2:	b21a      	sxth	r2, r3
 80047c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	3305      	adds	r3, #5
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	b21b      	sxth	r3, r3
 80047d4:	4313      	orrs	r3, r2
 80047d6:	b21b      	sxth	r3, r3
 80047d8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80047dc:	4b44      	ldr	r3, [pc, #272]	@ (80048f0 <modbus_handle_frame+0x978>)
 80047de:	881b      	ldrh	r3, [r3, #0]
 80047e0:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d308      	bcc.n	80047fa <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80047e8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80047ec:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80047f0:	2202      	movs	r2, #2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f9ee 	bl	8004bd4 <modbus_send_exception>
				return;
 80047f8:	e17e      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80047fa:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80047fe:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f7fe f823 	bl	8002850 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800480a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800480e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004812:	2106      	movs	r1, #6
 8004814:	6818      	ldr	r0, [r3, #0]
 8004816:	f000 f9b3 	bl	8004b80 <modbus_send_response>
			break;
 800481a:	e16d      	b.n	8004af8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800481c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004820:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3302      	adds	r3, #2
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	b21b      	sxth	r3, r3
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	b21a      	sxth	r2, r3
 8004830:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004834:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3303      	adds	r3, #3
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	b21b      	sxth	r3, r3
 8004840:	4313      	orrs	r3, r2
 8004842:	b21b      	sxth	r3, r3
 8004844:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004848:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800484c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3304      	adds	r3, #4
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	b21b      	sxth	r3, r3
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b21a      	sxth	r2, r3
 800485c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004860:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	3305      	adds	r3, #5
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	b21b      	sxth	r3, r3
 800486c:	4313      	orrs	r3, r2
 800486e:	b21b      	sxth	r3, r3
 8004870:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004874:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004878:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	799b      	ldrb	r3, [r3, #6]
 8004880:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004884:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004888:	3307      	adds	r3, #7
 800488a:	2b00      	cmp	r3, #0
 800488c:	da00      	bge.n	8004890 <modbus_handle_frame+0x918>
 800488e:	3307      	adds	r3, #7
 8004890:	10db      	asrs	r3, r3, #3
 8004892:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004896:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800489a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800489e:	4413      	add	r3, r2
 80048a0:	4a12      	ldr	r2, [pc, #72]	@ (80048ec <modbus_handle_frame+0x974>)
 80048a2:	8812      	ldrh	r2, [r2, #0]
 80048a4:	4293      	cmp	r3, r2
 80048a6:	dd08      	ble.n	80048ba <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80048a8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80048ac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80048b0:	2202      	movs	r2, #2
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 f98e 	bl	8004bd4 <modbus_send_exception>
				return;
 80048b8:	e11e      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80048ba:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80048be:	b29b      	uxth	r3, r3
 80048c0:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d008      	beq.n	80048da <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80048c8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80048cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80048d0:	2203      	movs	r2, #3
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 f97e 	bl	8004bd4 <modbus_send_exception>
				return;
 80048d8:	e10e      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80048da:	2307      	movs	r3, #7
 80048dc:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80048e0:	2300      	movs	r3, #0
 80048e2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80048e6:	e044      	b.n	8004972 <modbus_handle_frame+0x9fa>
 80048e8:	200012f0 	.word	0x200012f0
 80048ec:	20000c28 	.word	0x20000c28
 80048f0:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80048f4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80048f8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80048fc:	4413      	add	r3, r2
 80048fe:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8004902:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004906:	08db      	lsrs	r3, r3, #3
 8004908:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 800490c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004918:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 800491c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8004920:	4413      	add	r3, r2
 8004922:	461a      	mov	r2, r3
 8004924:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004928:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4413      	add	r3, r2
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004938:	fa42 f303 	asr.w	r3, r2, r3
 800493c:	b2db      	uxtb	r3, r3
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004946:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800494a:	2b00      	cmp	r3, #0
 800494c:	bf14      	ite	ne
 800494e:	2301      	movne	r3, #1
 8004950:	2300      	moveq	r3, #0
 8004952:	b2db      	uxtb	r3, r3
 8004954:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004958:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800495c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004960:	4611      	mov	r1, r2
 8004962:	4618      	mov	r0, r3
 8004964:	f7fd fe42 	bl	80025ec <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004968:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800496c:	3301      	adds	r3, #1
 800496e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004972:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004976:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800497a:	429a      	cmp	r2, r3
 800497c:	d3ba      	bcc.n	80048f4 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800497e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004982:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004986:	2106      	movs	r1, #6
 8004988:	6818      	ldr	r0, [r3, #0]
 800498a:	f000 f8f9 	bl	8004b80 <modbus_send_response>
			break;
 800498e:	e0b3      	b.n	8004af8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004990:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004994:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	3302      	adds	r3, #2
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	b21b      	sxth	r3, r3
 80049a0:	021b      	lsls	r3, r3, #8
 80049a2:	b21a      	sxth	r2, r3
 80049a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3303      	adds	r3, #3
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	b21b      	sxth	r3, r3
 80049b4:	4313      	orrs	r3, r2
 80049b6:	b21b      	sxth	r3, r3
 80049b8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80049bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	3304      	adds	r3, #4
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	b21b      	sxth	r3, r3
 80049cc:	021b      	lsls	r3, r3, #8
 80049ce:	b21a      	sxth	r2, r3
 80049d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3305      	adds	r3, #5
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	b21b      	sxth	r3, r3
 80049e0:	4313      	orrs	r3, r2
 80049e2:	b21b      	sxth	r3, r3
 80049e4:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 80049e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	799b      	ldrb	r3, [r3, #6]
 80049f4:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 80049f8:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 80049fc:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004a00:	4413      	add	r3, r2
 8004a02:	4a3f      	ldr	r2, [pc, #252]	@ (8004b00 <modbus_handle_frame+0xb88>)
 8004a04:	8812      	ldrh	r2, [r2, #0]
 8004a06:	4293      	cmp	r3, r2
 8004a08:	dd08      	ble.n	8004a1c <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004a0a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004a0e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004a12:	2202      	movs	r2, #2
 8004a14:	4618      	mov	r0, r3
 8004a16:	f000 f8dd 	bl	8004bd4 <modbus_send_exception>
				return;
 8004a1a:	e06d      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004a1c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8004a20:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d008      	beq.n	8004a3c <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004a2a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004a2e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004a32:	2203      	movs	r2, #3
 8004a34:	4618      	mov	r0, r3
 8004a36:	f000 f8cd 	bl	8004bd4 <modbus_send_exception>
				return;
 8004a3a:	e05d      	b.n	8004af8 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004a3c:	2307      	movs	r3, #7
 8004a3e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004a42:	2300      	movs	r3, #0
 8004a44:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004a48:	e034      	b.n	8004ab4 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004a4a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004a54:	4413      	add	r3, r2
 8004a56:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004a5a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004a5e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004a62:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	4413      	add	r3, r2
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	b21b      	sxth	r3, r3
 8004a6e:	021b      	lsls	r3, r3, #8
 8004a70:	b21a      	sxth	r2, r3
 8004a72:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004a76:	3301      	adds	r3, #1
 8004a78:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004a7c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004a80:	6809      	ldr	r1, [r1, #0]
 8004a82:	440b      	add	r3, r1
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	b21b      	sxth	r3, r3
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	b21b      	sxth	r3, r3
 8004a8c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004a90:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004a94:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004a98:	4611      	mov	r1, r2
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fd fed8 	bl	8002850 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004aa0:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004aa4:	3302      	adds	r3, #2
 8004aa6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004aaa:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004aae:	3301      	adds	r3, #1
 8004ab0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004ab4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004ab8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004abc:	429a      	cmp	r2, r3
 8004abe:	dbc4      	blt.n	8004a4a <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004ac0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ac4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ac8:	2106      	movs	r1, #6
 8004aca:	6818      	ldr	r0, [r3, #0]
 8004acc:	f000 f858 	bl	8004b80 <modbus_send_response>
			break;
 8004ad0:	e012      	b.n	8004af8 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004ad2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ad6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004ada:	881a      	ldrh	r2, [r3, #0]
 8004adc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ae0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	6818      	ldr	r0, [r3, #0]
 8004ae8:	f000 f8ac 	bl	8004c44 <modbus_vendor_handle_frame>
			break;
 8004aec:	e004      	b.n	8004af8 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004aee:	bf00      	nop
 8004af0:	e002      	b.n	8004af8 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <modbus_handle_frame+0xb80>
		return;
 8004af6:	bf00      	nop
		}
	}
}
 8004af8:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	20000dd0 	.word	0x20000dd0

08004b04 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004b10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b14:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004b16:	2300      	movs	r3, #0
 8004b18:	81bb      	strh	r3, [r7, #12]
 8004b1a:	e026      	b.n	8004b6a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004b1c:	89bb      	ldrh	r3, [r7, #12]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	4413      	add	r3, r2
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	461a      	mov	r2, r3
 8004b26:	89fb      	ldrh	r3, [r7, #14]
 8004b28:	4053      	eors	r3, r2
 8004b2a:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	72fb      	strb	r3, [r7, #11]
 8004b30:	e015      	b.n	8004b5e <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004b32:	89fb      	ldrh	r3, [r7, #14]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004b3c:	89fb      	ldrh	r3, [r7, #14]
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004b42:	89fb      	ldrh	r3, [r7, #14]
 8004b44:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004b48:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	81fb      	strh	r3, [r7, #14]
 8004b50:	e002      	b.n	8004b58 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004b52:	89fb      	ldrh	r3, [r7, #14]
 8004b54:	085b      	lsrs	r3, r3, #1
 8004b56:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004b58:	7afb      	ldrb	r3, [r7, #11]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	72fb      	strb	r3, [r7, #11]
 8004b5e:	7afb      	ldrb	r3, [r7, #11]
 8004b60:	2b07      	cmp	r3, #7
 8004b62:	d9e6      	bls.n	8004b32 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004b64:	89bb      	ldrh	r3, [r7, #12]
 8004b66:	3301      	adds	r3, #1
 8004b68:	81bb      	strh	r3, [r7, #12]
 8004b6a:	89ba      	ldrh	r2, [r7, #12]
 8004b6c:	887b      	ldrh	r3, [r7, #2]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d3d4      	bcc.n	8004b1c <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004b72:	89fb      	ldrh	r3, [r7, #14]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004b8c:	887b      	ldrh	r3, [r7, #2]
 8004b8e:	4619      	mov	r1, r3
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f7ff ffb7 	bl	8004b04 <modbus_crc16>
 8004b96:	4603      	mov	r3, r0
 8004b98:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004b9a:	887b      	ldrh	r3, [r7, #2]
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	807a      	strh	r2, [r7, #2]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	89fa      	ldrh	r2, [r7, #14]
 8004ba8:	b2d2      	uxtb	r2, r2
 8004baa:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004bac:	89fb      	ldrh	r3, [r7, #14]
 8004bae:	0a1b      	lsrs	r3, r3, #8
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	887b      	ldrh	r3, [r7, #2]
 8004bb4:	1c59      	adds	r1, r3, #1
 8004bb6:	8079      	strh	r1, [r7, #2]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	440b      	add	r3, r1
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 ff80 	bl	8005acc <RS485_Transmit>
}
 8004bcc:	bf00      	nop
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	71fb      	strb	r3, [r7, #7]
 8004bde:	460b      	mov	r3, r1
 8004be0:	71bb      	strb	r3, [r7, #6]
 8004be2:	4613      	mov	r3, r2
 8004be4:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004be6:	79fb      	ldrb	r3, [r7, #7]
 8004be8:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004bea:	79bb      	ldrb	r3, [r7, #6]
 8004bec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004bf4:	797b      	ldrb	r3, [r7, #5]
 8004bf6:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004bf8:	f107 0308 	add.w	r3, r7, #8
 8004bfc:	2103      	movs	r1, #3
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7ff ff80 	bl	8004b04 <modbus_crc16>
 8004c04:	4603      	mov	r3, r0
 8004c06:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004c08:	89fb      	ldrh	r3, [r7, #14]
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004c0e:	89fb      	ldrh	r3, [r7, #14]
 8004c10:	0a1b      	lsrs	r3, r3, #8
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004c18:	f107 0308 	add.w	r3, r7, #8
 8004c1c:	2105      	movs	r1, #5
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 ff54 	bl	8005acc <RS485_Transmit>
}
 8004c24:	bf00      	nop
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
	return slave_address;
 8004c30:	4b03      	ldr	r3, [pc, #12]	@ (8004c40 <modbusGetSlaveAddress+0x14>)
 8004c32:	781b      	ldrb	r3, [r3, #0]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	200012f0 	.word	0x200012f0

08004c44 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b0f0      	sub	sp, #448	@ 0x1c0
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004c4e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004c52:	6018      	str	r0, [r3, #0]
 8004c54:	460a      	mov	r2, r1
 8004c56:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004c5a:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004c5e:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004c60:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004c64:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	785b      	ldrb	r3, [r3, #1]
 8004c6c:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	uint8_t slave_address = modbusGetSlaveAddress();
 8004c70:	f7ff ffdc 	bl	8004c2c <modbusGetSlaveAddress>
 8004c74:	4603      	mov	r3, r0
 8004c76:	f887 31b2 	strb.w	r3, [r7, #434]	@ 0x1b2

	switch (function) {
 8004c7a:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8004c7e:	3b65      	subs	r3, #101	@ 0x65
 8004c80:	2b09      	cmp	r3, #9
 8004c82:	f200 86ab 	bhi.w	80059dc <modbus_vendor_handle_frame+0xd98>
 8004c86:	a201      	add	r2, pc, #4	@ (adr r2, 8004c8c <modbus_vendor_handle_frame+0x48>)
 8004c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c8c:	08004cb5 	.word	0x08004cb5
 8004c90:	0800503f 	.word	0x0800503f
 8004c94:	080050ad 	.word	0x080050ad
 8004c98:	080052fd 	.word	0x080052fd
 8004c9c:	080053b7 	.word	0x080053b7
 8004ca0:	0800547d 	.word	0x0800547d
 8004ca4:	080055ff 	.word	0x080055ff
 8004ca8:	08005737 	.word	0x08005737
 8004cac:	08005839 	.word	0x08005839
 8004cb0:	080058e5 	.word	0x080058e5
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004cb4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004cb8:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004cbc:	881b      	ldrh	r3, [r3, #0]
 8004cbe:	2b16      	cmp	r3, #22
 8004cc0:	d009      	beq.n	8004cd6 <modbus_vendor_handle_frame+0x92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004cc2:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004cc6:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004cca:	2203      	movs	r2, #3
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff ff81 	bl	8004bd4 <modbus_send_exception>
				return;
 8004cd2:	f000 be8c 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004cd6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004cda:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	789b      	ldrb	r3, [r3, #2]
 8004ce2:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004ce6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004cea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3303      	adds	r3, #3
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	b21b      	sxth	r3, r3
 8004cf6:	021b      	lsls	r3, r3, #8
 8004cf8:	b21a      	sxth	r2, r3
 8004cfa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004cfe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	3304      	adds	r3, #4
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	b21b      	sxth	r3, r3
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	b21b      	sxth	r3, r3
 8004d0e:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t op1Raw = frame[5];
 8004d12:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d16:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	795b      	ldrb	r3, [r3, #5]
 8004d1e:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8004d22:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d26:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3306      	adds	r3, #6
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	b21b      	sxth	r3, r3
 8004d32:	021b      	lsls	r3, r3, #8
 8004d34:	b21a      	sxth	r2, r3
 8004d36:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d3a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3307      	adds	r3, #7
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	4313      	orrs	r3, r2
 8004d48:	b21b      	sxth	r3, r3
 8004d4a:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t input_type2Raw = frame[8];
 8004d4e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d52:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	7a1b      	ldrb	r3, [r3, #8]
 8004d5a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004d5e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d62:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3309      	adds	r3, #9
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	b21b      	sxth	r3, r3
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	b21a      	sxth	r2, r3
 8004d72:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d76:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	330a      	adds	r3, #10
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b21b      	sxth	r3, r3
 8004d82:	4313      	orrs	r3, r2
 8004d84:	b21b      	sxth	r3, r3
 8004d86:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t op2Raw = frame[11];
 8004d8a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d8e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	7adb      	ldrb	r3, [r3, #11]
 8004d96:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004d9a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d9e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	330c      	adds	r3, #12
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	b21b      	sxth	r3, r3
 8004daa:	021b      	lsls	r3, r3, #8
 8004dac:	b21a      	sxth	r2, r3
 8004dae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004db2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	330d      	adds	r3, #13
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	b21b      	sxth	r3, r3
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	b21b      	sxth	r3, r3
 8004dc2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t joinRaw = frame[14];
 8004dc6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	7b9b      	ldrb	r3, [r3, #14]
 8004dd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t output_typeRaw = frame[15];
 8004dd6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dda:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	7bdb      	ldrb	r3, [r3, #15]
 8004de2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004de6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	3310      	adds	r3, #16
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	b21b      	sxth	r3, r3
 8004df6:	021b      	lsls	r3, r3, #8
 8004df8:	b21a      	sxth	r2, r3
 8004dfa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dfe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	3311      	adds	r3, #17
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	b21b      	sxth	r3, r3
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	b21b      	sxth	r3, r3
 8004e0e:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004e12:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e16:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3312      	adds	r3, #18
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	b21b      	sxth	r3, r3
 8004e22:	021b      	lsls	r3, r3, #8
 8004e24:	b21a      	sxth	r2, r3
 8004e26:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e2a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3313      	adds	r3, #19
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	b21b      	sxth	r3, r3
 8004e36:	4313      	orrs	r3, r2
 8004e38:	b21b      	sxth	r3, r3
 8004e3a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004e3e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00b      	beq.n	8004e5e <modbus_vendor_handle_frame+0x21a>
 8004e46:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004e4a:	2b06      	cmp	r3, #6
 8004e4c:	d807      	bhi.n	8004e5e <modbus_vendor_handle_frame+0x21a>
 8004e4e:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <modbus_vendor_handle_frame+0x21a>
 8004e56:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004e5a:	2b06      	cmp	r3, #6
 8004e5c:	d909      	bls.n	8004e72 <modbus_vendor_handle_frame+0x22e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e5e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004e62:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004e66:	2203      	movs	r2, #3
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7ff feb3 	bl	8004bd4 <modbus_send_exception>
				return;
 8004e6e:	f000 bdbe 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004e72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d011      	beq.n	8004e9e <modbus_vendor_handle_frame+0x25a>
 8004e7a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <modbus_vendor_handle_frame+0x246>
 8004e82:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004e86:	2b06      	cmp	r3, #6
 8004e88:	d909      	bls.n	8004e9e <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e8a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004e8e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004e92:	2203      	movs	r2, #3
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fe9d 	bl	8004bd4 <modbus_send_exception>
				return;
 8004e9a:	f000 bda8 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004e9e:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <modbus_vendor_handle_frame+0x26a>
 8004ea6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004eaa:	2b06      	cmp	r3, #6
 8004eac:	d909      	bls.n	8004ec2 <modbus_vendor_handle_frame+0x27e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004eae:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004eb2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004eb6:	2203      	movs	r2, #3
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7ff fe8b 	bl	8004bd4 <modbus_send_exception>
				return;
 8004ebe:	f000 bd96 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004ec2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d011      	beq.n	8004eee <modbus_vendor_handle_frame+0x2aa>
 8004eca:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <modbus_vendor_handle_frame+0x296>
 8004ed2:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004ed6:	2b06      	cmp	r3, #6
 8004ed8:	d909      	bls.n	8004eee <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004eda:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004ede:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fe75 	bl	8004bd4 <modbus_send_exception>
				return;
 8004eea:	f000 bd80 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004eee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <modbus_vendor_handle_frame+0x2ba>
 8004ef6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d909      	bls.n	8004f12 <modbus_vendor_handle_frame+0x2ce>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004efe:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004f02:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004f06:	2203      	movs	r2, #3
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff fe63 	bl	8004bd4 <modbus_send_exception>
				return;
 8004f0e:	f000 bd6e 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004f12:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f16:	3b01      	subs	r3, #1
 8004f18:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			RegisterType output_type = output_typeRaw - 1;
 8004f1c:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004f20:	3b01      	subs	r3, #1
 8004f22:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
			ComparisonOp op1 = op1Raw - 1;
 8004f26:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			LogicJoin join = joinRaw - 1;
 8004f30:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f34:	3b01      	subs	r3, #1
 8004f36:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

			RegisterType input_type2 = 0;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
			ComparisonOp op2 = 0;
 8004f40:	2300      	movs	r3, #0
 8004f42:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			if (joinRaw != 1) {
 8004f46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d009      	beq.n	8004f62 <modbus_vendor_handle_frame+0x31e>
				input_type2 = input_type2Raw - 1;
 8004f4e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004f52:	3b01      	subs	r3, #1
 8004f54:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				op2 = op2Raw - 1;
 8004f58:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			}


			LogicRule newRule = {
 8004f62:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8004f66:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8004f6a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8004f6e:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004f72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004f76:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8004f7a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004f7e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8004f82:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 8004f86:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8004f8a:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8004f8e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8004f92:	f897 31b6 	ldrb.w	r3, [r7, #438]	@ 0x1b6
 8004f96:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8004f9a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004f9e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004fa2:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 8004fa6:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8004faa:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8004fae:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 8004fb2:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8004fb6:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8004fba:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004fbe:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5

			bool status = automation_add_rule(newRule);
 8004fc8:	466b      	mov	r3, sp
 8004fca:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8004fce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004fd2:	6018      	str	r0, [r3, #0]
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	8019      	strh	r1, [r3, #0]
 8004fd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004fdc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004fde:	f7fc f915 	bl	800120c <automation_add_rule>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			if (status == false) {
 8004fe8:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004fec:	f083 0301 	eor.w	r3, r3, #1
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <modbus_vendor_handle_frame+0x3b8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004ffc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005000:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005004:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005008:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800500a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800500e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005012:	2265      	movs	r2, #101	@ 0x65
 8005014:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005016:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800501a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800501e:	f897 21b5 	ldrb.w	r2, [r7, #437]	@ 0x1b5
 8005022:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005024:	2303      	movs	r3, #3
 8005026:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e

			modbus_send_response(responseData, responseLen);
 800502a:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 800502e:	f107 030c 	add.w	r3, r7, #12
 8005032:	4611      	mov	r1, r2
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff fda3 	bl	8004b80 <modbus_send_response>
 800503a:	f000 bcd8 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800503e:	f7fc f925 	bl	800128c <automation_get_rule_count>
 8005042:	4603      	mov	r3, r0
 8005044:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			responseData[0] = slave_address; // the address of us
 8005048:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800504c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005050:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005054:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005056:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800505a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800505e:	2265      	movs	r2, #101	@ 0x65
 8005060:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8005062:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005066:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800506a:	2202      	movs	r2, #2
 800506c:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800506e:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8005072:	0a1b      	lsrs	r3, r3, #8
 8005074:	b29b      	uxth	r3, r3
 8005076:	b2da      	uxtb	r2, r3
 8005078:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800507c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005080:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8005082:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8005086:	b2da      	uxtb	r2, r3
 8005088:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800508c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005090:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005092:	2305      	movs	r3, #5
 8005094:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 8005098:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 800509c:	f107 030c 	add.w	r3, r7, #12
 80050a0:	4611      	mov	r1, r2
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff fd6c 	bl	8004b80 <modbus_send_response>
			break;
 80050a8:	f000 bca1 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80050ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050b0:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	2b06      	cmp	r3, #6
 80050b8:	d009      	beq.n	80050ce <modbus_vendor_handle_frame+0x48a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80050ba:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80050be:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80050c2:	2203      	movs	r2, #3
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7ff fd85 	bl	8004bd4 <modbus_send_exception>
				return;
 80050ca:	f000 bc90 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80050ce:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050d2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3302      	adds	r3, #2
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	b21b      	sxth	r3, r3
 80050de:	021b      	lsls	r3, r3, #8
 80050e0:	b21a      	sxth	r2, r3
 80050e2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050e6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3303      	adds	r3, #3
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	b21b      	sxth	r3, r3
 80050f2:	4313      	orrs	r3, r2
 80050f4:	b21b      	sxth	r3, r3
 80050f6:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80050fa:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80050fe:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8005102:	4611      	mov	r1, r2
 8005104:	4618      	mov	r0, r3
 8005106:	f7fc f8cd 	bl	80012a4 <automation_get_rule>
 800510a:	4603      	mov	r3, r0
 800510c:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			if (status == false) {
 8005110:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8005114:	f083 0301 	eor.w	r3, r3, #1
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d009      	beq.n	8005132 <modbus_vendor_handle_frame+0x4ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800511e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005122:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005126:	2204      	movs	r2, #4
 8005128:	4618      	mov	r0, r3
 800512a:	f7ff fd53 	bl	8004bd4 <modbus_send_exception>
				return;
 800512e:	f000 bc5e 	b.w	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005132:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005136:	3301      	adds	r3, #1
 8005138:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 800513c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005140:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005144:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005148:	3301      	adds	r3, #1
 800514a:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800514e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005152:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005156:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 800515a:	3301      	adds	r3, #1
 800515c:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8005160:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005164:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005168:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800516c:	3301      	adds	r3, #1
 800516e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8005172:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005176:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800517a:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 800517e:	3301      	adds	r3, #1
 8005180:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005184:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 8005188:	3301      	adds	r3, #1
 800518a:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800518e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005192:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint16_t output_value = (uint16_t)rule.output_value;
 8005196:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800519a:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 800519e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051a6:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80051aa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80051ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051b0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051b4:	2267      	movs	r2, #103	@ 0x67
 80051b6:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 80051b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051c0:	f897 2186 	ldrb.w	r2, [r7, #390]	@ 0x186
 80051c4:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80051c6:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80051ca:	0a1b      	lsrs	r3, r3, #8
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051d8:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80051da:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051e4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051e8:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80051ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051ee:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051f2:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80051f6:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80051f8:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80051fc:	0a1b      	lsrs	r3, r3, #8
 80051fe:	b29b      	uxth	r3, r3
 8005200:	b2da      	uxtb	r2, r3
 8005202:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005206:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800520a:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 800520c:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8005210:	b2da      	uxtb	r2, r3
 8005212:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005216:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800521a:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 800521c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005220:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005224:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8005228:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800522a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	b29b      	uxth	r3, r3
 8005232:	b2da      	uxtb	r2, r3
 8005234:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005238:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800523c:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800523e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005242:	b2da      	uxtb	r2, r3
 8005244:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005248:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800524c:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800524e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005252:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005256:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800525a:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 800525c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005260:	0a1b      	lsrs	r3, r3, #8
 8005262:	b29b      	uxth	r3, r3
 8005264:	b2da      	uxtb	r2, r3
 8005266:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800526a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800526e:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8005270:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005274:	b2da      	uxtb	r2, r3
 8005276:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800527a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800527e:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8005280:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005284:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005288:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 800528c:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800528e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005292:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005296:	f897 2176 	ldrb.w	r2, [r7, #374]	@ 0x176
 800529a:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 800529c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80052a0:	0a1b      	lsrs	r3, r3, #8
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052aa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052ae:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 80052b0:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052ba:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052be:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 80052c0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80052c4:	0a1b      	lsrs	r3, r3, #8
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	b2da      	uxtb	r2, r3
 80052ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052d2:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80052d4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052de:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052e2:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80052e4:	2314      	movs	r3, #20
 80052e6:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 80052ea:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80052ee:	f107 030c 	add.w	r3, r7, #12
 80052f2:	4611      	mov	r1, r2
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff fc43 	bl	8004b80 <modbus_send_response>
 80052fa:	e378      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80052fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005300:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	2b06      	cmp	r3, #6
 8005308:	d008      	beq.n	800531c <modbus_vendor_handle_frame+0x6d8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800530a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800530e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005312:	2203      	movs	r2, #3
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff fc5d 	bl	8004bd4 <modbus_send_exception>
				return;
 800531a:	e368      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800531c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005320:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	3302      	adds	r3, #2
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	b21b      	sxth	r3, r3
 800532c:	021b      	lsls	r3, r3, #8
 800532e:	b21a      	sxth	r2, r3
 8005330:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005334:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3303      	adds	r3, #3
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	b21b      	sxth	r3, r3
 8005340:	4313      	orrs	r3, r2
 8005342:	b21b      	sxth	r3, r3
 8005344:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			bool status = automation_delete_rule(ruleIndex);
 8005348:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 800534c:	4618      	mov	r0, r3
 800534e:	f7fb ffd5 	bl	80012fc <automation_delete_rule>
 8005352:	4603      	mov	r3, r0
 8005354:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			if (status == false) {
 8005358:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 800535c:	f083 0301 	eor.w	r3, r3, #1
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <modbus_vendor_handle_frame+0x734>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005366:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800536a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800536e:	2204      	movs	r2, #4
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff fc2f 	bl	8004bd4 <modbus_send_exception>
				return;
 8005376:	e33a      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005378:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800537c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005380:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005384:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8005386:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800538a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800538e:	2268      	movs	r2, #104	@ 0x68
 8005390:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8005392:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005396:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800539a:	2201      	movs	r2, #1
 800539c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800539e:	2303      	movs	r3, #3
 80053a0:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			modbus_send_response(responseData, responseLen);
 80053a4:	f8b7 218a 	ldrh.w	r2, [r7, #394]	@ 0x18a
 80053a8:	f107 030c 	add.w	r3, r7, #12
 80053ac:	4611      	mov	r1, r2
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7ff fbe6 	bl	8004b80 <modbus_send_response>
 80053b4:	e31b      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80053b6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ba:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	2b06      	cmp	r3, #6
 80053c2:	d008      	beq.n	80053d6 <modbus_vendor_handle_frame+0x792>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053c4:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80053c8:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80053cc:	2203      	movs	r2, #3
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7ff fc00 	bl	8004bd4 <modbus_send_exception>
				return;
 80053d4:	e30b      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80053d6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053da:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	3302      	adds	r3, #2
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d008      	beq.n	80053fa <modbus_vendor_handle_frame+0x7b6>
 80053e8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ec:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3302      	adds	r3, #2
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d908      	bls.n	800540c <modbus_vendor_handle_frame+0x7c8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053fa:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80053fe:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005402:	2203      	movs	r2, #3
 8005404:	4618      	mov	r0, r3
 8005406:	f7ff fbe5 	bl	8004bd4 <modbus_send_exception>
				return;
 800540a:	e2f0      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800540c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005410:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3302      	adds	r3, #2
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	3b01      	subs	r3, #1
 800541c:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193

			bool status = io_virtual_add(registerType);
 8005420:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 8005424:	4618      	mov	r0, r3
 8005426:	f7fd fb0f 	bl	8002a48 <io_virtual_add>
 800542a:	4603      	mov	r3, r0
 800542c:	f887 3192 	strb.w	r3, [r7, #402]	@ 0x192
			if (status == false) {
 8005430:	f897 3192 	ldrb.w	r3, [r7, #402]	@ 0x192
 8005434:	f083 0301 	eor.w	r3, r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d008      	beq.n	8005450 <modbus_vendor_handle_frame+0x80c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800543e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005442:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005446:	2204      	movs	r2, #4
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff fbc3 	bl	8004bd4 <modbus_send_exception>
				return;
 800544e:	e2ce      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005450:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005454:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005458:	2369      	movs	r3, #105	@ 0x69
 800545a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 800545e:	2301      	movs	r3, #1
 8005460:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8005464:	2303      	movs	r3, #3
 8005466:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 800546a:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 800546e:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005472:	4611      	mov	r1, r2
 8005474:	4618      	mov	r0, r3
 8005476:	f7ff fb83 	bl	8004b80 <modbus_send_response>
 800547a:	e2b8      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 800547c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005480:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005484:	881b      	ldrh	r3, [r3, #0]
 8005486:	2b07      	cmp	r3, #7
 8005488:	d008      	beq.n	800549c <modbus_vendor_handle_frame+0x858>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800548a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800548e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005492:	2203      	movs	r2, #3
 8005494:	4618      	mov	r0, r3
 8005496:	f7ff fb9d 	bl	8004bd4 <modbus_send_exception>
				return;
 800549a:	e2a8      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800549c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054a0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3302      	adds	r3, #2
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d008      	beq.n	80054c0 <modbus_vendor_handle_frame+0x87c>
 80054ae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054b2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3302      	adds	r3, #2
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d908      	bls.n	80054d2 <modbus_vendor_handle_frame+0x88e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054c0:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80054c4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80054c8:	2203      	movs	r2, #3
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff fb82 	bl	8004bd4 <modbus_send_exception>
				return;
 80054d0:	e28d      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80054d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054d6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	3302      	adds	r3, #2
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	3b01      	subs	r3, #1
 80054e2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80054e6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054ea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3303      	adds	r3, #3
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	b21b      	sxth	r3, r3
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	b21a      	sxth	r2, r3
 80054fa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054fe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3304      	adds	r3, #4
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	b21b      	sxth	r3, r3
 800550a:	4313      	orrs	r3, r2
 800550c:	b21b      	sxth	r3, r3
 800550e:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8005512:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 8005516:	f8b7 1198 	ldrh.w	r1, [r7, #408]	@ 0x198
 800551a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800551e:	4618      	mov	r0, r3
 8005520:	f7fd fb06 	bl	8002b30 <io_virtual_read>
 8005524:	4603      	mov	r3, r0
 8005526:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			if (status == false) {
 800552a:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800552e:	f083 0301 	eor.w	r3, r3, #1
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b00      	cmp	r3, #0
 8005536:	d008      	beq.n	800554a <modbus_vendor_handle_frame+0x906>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005538:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800553c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005540:	2204      	movs	r2, #4
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff fb46 	bl	8004bd4 <modbus_send_exception>
				return;
 8005548:	e251      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 800554a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <modbus_vendor_handle_frame+0x914>
 8005552:	2b01      	cmp	r3, #1
 8005554:	d004      	beq.n	8005560 <modbus_vendor_handle_frame+0x91c>
 8005556:	e007      	b.n	8005568 <modbus_vendor_handle_frame+0x924>
				case VIR_COIL:
					byteCount = 1;
 8005558:	2301      	movs	r3, #1
 800555a:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 800555e:	e003      	b.n	8005568 <modbus_vendor_handle_frame+0x924>
				case VIR_HOLDING:
					byteCount = 2;
 8005560:	2302      	movs	r3, #2
 8005562:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 8005566:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005568:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800556c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005570:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005574:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8005576:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800557a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800557e:	226a      	movs	r2, #106	@ 0x6a
 8005580:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8005582:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005586:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800558a:	f897 21b4 	ldrb.w	r2, [r7, #436]	@ 0x1b4
 800558e:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8005590:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <modbus_vendor_handle_frame+0x95a>
 8005598:	2b01      	cmp	r3, #1
 800559a:	d00e      	beq.n	80055ba <modbus_vendor_handle_frame+0x976>
 800559c:	e020      	b.n	80055e0 <modbus_vendor_handle_frame+0x99c>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800559e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bf14      	ite	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	2300      	moveq	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	461a      	mov	r2, r3
 80055ae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055b6:	70da      	strb	r2, [r3, #3]
					break;
 80055b8:	e012      	b.n	80055e0 <modbus_vendor_handle_frame+0x99c>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 80055ba:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80055be:	0a1b      	lsrs	r3, r3, #8
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	b2da      	uxtb	r2, r3
 80055c4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055c8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055cc:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80055ce:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055d8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055dc:	711a      	strb	r2, [r3, #4]
					break;
 80055de:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80055e0:	f897 31b4 	ldrb.w	r3, [r7, #436]	@ 0x1b4
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	3303      	adds	r3, #3
 80055e8:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 80055ec:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 80055f0:	f107 030c 	add.w	r3, r7, #12
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff fac2 	bl	8004b80 <modbus_send_response>
 80055fc:	e1f7      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80055fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005602:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	2b09      	cmp	r3, #9
 800560a:	d008      	beq.n	800561e <modbus_vendor_handle_frame+0x9da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800560c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005610:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005614:	2203      	movs	r2, #3
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff fadc 	bl	8004bd4 <modbus_send_exception>
				return;
 800561c:	e1e7      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800561e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005622:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3302      	adds	r3, #2
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d008      	beq.n	8005642 <modbus_vendor_handle_frame+0x9fe>
 8005630:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005634:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3302      	adds	r3, #2
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	2b02      	cmp	r3, #2
 8005640:	d908      	bls.n	8005654 <modbus_vendor_handle_frame+0xa10>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005642:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005646:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800564a:	2203      	movs	r2, #3
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fac1 	bl	8004bd4 <modbus_send_exception>
				return;
 8005652:	e1cc      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005654:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005658:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3302      	adds	r3, #2
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	3b01      	subs	r3, #1
 8005664:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005668:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800566c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	3303      	adds	r3, #3
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	b21b      	sxth	r3, r3
 8005678:	021b      	lsls	r3, r3, #8
 800567a:	b21a      	sxth	r2, r3
 800567c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005680:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	3304      	adds	r3, #4
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	b21b      	sxth	r3, r3
 800568c:	4313      	orrs	r3, r2
 800568e:	b21b      	sxth	r3, r3
 8005690:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2
			uint16_t value = (frame[5] << 8) | frame[6];
 8005694:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005698:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3305      	adds	r3, #5
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	b21b      	sxth	r3, r3
 80056a4:	021b      	lsls	r3, r3, #8
 80056a6:	b21a      	sxth	r2, r3
 80056a8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3306      	adds	r3, #6
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	b21b      	sxth	r3, r3
 80056b8:	4313      	orrs	r3, r2
 80056ba:	b21b      	sxth	r3, r3
 80056bc:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0


			bool status = io_virtual_write(registerType, address, value);
 80056c0:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80056c4:	f8b7 11a2 	ldrh.w	r1, [r7, #418]	@ 0x1a2
 80056c8:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fd fa6f 	bl	8002bb0 <io_virtual_write>
 80056d2:	4603      	mov	r3, r0
 80056d4:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
			if (status == false) {
 80056d8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80056dc:	f083 0301 	eor.w	r3, r3, #1
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d008      	beq.n	80056f8 <modbus_vendor_handle_frame+0xab4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80056e6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80056ea:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80056ee:	2204      	movs	r2, #4
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff fa6f 	bl	8004bd4 <modbus_send_exception>
				return;
 80056f6:	e17a      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80056f8:	2303      	movs	r3, #3
 80056fa:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80056fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005702:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005706:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 800570a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 800570c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005710:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005714:	226b      	movs	r2, #107	@ 0x6b
 8005716:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005718:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800571c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005720:	2201      	movs	r2, #1
 8005722:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005724:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 8005728:	f107 030c 	add.w	r3, r7, #12
 800572c:	4611      	mov	r1, r2
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff fa26 	bl	8004b80 <modbus_send_response>
 8005734:	e15b      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005736:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800573a:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800573e:	881b      	ldrh	r3, [r3, #0]
 8005740:	2b06      	cmp	r3, #6
 8005742:	d008      	beq.n	8005756 <modbus_vendor_handle_frame+0xb12>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005744:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005748:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800574c:	2203      	movs	r2, #3
 800574e:	4618      	mov	r0, r3
 8005750:	f7ff fa40 	bl	8004bd4 <modbus_send_exception>
				return;
 8005754:	e14b      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005756:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800575a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3302      	adds	r3, #2
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d008      	beq.n	800577a <modbus_vendor_handle_frame+0xb36>
 8005768:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800576c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3302      	adds	r3, #2
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	2b02      	cmp	r3, #2
 8005778:	d908      	bls.n	800578c <modbus_vendor_handle_frame+0xb48>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800577a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800577e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005782:	2203      	movs	r2, #3
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fa25 	bl	8004bd4 <modbus_send_exception>
				return;
 800578a:	e130      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800578c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005790:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3302      	adds	r3, #2
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	3b01      	subs	r3, #1
 800579c:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 80057a0:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80057a4:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80057a8:	4611      	mov	r1, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fd f998 	bl	8002ae0 <io_virtual_get_count>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f887 31a8 	strb.w	r3, [r7, #424]	@ 0x1a8
			if (status == false) {
 80057b6:	f897 31a8 	ldrb.w	r3, [r7, #424]	@ 0x1a8
 80057ba:	f083 0301 	eor.w	r3, r3, #1
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d008      	beq.n	80057d6 <modbus_vendor_handle_frame+0xb92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80057c4:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80057c8:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80057cc:	2204      	movs	r2, #4
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff fa00 	bl	8004bd4 <modbus_send_exception>
				return;
 80057d4:	e10b      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80057d6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057de:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80057e2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80057e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057e8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057ec:	226c      	movs	r2, #108	@ 0x6c
 80057ee:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80057f0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057f4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057f8:	2202      	movs	r2, #2
 80057fa:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80057fc:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005800:	0a1b      	lsrs	r3, r3, #8
 8005802:	b29b      	uxth	r3, r3
 8005804:	b2da      	uxtb	r2, r3
 8005806:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800580a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800580e:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8005810:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005814:	b2da      	uxtb	r2, r3
 8005816:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800581a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800581e:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005820:	2305      	movs	r3, #5
 8005822:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 8005826:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 800582a:	f107 030c 	add.w	r3, r7, #12
 800582e:	4611      	mov	r1, r2
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff f9a5 	bl	8004b80 <modbus_send_response>
 8005836:	e0da      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8005838:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800583c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005840:	881b      	ldrh	r3, [r3, #0]
 8005842:	2b06      	cmp	r3, #6
 8005844:	d008      	beq.n	8005858 <modbus_vendor_handle_frame+0xc14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005846:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800584a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800584e:	2203      	movs	r2, #3
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff f9bf 	bl	8004bd4 <modbus_send_exception>
				return;
 8005856:	e0ca      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8005858:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800585c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3302      	adds	r3, #2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d108      	bne.n	800587c <modbus_vendor_handle_frame+0xc38>
 800586a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800586e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	3303      	adds	r3, #3
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d008      	beq.n	800588e <modbus_vendor_handle_frame+0xc4a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800587c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005880:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005884:	2203      	movs	r2, #3
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff f9a4 	bl	8004bd4 <modbus_send_exception>
				return;
 800588c:	e0af      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}


			bool status = io_virtual_clear();
 800588e:	f7fd fb5d 	bl	8002f4c <io_virtual_clear>
 8005892:	4603      	mov	r3, r0
 8005894:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			if (status == false) {
 8005898:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 800589c:	f083 0301 	eor.w	r3, r3, #1
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <modbus_vendor_handle_frame+0xc74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80058a6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058aa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058ae:	2204      	movs	r2, #4
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7ff f98f 	bl	8004bd4 <modbus_send_exception>
				return;
 80058b6:	e09a      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80058b8:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058bc:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 80058c0:	236d      	movs	r3, #109	@ 0x6d
 80058c2:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 80058c6:	2301      	movs	r3, #1
 80058c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 80058cc:	2303      	movs	r3, #3
 80058ce:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80058d2:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80058d6:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80058da:	4611      	mov	r1, r2
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff f94f 	bl	8004b80 <modbus_send_response>
 80058e2:	e084      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80058e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058e8:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	2b0b      	cmp	r3, #11
 80058f0:	d008      	beq.n	8005904 <modbus_vendor_handle_frame+0xcc0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80058f2:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058f6:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058fa:	2203      	movs	r2, #3
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7ff f969 	bl	8004bd4 <modbus_send_exception>
				return;
 8005902:	e074      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005904:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005908:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	789b      	ldrb	r3, [r3, #2]
 8005910:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005914:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005918:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	78db      	ldrb	r3, [r3, #3]
 8005920:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005924:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005928:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	791b      	ldrb	r3, [r3, #4]
 8005930:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005934:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005938:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	795b      	ldrb	r3, [r3, #5]
 8005940:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005944:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005948:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	799b      	ldrb	r3, [r3, #6]
 8005950:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005954:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005958:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	79db      	ldrb	r3, [r3, #7]
 8005960:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005964:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005968:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	7a1b      	ldrb	r3, [r3, #8]
 8005970:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005974:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005978:	4618      	mov	r0, r3
 800597a:	f000 fb05 	bl	8005f88 <DS3231_SetTime>
 800597e:	4603      	mov	r3, r0
 8005980:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status != HAL_OK) {
 8005984:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <modbus_vendor_handle_frame+0xd5a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800598c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005990:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005994:	2204      	movs	r2, #4
 8005996:	4618      	mov	r0, r3
 8005998:	f7ff f91c 	bl	8004bd4 <modbus_send_exception>
				return;
 800599c:	e027      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800599e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059a6:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80059aa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 80059ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059b0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059b4:	226e      	movs	r2, #110	@ 0x6e
 80059b6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 80059b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059c0:	2201      	movs	r2, #1
 80059c2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80059c4:	2303      	movs	r3, #3
 80059c6:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 80059ca:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 80059ce:	f107 030c 	add.w	r3, r7, #12
 80059d2:	4611      	mov	r1, r2
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff f8d3 	bl	8004b80 <modbus_send_response>
 80059da:	e008      	b.n	80059ee <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80059dc:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80059e0:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059e4:	2201      	movs	r2, #1
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7ff f8f4 	bl	8004bd4 <modbus_send_exception>
			break;
 80059ec:	bf00      	nop
		}
	}
}
 80059ee:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop

080059f8 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80059fc:	4b07      	ldr	r3, [pc, #28]	@ (8005a1c <RS485_SetTransmitMode+0x24>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a07      	ldr	r2, [pc, #28]	@ (8005a20 <RS485_SetTransmitMode+0x28>)
 8005a02:	8811      	ldrh	r1, [r2, #0]
 8005a04:	2201      	movs	r2, #1
 8005a06:	4618      	mov	r0, r3
 8005a08:	f003 f84e 	bl	8008aa8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	2140      	movs	r1, #64	@ 0x40
 8005a10:	4804      	ldr	r0, [pc, #16]	@ (8005a24 <RS485_SetTransmitMode+0x2c>)
 8005a12:	f003 f849 	bl	8008aa8 <HAL_GPIO_WritePin>
#endif
}
 8005a16:	bf00      	nop
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	200012f4 	.word	0x200012f4
 8005a20:	200012f8 	.word	0x200012f8
 8005a24:	48000800 	.word	0x48000800

08005a28 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8005a2c:	4b07      	ldr	r3, [pc, #28]	@ (8005a4c <RS485_SetReceiveMode+0x24>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a07      	ldr	r2, [pc, #28]	@ (8005a50 <RS485_SetReceiveMode+0x28>)
 8005a32:	8811      	ldrh	r1, [r2, #0]
 8005a34:	2200      	movs	r2, #0
 8005a36:	4618      	mov	r0, r3
 8005a38:	f003 f836 	bl	8008aa8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2140      	movs	r1, #64	@ 0x40
 8005a40:	4804      	ldr	r0, [pc, #16]	@ (8005a54 <RS485_SetReceiveMode+0x2c>)
 8005a42:	f003 f831 	bl	8008aa8 <HAL_GPIO_WritePin>
#endif
}
 8005a46:	bf00      	nop
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	200012f4 	.word	0x200012f4
 8005a50:	200012f8 	.word	0x200012f8
 8005a54:	48000800 	.word	0x48000800

08005a58 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005a64:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005a68:	2100      	movs	r1, #0
 8005a6a:	4810      	ldr	r0, [pc, #64]	@ (8005aac <RS485_Setup+0x54>)
 8005a6c:	f00d f891 	bl	8012b92 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8005a70:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005a74:	2100      	movs	r1, #0
 8005a76:	480e      	ldr	r0, [pc, #56]	@ (8005ab0 <RS485_Setup+0x58>)
 8005a78:	f00d f88b 	bl	8012b92 <memset>
	rs485_tx_frame_head = 0;
 8005a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab4 <RS485_Setup+0x5c>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8005a82:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab8 <RS485_Setup+0x60>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005a88:	4a0c      	ldr	r2, [pc, #48]	@ (8005abc <RS485_Setup+0x64>)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8005a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ac0 <RS485_Setup+0x68>)
 8005a90:	887b      	ldrh	r3, [r7, #2]
 8005a92:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005a94:	f7ff ffc8 	bl	8005a28 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005a98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a9c:	4909      	ldr	r1, [pc, #36]	@ (8005ac4 <RS485_Setup+0x6c>)
 8005a9e:	480a      	ldr	r0, [pc, #40]	@ (8005ac8 <RS485_Setup+0x70>)
 8005aa0:	f008 f955 	bl	800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005aa4:	bf00      	nop
 8005aa6:	3708      	adds	r7, #8
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	200013fc 	.word	0x200013fc
 8005ab0:	20001c0c 	.word	0x20001c0c
 8005ab4:	2000241e 	.word	0x2000241e
 8005ab8:	2000241f 	.word	0x2000241f
 8005abc:	200012f4 	.word	0x200012f4
 8005ac0:	200012f8 	.word	0x200012f8
 8005ac4:	200012fc 	.word	0x200012fc
 8005ac8:	20001198 	.word	0x20001198

08005acc <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005ad8:	887b      	ldrh	r3, [r7, #2]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d03a      	beq.n	8005b54 <RS485_Transmit+0x88>
 8005ade:	887b      	ldrh	r3, [r7, #2]
 8005ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae4:	d836      	bhi.n	8005b54 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b5c <RS485_Transmit+0x90>)
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	3301      	adds	r3, #1
 8005aee:	425a      	negs	r2, r3
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	f002 0207 	and.w	r2, r2, #7
 8005af8:	bf58      	it	pl
 8005afa:	4253      	negpl	r3, r2
 8005afc:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005afe:	4b18      	ldr	r3, [pc, #96]	@ (8005b60 <RS485_Transmit+0x94>)
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	7bfa      	ldrb	r2, [r7, #15]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d020      	beq.n	8005b4c <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005b0a:	4b14      	ldr	r3, [pc, #80]	@ (8005b5c <RS485_Transmit+0x90>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	461a      	mov	r2, r3
 8005b12:	4613      	mov	r3, r2
 8005b14:	01db      	lsls	r3, r3, #7
 8005b16:	4413      	add	r3, r2
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	4a12      	ldr	r2, [pc, #72]	@ (8005b64 <RS485_Transmit+0x98>)
 8005b1c:	4413      	add	r3, r2
 8005b1e:	887a      	ldrh	r2, [r7, #2]
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f00d f8b5 	bl	8012c92 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005b28:	4b0c      	ldr	r3, [pc, #48]	@ (8005b5c <RS485_Transmit+0x90>)
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4a0c      	ldr	r2, [pc, #48]	@ (8005b64 <RS485_Transmit+0x98>)
 8005b32:	460b      	mov	r3, r1
 8005b34:	01db      	lsls	r3, r3, #7
 8005b36:	440b      	add	r3, r1
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005b40:	887a      	ldrh	r2, [r7, #2]
 8005b42:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005b44:	4a05      	ldr	r2, [pc, #20]	@ (8005b5c <RS485_Transmit+0x90>)
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	7013      	strb	r3, [r2, #0]
 8005b4a:	e004      	b.n	8005b56 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005b4c:	4806      	ldr	r0, [pc, #24]	@ (8005b68 <RS485_Transmit+0x9c>)
 8005b4e:	f7fe f9ed 	bl	8003f2c <usb_serial_println>
 8005b52:	e000      	b.n	8005b56 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005b54:	bf00      	nop
    }
}
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	2000241e 	.word	0x2000241e
 8005b60:	2000241f 	.word	0x2000241f
 8005b64:	20001c0c 	.word	0x20001c0c
 8005b68:	08014e60 	.word	0x08014e60

08005b6c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a26      	ldr	r2, [pc, #152]	@ (8005c18 <HAL_UARTEx_RxEventCallback+0xac>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d145      	bne.n	8005c0e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005b82:	4b26      	ldr	r3, [pc, #152]	@ (8005c1c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	3301      	adds	r3, #1
 8005b8a:	425a      	negs	r2, r3
 8005b8c:	f003 0307 	and.w	r3, r3, #7
 8005b90:	f002 0207 	and.w	r2, r2, #7
 8005b94:	bf58      	it	pl
 8005b96:	4253      	negpl	r3, r2
 8005b98:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005b9a:	4b21      	ldr	r3, [pc, #132]	@ (8005c20 <HAL_UARTEx_RxEventCallback+0xb4>)
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	7bfa      	ldrb	r2, [r7, #15]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d024      	beq.n	8005bf0 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005ba6:	887b      	ldrh	r3, [r7, #2]
 8005ba8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bac:	d823      	bhi.n	8005bf6 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005bae:	4b1b      	ldr	r3, [pc, #108]	@ (8005c1c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	01db      	lsls	r3, r3, #7
 8005bba:	4413      	add	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	4a19      	ldr	r2, [pc, #100]	@ (8005c24 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005bc0:	4413      	add	r3, r2
 8005bc2:	887a      	ldrh	r2, [r7, #2]
 8005bc4:	4918      	ldr	r1, [pc, #96]	@ (8005c28 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f00d f863 	bl	8012c92 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005bcc:	4b13      	ldr	r3, [pc, #76]	@ (8005c1c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4a13      	ldr	r2, [pc, #76]	@ (8005c24 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	01db      	lsls	r3, r3, #7
 8005bda:	440b      	add	r3, r1
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005be4:	887a      	ldrh	r2, [r7, #2]
 8005be6:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005be8:	4a0c      	ldr	r2, [pc, #48]	@ (8005c1c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	7013      	strb	r3, [r2, #0]
 8005bee:	e002      	b.n	8005bf6 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005bf0:	480e      	ldr	r0, [pc, #56]	@ (8005c2c <HAL_UARTEx_RxEventCallback+0xc0>)
 8005bf2:	f7fe f99b 	bl	8003f2c <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005bf6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bfa:	490b      	ldr	r1, [pc, #44]	@ (8005c28 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005bfc:	480c      	ldr	r0, [pc, #48]	@ (8005c30 <HAL_UARTEx_RxEventCallback+0xc4>)
 8005bfe:	f008 f8a6 	bl	800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005c08:	480a      	ldr	r0, [pc, #40]	@ (8005c34 <HAL_UARTEx_RxEventCallback+0xc8>)
 8005c0a:	f7fe f98f 	bl	8003f2c <usb_serial_println>
		}
	}
}
 8005c0e:	bf00      	nop
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	40013800 	.word	0x40013800
 8005c1c:	2000241c 	.word	0x2000241c
 8005c20:	2000241d 	.word	0x2000241d
 8005c24:	200013fc 	.word	0x200013fc
 8005c28:	200012fc 	.word	0x200012fc
 8005c2c:	08014e74 	.word	0x08014e74
 8005c30:	20001198 	.word	0x20001198
 8005c34:	08014e88 	.word	0x08014e88

08005c38 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8005c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c68 <RS485_TCCallback+0x30>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005c42:	f7ff fef1 	bl	8005a28 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005c46:	4b09      	ldr	r3, [pc, #36]	@ (8005c6c <RS485_TCCallback+0x34>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	4b07      	ldr	r3, [pc, #28]	@ (8005c6c <RS485_TCCallback+0x34>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c54:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005c56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c5a:	4905      	ldr	r1, [pc, #20]	@ (8005c70 <RS485_TCCallback+0x38>)
 8005c5c:	4803      	ldr	r0, [pc, #12]	@ (8005c6c <RS485_TCCallback+0x34>)
 8005c5e:	f008 f876 	bl	800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8005c62:	bf00      	nop
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	20002420 	.word	0x20002420
 8005c6c:	20001198 	.word	0x20001198
 8005c70:	200012fc 	.word	0x200012fc

08005c74 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005c7a:	e02b      	b.n	8005cd4 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cf0 <RS485_ProcessPendingFrames+0x7c>)
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	461a      	mov	r2, r3
 8005c84:	4613      	mov	r3, r2
 8005c86:	01db      	lsls	r3, r3, #7
 8005c88:	4413      	add	r3, r2
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	4a19      	ldr	r2, [pc, #100]	@ (8005cf4 <RS485_ProcessPendingFrames+0x80>)
 8005c8e:	4413      	add	r3, r2
 8005c90:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005c92:	4b17      	ldr	r3, [pc, #92]	@ (8005cf0 <RS485_ProcessPendingFrames+0x7c>)
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4a16      	ldr	r2, [pc, #88]	@ (8005cf4 <RS485_ProcessPendingFrames+0x80>)
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	01db      	lsls	r3, r3, #7
 8005ca0:	440b      	add	r3, r1
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	4413      	add	r3, r2
 8005ca6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005caa:	881b      	ldrh	r3, [r3, #0]
 8005cac:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005cae:	887b      	ldrh	r3, [r7, #2]
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f7fe f960 	bl	8003f78 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8005cf0 <RS485_ProcessPendingFrames+0x7c>)
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	425a      	negs	r2, r3
 8005cc2:	f003 0307 	and.w	r3, r3, #7
 8005cc6:	f002 0207 	and.w	r2, r2, #7
 8005cca:	bf58      	it	pl
 8005ccc:	4253      	negpl	r3, r2
 8005cce:	b2da      	uxtb	r2, r3
 8005cd0:	4b07      	ldr	r3, [pc, #28]	@ (8005cf0 <RS485_ProcessPendingFrames+0x7c>)
 8005cd2:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005cd4:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <RS485_ProcessPendingFrames+0x7c>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	4b07      	ldr	r3, [pc, #28]	@ (8005cf8 <RS485_ProcessPendingFrames+0x84>)
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d1cb      	bne.n	8005c7c <RS485_ProcessPendingFrames+0x8>
	}
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop
 8005ce8:	3708      	adds	r7, #8
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	2000241d 	.word	0x2000241d
 8005cf4:	200013fc 	.word	0x200013fc
 8005cf8:	2000241c 	.word	0x2000241c

08005cfc <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005d02:	4b36      	ldr	r3, [pc, #216]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d08:	2b20      	cmp	r3, #32
 8005d0a:	d163      	bne.n	8005dd4 <RS485_TransmitPendingFrames+0xd8>
 8005d0c:	4b34      	ldr	r3, [pc, #208]	@ (8005de0 <RS485_TransmitPendingFrames+0xe4>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d05f      	beq.n	8005dd4 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005d14:	4b33      	ldr	r3, [pc, #204]	@ (8005de4 <RS485_TransmitPendingFrames+0xe8>)
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	4b33      	ldr	r3, [pc, #204]	@ (8005de8 <RS485_TransmitPendingFrames+0xec>)
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d057      	beq.n	8005dd4 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005d24:	4b2e      	ldr	r3, [pc, #184]	@ (8005de0 <RS485_TransmitPendingFrames+0xe4>)
 8005d26:	2201      	movs	r2, #1
 8005d28:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8005d2a:	4b2e      	ldr	r3, [pc, #184]	@ (8005de4 <RS485_TransmitPendingFrames+0xe8>)
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	461a      	mov	r2, r3
 8005d32:	4613      	mov	r3, r2
 8005d34:	01db      	lsls	r3, r3, #7
 8005d36:	4413      	add	r3, r2
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	4a2c      	ldr	r2, [pc, #176]	@ (8005dec <RS485_TransmitPendingFrames+0xf0>)
 8005d3c:	4413      	add	r3, r2
 8005d3e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005d40:	4b28      	ldr	r3, [pc, #160]	@ (8005de4 <RS485_TransmitPendingFrames+0xe8>)
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	4619      	mov	r1, r3
 8005d48:	4a28      	ldr	r2, [pc, #160]	@ (8005dec <RS485_TransmitPendingFrames+0xf0>)
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	01db      	lsls	r3, r3, #7
 8005d4e:	440b      	add	r3, r1
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005d5c:	f7ff fe4c 	bl	80059f8 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005d60:	4b1e      	ldr	r3, [pc, #120]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	4b1d      	ldr	r3, [pc, #116]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d6e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005d70:	887b      	ldrh	r3, [r7, #2]
 8005d72:	461a      	mov	r2, r3
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	4819      	ldr	r0, [pc, #100]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d78:	f006 fbcc 	bl	800c514 <HAL_UART_Transmit_DMA>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005d80:	4b16      	ldr	r3, [pc, #88]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	4b15      	ldr	r3, [pc, #84]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d8e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005d90:	787b      	ldrb	r3, [r7, #1]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d010      	beq.n	8005db8 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005d96:	f7ff fe47 	bl	8005a28 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005d9a:	4b10      	ldr	r3, [pc, #64]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	4b0e      	ldr	r3, [pc, #56]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005da8:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005dae:	4910      	ldr	r1, [pc, #64]	@ (8005df0 <RS485_TransmitPendingFrames+0xf4>)
 8005db0:	480a      	ldr	r0, [pc, #40]	@ (8005ddc <RS485_TransmitPendingFrames+0xe0>)
 8005db2:	f007 ffcc 	bl	800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005db6:	e00d      	b.n	8005dd4 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005db8:	4b0a      	ldr	r3, [pc, #40]	@ (8005de4 <RS485_TransmitPendingFrames+0xe8>)
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	425a      	negs	r2, r3
 8005dc2:	f003 0307 	and.w	r3, r3, #7
 8005dc6:	f002 0207 	and.w	r2, r2, #7
 8005dca:	bf58      	it	pl
 8005dcc:	4253      	negpl	r3, r2
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	4b04      	ldr	r3, [pc, #16]	@ (8005de4 <RS485_TransmitPendingFrames+0xe8>)
 8005dd2:	701a      	strb	r2, [r3, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	20001198 	.word	0x20001198
 8005de0:	20002420 	.word	0x20002420
 8005de4:	2000241f 	.word	0x2000241f
 8005de8:	2000241e 	.word	0x2000241e
 8005dec:	20001c0c 	.word	0x20001c0c
 8005df0:	200012fc 	.word	0x200012fc

08005df4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a07      	ldr	r2, [pc, #28]	@ (8005e20 <HAL_UART_ErrorCallback+0x2c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d108      	bne.n	8005e18 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005e06:	4807      	ldr	r0, [pc, #28]	@ (8005e24 <HAL_UART_ErrorCallback+0x30>)
 8005e08:	f7fe f890 	bl	8003f2c <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005e0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e10:	4905      	ldr	r1, [pc, #20]	@ (8005e28 <HAL_UART_ErrorCallback+0x34>)
 8005e12:	4806      	ldr	r0, [pc, #24]	@ (8005e2c <HAL_UART_ErrorCallback+0x38>)
 8005e14:	f007 ff9b 	bl	800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005e18:	bf00      	nop
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	40013800 	.word	0x40013800
 8005e24:	08014ea8 	.word	0x08014ea8
 8005e28:	200012fc 	.word	0x200012fc
 8005e2c:	20001198 	.word	0x20001198

08005e30 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	4603      	mov	r3, r0
 8005e38:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8005e3a:	79fb      	ldrb	r3, [r7, #7]
 8005e3c:	091b      	lsrs	r3, r3, #4
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	0092      	lsls	r2, r2, #2
 8005e44:	4413      	add	r3, r2
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	4413      	add	r3, r2
 8005e54:	b2db      	uxtb	r3, r3
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
	...

08005e64 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	4a0e      	ldr	r2, [pc, #56]	@ (8005eac <DecimalToBCD+0x48>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	08db      	lsrs	r3, r3, #3
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	b25b      	sxtb	r3, r3
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	b258      	sxtb	r0, r3
 8005e80:	79fa      	ldrb	r2, [r7, #7]
 8005e82:	4b0a      	ldr	r3, [pc, #40]	@ (8005eac <DecimalToBCD+0x48>)
 8005e84:	fba3 1302 	umull	r1, r3, r3, r2
 8005e88:	08d9      	lsrs	r1, r3, #3
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	b25b      	sxtb	r3, r3
 8005e98:	4303      	orrs	r3, r0
 8005e9a:	b25b      	sxtb	r3, r3
 8005e9c:	b2db      	uxtb	r3, r3
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	370c      	adds	r7, #12
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	cccccccd 	.word	0xcccccccd

08005eb0 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af02      	add	r7, sp, #8
 8005eb6:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005ebc:	f107 020f 	add.w	r2, r7, #15
 8005ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	21d0      	movs	r1, #208	@ 0xd0
 8005eca:	482e      	ldr	r0, [pc, #184]	@ (8005f84 <DS3231_ReadTime+0xd4>)
 8005ecc:	f002 fea0 	bl	8008c10 <HAL_I2C_Master_Transmit>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d001      	beq.n	8005eda <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e050      	b.n	8005f7c <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005eda:	f107 0210 	add.w	r2, r7, #16
 8005ede:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee2:	9300      	str	r3, [sp, #0]
 8005ee4:	2307      	movs	r3, #7
 8005ee6:	21d0      	movs	r1, #208	@ 0xd0
 8005ee8:	4826      	ldr	r0, [pc, #152]	@ (8005f84 <DS3231_ReadTime+0xd4>)
 8005eea:	f002 ffa9 	bl	8008e40 <HAL_I2C_Master_Receive>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d001      	beq.n	8005ef8 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e041      	b.n	8005f7c <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8005ef8:	7c3b      	ldrb	r3, [r7, #16]
 8005efa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7ff ff95 	bl	8005e30 <BCDToDecimal>
 8005f06:	4603      	mov	r3, r0
 8005f08:	461a      	mov	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8005f0e:	7c7b      	ldrb	r3, [r7, #17]
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7ff ff8d 	bl	8005e30 <BCDToDecimal>
 8005f16:	4603      	mov	r3, r0
 8005f18:	461a      	mov	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8005f1e:	7cbb      	ldrb	r3, [r7, #18]
 8005f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff ff82 	bl	8005e30 <BCDToDecimal>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	461a      	mov	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8005f34:	7cfb      	ldrb	r3, [r7, #19]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff ff7a 	bl	8005e30 <BCDToDecimal>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	461a      	mov	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8005f44:	7d3b      	ldrb	r3, [r7, #20]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff ff72 	bl	8005e30 <BCDToDecimal>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	461a      	mov	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8005f54:	7d7b      	ldrb	r3, [r7, #21]
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7ff ff67 	bl	8005e30 <BCDToDecimal>
 8005f62:	4603      	mov	r3, r0
 8005f64:	461a      	mov	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8005f6a:	7dbb      	ldrb	r3, [r7, #22]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7ff ff5f 	bl	8005e30 <BCDToDecimal>
 8005f72:	4603      	mov	r3, r0
 8005f74:	461a      	mov	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3718      	adds	r7, #24
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	200010e0 	.word	0x200010e0

08005f88 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af04      	add	r7, sp, #16
 8005f8e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005f90:	2300      	movs	r3, #0
 8005f92:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7ff ff63 	bl	8005e64 <DecimalToBCD>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	785b      	ldrb	r3, [r3, #1]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7ff ff5c 	bl	8005e64 <DecimalToBCD>
 8005fac:	4603      	mov	r3, r0
 8005fae:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	789b      	ldrb	r3, [r3, #2]
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7ff ff55 	bl	8005e64 <DecimalToBCD>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	78db      	ldrb	r3, [r3, #3]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7ff ff4e 	bl	8005e64 <DecimalToBCD>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	791b      	ldrb	r3, [r3, #4]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff ff47 	bl	8005e64 <DecimalToBCD>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	795b      	ldrb	r3, [r3, #5]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7ff ff40 	bl	8005e64 <DecimalToBCD>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	799b      	ldrb	r3, [r3, #6]
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7ff ff39 	bl	8005e64 <DecimalToBCD>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffe:	9302      	str	r3, [sp, #8]
 8006000:	2307      	movs	r3, #7
 8006002:	9301      	str	r3, [sp, #4]
 8006004:	f107 0308 	add.w	r3, r7, #8
 8006008:	9300      	str	r3, [sp, #0]
 800600a:	2301      	movs	r3, #1
 800600c:	21d0      	movs	r1, #208	@ 0xd0
 800600e:	4806      	ldr	r0, [pc, #24]	@ (8006028 <DS3231_SetTime+0xa0>)
 8006010:	f003 f80c 	bl	800902c <HAL_I2C_Mem_Write>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <DS3231_SetTime+0x96>
		return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e000      	b.n	8006020 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	200010e0 	.word	0x200010e0

0800602c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800602c:	480d      	ldr	r0, [pc, #52]	@ (8006064 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800602e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006030:	f7fd ff58 	bl	8003ee4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006034:	480c      	ldr	r0, [pc, #48]	@ (8006068 <LoopForever+0x6>)
  ldr r1, =_edata
 8006036:	490d      	ldr	r1, [pc, #52]	@ (800606c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006038:	4a0d      	ldr	r2, [pc, #52]	@ (8006070 <LoopForever+0xe>)
  movs r3, #0
 800603a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800603c:	e002      	b.n	8006044 <LoopCopyDataInit>

0800603e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800603e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006042:	3304      	adds	r3, #4

08006044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006048:	d3f9      	bcc.n	800603e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800604a:	4a0a      	ldr	r2, [pc, #40]	@ (8006074 <LoopForever+0x12>)
  ldr r4, =_ebss
 800604c:	4c0a      	ldr	r4, [pc, #40]	@ (8006078 <LoopForever+0x16>)
  movs r3, #0
 800604e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006050:	e001      	b.n	8006056 <LoopFillZerobss>

08006052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006054:	3204      	adds	r2, #4

08006056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006058:	d3fb      	bcc.n	8006052 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800605a:	f00c fdf3 	bl	8012c44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800605e:	f7fc ff9d 	bl	8002f9c <main>

08006062 <LoopForever>:

LoopForever:
    b LoopForever
 8006062:	e7fe      	b.n	8006062 <LoopForever>
  ldr   r0, =_estack
 8006064:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800606c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8006070:	08016db4 	.word	0x08016db4
  ldr r2, =_sbss
 8006074:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8006078:	20003754 	.word	0x20003754

0800607c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800607c:	e7fe      	b.n	800607c <ADC1_2_IRQHandler>

0800607e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b082      	sub	sp, #8
 8006082:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006084:	2300      	movs	r3, #0
 8006086:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006088:	2003      	movs	r0, #3
 800608a:	f001 fd8b 	bl	8007ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800608e:	200f      	movs	r0, #15
 8006090:	f000 f80e 	bl	80060b0 <HAL_InitTick>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	71fb      	strb	r3, [r7, #7]
 800609e:	e001      	b.n	80060a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80060a0:	f7fd fb8c 	bl	80037bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80060a4:	79fb      	ldrb	r3, [r7, #7]

}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80060b8:	2300      	movs	r3, #0
 80060ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80060bc:	4b16      	ldr	r3, [pc, #88]	@ (8006118 <HAL_InitTick+0x68>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d022      	beq.n	800610a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80060c4:	4b15      	ldr	r3, [pc, #84]	@ (800611c <HAL_InitTick+0x6c>)
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	4b13      	ldr	r3, [pc, #76]	@ (8006118 <HAL_InitTick+0x68>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80060d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80060d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d8:	4618      	mov	r0, r3
 80060da:	f001 fd96 	bl	8007c0a <HAL_SYSTICK_Config>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10f      	bne.n	8006104 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b0f      	cmp	r3, #15
 80060e8:	d809      	bhi.n	80060fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80060ea:	2200      	movs	r2, #0
 80060ec:	6879      	ldr	r1, [r7, #4]
 80060ee:	f04f 30ff 	mov.w	r0, #4294967295
 80060f2:	f001 fd62 	bl	8007bba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80060f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006120 <HAL_InitTick+0x70>)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	e007      	b.n	800610e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	73fb      	strb	r3, [r7, #15]
 8006102:	e004      	b.n	800610e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	73fb      	strb	r3, [r7, #15]
 8006108:	e001      	b.n	800610e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800610e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	2000000c 	.word	0x2000000c
 800611c:	20000004 	.word	0x20000004
 8006120:	20000008 	.word	0x20000008

08006124 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006124:	b480      	push	{r7}
 8006126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006128:	4b05      	ldr	r3, [pc, #20]	@ (8006140 <HAL_IncTick+0x1c>)
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	4b05      	ldr	r3, [pc, #20]	@ (8006144 <HAL_IncTick+0x20>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4413      	add	r3, r2
 8006132:	4a03      	ldr	r2, [pc, #12]	@ (8006140 <HAL_IncTick+0x1c>)
 8006134:	6013      	str	r3, [r2, #0]
}
 8006136:	bf00      	nop
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	20002424 	.word	0x20002424
 8006144:	2000000c 	.word	0x2000000c

08006148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
  return uwTick;
 800614c:	4b03      	ldr	r3, [pc, #12]	@ (800615c <HAL_GetTick+0x14>)
 800614e:	681b      	ldr	r3, [r3, #0]
}
 8006150:	4618      	mov	r0, r3
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	20002424 	.word	0x20002424

08006160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006168:	f7ff ffee 	bl	8006148 <HAL_GetTick>
 800616c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006178:	d004      	beq.n	8006184 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800617a:	4b09      	ldr	r3, [pc, #36]	@ (80061a0 <HAL_Delay+0x40>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	4413      	add	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006184:	bf00      	nop
 8006186:	f7ff ffdf 	bl	8006148 <HAL_GetTick>
 800618a:	4602      	mov	r2, r0
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	429a      	cmp	r2, r3
 8006194:	d8f7      	bhi.n	8006186 <HAL_Delay+0x26>
  {
  }
}
 8006196:	bf00      	nop
 8006198:	bf00      	nop
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	2000000c 	.word	0x2000000c

080061a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	431a      	orrs	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	609a      	str	r2, [r3, #8]
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
 80061d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	609a      	str	r2, [r3, #8]
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006200:	4618      	mov	r0, r3
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
 8006218:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	3360      	adds	r3, #96	@ 0x60
 800621e:	461a      	mov	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	4b08      	ldr	r3, [pc, #32]	@ (8006250 <LL_ADC_SetOffset+0x44>)
 800622e:	4013      	ands	r3, r2
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	4313      	orrs	r3, r2
 800623c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006244:	bf00      	nop
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	03fff000 	.word	0x03fff000

08006254 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3360      	adds	r3, #96	@ 0x60
 8006262:	461a      	mov	r2, r3
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006274:	4618      	mov	r0, r3
 8006276:	3714      	adds	r7, #20
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006280:	b480      	push	{r7}
 8006282:	b087      	sub	sp, #28
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3360      	adds	r3, #96	@ 0x60
 8006290:	461a      	mov	r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	4413      	add	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80062aa:	bf00      	nop
 80062ac:	371c      	adds	r7, #28
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b087      	sub	sp, #28
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	3360      	adds	r3, #96	@ 0x60
 80062c6:	461a      	mov	r2, r3
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	431a      	orrs	r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80062e0:	bf00      	nop
 80062e2:	371c      	adds	r7, #28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	3360      	adds	r3, #96	@ 0x60
 80062fc:	461a      	mov	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	431a      	orrs	r2, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	615a      	str	r2, [r3, #20]
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006358:	2b00      	cmp	r3, #0
 800635a:	d101      	bne.n	8006360 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800636e:	b480      	push	{r7}
 8006370:	b087      	sub	sp, #28
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	3330      	adds	r3, #48	@ 0x30
 800637e:	461a      	mov	r2, r3
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	4413      	add	r3, r2
 800638c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f003 031f 	and.w	r3, r3, #31
 8006398:	211f      	movs	r1, #31
 800639a:	fa01 f303 	lsl.w	r3, r1, r3
 800639e:	43db      	mvns	r3, r3
 80063a0:	401a      	ands	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	0e9b      	lsrs	r3, r3, #26
 80063a6:	f003 011f 	and.w	r1, r3, #31
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f003 031f 	and.w	r3, r3, #31
 80063b0:	fa01 f303 	lsl.w	r3, r1, r3
 80063b4:	431a      	orrs	r2, r3
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b087      	sub	sp, #28
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	60f8      	str	r0, [r7, #12]
 80063ce:	60b9      	str	r1, [r7, #8]
 80063d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	3314      	adds	r3, #20
 80063d6:	461a      	mov	r2, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	0e5b      	lsrs	r3, r3, #25
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	f003 0304 	and.w	r3, r3, #4
 80063e2:	4413      	add	r3, r2
 80063e4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	0d1b      	lsrs	r3, r3, #20
 80063ee:	f003 031f 	and.w	r3, r3, #31
 80063f2:	2107      	movs	r1, #7
 80063f4:	fa01 f303 	lsl.w	r3, r1, r3
 80063f8:	43db      	mvns	r3, r3
 80063fa:	401a      	ands	r2, r3
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	0d1b      	lsrs	r3, r3, #20
 8006400:	f003 031f 	and.w	r3, r3, #31
 8006404:	6879      	ldr	r1, [r7, #4]
 8006406:	fa01 f303 	lsl.w	r3, r1, r3
 800640a:	431a      	orrs	r2, r3
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006410:	bf00      	nop
 8006412:	371c      	adds	r7, #28
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800641c:	b480      	push	{r7}
 800641e:	b085      	sub	sp, #20
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006434:	43db      	mvns	r3, r3
 8006436:	401a      	ands	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f003 0318 	and.w	r3, r3, #24
 800643e:	4908      	ldr	r1, [pc, #32]	@ (8006460 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006440:	40d9      	lsrs	r1, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	400b      	ands	r3, r1
 8006446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800644a:	431a      	orrs	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006452:	bf00      	nop
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	0007ffff 	.word	0x0007ffff

08006464 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f003 031f 	and.w	r3, r3, #31
}
 8006474:	4618      	mov	r0, r3
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006490:	4618      	mov	r0, r3
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80064ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6093      	str	r3, [r2, #8]
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064d4:	d101      	bne.n	80064da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80064f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064fc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006520:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006524:	d101      	bne.n	800652a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006526:	2301      	movs	r3, #1
 8006528:	e000      	b.n	800652c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006548:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800654c:	f043 0201 	orr.w	r2, r3, #1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006570:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006574:	f043 0202 	orr.w	r2, r3, #2
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <LL_ADC_IsEnabled+0x18>
 800659c:	2301      	movs	r3, #1
 800659e:	e000      	b.n	80065a2 <LL_ADC_IsEnabled+0x1a>
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr

080065ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b083      	sub	sp, #12
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d101      	bne.n	80065c6 <LL_ADC_IsDisableOngoing+0x18>
 80065c2:	2301      	movs	r3, #1
 80065c4:	e000      	b.n	80065c8 <LL_ADC_IsDisableOngoing+0x1a>
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065e8:	f043 0204 	orr.w	r2, r3, #4
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800660c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006610:	f043 0210 	orr.w	r2, r3, #16
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f003 0304 	and.w	r3, r3, #4
 8006634:	2b04      	cmp	r3, #4
 8006636:	d101      	bne.n	800663c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006638:	2301      	movs	r3, #1
 800663a:	e000      	b.n	800663e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	370c      	adds	r7, #12
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr

0800664a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800664a:	b480      	push	{r7}
 800664c:	b083      	sub	sp, #12
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800665a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800665e:	f043 0220 	orr.w	r2, r3, #32
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006666:	bf00      	nop
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr

08006672 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006672:	b480      	push	{r7}
 8006674:	b083      	sub	sp, #12
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f003 0308 	and.w	r3, r3, #8
 8006682:	2b08      	cmp	r3, #8
 8006684:	d101      	bne.n	800668a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006686:	2301      	movs	r3, #1
 8006688:	e000      	b.n	800668c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006698:	b590      	push	{r4, r7, lr}
 800669a:	b089      	sub	sp, #36	@ 0x24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e167      	b.n	8006982 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d109      	bne.n	80066d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7fd f89f 	bl	8003804 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fef1 	bl	80064c0 <LL_ADC_IsDeepPowerDownEnabled>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d004      	beq.n	80066ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7ff fed7 	bl	800649c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7ff ff0c 	bl	8006510 <LL_ADC_IsInternalRegulatorEnabled>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d115      	bne.n	800672a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fef0 	bl	80064e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006708:	4ba0      	ldr	r3, [pc, #640]	@ (800698c <HAL_ADC_Init+0x2f4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	099b      	lsrs	r3, r3, #6
 800670e:	4aa0      	ldr	r2, [pc, #640]	@ (8006990 <HAL_ADC_Init+0x2f8>)
 8006710:	fba2 2303 	umull	r2, r3, r2, r3
 8006714:	099b      	lsrs	r3, r3, #6
 8006716:	3301      	adds	r3, #1
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800671c:	e002      	b.n	8006724 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	3b01      	subs	r3, #1
 8006722:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f9      	bne.n	800671e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4618      	mov	r0, r3
 8006730:	f7ff feee 	bl	8006510 <LL_ADC_IsInternalRegulatorEnabled>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10d      	bne.n	8006756 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800673e:	f043 0210 	orr.w	r2, r3, #16
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800674a:	f043 0201 	orr.w	r2, r3, #1
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4618      	mov	r0, r3
 800675c:	f7ff ff62 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 8006760:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006766:	f003 0310 	and.w	r3, r3, #16
 800676a:	2b00      	cmp	r3, #0
 800676c:	f040 8100 	bne.w	8006970 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	2b00      	cmp	r3, #0
 8006774:	f040 80fc 	bne.w	8006970 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006780:	f043 0202 	orr.w	r2, r3, #2
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4618      	mov	r0, r3
 800678e:	f7ff fefb 	bl	8006588 <LL_ADC_IsEnabled>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d111      	bne.n	80067bc <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006798:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800679c:	f7ff fef4 	bl	8006588 <LL_ADC_IsEnabled>
 80067a0:	4604      	mov	r4, r0
 80067a2:	487c      	ldr	r0, [pc, #496]	@ (8006994 <HAL_ADC_Init+0x2fc>)
 80067a4:	f7ff fef0 	bl	8006588 <LL_ADC_IsEnabled>
 80067a8:	4603      	mov	r3, r0
 80067aa:	4323      	orrs	r3, r4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d105      	bne.n	80067bc <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	4619      	mov	r1, r3
 80067b6:	4878      	ldr	r0, [pc, #480]	@ (8006998 <HAL_ADC_Init+0x300>)
 80067b8:	f7ff fcf4 	bl	80061a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	7f5b      	ldrb	r3, [r3, #29]
 80067c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80067cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80067d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067dc:	4313      	orrs	r3, r2
 80067de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d106      	bne.n	80067f8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ee:	3b01      	subs	r3, #1
 80067f0:	045b      	lsls	r3, r3, #17
 80067f2:	69ba      	ldr	r2, [r7, #24]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d009      	beq.n	8006814 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006804:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800680e:	69ba      	ldr	r2, [r7, #24]
 8006810:	4313      	orrs	r3, r2
 8006812:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	4b60      	ldr	r3, [pc, #384]	@ (800699c <HAL_ADC_Init+0x304>)
 800681c:	4013      	ands	r3, r2
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6812      	ldr	r2, [r2, #0]
 8006822:	69b9      	ldr	r1, [r7, #24]
 8006824:	430b      	orrs	r3, r1
 8006826:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f7ff ff15 	bl	8006672 <LL_ADC_INJ_IsConversionOngoing>
 8006848:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d16d      	bne.n	800692c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d16a      	bne.n	800692c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800685a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006862:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006864:	4313      	orrs	r3, r2
 8006866:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006872:	f023 0302 	bic.w	r3, r3, #2
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	69b9      	ldr	r1, [r7, #24]
 800687c:	430b      	orrs	r3, r1
 800687e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d017      	beq.n	80068b8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	691a      	ldr	r2, [r3, #16]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006896:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	6911      	ldr	r1, [r2, #16]
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	6812      	ldr	r2, [r2, #0]
 80068b0:	430b      	orrs	r3, r1
 80068b2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80068b6:	e013      	b.n	80068e0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	691a      	ldr	r2, [r3, #16]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6812      	ldr	r2, [r2, #0]
 80068d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d118      	bne.n	800691c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80068f4:	f023 0304 	bic.w	r3, r3, #4
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006900:	4311      	orrs	r1, r2
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006906:	4311      	orrs	r1, r2
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800690c:	430a      	orrs	r2, r1
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f042 0201 	orr.w	r2, r2, #1
 8006918:	611a      	str	r2, [r3, #16]
 800691a:	e007      	b.n	800692c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	691a      	ldr	r2, [r3, #16]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0201 	bic.w	r2, r2, #1
 800692a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d10c      	bne.n	800694e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693a:	f023 010f 	bic.w	r1, r3, #15
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	1e5a      	subs	r2, r3, #1
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	631a      	str	r2, [r3, #48]	@ 0x30
 800694c:	e007      	b.n	800695e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f022 020f 	bic.w	r2, r2, #15
 800695c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006962:	f023 0303 	bic.w	r3, r3, #3
 8006966:	f043 0201 	orr.w	r2, r3, #1
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800696e:	e007      	b.n	8006980 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006974:	f043 0210 	orr.w	r2, r3, #16
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006980:	7ffb      	ldrb	r3, [r7, #31]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3724      	adds	r7, #36	@ 0x24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd90      	pop	{r4, r7, pc}
 800698a:	bf00      	nop
 800698c:	20000004 	.word	0x20000004
 8006990:	053e2d63 	.word	0x053e2d63
 8006994:	50000100 	.word	0x50000100
 8006998:	50000300 	.word	0x50000300
 800699c:	fff04007 	.word	0xfff04007

080069a0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069a8:	4859      	ldr	r0, [pc, #356]	@ (8006b10 <HAL_ADC_Start+0x170>)
 80069aa:	f7ff fd5b 	bl	8006464 <LL_ADC_GetMultimode>
 80069ae:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7ff fe35 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f040 809f 	bne.w	8006b00 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d101      	bne.n	80069d0 <HAL_ADC_Start+0x30>
 80069cc:	2302      	movs	r3, #2
 80069ce:	e09a      	b.n	8006b06 <HAL_ADC_Start+0x166>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fe63 	bl	80076a4 <ADC_Enable>
 80069de:	4603      	mov	r3, r0
 80069e0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80069e2:	7dfb      	ldrb	r3, [r7, #23]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f040 8086 	bne.w	8006af6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ee:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80069f2:	f023 0301 	bic.w	r3, r3, #1
 80069f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a44      	ldr	r2, [pc, #272]	@ (8006b14 <HAL_ADC_Start+0x174>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d002      	beq.n	8006a0e <HAL_ADC_Start+0x6e>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	e001      	b.n	8006a12 <HAL_ADC_Start+0x72>
 8006a0e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	6812      	ldr	r2, [r2, #0]
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d002      	beq.n	8006a20 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d105      	bne.n	8006a2c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a38:	d106      	bne.n	8006a48 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a3e:	f023 0206 	bic.w	r2, r3, #6
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	661a      	str	r2, [r3, #96]	@ 0x60
 8006a46:	e002      	b.n	8006a4e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	221c      	movs	r2, #28
 8006a54:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a2c      	ldr	r2, [pc, #176]	@ (8006b14 <HAL_ADC_Start+0x174>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d002      	beq.n	8006a6e <HAL_ADC_Start+0xce>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	e001      	b.n	8006a72 <HAL_ADC_Start+0xd2>
 8006a6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	6812      	ldr	r2, [r2, #0]
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d008      	beq.n	8006a8c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d005      	beq.n	8006a8c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	2b05      	cmp	r3, #5
 8006a84:	d002      	beq.n	8006a8c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	2b09      	cmp	r3, #9
 8006a8a:	d114      	bne.n	8006ab6 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d007      	beq.n	8006aaa <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006aa2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7ff fd90 	bl	80065d4 <LL_ADC_REG_StartConversion>
 8006ab4:	e026      	b.n	8006b04 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a13      	ldr	r2, [pc, #76]	@ (8006b14 <HAL_ADC_Start+0x174>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d002      	beq.n	8006ad2 <HAL_ADC_Start+0x132>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	e001      	b.n	8006ad6 <HAL_ADC_Start+0x136>
 8006ad2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ad6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00f      	beq.n	8006b04 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ae8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006aec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006af4:	e006      	b.n	8006b04 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006afe:	e001      	b.n	8006b04 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006b00:	2302      	movs	r3, #2
 8006b02:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3718      	adds	r7, #24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	50000300 	.word	0x50000300
 8006b14:	50000100 	.word	0x50000100

08006b18 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d101      	bne.n	8006b2e <HAL_ADC_Stop+0x16>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	e023      	b.n	8006b76 <HAL_ADC_Stop+0x5e>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006b36:	2103      	movs	r1, #3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fcf7 	bl	800752c <ADC_ConversionStop>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d111      	bne.n	8006b6c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fe31 	bl	80077b0 <ADC_Disable>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006b52:	7bfb      	ldrb	r3, [r7, #15]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d109      	bne.n	8006b6c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b5c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006b60:	f023 0301 	bic.w	r3, r3, #1
 8006b64:	f043 0201 	orr.w	r2, r3, #1
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
	...

08006b80 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b088      	sub	sp, #32
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006b8a:	4867      	ldr	r0, [pc, #412]	@ (8006d28 <HAL_ADC_PollForConversion+0x1a8>)
 8006b8c:	f7ff fc6a 	bl	8006464 <LL_ADC_GetMultimode>
 8006b90:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d102      	bne.n	8006ba0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006b9a:	2308      	movs	r3, #8
 8006b9c:	61fb      	str	r3, [r7, #28]
 8006b9e:	e02a      	b.n	8006bf6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d005      	beq.n	8006bb2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2b05      	cmp	r3, #5
 8006baa:	d002      	beq.n	8006bb2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2b09      	cmp	r3, #9
 8006bb0:	d111      	bne.n	8006bd6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d007      	beq.n	8006bd0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bc4:	f043 0220 	orr.w	r2, r3, #32
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e0a6      	b.n	8006d1e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006bd0:	2304      	movs	r3, #4
 8006bd2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006bd4:	e00f      	b.n	8006bf6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006bd6:	4854      	ldr	r0, [pc, #336]	@ (8006d28 <HAL_ADC_PollForConversion+0x1a8>)
 8006bd8:	f7ff fc52 	bl	8006480 <LL_ADC_GetMultiDMATransfer>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be6:	f043 0220 	orr.w	r2, r3, #32
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e095      	b.n	8006d1e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006bf2:	2304      	movs	r3, #4
 8006bf4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006bf6:	f7ff faa7 	bl	8006148 <HAL_GetTick>
 8006bfa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006bfc:	e021      	b.n	8006c42 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d01d      	beq.n	8006c42 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006c06:	f7ff fa9f 	bl	8006148 <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d302      	bcc.n	8006c1c <HAL_ADC_PollForConversion+0x9c>
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d112      	bne.n	8006c42 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	4013      	ands	r3, r2
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10b      	bne.n	8006c42 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c2e:	f043 0204 	orr.w	r2, r3, #4
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e06d      	b.n	8006d1e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0d6      	beq.n	8006bfe <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff fb71 	bl	8006348 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01c      	beq.n	8006ca6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	7f5b      	ldrb	r3, [r3, #29]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d118      	bne.n	8006ca6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0308 	and.w	r3, r3, #8
 8006c7e:	2b08      	cmp	r3, #8
 8006c80:	d111      	bne.n	8006ca6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c86:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d105      	bne.n	8006ca6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c9e:	f043 0201 	orr.w	r2, r3, #1
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a20      	ldr	r2, [pc, #128]	@ (8006d2c <HAL_ADC_PollForConversion+0x1ac>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d002      	beq.n	8006cb6 <HAL_ADC_PollForConversion+0x136>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	e001      	b.n	8006cba <HAL_ADC_PollForConversion+0x13a>
 8006cb6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6812      	ldr	r2, [r2, #0]
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d008      	beq.n	8006cd4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d005      	beq.n	8006cd4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	2b05      	cmp	r3, #5
 8006ccc:	d002      	beq.n	8006cd4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2b09      	cmp	r3, #9
 8006cd2:	d104      	bne.n	8006cde <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	61bb      	str	r3, [r7, #24]
 8006cdc:	e00d      	b.n	8006cfa <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a12      	ldr	r2, [pc, #72]	@ (8006d2c <HAL_ADC_PollForConversion+0x1ac>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d002      	beq.n	8006cee <HAL_ADC_PollForConversion+0x16e>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	e001      	b.n	8006cf2 <HAL_ADC_PollForConversion+0x172>
 8006cee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006cf2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	2b08      	cmp	r3, #8
 8006cfe:	d104      	bne.n	8006d0a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2208      	movs	r2, #8
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	e008      	b.n	8006d1c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d103      	bne.n	8006d1c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	220c      	movs	r2, #12
 8006d1a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3720      	adds	r7, #32
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	50000300 	.word	0x50000300
 8006d2c:	50000100 	.word	0x50000100

08006d30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
	...

08006d4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b0b6      	sub	sp, #216	@ 0xd8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d101      	bne.n	8006d6e <HAL_ADC_ConfigChannel+0x22>
 8006d6a:	2302      	movs	r3, #2
 8006d6c:	e3c8      	b.n	8007500 <HAL_ADC_ConfigChannel+0x7b4>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7ff fc52 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	f040 83ad 	bne.w	80074e2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6818      	ldr	r0, [r3, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	6859      	ldr	r1, [r3, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	461a      	mov	r2, r3
 8006d96:	f7ff faea 	bl	800636e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7ff fc40 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 8006da4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7ff fc60 	bl	8006672 <LL_ADC_INJ_IsConversionOngoing>
 8006db2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006db6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f040 81d9 	bne.w	8007172 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006dc0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f040 81d4 	bne.w	8007172 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dd2:	d10f      	bne.n	8006df4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	4619      	mov	r1, r3
 8006de0:	f7ff faf1 	bl	80063c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fa98 	bl	8006322 <LL_ADC_SetSamplingTimeCommonConfig>
 8006df2:	e00e      	b.n	8006e12 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6818      	ldr	r0, [r3, #0]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	6819      	ldr	r1, [r3, #0]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	461a      	mov	r2, r3
 8006e02:	f7ff fae0 	bl	80063c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7ff fa88 	bl	8006322 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	695a      	ldr	r2, [r3, #20]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	08db      	lsrs	r3, r3, #3
 8006e1e:	f003 0303 	and.w	r3, r3, #3
 8006e22:	005b      	lsls	r3, r3, #1
 8006e24:	fa02 f303 	lsl.w	r3, r2, r3
 8006e28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d022      	beq.n	8006e7a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6818      	ldr	r0, [r3, #0]
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	6919      	ldr	r1, [r3, #16]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e44:	f7ff f9e2 	bl	800620c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6818      	ldr	r0, [r3, #0]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	6919      	ldr	r1, [r3, #16]
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	461a      	mov	r2, r3
 8006e56:	f7ff fa2e 	bl	80062b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6818      	ldr	r0, [r3, #0]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d102      	bne.n	8006e70 <HAL_ADC_ConfigChannel+0x124>
 8006e6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e6e:	e000      	b.n	8006e72 <HAL_ADC_ConfigChannel+0x126>
 8006e70:	2300      	movs	r3, #0
 8006e72:	461a      	mov	r2, r3
 8006e74:	f7ff fa3a 	bl	80062ec <LL_ADC_SetOffsetSaturation>
 8006e78:	e17b      	b.n	8007172 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2100      	movs	r1, #0
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7ff f9e7 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006e86:	4603      	mov	r3, r0
 8006e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10a      	bne.n	8006ea6 <HAL_ADC_ConfigChannel+0x15a>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2100      	movs	r1, #0
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7ff f9dc 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	0e9b      	lsrs	r3, r3, #26
 8006ea0:	f003 021f 	and.w	r2, r3, #31
 8006ea4:	e01e      	b.n	8006ee4 <HAL_ADC_ConfigChannel+0x198>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2100      	movs	r1, #0
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7ff f9d1 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ebc:	fa93 f3a3 	rbit	r3, r3
 8006ec0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006ec4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006ecc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d101      	bne.n	8006ed8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006ed4:	2320      	movs	r3, #32
 8006ed6:	e004      	b.n	8006ee2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006ed8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006edc:	fab3 f383 	clz	r3, r3
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d105      	bne.n	8006efc <HAL_ADC_ConfigChannel+0x1b0>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	0e9b      	lsrs	r3, r3, #26
 8006ef6:	f003 031f 	and.w	r3, r3, #31
 8006efa:	e018      	b.n	8006f2e <HAL_ADC_ConfigChannel+0x1e2>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006f08:	fa93 f3a3 	rbit	r3, r3
 8006f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006f10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006f18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d101      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006f20:	2320      	movs	r3, #32
 8006f22:	e004      	b.n	8006f2e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006f24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f28:	fab3 f383 	clz	r3, r3
 8006f2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d106      	bne.n	8006f40 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2200      	movs	r2, #0
 8006f38:	2100      	movs	r1, #0
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff f9a0 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2101      	movs	r1, #1
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7ff f984 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10a      	bne.n	8006f6c <HAL_ADC_ConfigChannel+0x220>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff f979 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006f62:	4603      	mov	r3, r0
 8006f64:	0e9b      	lsrs	r3, r3, #26
 8006f66:	f003 021f 	and.w	r2, r3, #31
 8006f6a:	e01e      	b.n	8006faa <HAL_ADC_ConfigChannel+0x25e>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2101      	movs	r1, #1
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7ff f96e 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006f82:	fa93 f3a3 	rbit	r3, r3
 8006f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006f8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006f92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d101      	bne.n	8006f9e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006f9a:	2320      	movs	r3, #32
 8006f9c:	e004      	b.n	8006fa8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006f9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fa2:	fab3 f383 	clz	r3, r3
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d105      	bne.n	8006fc2 <HAL_ADC_ConfigChannel+0x276>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	0e9b      	lsrs	r3, r3, #26
 8006fbc:	f003 031f 	and.w	r3, r3, #31
 8006fc0:	e018      	b.n	8006ff4 <HAL_ADC_ConfigChannel+0x2a8>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fce:	fa93 f3a3 	rbit	r3, r3
 8006fd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006fda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006fde:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006fe6:	2320      	movs	r3, #32
 8006fe8:	e004      	b.n	8006ff4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006fea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fee:	fab3 f383 	clz	r3, r3
 8006ff2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d106      	bne.n	8007006 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	2101      	movs	r1, #1
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff f93d 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	2102      	movs	r1, #2
 800700c:	4618      	mov	r0, r3
 800700e:	f7ff f921 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007012:	4603      	mov	r3, r0
 8007014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007018:	2b00      	cmp	r3, #0
 800701a:	d10a      	bne.n	8007032 <HAL_ADC_ConfigChannel+0x2e6>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2102      	movs	r1, #2
 8007022:	4618      	mov	r0, r3
 8007024:	f7ff f916 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007028:	4603      	mov	r3, r0
 800702a:	0e9b      	lsrs	r3, r3, #26
 800702c:	f003 021f 	and.w	r2, r3, #31
 8007030:	e01e      	b.n	8007070 <HAL_ADC_ConfigChannel+0x324>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2102      	movs	r1, #2
 8007038:	4618      	mov	r0, r3
 800703a:	f7ff f90b 	bl	8006254 <LL_ADC_GetOffsetChannel>
 800703e:	4603      	mov	r3, r0
 8007040:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007048:	fa93 f3a3 	rbit	r3, r3
 800704c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007050:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007058:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007060:	2320      	movs	r3, #32
 8007062:	e004      	b.n	800706e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8007064:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007068:	fab3 f383 	clz	r3, r3
 800706c:	b2db      	uxtb	r3, r3
 800706e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007078:	2b00      	cmp	r3, #0
 800707a:	d105      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x33c>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	0e9b      	lsrs	r3, r3, #26
 8007082:	f003 031f 	and.w	r3, r3, #31
 8007086:	e016      	b.n	80070b6 <HAL_ADC_ConfigChannel+0x36a>
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007090:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007094:	fa93 f3a3 	rbit	r3, r3
 8007098:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800709a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800709c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80070a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80070a8:	2320      	movs	r3, #32
 80070aa:	e004      	b.n	80070b6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80070ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070b0:	fab3 f383 	clz	r3, r3
 80070b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d106      	bne.n	80070c8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2200      	movs	r2, #0
 80070c0:	2102      	movs	r1, #2
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff f8dc 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2103      	movs	r1, #3
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7ff f8c0 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80070d4:	4603      	mov	r3, r0
 80070d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10a      	bne.n	80070f4 <HAL_ADC_ConfigChannel+0x3a8>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2103      	movs	r1, #3
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7ff f8b5 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80070ea:	4603      	mov	r3, r0
 80070ec:	0e9b      	lsrs	r3, r3, #26
 80070ee:	f003 021f 	and.w	r2, r3, #31
 80070f2:	e017      	b.n	8007124 <HAL_ADC_ConfigChannel+0x3d8>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2103      	movs	r1, #3
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff f8aa 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007100:	4603      	mov	r3, r0
 8007102:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007106:	fa93 f3a3 	rbit	r3, r3
 800710a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800710c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800710e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8007116:	2320      	movs	r3, #32
 8007118:	e003      	b.n	8007122 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800711a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800711c:	fab3 f383 	clz	r3, r3
 8007120:	b2db      	uxtb	r3, r3
 8007122:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800712c:	2b00      	cmp	r3, #0
 800712e:	d105      	bne.n	800713c <HAL_ADC_ConfigChannel+0x3f0>
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	0e9b      	lsrs	r3, r3, #26
 8007136:	f003 031f 	and.w	r3, r3, #31
 800713a:	e011      	b.n	8007160 <HAL_ADC_ConfigChannel+0x414>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007142:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007144:	fa93 f3a3 	rbit	r3, r3
 8007148:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800714a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800714c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800714e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007154:	2320      	movs	r3, #32
 8007156:	e003      	b.n	8007160 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800715a:	fab3 f383 	clz	r3, r3
 800715e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007160:	429a      	cmp	r2, r3
 8007162:	d106      	bne.n	8007172 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2200      	movs	r2, #0
 800716a:	2103      	movs	r1, #3
 800716c:	4618      	mov	r0, r3
 800716e:	f7ff f887 	bl	8006280 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4618      	mov	r0, r3
 8007178:	f7ff fa06 	bl	8006588 <LL_ADC_IsEnabled>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	f040 8140 	bne.w	8007404 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6818      	ldr	r0, [r3, #0]
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	6819      	ldr	r1, [r3, #0]
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	461a      	mov	r2, r3
 8007192:	f7ff f943 	bl	800641c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	4a8f      	ldr	r2, [pc, #572]	@ (80073d8 <HAL_ADC_ConfigChannel+0x68c>)
 800719c:	4293      	cmp	r3, r2
 800719e:	f040 8131 	bne.w	8007404 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10b      	bne.n	80071ca <HAL_ADC_ConfigChannel+0x47e>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	0e9b      	lsrs	r3, r3, #26
 80071b8:	3301      	adds	r3, #1
 80071ba:	f003 031f 	and.w	r3, r3, #31
 80071be:	2b09      	cmp	r3, #9
 80071c0:	bf94      	ite	ls
 80071c2:	2301      	movls	r3, #1
 80071c4:	2300      	movhi	r3, #0
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	e019      	b.n	80071fe <HAL_ADC_ConfigChannel+0x4b2>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071d2:	fa93 f3a3 	rbit	r3, r3
 80071d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80071d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071da:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80071dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80071e2:	2320      	movs	r3, #32
 80071e4:	e003      	b.n	80071ee <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80071e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071e8:	fab3 f383 	clz	r3, r3
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	3301      	adds	r3, #1
 80071f0:	f003 031f 	and.w	r3, r3, #31
 80071f4:	2b09      	cmp	r3, #9
 80071f6:	bf94      	ite	ls
 80071f8:	2301      	movls	r3, #1
 80071fa:	2300      	movhi	r3, #0
 80071fc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d079      	beq.n	80072f6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800720a:	2b00      	cmp	r3, #0
 800720c:	d107      	bne.n	800721e <HAL_ADC_ConfigChannel+0x4d2>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	0e9b      	lsrs	r3, r3, #26
 8007214:	3301      	adds	r3, #1
 8007216:	069b      	lsls	r3, r3, #26
 8007218:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800721c:	e015      	b.n	800724a <HAL_ADC_ConfigChannel+0x4fe>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007226:	fa93 f3a3 	rbit	r3, r3
 800722a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800722c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800722e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007232:	2b00      	cmp	r3, #0
 8007234:	d101      	bne.n	800723a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8007236:	2320      	movs	r3, #32
 8007238:	e003      	b.n	8007242 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800723a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800723c:	fab3 f383 	clz	r3, r3
 8007240:	b2db      	uxtb	r3, r3
 8007242:	3301      	adds	r3, #1
 8007244:	069b      	lsls	r3, r3, #26
 8007246:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <HAL_ADC_ConfigChannel+0x51e>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	0e9b      	lsrs	r3, r3, #26
 800725c:	3301      	adds	r3, #1
 800725e:	f003 031f 	and.w	r3, r3, #31
 8007262:	2101      	movs	r1, #1
 8007264:	fa01 f303 	lsl.w	r3, r1, r3
 8007268:	e017      	b.n	800729a <HAL_ADC_ConfigChannel+0x54e>
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007272:	fa93 f3a3 	rbit	r3, r3
 8007276:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800727a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800727c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8007282:	2320      	movs	r3, #32
 8007284:	e003      	b.n	800728e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8007286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007288:	fab3 f383 	clz	r3, r3
 800728c:	b2db      	uxtb	r3, r3
 800728e:	3301      	adds	r3, #1
 8007290:	f003 031f 	and.w	r3, r3, #31
 8007294:	2101      	movs	r1, #1
 8007296:	fa01 f303 	lsl.w	r3, r1, r3
 800729a:	ea42 0103 	orr.w	r1, r2, r3
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10a      	bne.n	80072c0 <HAL_ADC_ConfigChannel+0x574>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	0e9b      	lsrs	r3, r3, #26
 80072b0:	3301      	adds	r3, #1
 80072b2:	f003 021f 	and.w	r2, r3, #31
 80072b6:	4613      	mov	r3, r2
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	4413      	add	r3, r2
 80072bc:	051b      	lsls	r3, r3, #20
 80072be:	e018      	b.n	80072f2 <HAL_ADC_ConfigChannel+0x5a6>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c8:	fa93 f3a3 	rbit	r3, r3
 80072cc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80072ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80072d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80072d8:	2320      	movs	r3, #32
 80072da:	e003      	b.n	80072e4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80072dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072de:	fab3 f383 	clz	r3, r3
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	3301      	adds	r3, #1
 80072e6:	f003 021f 	and.w	r2, r3, #31
 80072ea:	4613      	mov	r3, r2
 80072ec:	005b      	lsls	r3, r3, #1
 80072ee:	4413      	add	r3, r2
 80072f0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80072f2:	430b      	orrs	r3, r1
 80072f4:	e081      	b.n	80073fa <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d107      	bne.n	8007312 <HAL_ADC_ConfigChannel+0x5c6>
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	0e9b      	lsrs	r3, r3, #26
 8007308:	3301      	adds	r3, #1
 800730a:	069b      	lsls	r3, r3, #26
 800730c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007310:	e015      	b.n	800733e <HAL_ADC_ConfigChannel+0x5f2>
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800731a:	fa93 f3a3 	rbit	r3, r3
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007322:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800732a:	2320      	movs	r3, #32
 800732c:	e003      	b.n	8007336 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	fab3 f383 	clz	r3, r3
 8007334:	b2db      	uxtb	r3, r3
 8007336:	3301      	adds	r3, #1
 8007338:	069b      	lsls	r3, r3, #26
 800733a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007346:	2b00      	cmp	r3, #0
 8007348:	d109      	bne.n	800735e <HAL_ADC_ConfigChannel+0x612>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	0e9b      	lsrs	r3, r3, #26
 8007350:	3301      	adds	r3, #1
 8007352:	f003 031f 	and.w	r3, r3, #31
 8007356:	2101      	movs	r1, #1
 8007358:	fa01 f303 	lsl.w	r3, r1, r3
 800735c:	e017      	b.n	800738e <HAL_ADC_ConfigChannel+0x642>
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007364:	6a3b      	ldr	r3, [r7, #32]
 8007366:	fa93 f3a3 	rbit	r3, r3
 800736a:	61fb      	str	r3, [r7, #28]
  return result;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8007376:	2320      	movs	r3, #32
 8007378:	e003      	b.n	8007382 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737c:	fab3 f383 	clz	r3, r3
 8007380:	b2db      	uxtb	r3, r3
 8007382:	3301      	adds	r3, #1
 8007384:	f003 031f 	and.w	r3, r3, #31
 8007388:	2101      	movs	r1, #1
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	ea42 0103 	orr.w	r1, r2, r3
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10d      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x66e>
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	0e9b      	lsrs	r3, r3, #26
 80073a4:	3301      	adds	r3, #1
 80073a6:	f003 021f 	and.w	r2, r3, #31
 80073aa:	4613      	mov	r3, r2
 80073ac:	005b      	lsls	r3, r3, #1
 80073ae:	4413      	add	r3, r2
 80073b0:	3b1e      	subs	r3, #30
 80073b2:	051b      	lsls	r3, r3, #20
 80073b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80073b8:	e01e      	b.n	80073f8 <HAL_ADC_ConfigChannel+0x6ac>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	fa93 f3a3 	rbit	r3, r3
 80073c6:	613b      	str	r3, [r7, #16]
  return result;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d104      	bne.n	80073dc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80073d2:	2320      	movs	r3, #32
 80073d4:	e006      	b.n	80073e4 <HAL_ADC_ConfigChannel+0x698>
 80073d6:	bf00      	nop
 80073d8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	fab3 f383 	clz	r3, r3
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	3301      	adds	r3, #1
 80073e6:	f003 021f 	and.w	r2, r3, #31
 80073ea:	4613      	mov	r3, r2
 80073ec:	005b      	lsls	r3, r3, #1
 80073ee:	4413      	add	r3, r2
 80073f0:	3b1e      	subs	r3, #30
 80073f2:	051b      	lsls	r3, r3, #20
 80073f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073fe:	4619      	mov	r1, r3
 8007400:	f7fe ffe1 	bl	80063c6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	4b3f      	ldr	r3, [pc, #252]	@ (8007508 <HAL_ADC_ConfigChannel+0x7bc>)
 800740a:	4013      	ands	r3, r2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d071      	beq.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007410:	483e      	ldr	r0, [pc, #248]	@ (800750c <HAL_ADC_ConfigChannel+0x7c0>)
 8007412:	f7fe feed 	bl	80061f0 <LL_ADC_GetCommonPathInternalCh>
 8007416:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a3c      	ldr	r2, [pc, #240]	@ (8007510 <HAL_ADC_ConfigChannel+0x7c4>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d004      	beq.n	800742e <HAL_ADC_ConfigChannel+0x6e2>
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a3a      	ldr	r2, [pc, #232]	@ (8007514 <HAL_ADC_ConfigChannel+0x7c8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d127      	bne.n	800747e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800742e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007432:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d121      	bne.n	800747e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007442:	d157      	bne.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007448:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800744c:	4619      	mov	r1, r3
 800744e:	482f      	ldr	r0, [pc, #188]	@ (800750c <HAL_ADC_ConfigChannel+0x7c0>)
 8007450:	f7fe febb 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007454:	4b30      	ldr	r3, [pc, #192]	@ (8007518 <HAL_ADC_ConfigChannel+0x7cc>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	099b      	lsrs	r3, r3, #6
 800745a:	4a30      	ldr	r2, [pc, #192]	@ (800751c <HAL_ADC_ConfigChannel+0x7d0>)
 800745c:	fba2 2303 	umull	r2, r3, r2, r3
 8007460:	099b      	lsrs	r3, r3, #6
 8007462:	1c5a      	adds	r2, r3, #1
 8007464:	4613      	mov	r3, r2
 8007466:	005b      	lsls	r3, r3, #1
 8007468:	4413      	add	r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800746e:	e002      	b.n	8007476 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	3b01      	subs	r3, #1
 8007474:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1f9      	bne.n	8007470 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800747c:	e03a      	b.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a27      	ldr	r2, [pc, #156]	@ (8007520 <HAL_ADC_ConfigChannel+0x7d4>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d113      	bne.n	80074b0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007488:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800748c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10d      	bne.n	80074b0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a22      	ldr	r2, [pc, #136]	@ (8007524 <HAL_ADC_ConfigChannel+0x7d8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d02a      	beq.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800749e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074a6:	4619      	mov	r1, r3
 80074a8:	4818      	ldr	r0, [pc, #96]	@ (800750c <HAL_ADC_ConfigChannel+0x7c0>)
 80074aa:	f7fe fe8e 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80074ae:	e021      	b.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007528 <HAL_ADC_ConfigChannel+0x7dc>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d11c      	bne.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80074ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d116      	bne.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a16      	ldr	r2, [pc, #88]	@ (8007524 <HAL_ADC_ConfigChannel+0x7d8>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d011      	beq.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80074d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80074d8:	4619      	mov	r1, r3
 80074da:	480c      	ldr	r0, [pc, #48]	@ (800750c <HAL_ADC_ConfigChannel+0x7c0>)
 80074dc:	f7fe fe75 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
 80074e0:	e008      	b.n	80074f4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074e6:	f043 0220 	orr.w	r2, r3, #32
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80074fc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007500:	4618      	mov	r0, r3
 8007502:	37d8      	adds	r7, #216	@ 0xd8
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	80080000 	.word	0x80080000
 800750c:	50000300 	.word	0x50000300
 8007510:	c3210000 	.word	0xc3210000
 8007514:	90c00010 	.word	0x90c00010
 8007518:	20000004 	.word	0x20000004
 800751c:	053e2d63 	.word	0x053e2d63
 8007520:	c7520000 	.word	0xc7520000
 8007524:	50000100 	.word	0x50000100
 8007528:	cb840000 	.word	0xcb840000

0800752c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4618      	mov	r0, r3
 8007544:	f7ff f86e 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 8007548:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4618      	mov	r0, r3
 8007550:	f7ff f88f 	bl	8006672 <LL_ADC_INJ_IsConversionOngoing>
 8007554:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d103      	bne.n	8007564 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 8098 	beq.w	8007694 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d02a      	beq.n	80075c8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	7f5b      	ldrb	r3, [r3, #29]
 8007576:	2b01      	cmp	r3, #1
 8007578:	d126      	bne.n	80075c8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	7f1b      	ldrb	r3, [r3, #28]
 800757e:	2b01      	cmp	r3, #1
 8007580:	d122      	bne.n	80075c8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007582:	2301      	movs	r3, #1
 8007584:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007586:	e014      	b.n	80075b2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	4a45      	ldr	r2, [pc, #276]	@ (80076a0 <ADC_ConversionStop+0x174>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d90d      	bls.n	80075ac <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007594:	f043 0210 	orr.w	r2, r3, #16
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075a0:	f043 0201 	orr.w	r2, r3, #1
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e074      	b.n	8007696 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	3301      	adds	r3, #1
 80075b0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075bc:	2b40      	cmp	r3, #64	@ 0x40
 80075be:	d1e3      	bne.n	8007588 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2240      	movs	r2, #64	@ 0x40
 80075c6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	d014      	beq.n	80075f8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7ff f826 	bl	8006624 <LL_ADC_REG_IsConversionOngoing>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00c      	beq.n	80075f8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe ffe3 	bl	80065ae <LL_ADC_IsDisableOngoing>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d104      	bne.n	80075f8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7ff f802 	bl	80065fc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d014      	beq.n	8007628 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff f835 	bl	8006672 <LL_ADC_INJ_IsConversionOngoing>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00c      	beq.n	8007628 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe ffcb 	bl	80065ae <LL_ADC_IsDisableOngoing>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d104      	bne.n	8007628 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff f811 	bl	800664a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	2b02      	cmp	r3, #2
 800762c:	d005      	beq.n	800763a <ADC_ConversionStop+0x10e>
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	2b03      	cmp	r3, #3
 8007632:	d105      	bne.n	8007640 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007634:	230c      	movs	r3, #12
 8007636:	617b      	str	r3, [r7, #20]
        break;
 8007638:	e005      	b.n	8007646 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800763a:	2308      	movs	r3, #8
 800763c:	617b      	str	r3, [r7, #20]
        break;
 800763e:	e002      	b.n	8007646 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007640:	2304      	movs	r3, #4
 8007642:	617b      	str	r3, [r7, #20]
        break;
 8007644:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007646:	f7fe fd7f 	bl	8006148 <HAL_GetTick>
 800764a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800764c:	e01b      	b.n	8007686 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800764e:	f7fe fd7b 	bl	8006148 <HAL_GetTick>
 8007652:	4602      	mov	r2, r0
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	2b05      	cmp	r3, #5
 800765a:	d914      	bls.n	8007686 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689a      	ldr	r2, [r3, #8]
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	4013      	ands	r3, r2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00d      	beq.n	8007686 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800766e:	f043 0210 	orr.w	r2, r3, #16
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800767a:	f043 0201 	orr.w	r2, r3, #1
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e007      	b.n	8007696 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	689a      	ldr	r2, [r3, #8]
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	4013      	ands	r3, r2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1dc      	bne.n	800764e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	a33fffff 	.word	0xa33fffff

080076a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80076ac:	2300      	movs	r3, #0
 80076ae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7fe ff67 	bl	8006588 <LL_ADC_IsEnabled>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d169      	bne.n	8007794 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689a      	ldr	r2, [r3, #8]
 80076c6:	4b36      	ldr	r3, [pc, #216]	@ (80077a0 <ADC_Enable+0xfc>)
 80076c8:	4013      	ands	r3, r2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00d      	beq.n	80076ea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076d2:	f043 0210 	orr.w	r2, r3, #16
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076de:	f043 0201 	orr.w	r2, r3, #1
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e055      	b.n	8007796 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7fe ff22 	bl	8006538 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80076f4:	482b      	ldr	r0, [pc, #172]	@ (80077a4 <ADC_Enable+0x100>)
 80076f6:	f7fe fd7b 	bl	80061f0 <LL_ADC_GetCommonPathInternalCh>
 80076fa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80076fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007700:	2b00      	cmp	r3, #0
 8007702:	d013      	beq.n	800772c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007704:	4b28      	ldr	r3, [pc, #160]	@ (80077a8 <ADC_Enable+0x104>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	099b      	lsrs	r3, r3, #6
 800770a:	4a28      	ldr	r2, [pc, #160]	@ (80077ac <ADC_Enable+0x108>)
 800770c:	fba2 2303 	umull	r2, r3, r2, r3
 8007710:	099b      	lsrs	r3, r3, #6
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	4613      	mov	r3, r2
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	4413      	add	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800771e:	e002      	b.n	8007726 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	3b01      	subs	r3, #1
 8007724:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1f9      	bne.n	8007720 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800772c:	f7fe fd0c 	bl	8006148 <HAL_GetTick>
 8007730:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007732:	e028      	b.n	8007786 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4618      	mov	r0, r3
 800773a:	f7fe ff25 	bl	8006588 <LL_ADC_IsEnabled>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d104      	bne.n	800774e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4618      	mov	r0, r3
 800774a:	f7fe fef5 	bl	8006538 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800774e:	f7fe fcfb 	bl	8006148 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	2b02      	cmp	r3, #2
 800775a:	d914      	bls.n	8007786 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b01      	cmp	r3, #1
 8007768:	d00d      	beq.n	8007786 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800776e:	f043 0210 	orr.w	r2, r3, #16
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800777a:	f043 0201 	orr.w	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e007      	b.n	8007796 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b01      	cmp	r3, #1
 8007792:	d1cf      	bne.n	8007734 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	8000003f 	.word	0x8000003f
 80077a4:	50000300 	.word	0x50000300
 80077a8:	20000004 	.word	0x20000004
 80077ac:	053e2d63 	.word	0x053e2d63

080077b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4618      	mov	r0, r3
 80077be:	f7fe fef6 	bl	80065ae <LL_ADC_IsDisableOngoing>
 80077c2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fe fedd 	bl	8006588 <LL_ADC_IsEnabled>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d047      	beq.n	8007864 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d144      	bne.n	8007864 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f003 030d 	and.w	r3, r3, #13
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d10c      	bne.n	8007802 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7fe feb7 	bl	8006560 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2203      	movs	r2, #3
 80077f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80077fa:	f7fe fca5 	bl	8006148 <HAL_GetTick>
 80077fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007800:	e029      	b.n	8007856 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007806:	f043 0210 	orr.w	r2, r3, #16
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007812:	f043 0201 	orr.w	r2, r3, #1
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e023      	b.n	8007866 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800781e:	f7fe fc93 	bl	8006148 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	2b02      	cmp	r3, #2
 800782a:	d914      	bls.n	8007856 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	f003 0301 	and.w	r3, r3, #1
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00d      	beq.n	8007856 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800783e:	f043 0210 	orr.w	r2, r3, #16
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800784a:	f043 0201 	orr.w	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e007      	b.n	8007866 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1dc      	bne.n	800781e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <LL_ADC_IsEnabled>:
{
 800786e:	b480      	push	{r7}
 8007870:	b083      	sub	sp, #12
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b01      	cmp	r3, #1
 8007880:	d101      	bne.n	8007886 <LL_ADC_IsEnabled+0x18>
 8007882:	2301      	movs	r3, #1
 8007884:	e000      	b.n	8007888 <LL_ADC_IsEnabled+0x1a>
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <LL_ADC_REG_IsConversionOngoing>:
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f003 0304 	and.w	r3, r3, #4
 80078a4:	2b04      	cmp	r3, #4
 80078a6:	d101      	bne.n	80078ac <LL_ADC_REG_IsConversionOngoing+0x18>
 80078a8:	2301      	movs	r3, #1
 80078aa:	e000      	b.n	80078ae <LL_ADC_REG_IsConversionOngoing+0x1a>
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
	...

080078bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80078bc:	b590      	push	{r4, r7, lr}
 80078be:	b0a1      	sub	sp, #132	@ 0x84
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d101      	bne.n	80078da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80078d6:	2302      	movs	r3, #2
 80078d8:	e08b      	b.n	80079f2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80078e2:	2300      	movs	r3, #0
 80078e4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80078e6:	2300      	movs	r3, #0
 80078e8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078f2:	d102      	bne.n	80078fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80078f4:	4b41      	ldr	r3, [pc, #260]	@ (80079fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80078f6:	60bb      	str	r3, [r7, #8]
 80078f8:	e001      	b.n	80078fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80078fa:	2300      	movs	r3, #0
 80078fc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10b      	bne.n	800791c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007908:	f043 0220 	orr.w	r2, r3, #32
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e06a      	b.n	80079f2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	4618      	mov	r0, r3
 8007920:	f7ff ffb8 	bl	8007894 <LL_ADC_REG_IsConversionOngoing>
 8007924:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4618      	mov	r0, r3
 800792c:	f7ff ffb2 	bl	8007894 <LL_ADC_REG_IsConversionOngoing>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d14c      	bne.n	80079d0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007936:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007938:	2b00      	cmp	r3, #0
 800793a:	d149      	bne.n	80079d0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800793c:	4b30      	ldr	r3, [pc, #192]	@ (8007a00 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800793e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d028      	beq.n	800799a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007948:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	6859      	ldr	r1, [r3, #4]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800795a:	035b      	lsls	r3, r3, #13
 800795c:	430b      	orrs	r3, r1
 800795e:	431a      	orrs	r2, r3
 8007960:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007962:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007964:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007968:	f7ff ff81 	bl	800786e <LL_ADC_IsEnabled>
 800796c:	4604      	mov	r4, r0
 800796e:	4823      	ldr	r0, [pc, #140]	@ (80079fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007970:	f7ff ff7d 	bl	800786e <LL_ADC_IsEnabled>
 8007974:	4603      	mov	r3, r0
 8007976:	4323      	orrs	r3, r4
 8007978:	2b00      	cmp	r3, #0
 800797a:	d133      	bne.n	80079e4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800797c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007984:	f023 030f 	bic.w	r3, r3, #15
 8007988:	683a      	ldr	r2, [r7, #0]
 800798a:	6811      	ldr	r1, [r2, #0]
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	6892      	ldr	r2, [r2, #8]
 8007990:	430a      	orrs	r2, r1
 8007992:	431a      	orrs	r2, r3
 8007994:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007996:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007998:	e024      	b.n	80079e4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800799a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80079a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079a4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079a6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80079aa:	f7ff ff60 	bl	800786e <LL_ADC_IsEnabled>
 80079ae:	4604      	mov	r4, r0
 80079b0:	4812      	ldr	r0, [pc, #72]	@ (80079fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80079b2:	f7ff ff5c 	bl	800786e <LL_ADC_IsEnabled>
 80079b6:	4603      	mov	r3, r0
 80079b8:	4323      	orrs	r3, r4
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d112      	bne.n	80079e4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80079be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80079c6:	f023 030f 	bic.w	r3, r3, #15
 80079ca:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80079cc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80079ce:	e009      	b.n	80079e4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079d4:	f043 0220 	orr.w	r2, r3, #32
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80079e2:	e000      	b.n	80079e6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80079e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80079ee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3784      	adds	r7, #132	@ 0x84
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd90      	pop	{r4, r7, pc}
 80079fa:	bf00      	nop
 80079fc:	50000100 	.word	0x50000100
 8007a00:	50000300 	.word	0x50000300

08007a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a14:	4b0c      	ldr	r3, [pc, #48]	@ (8007a48 <__NVIC_SetPriorityGrouping+0x44>)
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a1a:	68ba      	ldr	r2, [r7, #8]
 8007a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007a20:	4013      	ands	r3, r2
 8007a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a36:	4a04      	ldr	r2, [pc, #16]	@ (8007a48 <__NVIC_SetPriorityGrouping+0x44>)
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	60d3      	str	r3, [r2, #12]
}
 8007a3c:	bf00      	nop
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr
 8007a48:	e000ed00 	.word	0xe000ed00

08007a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a50:	4b04      	ldr	r3, [pc, #16]	@ (8007a64 <__NVIC_GetPriorityGrouping+0x18>)
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	0a1b      	lsrs	r3, r3, #8
 8007a56:	f003 0307 	and.w	r3, r3, #7
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr
 8007a64:	e000ed00 	.word	0xe000ed00

08007a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	4603      	mov	r3, r0
 8007a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	db0b      	blt.n	8007a92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
 8007a7c:	f003 021f 	and.w	r2, r3, #31
 8007a80:	4907      	ldr	r1, [pc, #28]	@ (8007aa0 <__NVIC_EnableIRQ+0x38>)
 8007a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a86:	095b      	lsrs	r3, r3, #5
 8007a88:	2001      	movs	r0, #1
 8007a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8007a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007a92:	bf00      	nop
 8007a94:	370c      	adds	r7, #12
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	e000e100 	.word	0xe000e100

08007aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	4603      	mov	r3, r0
 8007aac:	6039      	str	r1, [r7, #0]
 8007aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	db0a      	blt.n	8007ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	490c      	ldr	r1, [pc, #48]	@ (8007af0 <__NVIC_SetPriority+0x4c>)
 8007abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ac2:	0112      	lsls	r2, r2, #4
 8007ac4:	b2d2      	uxtb	r2, r2
 8007ac6:	440b      	add	r3, r1
 8007ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007acc:	e00a      	b.n	8007ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	4908      	ldr	r1, [pc, #32]	@ (8007af4 <__NVIC_SetPriority+0x50>)
 8007ad4:	79fb      	ldrb	r3, [r7, #7]
 8007ad6:	f003 030f 	and.w	r3, r3, #15
 8007ada:	3b04      	subs	r3, #4
 8007adc:	0112      	lsls	r2, r2, #4
 8007ade:	b2d2      	uxtb	r2, r2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	761a      	strb	r2, [r3, #24]
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	e000e100 	.word	0xe000e100
 8007af4:	e000ed00 	.word	0xe000ed00

08007af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b089      	sub	sp, #36	@ 0x24
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f003 0307 	and.w	r3, r3, #7
 8007b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	f1c3 0307 	rsb	r3, r3, #7
 8007b12:	2b04      	cmp	r3, #4
 8007b14:	bf28      	it	cs
 8007b16:	2304      	movcs	r3, #4
 8007b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	2b06      	cmp	r3, #6
 8007b20:	d902      	bls.n	8007b28 <NVIC_EncodePriority+0x30>
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	3b03      	subs	r3, #3
 8007b26:	e000      	b.n	8007b2a <NVIC_EncodePriority+0x32>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	fa02 f303 	lsl.w	r3, r2, r3
 8007b36:	43da      	mvns	r2, r3
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	401a      	ands	r2, r3
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b40:	f04f 31ff 	mov.w	r1, #4294967295
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	fa01 f303 	lsl.w	r3, r1, r3
 8007b4a:	43d9      	mvns	r1, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b50:	4313      	orrs	r3, r2
         );
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3724      	adds	r7, #36	@ 0x24
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
	...

08007b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b70:	d301      	bcc.n	8007b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b72:	2301      	movs	r3, #1
 8007b74:	e00f      	b.n	8007b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b76:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba0 <SysTick_Config+0x40>)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b7e:	210f      	movs	r1, #15
 8007b80:	f04f 30ff 	mov.w	r0, #4294967295
 8007b84:	f7ff ff8e 	bl	8007aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b88:	4b05      	ldr	r3, [pc, #20]	@ (8007ba0 <SysTick_Config+0x40>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b8e:	4b04      	ldr	r3, [pc, #16]	@ (8007ba0 <SysTick_Config+0x40>)
 8007b90:	2207      	movs	r2, #7
 8007b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	e000e010 	.word	0xe000e010

08007ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f7ff ff29 	bl	8007a04 <__NVIC_SetPriorityGrouping>
}
 8007bb2:	bf00      	nop
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b086      	sub	sp, #24
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	60b9      	str	r1, [r7, #8]
 8007bc4:	607a      	str	r2, [r7, #4]
 8007bc6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007bc8:	f7ff ff40 	bl	8007a4c <__NVIC_GetPriorityGrouping>
 8007bcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	68b9      	ldr	r1, [r7, #8]
 8007bd2:	6978      	ldr	r0, [r7, #20]
 8007bd4:	f7ff ff90 	bl	8007af8 <NVIC_EncodePriority>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bde:	4611      	mov	r1, r2
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff ff5f 	bl	8007aa4 <__NVIC_SetPriority>
}
 8007be6:	bf00      	nop
 8007be8:	3718      	adds	r7, #24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7ff ff33 	bl	8007a68 <__NVIC_EnableIRQ>
}
 8007c02:	bf00      	nop
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f7ff ffa4 	bl	8007b60 <SysTick_Config>
 8007c18:	4603      	mov	r3, r0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b082      	sub	sp, #8
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d101      	bne.n	8007c34 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e014      	b.n	8007c5e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	791b      	ldrb	r3, [r3, #4]
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d105      	bne.n	8007c4a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7fb fe4b 	bl	80038e0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2202      	movs	r2, #2
 8007c4e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
	...

08007c68 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b085      	sub	sp, #20
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d101      	bne.n	8007c7c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e056      	b.n	8007d2a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	795b      	ldrb	r3, [r3, #5]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_DAC_Start+0x20>
 8007c84:	2302      	movs	r3, #2
 8007c86:	e050      	b.n	8007d2a <HAL_DAC_Start+0xc2>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2202      	movs	r2, #2
 8007c92:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6819      	ldr	r1, [r3, #0]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	f003 0310 	and.w	r3, r3, #16
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	409a      	lsls	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007cac:	4b22      	ldr	r3, [pc, #136]	@ (8007d38 <HAL_DAC_Start+0xd0>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	099b      	lsrs	r3, r3, #6
 8007cb2:	4a22      	ldr	r2, [pc, #136]	@ (8007d3c <HAL_DAC_Start+0xd4>)
 8007cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb8:	099b      	lsrs	r3, r3, #6
 8007cba:	3301      	adds	r3, #1
 8007cbc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007cbe:	e002      	b.n	8007cc6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1f9      	bne.n	8007cc0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d10f      	bne.n	8007cf2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d11d      	bne.n	8007d1c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685a      	ldr	r2, [r3, #4]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0201 	orr.w	r2, r2, #1
 8007cee:	605a      	str	r2, [r3, #4]
 8007cf0:	e014      	b.n	8007d1c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	f003 0310 	and.w	r3, r3, #16
 8007d02:	2102      	movs	r1, #2
 8007d04:	fa01 f303 	lsl.w	r3, r1, r3
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d107      	bne.n	8007d1c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f042 0202 	orr.w	r2, r2, #2
 8007d1a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3714      	adds	r7, #20
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	20000004 	.word	0x20000004
 8007d3c:	053e2d63 	.word	0x053e2d63

08007d40 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
 8007d4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e018      	b.n	8007d8e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d105      	bne.n	8007d7a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4413      	add	r3, r2
 8007d74:	3308      	adds	r3, #8
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	e004      	b.n	8007d84 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4413      	add	r3, r2
 8007d80:	3314      	adds	r3, #20
 8007d82:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	461a      	mov	r2, r3
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	371c      	adds	r7, #28
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
	...

08007d9c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b08a      	sub	sp, #40	@ 0x28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d002      	beq.n	8007db8 <HAL_DAC_ConfigChannel+0x1c>
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e1a1      	b.n	8008100 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	795b      	ldrb	r3, [r3, #5]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d101      	bne.n	8007dce <HAL_DAC_ConfigChannel+0x32>
 8007dca:	2302      	movs	r3, #2
 8007dcc:	e198      	b.n	8008100 <HAL_DAC_ConfigChannel+0x364>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	d17a      	bne.n	8007ed8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007de2:	f7fe f9b1 	bl	8006148 <HAL_GetTick>
 8007de6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d13d      	bne.n	8007e6a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007dee:	e018      	b.n	8007e22 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007df0:	f7fe f9aa 	bl	8006148 <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d911      	bls.n	8007e22 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00a      	beq.n	8007e22 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	691b      	ldr	r3, [r3, #16]
 8007e10:	f043 0208 	orr.w	r2, r3, #8
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2203      	movs	r2, #3
 8007e1c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007e1e:	2303      	movs	r3, #3
 8007e20:	e16e      	b.n	8008100 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1df      	bne.n	8007df0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e38:	641a      	str	r2, [r3, #64]	@ 0x40
 8007e3a:	e020      	b.n	8007e7e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007e3c:	f7fe f984 	bl	8006148 <HAL_GetTick>
 8007e40:	4602      	mov	r2, r0
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d90f      	bls.n	8007e6a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	da0a      	bge.n	8007e6a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	f043 0208 	orr.w	r2, r3, #8
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2203      	movs	r2, #3
 8007e64:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	e14a      	b.n	8008100 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	dbe3      	blt.n	8007e3c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68ba      	ldr	r2, [r7, #8]
 8007e7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f003 0310 	and.w	r3, r3, #16
 8007e8a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e92:	43db      	mvns	r3, r3
 8007e94:	ea02 0103 	and.w	r1, r2, r3
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f003 0310 	and.w	r3, r3, #16
 8007ea2:	409a      	lsls	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	430a      	orrs	r2, r1
 8007eaa:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f003 0310 	and.w	r3, r3, #16
 8007eb8:	21ff      	movs	r1, #255	@ 0xff
 8007eba:	fa01 f303 	lsl.w	r3, r1, r3
 8007ebe:	43db      	mvns	r3, r3
 8007ec0:	ea02 0103 	and.w	r1, r2, r3
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f003 0310 	and.w	r3, r3, #16
 8007ece:	409a      	lsls	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d11d      	bne.n	8007f1c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f003 0310 	and.w	r3, r3, #16
 8007eee:	221f      	movs	r2, #31
 8007ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef4:	43db      	mvns	r3, r3
 8007ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ef8:	4013      	ands	r3, r2
 8007efa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	6a1b      	ldr	r3, [r3, #32]
 8007f00:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f003 0310 	and.w	r3, r3, #16
 8007f08:	697a      	ldr	r2, [r7, #20]
 8007f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f10:	4313      	orrs	r3, r2
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f22:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f003 0310 	and.w	r3, r3, #16
 8007f2a:	2207      	movs	r2, #7
 8007f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f30:	43db      	mvns	r3, r3
 8007f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f34:	4013      	ands	r3, r2
 8007f36:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d102      	bne.n	8007f46 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8007f40:	2300      	movs	r3, #0
 8007f42:	623b      	str	r3, [r7, #32]
 8007f44:	e00f      	b.n	8007f66 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d102      	bne.n	8007f54 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	623b      	str	r3, [r7, #32]
 8007f52:	e008      	b.n	8007f66 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	695b      	ldr	r3, [r3, #20]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d102      	bne.n	8007f62 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	623b      	str	r3, [r7, #32]
 8007f60:	e001      	b.n	8007f66 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007f62:	2300      	movs	r3, #0
 8007f64:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	689a      	ldr	r2, [r3, #8]
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	6a3a      	ldr	r2, [r7, #32]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f003 0310 	and.w	r3, r3, #16
 8007f7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f80:	fa02 f303 	lsl.w	r3, r2, r3
 8007f84:	43db      	mvns	r3, r3
 8007f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f88:	4013      	ands	r3, r2
 8007f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	791b      	ldrb	r3, [r3, #4]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d102      	bne.n	8007f9a <HAL_DAC_ConfigChannel+0x1fe>
 8007f94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f98:	e000      	b.n	8007f9c <HAL_DAC_ConfigChannel+0x200>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f003 0310 	and.w	r3, r3, #16
 8007fa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fac:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb0:	43db      	mvns	r3, r3
 8007fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	795b      	ldrb	r3, [r3, #5]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d102      	bne.n	8007fc6 <HAL_DAC_ConfigChannel+0x22a>
 8007fc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007fc4:	e000      	b.n	8007fc8 <HAL_DAC_ConfigChannel+0x22c>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d114      	bne.n	8008008 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007fde:	f003 ff2f 	bl	800be40 <HAL_RCC_GetHCLKFreq>
 8007fe2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	4a48      	ldr	r2, [pc, #288]	@ (8008108 <HAL_DAC_ConfigChannel+0x36c>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d904      	bls.n	8007ff6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ff4:	e00f      	b.n	8008016 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	4a44      	ldr	r2, [pc, #272]	@ (800810c <HAL_DAC_ConfigChannel+0x370>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d90a      	bls.n	8008014 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008004:	627b      	str	r3, [r7, #36]	@ 0x24
 8008006:	e006      	b.n	8008016 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800800e:	4313      	orrs	r3, r2
 8008010:	627b      	str	r3, [r7, #36]	@ 0x24
 8008012:	e000      	b.n	8008016 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008014:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f003 0310 	and.w	r3, r3, #16
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	fa02 f303 	lsl.w	r3, r2, r3
 8008022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008024:	4313      	orrs	r3, r2
 8008026:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800802e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	6819      	ldr	r1, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f003 0310 	and.w	r3, r3, #16
 800803c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	43da      	mvns	r2, r3
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	400a      	ands	r2, r1
 800804c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f003 0310 	and.w	r3, r3, #16
 800805c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8008060:	fa02 f303 	lsl.w	r3, r2, r3
 8008064:	43db      	mvns	r3, r3
 8008066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008068:	4013      	ands	r3, r2
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f003 0310 	and.w	r3, r3, #16
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	fa02 f303 	lsl.w	r3, r2, r3
 800807e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008080:	4313      	orrs	r3, r2
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800808a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6819      	ldr	r1, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f003 0310 	and.w	r3, r3, #16
 8008098:	22c0      	movs	r2, #192	@ 0xc0
 800809a:	fa02 f303 	lsl.w	r3, r2, r3
 800809e:	43da      	mvns	r2, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	400a      	ands	r2, r1
 80080a6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	089b      	lsrs	r3, r3, #2
 80080ae:	f003 030f 	and.w	r3, r3, #15
 80080b2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	089b      	lsrs	r3, r3, #2
 80080ba:	021b      	lsls	r3, r3, #8
 80080bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80080c0:	697a      	ldr	r2, [r7, #20]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80080d6:	fa01 f303 	lsl.w	r3, r1, r3
 80080da:	43db      	mvns	r3, r3
 80080dc:	ea02 0103 	and.w	r1, r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f003 0310 	and.w	r3, r3, #16
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	409a      	lsls	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	430a      	orrs	r2, r1
 80080f0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80080fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3728      	adds	r7, #40	@ 0x28
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	09896800 	.word	0x09896800
 800810c:	04c4b400 	.word	0x04c4b400

08008110 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d101      	bne.n	8008122 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e08d      	b.n	800823e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	461a      	mov	r2, r3
 8008128:	4b47      	ldr	r3, [pc, #284]	@ (8008248 <HAL_DMA_Init+0x138>)
 800812a:	429a      	cmp	r2, r3
 800812c:	d80f      	bhi.n	800814e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	461a      	mov	r2, r3
 8008134:	4b45      	ldr	r3, [pc, #276]	@ (800824c <HAL_DMA_Init+0x13c>)
 8008136:	4413      	add	r3, r2
 8008138:	4a45      	ldr	r2, [pc, #276]	@ (8008250 <HAL_DMA_Init+0x140>)
 800813a:	fba2 2303 	umull	r2, r3, r2, r3
 800813e:	091b      	lsrs	r3, r3, #4
 8008140:	009a      	lsls	r2, r3, #2
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a42      	ldr	r2, [pc, #264]	@ (8008254 <HAL_DMA_Init+0x144>)
 800814a:	641a      	str	r2, [r3, #64]	@ 0x40
 800814c:	e00e      	b.n	800816c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	461a      	mov	r2, r3
 8008154:	4b40      	ldr	r3, [pc, #256]	@ (8008258 <HAL_DMA_Init+0x148>)
 8008156:	4413      	add	r3, r2
 8008158:	4a3d      	ldr	r2, [pc, #244]	@ (8008250 <HAL_DMA_Init+0x140>)
 800815a:	fba2 2303 	umull	r2, r3, r2, r3
 800815e:	091b      	lsrs	r3, r3, #4
 8008160:	009a      	lsls	r2, r3, #2
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a3c      	ldr	r2, [pc, #240]	@ (800825c <HAL_DMA_Init+0x14c>)
 800816a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008186:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008190:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800819c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80081a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 fa76 	bl	80086b0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80081cc:	d102      	bne.n	80081d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081dc:	b2d2      	uxtb	r2, r2
 80081de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80081e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d010      	beq.n	8008214 <HAL_DMA_Init+0x104>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	2b04      	cmp	r3, #4
 80081f8:	d80c      	bhi.n	8008214 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fa96 	bl	800872c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008204:	2200      	movs	r2, #0
 8008206:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008210:	605a      	str	r2, [r3, #4]
 8008212:	e008      	b.n	8008226 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	40020407 	.word	0x40020407
 800824c:	bffdfff8 	.word	0xbffdfff8
 8008250:	cccccccd 	.word	0xcccccccd
 8008254:	40020000 	.word	0x40020000
 8008258:	bffdfbf8 	.word	0xbffdfbf8
 800825c:	40020400 	.word	0x40020400

08008260 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
 800826c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800826e:	2300      	movs	r3, #0
 8008270:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008278:	2b01      	cmp	r3, #1
 800827a:	d101      	bne.n	8008280 <HAL_DMA_Start_IT+0x20>
 800827c:	2302      	movs	r3, #2
 800827e:	e066      	b.n	800834e <HAL_DMA_Start_IT+0xee>
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800828e:	b2db      	uxtb	r3, r3
 8008290:	2b01      	cmp	r3, #1
 8008292:	d155      	bne.n	8008340 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f022 0201 	bic.w	r2, r2, #1
 80082b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	68b9      	ldr	r1, [r7, #8]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 f9bb 	bl	8008634 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d008      	beq.n	80082d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 020e 	orr.w	r2, r2, #14
 80082d4:	601a      	str	r2, [r3, #0]
 80082d6:	e00f      	b.n	80082f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f022 0204 	bic.w	r2, r2, #4
 80082e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f042 020a 	orr.w	r2, r2, #10
 80082f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008302:	2b00      	cmp	r3, #0
 8008304:	d007      	beq.n	8008316 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008310:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008314:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800831a:	2b00      	cmp	r3, #0
 800831c:	d007      	beq.n	800832e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008328:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800832c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f042 0201 	orr.w	r2, r2, #1
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	e005      	b.n	800834c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008348:	2302      	movs	r3, #2
 800834a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800834c:	7dfb      	ldrb	r3, [r7, #23]
}
 800834e:	4618      	mov	r0, r3
 8008350:	3718      	adds	r7, #24
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008356:	b480      	push	{r7}
 8008358:	b085      	sub	sp, #20
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d005      	beq.n	800837a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2204      	movs	r2, #4
 8008372:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	73fb      	strb	r3, [r7, #15]
 8008378:	e037      	b.n	80083ea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 020e 	bic.w	r2, r2, #14
 8008388:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008398:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f022 0201 	bic.w	r2, r2, #1
 80083a8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ae:	f003 021f 	and.w	r2, r3, #31
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b6:	2101      	movs	r1, #1
 80083b8:	fa01 f202 	lsl.w	r2, r1, r2
 80083bc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80083c6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00c      	beq.n	80083ea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80083de:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80083e8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3714      	adds	r7, #20
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800841a:	b2db      	uxtb	r3, r3
 800841c:	2b02      	cmp	r3, #2
 800841e:	d00d      	beq.n	800843c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2204      	movs	r2, #4
 8008424:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	73fb      	strb	r3, [r7, #15]
 800843a:	e047      	b.n	80084cc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f022 020e 	bic.w	r2, r2, #14
 800844a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f022 0201 	bic.w	r2, r2, #1
 800845a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008466:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800846a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008470:	f003 021f 	and.w	r2, r3, #31
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008478:	2101      	movs	r1, #1
 800847a:	fa01 f202 	lsl.w	r2, r1, r2
 800847e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008488:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00c      	beq.n	80084ac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800849c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80084aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d003      	beq.n	80084cc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	4798      	blx	r3
    }
  }
  return status;
 80084cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b084      	sub	sp, #16
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084f2:	f003 031f 	and.w	r3, r3, #31
 80084f6:	2204      	movs	r2, #4
 80084f8:	409a      	lsls	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4013      	ands	r3, r2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d026      	beq.n	8008550 <HAL_DMA_IRQHandler+0x7a>
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f003 0304 	and.w	r3, r3, #4
 8008508:	2b00      	cmp	r3, #0
 800850a:	d021      	beq.n	8008550 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0320 	and.w	r3, r3, #32
 8008516:	2b00      	cmp	r3, #0
 8008518:	d107      	bne.n	800852a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f022 0204 	bic.w	r2, r2, #4
 8008528:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800852e:	f003 021f 	and.w	r2, r3, #31
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008536:	2104      	movs	r1, #4
 8008538:	fa01 f202 	lsl.w	r2, r1, r2
 800853c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008542:	2b00      	cmp	r3, #0
 8008544:	d071      	beq.n	800862a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800854e:	e06c      	b.n	800862a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008554:	f003 031f 	and.w	r3, r3, #31
 8008558:	2202      	movs	r2, #2
 800855a:	409a      	lsls	r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	4013      	ands	r3, r2
 8008560:	2b00      	cmp	r3, #0
 8008562:	d02e      	beq.n	80085c2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d029      	beq.n	80085c2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0320 	and.w	r3, r3, #32
 8008578:	2b00      	cmp	r3, #0
 800857a:	d10b      	bne.n	8008594 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f022 020a 	bic.w	r2, r2, #10
 800858a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008598:	f003 021f 	and.w	r2, r3, #31
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a0:	2102      	movs	r1, #2
 80085a2:	fa01 f202 	lsl.w	r2, r1, r2
 80085a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d038      	beq.n	800862a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80085c0:	e033      	b.n	800862a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085c6:	f003 031f 	and.w	r3, r3, #31
 80085ca:	2208      	movs	r2, #8
 80085cc:	409a      	lsls	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	4013      	ands	r3, r2
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d02a      	beq.n	800862c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	f003 0308 	and.w	r3, r3, #8
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d025      	beq.n	800862c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f022 020e 	bic.w	r2, r2, #14
 80085ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f4:	f003 021f 	and.w	r2, r3, #31
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085fc:	2101      	movs	r1, #1
 80085fe:	fa01 f202 	lsl.w	r2, r1, r2
 8008602:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800861e:	2b00      	cmp	r3, #0
 8008620:	d004      	beq.n	800862c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800862a:	bf00      	nop
 800862c:	bf00      	nop
}
 800862e:	3710      	adds	r7, #16
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800864a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008650:	2b00      	cmp	r3, #0
 8008652:	d004      	beq.n	800865e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800865c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008662:	f003 021f 	and.w	r2, r3, #31
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800866a:	2101      	movs	r1, #1
 800866c:	fa01 f202 	lsl.w	r2, r1, r2
 8008670:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	2b10      	cmp	r3, #16
 8008680:	d108      	bne.n	8008694 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68ba      	ldr	r2, [r7, #8]
 8008690:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008692:	e007      	b.n	80086a4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	60da      	str	r2, [r3, #12]
}
 80086a4:	bf00      	nop
 80086a6:	3714      	adds	r7, #20
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	461a      	mov	r2, r3
 80086be:	4b16      	ldr	r3, [pc, #88]	@ (8008718 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d802      	bhi.n	80086ca <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80086c4:	4b15      	ldr	r3, [pc, #84]	@ (800871c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80086c6:	617b      	str	r3, [r7, #20]
 80086c8:	e001      	b.n	80086ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80086ca:	4b15      	ldr	r3, [pc, #84]	@ (8008720 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80086cc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	3b08      	subs	r3, #8
 80086da:	4a12      	ldr	r2, [pc, #72]	@ (8008724 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80086dc:	fba2 2303 	umull	r2, r3, r2, r3
 80086e0:	091b      	lsrs	r3, r3, #4
 80086e2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e8:	089b      	lsrs	r3, r3, #2
 80086ea:	009a      	lsls	r2, r3, #2
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	4413      	add	r3, r2
 80086f0:	461a      	mov	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	4a0b      	ldr	r2, [pc, #44]	@ (8008728 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80086fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f003 031f 	and.w	r3, r3, #31
 8008702:	2201      	movs	r2, #1
 8008704:	409a      	lsls	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800870a:	bf00      	nop
 800870c:	371c      	adds	r7, #28
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	40020407 	.word	0x40020407
 800871c:	40020800 	.word	0x40020800
 8008720:	40020820 	.word	0x40020820
 8008724:	cccccccd 	.word	0xcccccccd
 8008728:	40020880 	.word	0x40020880

0800872c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	b2db      	uxtb	r3, r3
 800873a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4b0b      	ldr	r3, [pc, #44]	@ (800876c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008740:	4413      	add	r3, r2
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	461a      	mov	r2, r3
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a08      	ldr	r2, [pc, #32]	@ (8008770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800874e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3b01      	subs	r3, #1
 8008754:	f003 031f 	and.w	r3, r3, #31
 8008758:	2201      	movs	r2, #1
 800875a:	409a      	lsls	r2, r3
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008760:	bf00      	nop
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr
 800876c:	1000823f 	.word	0x1000823f
 8008770:	40020940 	.word	0x40020940

08008774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008774:	b480      	push	{r7}
 8008776:	b087      	sub	sp, #28
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800877e:	2300      	movs	r3, #0
 8008780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008782:	e15a      	b.n	8008a3a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	2101      	movs	r1, #1
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	fa01 f303 	lsl.w	r3, r1, r3
 8008790:	4013      	ands	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	f000 814c 	beq.w	8008a34 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f003 0303 	and.w	r3, r3, #3
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d005      	beq.n	80087b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d130      	bne.n	8008816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	005b      	lsls	r3, r3, #1
 80087be:	2203      	movs	r2, #3
 80087c0:	fa02 f303 	lsl.w	r3, r2, r3
 80087c4:	43db      	mvns	r3, r3
 80087c6:	693a      	ldr	r2, [r7, #16]
 80087c8:	4013      	ands	r3, r2
 80087ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	fa02 f303 	lsl.w	r3, r2, r3
 80087d8:	693a      	ldr	r2, [r7, #16]
 80087da:	4313      	orrs	r3, r2
 80087dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80087ea:	2201      	movs	r2, #1
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	fa02 f303 	lsl.w	r3, r2, r3
 80087f2:	43db      	mvns	r3, r3
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	4013      	ands	r3, r2
 80087f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	091b      	lsrs	r3, r3, #4
 8008800:	f003 0201 	and.w	r2, r3, #1
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	fa02 f303 	lsl.w	r3, r2, r3
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	4313      	orrs	r3, r2
 800880e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	693a      	ldr	r2, [r7, #16]
 8008814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	f003 0303 	and.w	r3, r3, #3
 800881e:	2b03      	cmp	r3, #3
 8008820:	d017      	beq.n	8008852 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	2203      	movs	r2, #3
 800882e:	fa02 f303 	lsl.w	r3, r2, r3
 8008832:	43db      	mvns	r3, r3
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	4013      	ands	r3, r2
 8008838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	689a      	ldr	r2, [r3, #8]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	005b      	lsls	r3, r3, #1
 8008842:	fa02 f303 	lsl.w	r3, r2, r3
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	4313      	orrs	r3, r2
 800884a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f003 0303 	and.w	r3, r3, #3
 800885a:	2b02      	cmp	r3, #2
 800885c:	d123      	bne.n	80088a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	08da      	lsrs	r2, r3, #3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	3208      	adds	r2, #8
 8008866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	f003 0307 	and.w	r3, r3, #7
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	220f      	movs	r2, #15
 8008876:	fa02 f303 	lsl.w	r3, r2, r3
 800887a:	43db      	mvns	r3, r3
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	4013      	ands	r3, r2
 8008880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	691a      	ldr	r2, [r3, #16]
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	f003 0307 	and.w	r3, r3, #7
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	fa02 f303 	lsl.w	r3, r2, r3
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	4313      	orrs	r3, r2
 8008896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	08da      	lsrs	r2, r3, #3
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	3208      	adds	r2, #8
 80088a0:	6939      	ldr	r1, [r7, #16]
 80088a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	2203      	movs	r2, #3
 80088b2:	fa02 f303 	lsl.w	r3, r2, r3
 80088b6:	43db      	mvns	r3, r3
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	4013      	ands	r3, r2
 80088bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f003 0203 	and.w	r2, r3, #3
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	fa02 f303 	lsl.w	r3, r2, r3
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	f000 80a6 	beq.w	8008a34 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088e8:	4b5b      	ldr	r3, [pc, #364]	@ (8008a58 <HAL_GPIO_Init+0x2e4>)
 80088ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ec:	4a5a      	ldr	r2, [pc, #360]	@ (8008a58 <HAL_GPIO_Init+0x2e4>)
 80088ee:	f043 0301 	orr.w	r3, r3, #1
 80088f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80088f4:	4b58      	ldr	r3, [pc, #352]	@ (8008a58 <HAL_GPIO_Init+0x2e4>)
 80088f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	60bb      	str	r3, [r7, #8]
 80088fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008900:	4a56      	ldr	r2, [pc, #344]	@ (8008a5c <HAL_GPIO_Init+0x2e8>)
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	089b      	lsrs	r3, r3, #2
 8008906:	3302      	adds	r3, #2
 8008908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800890c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	f003 0303 	and.w	r3, r3, #3
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	220f      	movs	r2, #15
 8008918:	fa02 f303 	lsl.w	r3, r2, r3
 800891c:	43db      	mvns	r3, r3
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	4013      	ands	r3, r2
 8008922:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800892a:	d01f      	beq.n	800896c <HAL_GPIO_Init+0x1f8>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a4c      	ldr	r2, [pc, #304]	@ (8008a60 <HAL_GPIO_Init+0x2ec>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d019      	beq.n	8008968 <HAL_GPIO_Init+0x1f4>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4a4b      	ldr	r2, [pc, #300]	@ (8008a64 <HAL_GPIO_Init+0x2f0>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d013      	beq.n	8008964 <HAL_GPIO_Init+0x1f0>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a4a      	ldr	r2, [pc, #296]	@ (8008a68 <HAL_GPIO_Init+0x2f4>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d00d      	beq.n	8008960 <HAL_GPIO_Init+0x1ec>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	4a49      	ldr	r2, [pc, #292]	@ (8008a6c <HAL_GPIO_Init+0x2f8>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d007      	beq.n	800895c <HAL_GPIO_Init+0x1e8>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	4a48      	ldr	r2, [pc, #288]	@ (8008a70 <HAL_GPIO_Init+0x2fc>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d101      	bne.n	8008958 <HAL_GPIO_Init+0x1e4>
 8008954:	2305      	movs	r3, #5
 8008956:	e00a      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 8008958:	2306      	movs	r3, #6
 800895a:	e008      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 800895c:	2304      	movs	r3, #4
 800895e:	e006      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 8008960:	2303      	movs	r3, #3
 8008962:	e004      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 8008964:	2302      	movs	r3, #2
 8008966:	e002      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 8008968:	2301      	movs	r3, #1
 800896a:	e000      	b.n	800896e <HAL_GPIO_Init+0x1fa>
 800896c:	2300      	movs	r3, #0
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	f002 0203 	and.w	r2, r2, #3
 8008974:	0092      	lsls	r2, r2, #2
 8008976:	4093      	lsls	r3, r2
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	4313      	orrs	r3, r2
 800897c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800897e:	4937      	ldr	r1, [pc, #220]	@ (8008a5c <HAL_GPIO_Init+0x2e8>)
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	089b      	lsrs	r3, r3, #2
 8008984:	3302      	adds	r3, #2
 8008986:	693a      	ldr	r2, [r7, #16]
 8008988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800898c:	4b39      	ldr	r3, [pc, #228]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	43db      	mvns	r3, r3
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4013      	ands	r3, r2
 800899a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d003      	beq.n	80089b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80089b0:	4a30      	ldr	r2, [pc, #192]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80089b6:	4b2f      	ldr	r3, [pc, #188]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	43db      	mvns	r3, r3
 80089c0:	693a      	ldr	r2, [r7, #16]
 80089c2:	4013      	ands	r3, r2
 80089c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d003      	beq.n	80089da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80089da:	4a26      	ldr	r2, [pc, #152]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80089e0:	4b24      	ldr	r3, [pc, #144]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	43db      	mvns	r3, r3
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	4013      	ands	r3, r2
 80089ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d003      	beq.n	8008a04 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008a04:	4a1b      	ldr	r2, [pc, #108]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	43db      	mvns	r3, r3
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	4013      	ands	r3, r2
 8008a18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d003      	beq.n	8008a2e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008a2e:	4a11      	ldr	r2, [pc, #68]	@ (8008a74 <HAL_GPIO_Init+0x300>)
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	3301      	adds	r3, #1
 8008a38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	fa22 f303 	lsr.w	r3, r2, r3
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f47f ae9d 	bne.w	8008784 <HAL_GPIO_Init+0x10>
  }
}
 8008a4a:	bf00      	nop
 8008a4c:	bf00      	nop
 8008a4e:	371c      	adds	r7, #28
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr
 8008a58:	40021000 	.word	0x40021000
 8008a5c:	40010000 	.word	0x40010000
 8008a60:	48000400 	.word	0x48000400
 8008a64:	48000800 	.word	0x48000800
 8008a68:	48000c00 	.word	0x48000c00
 8008a6c:	48001000 	.word	0x48001000
 8008a70:	48001400 	.word	0x48001400
 8008a74:	40010400 	.word	0x40010400

08008a78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	460b      	mov	r3, r1
 8008a82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	691a      	ldr	r2, [r3, #16]
 8008a88:	887b      	ldrh	r3, [r7, #2]
 8008a8a:	4013      	ands	r3, r2
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a90:	2301      	movs	r3, #1
 8008a92:	73fb      	strb	r3, [r7, #15]
 8008a94:	e001      	b.n	8008a9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a96:	2300      	movs	r3, #0
 8008a98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3714      	adds	r7, #20
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	807b      	strh	r3, [r7, #2]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008ab8:	787b      	ldrb	r3, [r7, #1]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d003      	beq.n	8008ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008abe:	887a      	ldrh	r2, [r7, #2]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008ac4:	e002      	b.n	8008acc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008ac6:	887a      	ldrh	r2, [r7, #2]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e08d      	b.n	8008c06 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d106      	bne.n	8008b04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f7fa ff2c 	bl	800395c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2224      	movs	r2, #36	@ 0x24
 8008b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f022 0201 	bic.w	r2, r2, #1
 8008b1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008b28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689a      	ldr	r2, [r3, #8]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008b38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d107      	bne.n	8008b52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b4e:	609a      	str	r2, [r3, #8]
 8008b50:	e006      	b.n	8008b60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689a      	ldr	r2, [r3, #8]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008b5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d108      	bne.n	8008b7a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	685a      	ldr	r2, [r3, #4]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b76:	605a      	str	r2, [r3, #4]
 8008b78:	e007      	b.n	8008b8a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	685a      	ldr	r2, [r3, #4]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	6812      	ldr	r2, [r2, #0]
 8008b94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008b98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b9c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68da      	ldr	r2, [r3, #12]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008bac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	691a      	ldr	r2, [r3, #16]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	695b      	ldr	r3, [r3, #20]
 8008bb6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69d9      	ldr	r1, [r3, #28]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6a1a      	ldr	r2, [r3, #32]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f042 0201 	orr.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2220      	movs	r2, #32
 8008bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3708      	adds	r7, #8
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
	...

08008c10 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b088      	sub	sp, #32
 8008c14:	af02      	add	r7, sp, #8
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	607a      	str	r2, [r7, #4]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	817b      	strh	r3, [r7, #10]
 8008c20:	4613      	mov	r3, r2
 8008c22:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	2b20      	cmp	r3, #32
 8008c2e:	f040 80fd 	bne.w	8008e2c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d101      	bne.n	8008c40 <HAL_I2C_Master_Transmit+0x30>
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	e0f6      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c48:	f7fd fa7e 	bl	8006148 <HAL_GetTick>
 8008c4c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	9300      	str	r3, [sp, #0]
 8008c52:	2319      	movs	r3, #25
 8008c54:	2201      	movs	r2, #1
 8008c56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f000 fb72 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d001      	beq.n	8008c6a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008c66:	2301      	movs	r3, #1
 8008c68:	e0e1      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2221      	movs	r2, #33	@ 0x21
 8008c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2210      	movs	r2, #16
 8008c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	893a      	ldrh	r2, [r7, #8]
 8008c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2bff      	cmp	r3, #255	@ 0xff
 8008c9a:	d906      	bls.n	8008caa <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	22ff      	movs	r2, #255	@ 0xff
 8008ca0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008ca2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ca6:	617b      	str	r3, [r7, #20]
 8008ca8:	e007      	b.n	8008cba <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cae:	b29a      	uxth	r2, r3
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008cb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008cb8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d024      	beq.n	8008d0c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	3b01      	subs	r3, #1
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cea:	3b01      	subs	r3, #1
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	b2da      	uxtb	r2, r3
 8008cfc:	8979      	ldrh	r1, [r7, #10]
 8008cfe:	4b4e      	ldr	r3, [pc, #312]	@ (8008e38 <HAL_I2C_Master_Transmit+0x228>)
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	68f8      	ldr	r0, [r7, #12]
 8008d06:	f000 fd6d 	bl	80097e4 <I2C_TransferConfig>
 8008d0a:	e066      	b.n	8008dda <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	8979      	ldrh	r1, [r7, #10]
 8008d14:	4b48      	ldr	r3, [pc, #288]	@ (8008e38 <HAL_I2C_Master_Transmit+0x228>)
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f000 fd62 	bl	80097e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008d20:	e05b      	b.n	8008dda <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	6a39      	ldr	r1, [r7, #32]
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 fb65 	bl	80093f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d001      	beq.n	8008d36 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e07b      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d3a:	781a      	ldrb	r2, [r3, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d034      	beq.n	8008dda <HAL_I2C_Master_Transmit+0x1ca>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d130      	bne.n	8008dda <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	6a3b      	ldr	r3, [r7, #32]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	2180      	movs	r1, #128	@ 0x80
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f000 fade 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d001      	beq.n	8008d92 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e04d      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	2bff      	cmp	r3, #255	@ 0xff
 8008d9a:	d90e      	bls.n	8008dba <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	22ff      	movs	r2, #255	@ 0xff
 8008da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008da6:	b2da      	uxtb	r2, r3
 8008da8:	8979      	ldrh	r1, [r7, #10]
 8008daa:	2300      	movs	r3, #0
 8008dac:	9300      	str	r3, [sp, #0]
 8008dae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f000 fd16 	bl	80097e4 <I2C_TransferConfig>
 8008db8:	e00f      	b.n	8008dda <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dc8:	b2da      	uxtb	r2, r3
 8008dca:	8979      	ldrh	r1, [r7, #10]
 8008dcc:	2300      	movs	r3, #0
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f000 fd05 	bl	80097e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d19e      	bne.n	8008d22 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	6a39      	ldr	r1, [r7, #32]
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f000 fb4b 	bl	8009484 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d001      	beq.n	8008df8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e01a      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2220      	movs	r2, #32
 8008dfe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	6859      	ldr	r1, [r3, #4]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008e3c <HAL_I2C_Master_Transmit+0x22c>)
 8008e0c:	400b      	ands	r3, r1
 8008e0e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2220      	movs	r2, #32
 8008e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	e000      	b.n	8008e2e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008e2c:	2302      	movs	r3, #2
  }
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3718      	adds	r7, #24
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	80002000 	.word	0x80002000
 8008e3c:	fe00e800 	.word	0xfe00e800

08008e40 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b088      	sub	sp, #32
 8008e44:	af02      	add	r7, sp, #8
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	607a      	str	r2, [r7, #4]
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	817b      	strh	r3, [r7, #10]
 8008e50:	4613      	mov	r3, r2
 8008e52:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b20      	cmp	r3, #32
 8008e5e:	f040 80db 	bne.w	8009018 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d101      	bne.n	8008e70 <HAL_I2C_Master_Receive+0x30>
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	e0d4      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008e78:	f7fd f966 	bl	8006148 <HAL_GetTick>
 8008e7c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	2319      	movs	r3, #25
 8008e84:	2201      	movs	r2, #1
 8008e86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f000 fa5a 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 8008e90:	4603      	mov	r3, r0
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d001      	beq.n	8008e9a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008e96:	2301      	movs	r3, #1
 8008e98:	e0bf      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2222      	movs	r2, #34	@ 0x22
 8008e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2210      	movs	r2, #16
 8008ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	893a      	ldrh	r2, [r7, #8]
 8008eba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	2bff      	cmp	r3, #255	@ 0xff
 8008eca:	d90e      	bls.n	8008eea <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	22ff      	movs	r2, #255	@ 0xff
 8008ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ed6:	b2da      	uxtb	r2, r3
 8008ed8:	8979      	ldrh	r1, [r7, #10]
 8008eda:	4b52      	ldr	r3, [pc, #328]	@ (8009024 <HAL_I2C_Master_Receive+0x1e4>)
 8008edc:	9300      	str	r3, [sp, #0]
 8008ede:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 fc7e 	bl	80097e4 <I2C_TransferConfig>
 8008ee8:	e06d      	b.n	8008fc6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ef8:	b2da      	uxtb	r2, r3
 8008efa:	8979      	ldrh	r1, [r7, #10]
 8008efc:	4b49      	ldr	r3, [pc, #292]	@ (8009024 <HAL_I2C_Master_Receive+0x1e4>)
 8008efe:	9300      	str	r3, [sp, #0]
 8008f00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 fc6d 	bl	80097e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008f0a:	e05c      	b.n	8008fc6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f0c:	697a      	ldr	r2, [r7, #20]
 8008f0e:	6a39      	ldr	r1, [r7, #32]
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f000 fafb 	bl	800950c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e07c      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f2a:	b2d2      	uxtb	r2, r2
 8008f2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d034      	beq.n	8008fc6 <HAL_I2C_Master_Receive+0x186>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d130      	bne.n	8008fc6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	2180      	movs	r1, #128	@ 0x80
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f000 f9e8 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d001      	beq.n	8008f7e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e04d      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	2bff      	cmp	r3, #255	@ 0xff
 8008f86:	d90e      	bls.n	8008fa6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	22ff      	movs	r2, #255	@ 0xff
 8008f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f92:	b2da      	uxtb	r2, r3
 8008f94:	8979      	ldrh	r1, [r7, #10]
 8008f96:	2300      	movs	r3, #0
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f000 fc20 	bl	80097e4 <I2C_TransferConfig>
 8008fa4:	e00f      	b.n	8008fc6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fb4:	b2da      	uxtb	r2, r3
 8008fb6:	8979      	ldrh	r1, [r7, #10]
 8008fb8:	2300      	movs	r3, #0
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 fc0f 	bl	80097e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d19d      	bne.n	8008f0c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	6a39      	ldr	r1, [r7, #32]
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f000 fa55 	bl	8009484 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e01a      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2220      	movs	r2, #32
 8008fea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	6859      	ldr	r1, [r3, #4]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8009028 <HAL_I2C_Master_Receive+0x1e8>)
 8008ff8:	400b      	ands	r3, r1
 8008ffa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2220      	movs	r2, #32
 8009000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009014:	2300      	movs	r3, #0
 8009016:	e000      	b.n	800901a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009018:	2302      	movs	r3, #2
  }
}
 800901a:	4618      	mov	r0, r3
 800901c:	3718      	adds	r7, #24
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	80002400 	.word	0x80002400
 8009028:	fe00e800 	.word	0xfe00e800

0800902c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b088      	sub	sp, #32
 8009030:	af02      	add	r7, sp, #8
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	4608      	mov	r0, r1
 8009036:	4611      	mov	r1, r2
 8009038:	461a      	mov	r2, r3
 800903a:	4603      	mov	r3, r0
 800903c:	817b      	strh	r3, [r7, #10]
 800903e:	460b      	mov	r3, r1
 8009040:	813b      	strh	r3, [r7, #8]
 8009042:	4613      	mov	r3, r2
 8009044:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800904c:	b2db      	uxtb	r3, r3
 800904e:	2b20      	cmp	r3, #32
 8009050:	f040 80f9 	bne.w	8009246 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d002      	beq.n	8009060 <HAL_I2C_Mem_Write+0x34>
 800905a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800905c:	2b00      	cmp	r3, #0
 800905e:	d105      	bne.n	800906c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009066:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	e0ed      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009072:	2b01      	cmp	r3, #1
 8009074:	d101      	bne.n	800907a <HAL_I2C_Mem_Write+0x4e>
 8009076:	2302      	movs	r3, #2
 8009078:	e0e6      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2201      	movs	r2, #1
 800907e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009082:	f7fd f861 	bl	8006148 <HAL_GetTick>
 8009086:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	2319      	movs	r3, #25
 800908e:	2201      	movs	r2, #1
 8009090:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f000 f955 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d001      	beq.n	80090a4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	e0d1      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2221      	movs	r2, #33	@ 0x21
 80090a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2240      	movs	r2, #64	@ 0x40
 80090b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6a3a      	ldr	r2, [r7, #32]
 80090be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80090c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80090cc:	88f8      	ldrh	r0, [r7, #6]
 80090ce:	893a      	ldrh	r2, [r7, #8]
 80090d0:	8979      	ldrh	r1, [r7, #10]
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	9301      	str	r3, [sp, #4]
 80090d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d8:	9300      	str	r3, [sp, #0]
 80090da:	4603      	mov	r3, r0
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f000 f8b9 	bl	8009254 <I2C_RequestMemoryWrite>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d005      	beq.n	80090f4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	e0a9      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	2bff      	cmp	r3, #255	@ 0xff
 80090fc:	d90e      	bls.n	800911c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	22ff      	movs	r2, #255	@ 0xff
 8009102:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009108:	b2da      	uxtb	r2, r3
 800910a:	8979      	ldrh	r1, [r7, #10]
 800910c:	2300      	movs	r3, #0
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f000 fb65 	bl	80097e4 <I2C_TransferConfig>
 800911a:	e00f      	b.n	800913c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009120:	b29a      	uxth	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800912a:	b2da      	uxtb	r2, r3
 800912c:	8979      	ldrh	r1, [r7, #10]
 800912e:	2300      	movs	r3, #0
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 fb54 	bl	80097e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800913c:	697a      	ldr	r2, [r7, #20]
 800913e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	f000 f958 	bl	80093f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d001      	beq.n	8009150 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	e07b      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009154:	781a      	ldrb	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009178:	3b01      	subs	r3, #1
 800917a:	b29a      	uxth	r2, r3
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009184:	b29b      	uxth	r3, r3
 8009186:	2b00      	cmp	r3, #0
 8009188:	d034      	beq.n	80091f4 <HAL_I2C_Mem_Write+0x1c8>
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800918e:	2b00      	cmp	r3, #0
 8009190:	d130      	bne.n	80091f4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009198:	2200      	movs	r2, #0
 800919a:	2180      	movs	r1, #128	@ 0x80
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 f8d1 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d001      	beq.n	80091ac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	e04d      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	2bff      	cmp	r3, #255	@ 0xff
 80091b4:	d90e      	bls.n	80091d4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	22ff      	movs	r2, #255	@ 0xff
 80091ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091c0:	b2da      	uxtb	r2, r3
 80091c2:	8979      	ldrh	r1, [r7, #10]
 80091c4:	2300      	movs	r3, #0
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091cc:	68f8      	ldr	r0, [r7, #12]
 80091ce:	f000 fb09 	bl	80097e4 <I2C_TransferConfig>
 80091d2:	e00f      	b.n	80091f4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091d8:	b29a      	uxth	r2, r3
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091e2:	b2da      	uxtb	r2, r3
 80091e4:	8979      	ldrh	r1, [r7, #10]
 80091e6:	2300      	movs	r3, #0
 80091e8:	9300      	str	r3, [sp, #0]
 80091ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80091ee:	68f8      	ldr	r0, [r7, #12]
 80091f0:	f000 faf8 	bl	80097e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d19e      	bne.n	800913c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f000 f93e 	bl	8009484 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009208:	4603      	mov	r3, r0
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e01a      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2220      	movs	r2, #32
 8009218:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	6859      	ldr	r1, [r3, #4]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	4b0a      	ldr	r3, [pc, #40]	@ (8009250 <HAL_I2C_Mem_Write+0x224>)
 8009226:	400b      	ands	r3, r1
 8009228:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2220      	movs	r2, #32
 800922e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009242:	2300      	movs	r3, #0
 8009244:	e000      	b.n	8009248 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009246:	2302      	movs	r3, #2
  }
}
 8009248:	4618      	mov	r0, r3
 800924a:	3718      	adds	r7, #24
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	fe00e800 	.word	0xfe00e800

08009254 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af02      	add	r7, sp, #8
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	4608      	mov	r0, r1
 800925e:	4611      	mov	r1, r2
 8009260:	461a      	mov	r2, r3
 8009262:	4603      	mov	r3, r0
 8009264:	817b      	strh	r3, [r7, #10]
 8009266:	460b      	mov	r3, r1
 8009268:	813b      	strh	r3, [r7, #8]
 800926a:	4613      	mov	r3, r2
 800926c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800926e:	88fb      	ldrh	r3, [r7, #6]
 8009270:	b2da      	uxtb	r2, r3
 8009272:	8979      	ldrh	r1, [r7, #10]
 8009274:	4b20      	ldr	r3, [pc, #128]	@ (80092f8 <I2C_RequestMemoryWrite+0xa4>)
 8009276:	9300      	str	r3, [sp, #0]
 8009278:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800927c:	68f8      	ldr	r0, [r7, #12]
 800927e:	f000 fab1 	bl	80097e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009282:	69fa      	ldr	r2, [r7, #28]
 8009284:	69b9      	ldr	r1, [r7, #24]
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 f8b5 	bl	80093f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800928c:	4603      	mov	r3, r0
 800928e:	2b00      	cmp	r3, #0
 8009290:	d001      	beq.n	8009296 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e02c      	b.n	80092f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009296:	88fb      	ldrh	r3, [r7, #6]
 8009298:	2b01      	cmp	r3, #1
 800929a:	d105      	bne.n	80092a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800929c:	893b      	ldrh	r3, [r7, #8]
 800929e:	b2da      	uxtb	r2, r3
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80092a6:	e015      	b.n	80092d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80092a8:	893b      	ldrh	r3, [r7, #8]
 80092aa:	0a1b      	lsrs	r3, r3, #8
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092b6:	69fa      	ldr	r2, [r7, #28]
 80092b8:	69b9      	ldr	r1, [r7, #24]
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 f89b 	bl	80093f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e012      	b.n	80092f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80092ca:	893b      	ldrh	r3, [r7, #8]
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80092d4:	69fb      	ldr	r3, [r7, #28]
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	2200      	movs	r2, #0
 80092dc:	2180      	movs	r1, #128	@ 0x80
 80092de:	68f8      	ldr	r0, [r7, #12]
 80092e0:	f000 f830 	bl	8009344 <I2C_WaitOnFlagUntilTimeout>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d001      	beq.n	80092ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e000      	b.n	80092f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	80002000 	.word	0x80002000

080092fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	699b      	ldr	r3, [r3, #24]
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b02      	cmp	r3, #2
 8009310:	d103      	bne.n	800931a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2200      	movs	r2, #0
 8009318:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	f003 0301 	and.w	r3, r3, #1
 8009324:	2b01      	cmp	r3, #1
 8009326:	d007      	beq.n	8009338 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	699a      	ldr	r2, [r3, #24]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f042 0201 	orr.w	r2, r2, #1
 8009336:	619a      	str	r2, [r3, #24]
  }
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009354:	e03b      	b.n	80093ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009356:	69ba      	ldr	r2, [r7, #24]
 8009358:	6839      	ldr	r1, [r7, #0]
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f000 f962 	bl	8009624 <I2C_IsErrorOccurred>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d001      	beq.n	800936a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e041      	b.n	80093ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d02d      	beq.n	80093ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009372:	f7fc fee9 	bl	8006148 <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	429a      	cmp	r2, r3
 8009380:	d302      	bcc.n	8009388 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d122      	bne.n	80093ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	699a      	ldr	r2, [r3, #24]
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	4013      	ands	r3, r2
 8009392:	68ba      	ldr	r2, [r7, #8]
 8009394:	429a      	cmp	r2, r3
 8009396:	bf0c      	ite	eq
 8009398:	2301      	moveq	r3, #1
 800939a:	2300      	movne	r3, #0
 800939c:	b2db      	uxtb	r3, r3
 800939e:	461a      	mov	r2, r3
 80093a0:	79fb      	ldrb	r3, [r7, #7]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d113      	bne.n	80093ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093aa:	f043 0220 	orr.w	r2, r3, #32
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80093ca:	2301      	movs	r3, #1
 80093cc:	e00f      	b.n	80093ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	699a      	ldr	r2, [r3, #24]
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	4013      	ands	r3, r2
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	429a      	cmp	r2, r3
 80093dc:	bf0c      	ite	eq
 80093de:	2301      	moveq	r3, #1
 80093e0:	2300      	movne	r3, #0
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	461a      	mov	r2, r3
 80093e6:	79fb      	ldrb	r3, [r7, #7]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d0b4      	beq.n	8009356 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b084      	sub	sp, #16
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	60f8      	str	r0, [r7, #12]
 80093fe:	60b9      	str	r1, [r7, #8]
 8009400:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009402:	e033      	b.n	800946c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	68b9      	ldr	r1, [r7, #8]
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f000 f90b 	bl	8009624 <I2C_IsErrorOccurred>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d001      	beq.n	8009418 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	e031      	b.n	800947c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800941e:	d025      	beq.n	800946c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009420:	f7fc fe92 	bl	8006148 <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	429a      	cmp	r2, r3
 800942e:	d302      	bcc.n	8009436 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d11a      	bne.n	800946c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	699b      	ldr	r3, [r3, #24]
 800943c:	f003 0302 	and.w	r3, r3, #2
 8009440:	2b02      	cmp	r3, #2
 8009442:	d013      	beq.n	800946c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009448:	f043 0220 	orr.w	r2, r3, #32
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	e007      	b.n	800947c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	f003 0302 	and.w	r3, r3, #2
 8009476:	2b02      	cmp	r3, #2
 8009478:	d1c4      	bne.n	8009404 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	3710      	adds	r7, #16
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009490:	e02f      	b.n	80094f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	68b9      	ldr	r1, [r7, #8]
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f000 f8c4 	bl	8009624 <I2C_IsErrorOccurred>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d001      	beq.n	80094a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	e02d      	b.n	8009502 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094a6:	f7fc fe4f 	bl	8006148 <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d302      	bcc.n	80094bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d11a      	bne.n	80094f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	f003 0320 	and.w	r3, r3, #32
 80094c6:	2b20      	cmp	r3, #32
 80094c8:	d013      	beq.n	80094f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ce:	f043 0220 	orr.w	r2, r3, #32
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2220      	movs	r2, #32
 80094da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2200      	movs	r2, #0
 80094ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	e007      	b.n	8009502 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	699b      	ldr	r3, [r3, #24]
 80094f8:	f003 0320 	and.w	r3, r3, #32
 80094fc:	2b20      	cmp	r3, #32
 80094fe:	d1c8      	bne.n	8009492 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
	...

0800950c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009518:	2300      	movs	r3, #0
 800951a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800951c:	e071      	b.n	8009602 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	68b9      	ldr	r1, [r7, #8]
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f000 f87e 	bl	8009624 <I2C_IsErrorOccurred>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d001      	beq.n	8009532 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	f003 0320 	and.w	r3, r3, #32
 800953c:	2b20      	cmp	r3, #32
 800953e:	d13b      	bne.n	80095b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009540:	7dfb      	ldrb	r3, [r7, #23]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d138      	bne.n	80095b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b04      	cmp	r3, #4
 8009552:	d105      	bne.n	8009560 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009558:	2b00      	cmp	r3, #0
 800955a:	d001      	beq.n	8009560 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800955c:	2300      	movs	r3, #0
 800955e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	699b      	ldr	r3, [r3, #24]
 8009566:	f003 0310 	and.w	r3, r3, #16
 800956a:	2b10      	cmp	r3, #16
 800956c:	d121      	bne.n	80095b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2210      	movs	r2, #16
 8009574:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2204      	movs	r2, #4
 800957a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	2220      	movs	r2, #32
 8009582:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6859      	ldr	r1, [r3, #4]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	4b24      	ldr	r3, [pc, #144]	@ (8009620 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009590:	400b      	ands	r3, r1
 8009592:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	75fb      	strb	r3, [r7, #23]
 80095b0:	e002      	b.n	80095b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2200      	movs	r2, #0
 80095b6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80095b8:	f7fc fdc6 	bl	8006148 <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d302      	bcc.n	80095ce <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d119      	bne.n	8009602 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d116      	bne.n	8009602 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	699b      	ldr	r3, [r3, #24]
 80095da:	f003 0304 	and.w	r3, r3, #4
 80095de:	2b04      	cmp	r3, #4
 80095e0:	d00f      	beq.n	8009602 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095e6:	f043 0220 	orr.w	r2, r3, #32
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2220      	movs	r2, #32
 80095f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	699b      	ldr	r3, [r3, #24]
 8009608:	f003 0304 	and.w	r3, r3, #4
 800960c:	2b04      	cmp	r3, #4
 800960e:	d002      	beq.n	8009616 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009610:	7dfb      	ldrb	r3, [r7, #23]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d083      	beq.n	800951e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009616:	7dfb      	ldrb	r3, [r7, #23]
}
 8009618:	4618      	mov	r0, r3
 800961a:	3718      	adds	r7, #24
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	fe00e800 	.word	0xfe00e800

08009624 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b08a      	sub	sp, #40	@ 0x28
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009630:	2300      	movs	r3, #0
 8009632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	f003 0310 	and.w	r3, r3, #16
 800964c:	2b00      	cmp	r3, #0
 800964e:	d068      	beq.n	8009722 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	2210      	movs	r2, #16
 8009656:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009658:	e049      	b.n	80096ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009660:	d045      	beq.n	80096ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009662:	f7fc fd71 	bl	8006148 <HAL_GetTick>
 8009666:	4602      	mov	r2, r0
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	1ad3      	subs	r3, r2, r3
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	429a      	cmp	r2, r3
 8009670:	d302      	bcc.n	8009678 <I2C_IsErrorOccurred+0x54>
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d13a      	bne.n	80096ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009682:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800968a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800969a:	d121      	bne.n	80096e0 <I2C_IsErrorOccurred+0xbc>
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096a2:	d01d      	beq.n	80096e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80096a4:	7cfb      	ldrb	r3, [r7, #19]
 80096a6:	2b20      	cmp	r3, #32
 80096a8:	d01a      	beq.n	80096e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	685a      	ldr	r2, [r3, #4]
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80096b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80096ba:	f7fc fd45 	bl	8006148 <HAL_GetTick>
 80096be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096c0:	e00e      	b.n	80096e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80096c2:	f7fc fd41 	bl	8006148 <HAL_GetTick>
 80096c6:	4602      	mov	r2, r0
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	2b19      	cmp	r3, #25
 80096ce:	d907      	bls.n	80096e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80096d0:	6a3b      	ldr	r3, [r7, #32]
 80096d2:	f043 0320 	orr.w	r3, r3, #32
 80096d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80096de:	e006      	b.n	80096ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	699b      	ldr	r3, [r3, #24]
 80096e6:	f003 0320 	and.w	r3, r3, #32
 80096ea:	2b20      	cmp	r3, #32
 80096ec:	d1e9      	bne.n	80096c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	699b      	ldr	r3, [r3, #24]
 80096f4:	f003 0320 	and.w	r3, r3, #32
 80096f8:	2b20      	cmp	r3, #32
 80096fa:	d003      	beq.n	8009704 <I2C_IsErrorOccurred+0xe0>
 80096fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009700:	2b00      	cmp	r3, #0
 8009702:	d0aa      	beq.n	800965a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009704:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009708:	2b00      	cmp	r3, #0
 800970a:	d103      	bne.n	8009714 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2220      	movs	r2, #32
 8009712:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009714:	6a3b      	ldr	r3, [r7, #32]
 8009716:	f043 0304 	orr.w	r3, r3, #4
 800971a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800971c:	2301      	movs	r3, #1
 800971e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	699b      	ldr	r3, [r3, #24]
 8009728:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00b      	beq.n	800974c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	f043 0301 	orr.w	r3, r3, #1
 800973a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009744:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00b      	beq.n	800976e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	f043 0308 	orr.w	r3, r3, #8
 800975c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009766:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00b      	beq.n	8009790 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009778:	6a3b      	ldr	r3, [r7, #32]
 800977a:	f043 0302 	orr.w	r3, r3, #2
 800977e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009788:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009794:	2b00      	cmp	r3, #0
 8009796:	d01c      	beq.n	80097d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f7ff fdaf 	bl	80092fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	6859      	ldr	r1, [r3, #4]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	4b0d      	ldr	r3, [pc, #52]	@ (80097e0 <I2C_IsErrorOccurred+0x1bc>)
 80097aa:	400b      	ands	r3, r1
 80097ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097b2:	6a3b      	ldr	r3, [r7, #32]
 80097b4:	431a      	orrs	r2, r3
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2220      	movs	r2, #32
 80097be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80097d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3728      	adds	r7, #40	@ 0x28
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
 80097de:	bf00      	nop
 80097e0:	fe00e800 	.word	0xfe00e800

080097e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b087      	sub	sp, #28
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	607b      	str	r3, [r7, #4]
 80097ee:	460b      	mov	r3, r1
 80097f0:	817b      	strh	r3, [r7, #10]
 80097f2:	4613      	mov	r3, r2
 80097f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80097f6:	897b      	ldrh	r3, [r7, #10]
 80097f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80097fc:	7a7b      	ldrb	r3, [r7, #9]
 80097fe:	041b      	lsls	r3, r3, #16
 8009800:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009804:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	4313      	orrs	r3, r2
 800980e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009812:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	685a      	ldr	r2, [r3, #4]
 800981a:	6a3b      	ldr	r3, [r7, #32]
 800981c:	0d5b      	lsrs	r3, r3, #21
 800981e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009822:	4b08      	ldr	r3, [pc, #32]	@ (8009844 <I2C_TransferConfig+0x60>)
 8009824:	430b      	orrs	r3, r1
 8009826:	43db      	mvns	r3, r3
 8009828:	ea02 0103 	and.w	r1, r2, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	430a      	orrs	r2, r1
 8009834:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009836:	bf00      	nop
 8009838:	371c      	adds	r7, #28
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop
 8009844:	03ff63ff 	.word	0x03ff63ff

08009848 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009858:	b2db      	uxtb	r3, r3
 800985a:	2b20      	cmp	r3, #32
 800985c:	d138      	bne.n	80098d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009864:	2b01      	cmp	r3, #1
 8009866:	d101      	bne.n	800986c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009868:	2302      	movs	r3, #2
 800986a:	e032      	b.n	80098d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2224      	movs	r2, #36	@ 0x24
 8009878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f022 0201 	bic.w	r2, r2, #1
 800988a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800989a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6819      	ldr	r1, [r3, #0]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	683a      	ldr	r2, [r7, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f042 0201 	orr.w	r2, r2, #1
 80098ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2220      	movs	r2, #32
 80098c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	e000      	b.n	80098d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80098d0:	2302      	movs	r3, #2
  }
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	370c      	adds	r7, #12
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80098de:	b480      	push	{r7}
 80098e0:	b085      	sub	sp, #20
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
 80098e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098ee:	b2db      	uxtb	r3, r3
 80098f0:	2b20      	cmp	r3, #32
 80098f2:	d139      	bne.n	8009968 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d101      	bne.n	8009902 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80098fe:	2302      	movs	r3, #2
 8009900:	e033      	b.n	800996a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2201      	movs	r2, #1
 8009906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2224      	movs	r2, #36	@ 0x24
 800990e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f022 0201 	bic.w	r2, r2, #1
 8009920:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009930:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	021b      	lsls	r3, r3, #8
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	4313      	orrs	r3, r2
 800993a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	68fa      	ldr	r2, [r7, #12]
 8009942:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0201 	orr.w	r2, r2, #1
 8009952:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2220      	movs	r2, #32
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009964:	2300      	movs	r3, #0
 8009966:	e000      	b.n	800996a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009968:	2302      	movs	r3, #2
  }
}
 800996a:	4618      	mov	r0, r3
 800996c:	3714      	adds	r7, #20
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b084      	sub	sp, #16
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d101      	bne.n	8009988 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009984:	2301      	movs	r3, #1
 8009986:	e0c0      	b.n	8009b0a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800998e:	b2db      	uxtb	r3, r3
 8009990:	2b00      	cmp	r3, #0
 8009992:	d106      	bne.n	80099a2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f008 f827 	bl	80119f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2203      	movs	r2, #3
 80099a6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4618      	mov	r0, r3
 80099b0:	f004 fa87 	bl	800dec2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80099b4:	2300      	movs	r3, #0
 80099b6:	73fb      	strb	r3, [r7, #15]
 80099b8:	e03e      	b.n	8009a38 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80099ba:	7bfa      	ldrb	r2, [r7, #15]
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	4613      	mov	r3, r2
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	4413      	add	r3, r2
 80099c4:	00db      	lsls	r3, r3, #3
 80099c6:	440b      	add	r3, r1
 80099c8:	3311      	adds	r3, #17
 80099ca:	2201      	movs	r2, #1
 80099cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80099ce:	7bfa      	ldrb	r2, [r7, #15]
 80099d0:	6879      	ldr	r1, [r7, #4]
 80099d2:	4613      	mov	r3, r2
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	4413      	add	r3, r2
 80099d8:	00db      	lsls	r3, r3, #3
 80099da:	440b      	add	r3, r1
 80099dc:	3310      	adds	r3, #16
 80099de:	7bfa      	ldrb	r2, [r7, #15]
 80099e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80099e2:	7bfa      	ldrb	r2, [r7, #15]
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	4613      	mov	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	00db      	lsls	r3, r3, #3
 80099ee:	440b      	add	r3, r1
 80099f0:	3313      	adds	r3, #19
 80099f2:	2200      	movs	r2, #0
 80099f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80099f6:	7bfa      	ldrb	r2, [r7, #15]
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	4613      	mov	r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4413      	add	r3, r2
 8009a00:	00db      	lsls	r3, r3, #3
 8009a02:	440b      	add	r3, r1
 8009a04:	3320      	adds	r3, #32
 8009a06:	2200      	movs	r2, #0
 8009a08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009a0a:	7bfa      	ldrb	r2, [r7, #15]
 8009a0c:	6879      	ldr	r1, [r7, #4]
 8009a0e:	4613      	mov	r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	4413      	add	r3, r2
 8009a14:	00db      	lsls	r3, r3, #3
 8009a16:	440b      	add	r3, r1
 8009a18:	3324      	adds	r3, #36	@ 0x24
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009a1e:	7bfb      	ldrb	r3, [r7, #15]
 8009a20:	6879      	ldr	r1, [r7, #4]
 8009a22:	1c5a      	adds	r2, r3, #1
 8009a24:	4613      	mov	r3, r2
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	4413      	add	r3, r2
 8009a2a:	00db      	lsls	r3, r3, #3
 8009a2c:	440b      	add	r3, r1
 8009a2e:	2200      	movs	r2, #0
 8009a30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a32:	7bfb      	ldrb	r3, [r7, #15]
 8009a34:	3301      	adds	r3, #1
 8009a36:	73fb      	strb	r3, [r7, #15]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	791b      	ldrb	r3, [r3, #4]
 8009a3c:	7bfa      	ldrb	r2, [r7, #15]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d3bb      	bcc.n	80099ba <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a42:	2300      	movs	r3, #0
 8009a44:	73fb      	strb	r3, [r7, #15]
 8009a46:	e044      	b.n	8009ad2 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009a48:	7bfa      	ldrb	r2, [r7, #15]
 8009a4a:	6879      	ldr	r1, [r7, #4]
 8009a4c:	4613      	mov	r3, r2
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	4413      	add	r3, r2
 8009a52:	00db      	lsls	r3, r3, #3
 8009a54:	440b      	add	r3, r1
 8009a56:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009a5e:	7bfa      	ldrb	r2, [r7, #15]
 8009a60:	6879      	ldr	r1, [r7, #4]
 8009a62:	4613      	mov	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4413      	add	r3, r2
 8009a68:	00db      	lsls	r3, r3, #3
 8009a6a:	440b      	add	r3, r1
 8009a6c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a70:	7bfa      	ldrb	r2, [r7, #15]
 8009a72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009a74:	7bfa      	ldrb	r2, [r7, #15]
 8009a76:	6879      	ldr	r1, [r7, #4]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	00db      	lsls	r3, r3, #3
 8009a80:	440b      	add	r3, r1
 8009a82:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009a86:	2200      	movs	r2, #0
 8009a88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009a8a:	7bfa      	ldrb	r2, [r7, #15]
 8009a8c:	6879      	ldr	r1, [r7, #4]
 8009a8e:	4613      	mov	r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	4413      	add	r3, r2
 8009a94:	00db      	lsls	r3, r3, #3
 8009a96:	440b      	add	r3, r1
 8009a98:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009aa0:	7bfa      	ldrb	r2, [r7, #15]
 8009aa2:	6879      	ldr	r1, [r7, #4]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	009b      	lsls	r3, r3, #2
 8009aa8:	4413      	add	r3, r2
 8009aaa:	00db      	lsls	r3, r3, #3
 8009aac:	440b      	add	r3, r1
 8009aae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009ab6:	7bfa      	ldrb	r2, [r7, #15]
 8009ab8:	6879      	ldr	r1, [r7, #4]
 8009aba:	4613      	mov	r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4413      	add	r3, r2
 8009ac0:	00db      	lsls	r3, r3, #3
 8009ac2:	440b      	add	r3, r1
 8009ac4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009ac8:	2200      	movs	r2, #0
 8009aca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009acc:	7bfb      	ldrb	r3, [r7, #15]
 8009ace:	3301      	adds	r3, #1
 8009ad0:	73fb      	strb	r3, [r7, #15]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	791b      	ldrb	r3, [r3, #4]
 8009ad6:	7bfa      	ldrb	r2, [r7, #15]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d3b5      	bcc.n	8009a48 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	3304      	adds	r3, #4
 8009ae4:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009ae8:	f004 fa06 	bl	800def8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	7a9b      	ldrb	r3, [r3, #10]
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d102      	bne.n	8009b08 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f001 fc0e 	bl	800b324 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3710      	adds	r7, #16
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009b12:	b580      	push	{r7, lr}
 8009b14:	b082      	sub	sp, #8
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d101      	bne.n	8009b28 <HAL_PCD_Start+0x16>
 8009b24:	2302      	movs	r3, #2
 8009b26:	e012      	b.n	8009b4e <HAL_PCD_Start+0x3c>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f004 f9ad 	bl	800de94 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f005 ff8a 	bl	800fa58 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b084      	sub	sp, #16
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4618      	mov	r0, r3
 8009b64:	f005 ff8f 	bl	800fa86 <USB_ReadInterrupts>
 8009b68:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d003      	beq.n	8009b7c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 fb06 	bl	800a186 <PCD_EP_ISR_Handler>

    return;
 8009b7a:	e110      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d013      	beq.n	8009bae <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009b8e:	b29a      	uxth	r2, r3
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b98:	b292      	uxth	r2, r2
 8009b9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f007 ffb7 	bl	8011b12 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 f8fc 	bl	8009da4 <HAL_PCD_SetAddress>

    return;
 8009bac:	e0f7      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00c      	beq.n	8009bd2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009bca:	b292      	uxth	r2, r2
 8009bcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009bd0:	e0e5      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00c      	beq.n	8009bf6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009be4:	b29a      	uxth	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009bee:	b292      	uxth	r2, r2
 8009bf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009bf4:	e0d3      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d034      	beq.n	8009c6a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f022 0204 	bic.w	r2, r2, #4
 8009c12:	b292      	uxth	r2, r2
 8009c14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f022 0208 	bic.w	r2, r2, #8
 8009c2a:	b292      	uxth	r2, r2
 8009c2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d107      	bne.n	8009c4a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009c42:	2100      	movs	r1, #0
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f008 f957 	bl	8011ef8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f007 ff9a 	bl	8011b84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c58:	b29a      	uxth	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c62:	b292      	uxth	r2, r2
 8009c64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009c68:	e099      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d027      	beq.n	8009cc4 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f042 0208 	orr.w	r2, r2, #8
 8009c86:	b292      	uxth	r2, r2
 8009c88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009c9e:	b292      	uxth	r2, r2
 8009ca0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cac:	b29a      	uxth	r2, r3
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f042 0204 	orr.w	r2, r2, #4
 8009cb6:	b292      	uxth	r2, r2
 8009cb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f007 ff47 	bl	8011b50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009cc2:	e06c      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d040      	beq.n	8009d50 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009ce0:	b292      	uxth	r2, r2
 8009ce2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d12b      	bne.n	8009d48 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cf8:	b29a      	uxth	r2, r3
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f042 0204 	orr.w	r2, r2, #4
 8009d02:	b292      	uxth	r2, r2
 8009d04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f042 0208 	orr.w	r2, r2, #8
 8009d1a:	b292      	uxth	r2, r2
 8009d1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	089b      	lsrs	r3, r3, #2
 8009d34:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009d3e:	2101      	movs	r1, #1
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f008 f8d9 	bl	8011ef8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009d46:	e02a      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f007 ff01 	bl	8011b50 <HAL_PCD_SuspendCallback>
    return;
 8009d4e:	e026      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00f      	beq.n	8009d7a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d62:	b29a      	uxth	r2, r3
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009d6c:	b292      	uxth	r2, r2
 8009d6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f007 febf 	bl	8011af6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009d78:	e011      	b.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d00c      	beq.n	8009d9e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d96:	b292      	uxth	r2, r2
 8009d98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d9c:	bf00      	nop
  }
}
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	460b      	mov	r3, r1
 8009dae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d101      	bne.n	8009dbe <HAL_PCD_SetAddress+0x1a>
 8009dba:	2302      	movs	r3, #2
 8009dbc:	e012      	b.n	8009de4 <HAL_PCD_SetAddress+0x40>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	78fa      	ldrb	r2, [r7, #3]
 8009dca:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	78fa      	ldrb	r2, [r7, #3]
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f005 fe2b 	bl	800fa30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009de2:	2300      	movs	r3, #0
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3708      	adds	r7, #8
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	4608      	mov	r0, r1
 8009df6:	4611      	mov	r1, r2
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	70fb      	strb	r3, [r7, #3]
 8009dfe:	460b      	mov	r3, r1
 8009e00:	803b      	strh	r3, [r7, #0]
 8009e02:	4613      	mov	r3, r2
 8009e04:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009e06:	2300      	movs	r3, #0
 8009e08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009e0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	da0e      	bge.n	8009e30 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e12:	78fb      	ldrb	r3, [r7, #3]
 8009e14:	f003 0207 	and.w	r2, r3, #7
 8009e18:	4613      	mov	r3, r2
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	4413      	add	r3, r2
 8009e1e:	00db      	lsls	r3, r3, #3
 8009e20:	3310      	adds	r3, #16
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	4413      	add	r3, r2
 8009e26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	705a      	strb	r2, [r3, #1]
 8009e2e:	e00e      	b.n	8009e4e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e30:	78fb      	ldrb	r3, [r7, #3]
 8009e32:	f003 0207 	and.w	r2, r3, #7
 8009e36:	4613      	mov	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	4413      	add	r3, r2
 8009e3c:	00db      	lsls	r3, r3, #3
 8009e3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	4413      	add	r3, r2
 8009e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009e4e:	78fb      	ldrb	r3, [r7, #3]
 8009e50:	f003 0307 	and.w	r3, r3, #7
 8009e54:	b2da      	uxtb	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009e5a:	883b      	ldrh	r3, [r7, #0]
 8009e5c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	78ba      	ldrb	r2, [r7, #2]
 8009e68:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009e6a:	78bb      	ldrb	r3, [r7, #2]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d102      	bne.n	8009e76 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2200      	movs	r2, #0
 8009e74:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d101      	bne.n	8009e84 <HAL_PCD_EP_Open+0x98>
 8009e80:	2302      	movs	r3, #2
 8009e82:	e00e      	b.n	8009ea2 <HAL_PCD_EP_Open+0xb6>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	68f9      	ldr	r1, [r7, #12]
 8009e92:	4618      	mov	r0, r3
 8009e94:	f004 f84e 	bl	800df34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3710      	adds	r7, #16
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}

08009eaa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009eaa:	b580      	push	{r7, lr}
 8009eac:	b084      	sub	sp, #16
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009eb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	da0e      	bge.n	8009edc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ebe:	78fb      	ldrb	r3, [r7, #3]
 8009ec0:	f003 0207 	and.w	r2, r3, #7
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	00db      	lsls	r3, r3, #3
 8009ecc:	3310      	adds	r3, #16
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	705a      	strb	r2, [r3, #1]
 8009eda:	e00e      	b.n	8009efa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009edc:	78fb      	ldrb	r3, [r7, #3]
 8009ede:	f003 0207 	and.w	r2, r3, #7
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	4413      	add	r3, r2
 8009ee8:	00db      	lsls	r3, r3, #3
 8009eea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009efa:	78fb      	ldrb	r3, [r7, #3]
 8009efc:	f003 0307 	and.w	r3, r3, #7
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d101      	bne.n	8009f14 <HAL_PCD_EP_Close+0x6a>
 8009f10:	2302      	movs	r3, #2
 8009f12:	e00e      	b.n	8009f32 <HAL_PCD_EP_Close+0x88>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68f9      	ldr	r1, [r7, #12]
 8009f22:	4618      	mov	r0, r3
 8009f24:	f004 fcee 	bl	800e904 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3710      	adds	r7, #16
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b086      	sub	sp, #24
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	60f8      	str	r0, [r7, #12]
 8009f42:	607a      	str	r2, [r7, #4]
 8009f44:	603b      	str	r3, [r7, #0]
 8009f46:	460b      	mov	r3, r1
 8009f48:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f4a:	7afb      	ldrb	r3, [r7, #11]
 8009f4c:	f003 0207 	and.w	r2, r3, #7
 8009f50:	4613      	mov	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	00db      	lsls	r3, r3, #3
 8009f58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	4413      	add	r3, r2
 8009f60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	2200      	movs	r2, #0
 8009f72:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	2200      	movs	r2, #0
 8009f78:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f7a:	7afb      	ldrb	r3, [r7, #11]
 8009f7c:	f003 0307 	and.w	r3, r3, #7
 8009f80:	b2da      	uxtb	r2, r3
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6979      	ldr	r1, [r7, #20]
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	f004 fea6 	bl	800ecde <USB_EPStartXfer>

  return HAL_OK;
 8009f92:	2300      	movs	r3, #0
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3718      	adds	r7, #24
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009fa8:	78fb      	ldrb	r3, [r7, #3]
 8009faa:	f003 0207 	and.w	r2, r3, #7
 8009fae:	6879      	ldr	r1, [r7, #4]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	4413      	add	r3, r2
 8009fb6:	00db      	lsls	r3, r3, #3
 8009fb8:	440b      	add	r3, r1
 8009fba:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009fbe:	681b      	ldr	r3, [r3, #0]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	607a      	str	r2, [r7, #4]
 8009fd6:	603b      	str	r3, [r7, #0]
 8009fd8:	460b      	mov	r3, r1
 8009fda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fdc:	7afb      	ldrb	r3, [r7, #11]
 8009fde:	f003 0207 	and.w	r2, r3, #7
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	4413      	add	r3, r2
 8009fe8:	00db      	lsls	r3, r3, #3
 8009fea:	3310      	adds	r3, #16
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	4413      	add	r3, r2
 8009ff0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	687a      	ldr	r2, [r7, #4]
 8009ff6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	2201      	movs	r2, #1
 800a002:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	683a      	ldr	r2, [r7, #0]
 800a00a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	2200      	movs	r2, #0
 800a010:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2201      	movs	r2, #1
 800a016:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a018:	7afb      	ldrb	r3, [r7, #11]
 800a01a:	f003 0307 	and.w	r3, r3, #7
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	6979      	ldr	r1, [r7, #20]
 800a02a:	4618      	mov	r0, r3
 800a02c:	f004 fe57 	bl	800ecde <USB_EPStartXfer>

  return HAL_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3718      	adds	r7, #24
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}

0800a03a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a03a:	b580      	push	{r7, lr}
 800a03c:	b084      	sub	sp, #16
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	460b      	mov	r3, r1
 800a044:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a046:	78fb      	ldrb	r3, [r7, #3]
 800a048:	f003 0307 	and.w	r3, r3, #7
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	7912      	ldrb	r2, [r2, #4]
 800a050:	4293      	cmp	r3, r2
 800a052:	d901      	bls.n	800a058 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e03e      	b.n	800a0d6 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a058:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	da0e      	bge.n	800a07e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a060:	78fb      	ldrb	r3, [r7, #3]
 800a062:	f003 0207 	and.w	r2, r3, #7
 800a066:	4613      	mov	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4413      	add	r3, r2
 800a06c:	00db      	lsls	r3, r3, #3
 800a06e:	3310      	adds	r3, #16
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	4413      	add	r3, r2
 800a074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2201      	movs	r2, #1
 800a07a:	705a      	strb	r2, [r3, #1]
 800a07c:	e00c      	b.n	800a098 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a07e:	78fa      	ldrb	r2, [r7, #3]
 800a080:	4613      	mov	r3, r2
 800a082:	009b      	lsls	r3, r3, #2
 800a084:	4413      	add	r3, r2
 800a086:	00db      	lsls	r3, r3, #3
 800a088:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	4413      	add	r3, r2
 800a090:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2200      	movs	r2, #0
 800a096:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2201      	movs	r2, #1
 800a09c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a09e:	78fb      	ldrb	r3, [r7, #3]
 800a0a0:	f003 0307 	and.w	r3, r3, #7
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d101      	bne.n	800a0b8 <HAL_PCD_EP_SetStall+0x7e>
 800a0b4:	2302      	movs	r3, #2
 800a0b6:	e00e      	b.n	800a0d6 <HAL_PCD_EP_SetStall+0x9c>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68f9      	ldr	r1, [r7, #12]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f005 fbb8 	bl	800f83c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b084      	sub	sp, #16
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a0ea:	78fb      	ldrb	r3, [r7, #3]
 800a0ec:	f003 030f 	and.w	r3, r3, #15
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	7912      	ldrb	r2, [r2, #4]
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d901      	bls.n	800a0fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e040      	b.n	800a17e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a0fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a100:	2b00      	cmp	r3, #0
 800a102:	da0e      	bge.n	800a122 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a104:	78fb      	ldrb	r3, [r7, #3]
 800a106:	f003 0207 	and.w	r2, r3, #7
 800a10a:	4613      	mov	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	4413      	add	r3, r2
 800a110:	00db      	lsls	r3, r3, #3
 800a112:	3310      	adds	r3, #16
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	4413      	add	r3, r2
 800a118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2201      	movs	r2, #1
 800a11e:	705a      	strb	r2, [r3, #1]
 800a120:	e00e      	b.n	800a140 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a122:	78fb      	ldrb	r3, [r7, #3]
 800a124:	f003 0207 	and.w	r2, r3, #7
 800a128:	4613      	mov	r3, r2
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	4413      	add	r3, r2
 800a12e:	00db      	lsls	r3, r3, #3
 800a130:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	4413      	add	r3, r2
 800a138:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2200      	movs	r2, #0
 800a13e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a146:	78fb      	ldrb	r3, [r7, #3]
 800a148:	f003 0307 	and.w	r3, r3, #7
 800a14c:	b2da      	uxtb	r2, r3
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d101      	bne.n	800a160 <HAL_PCD_EP_ClrStall+0x82>
 800a15c:	2302      	movs	r3, #2
 800a15e:	e00e      	b.n	800a17e <HAL_PCD_EP_ClrStall+0xa0>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	68f9      	ldr	r1, [r7, #12]
 800a16e:	4618      	mov	r0, r3
 800a170:	f005 fbb5 	bl	800f8de <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3710      	adds	r7, #16
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}

0800a186 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a186:	b580      	push	{r7, lr}
 800a188:	b092      	sub	sp, #72	@ 0x48
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a18e:	e333      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a198:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a19a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	f003 030f 	and.w	r3, r3, #15
 800a1a2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a1a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	f040 8108 	bne.w	800a3c0 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a1b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a1b2:	f003 0310 	and.w	r3, r3, #16
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d14c      	bne.n	800a254 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	881b      	ldrh	r3, [r3, #0]
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a1c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1ca:	813b      	strh	r3, [r7, #8]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	893b      	ldrh	r3, [r7, #8]
 800a1d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	3310      	adds	r3, #16
 800a1e2:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	00db      	lsls	r3, r3, #3
 800a1f6:	4413      	add	r3, r2
 800a1f8:	687a      	ldr	r2, [r7, #4]
 800a1fa:	6812      	ldr	r2, [r2, #0]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a202:	881b      	ldrh	r3, [r3, #0]
 800a204:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a20a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a20c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a20e:	695a      	ldr	r2, [r3, #20]
 800a210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a212:	69db      	ldr	r3, [r3, #28]
 800a214:	441a      	add	r2, r3
 800a216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a218:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a21a:	2100      	movs	r1, #0
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f007 fc50 	bl	8011ac2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	7b1b      	ldrb	r3, [r3, #12]
 800a226:	b2db      	uxtb	r3, r3
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f000 82e5 	beq.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
 800a22e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a230:	699b      	ldr	r3, [r3, #24]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f040 82e0 	bne.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	7b1b      	ldrb	r3, [r3, #12]
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a242:	b2da      	uxtb	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	731a      	strb	r2, [r3, #12]
 800a252:	e2d1      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a25a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	881b      	ldrh	r3, [r3, #0]
 800a262:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a264:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a266:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d032      	beq.n	800a2d4 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a276:	b29b      	uxth	r3, r3
 800a278:	461a      	mov	r2, r3
 800a27a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	00db      	lsls	r3, r3, #3
 800a280:	4413      	add	r3, r2
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	6812      	ldr	r2, [r2, #0]
 800a286:	4413      	add	r3, r2
 800a288:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a28c:	881b      	ldrh	r3, [r3, #0]
 800a28e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a294:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6818      	ldr	r0, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a2a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2a2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a2a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2a6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	f005 fc3f 	bl	800fb2c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	881b      	ldrh	r3, [r3, #0]
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	817b      	strh	r3, [r7, #10]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	897a      	ldrh	r2, [r7, #10]
 800a2c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a2c8:	b292      	uxth	r2, r2
 800a2ca:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f007 fbcb 	bl	8011a68 <HAL_PCD_SetupStageCallback>
 800a2d2:	e291      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a2d4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f280 828d 	bge.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	881b      	ldrh	r3, [r3, #0]
 800a2e4:	b29a      	uxth	r2, r3
 800a2e6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	81fb      	strh	r3, [r7, #14]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	89fa      	ldrh	r2, [r7, #14]
 800a2f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a2f8:	b292      	uxth	r2, r2
 800a2fa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a304:	b29b      	uxth	r3, r3
 800a306:	461a      	mov	r2, r3
 800a308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	00db      	lsls	r3, r3, #3
 800a30e:	4413      	add	r3, r2
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	6812      	ldr	r2, [r2, #0]
 800a314:	4413      	add	r3, r2
 800a316:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a31a:	881b      	ldrh	r3, [r3, #0]
 800a31c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a322:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a326:	69db      	ldr	r3, [r3, #28]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d019      	beq.n	800a360 <PCD_EP_ISR_Handler+0x1da>
 800a32c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a32e:	695b      	ldr	r3, [r3, #20]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d015      	beq.n	800a360 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6818      	ldr	r0, [r3, #0]
 800a338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a33a:	6959      	ldr	r1, [r3, #20]
 800a33c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a33e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a342:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a344:	b29b      	uxth	r3, r3
 800a346:	f005 fbf1 	bl	800fb2c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a34a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a34c:	695a      	ldr	r2, [r3, #20]
 800a34e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a350:	69db      	ldr	r3, [r3, #28]
 800a352:	441a      	add	r2, r3
 800a354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a356:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a358:	2100      	movs	r1, #0
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f007 fb96 	bl	8011a8c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	881b      	ldrh	r3, [r3, #0]
 800a366:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a368:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a36a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a36e:	2b00      	cmp	r3, #0
 800a370:	f040 8242 	bne.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
 800a374:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a376:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a37a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a37e:	f000 823b 	beq.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	881b      	ldrh	r3, [r3, #0]
 800a388:	b29b      	uxth	r3, r3
 800a38a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a38e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a392:	81bb      	strh	r3, [r7, #12]
 800a394:	89bb      	ldrh	r3, [r7, #12]
 800a396:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a39a:	81bb      	strh	r3, [r7, #12]
 800a39c:	89bb      	ldrh	r3, [r7, #12]
 800a39e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a3a2:	81bb      	strh	r3, [r7, #12]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	89bb      	ldrh	r3, [r7, #12]
 800a3aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ba:	b29b      	uxth	r3, r3
 800a3bc:	8013      	strh	r3, [r2, #0]
 800a3be:	e21b      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	4413      	add	r3, r2
 800a3ce:	881b      	ldrh	r3, [r3, #0]
 800a3d0:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a3d2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f280 80f1 	bge.w	800a5be <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	4413      	add	r3, r2
 800a3ea:	881b      	ldrh	r3, [r3, #0]
 800a3ec:	b29a      	uxth	r2, r3
 800a3ee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a3f2:	4013      	ands	r3, r2
 800a3f4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4413      	add	r3, r2
 800a404:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a406:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a40a:	b292      	uxth	r2, r2
 800a40c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a40e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a412:	4613      	mov	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	00db      	lsls	r3, r3, #3
 800a41a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	4413      	add	r3, r2
 800a422:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a426:	7b1b      	ldrb	r3, [r3, #12]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d123      	bne.n	800a474 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a434:	b29b      	uxth	r3, r3
 800a436:	461a      	mov	r2, r3
 800a438:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a43a:	781b      	ldrb	r3, [r3, #0]
 800a43c:	00db      	lsls	r3, r3, #3
 800a43e:	4413      	add	r3, r2
 800a440:	687a      	ldr	r2, [r7, #4]
 800a442:	6812      	ldr	r2, [r2, #0]
 800a444:	4413      	add	r3, r2
 800a446:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a44a:	881b      	ldrh	r3, [r3, #0]
 800a44c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a450:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a454:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a458:	2b00      	cmp	r3, #0
 800a45a:	f000 808b 	beq.w	800a574 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6818      	ldr	r0, [r3, #0]
 800a462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a464:	6959      	ldr	r1, [r3, #20]
 800a466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a468:	88da      	ldrh	r2, [r3, #6]
 800a46a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a46e:	f005 fb5d 	bl	800fb2c <USB_ReadPMA>
 800a472:	e07f      	b.n	800a574 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a476:	78db      	ldrb	r3, [r3, #3]
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d109      	bne.n	800a490 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a47c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a47e:	461a      	mov	r2, r3
 800a480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 f9c6 	bl	800a814 <HAL_PCD_EP_DB_Receive>
 800a488:	4603      	mov	r3, r0
 800a48a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a48e:	e071      	b.n	800a574 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	461a      	mov	r2, r3
 800a496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	4413      	add	r3, r2
 800a49e:	881b      	ldrh	r3, [r3, #0]
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	441a      	add	r2, r3
 800a4ba:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a4bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4cc:	b29b      	uxth	r3, r3
 800a4ce:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	4413      	add	r3, r2
 800a4de:	881b      	ldrh	r3, [r3, #0]
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d022      	beq.n	800a530 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	4413      	add	r3, r2
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	6812      	ldr	r2, [r2, #0]
 800a502:	4413      	add	r3, r2
 800a504:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a50e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a512:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a516:	2b00      	cmp	r3, #0
 800a518:	d02c      	beq.n	800a574 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6818      	ldr	r0, [r3, #0]
 800a51e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a520:	6959      	ldr	r1, [r3, #20]
 800a522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a524:	891a      	ldrh	r2, [r3, #8]
 800a526:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a52a:	f005 faff 	bl	800fb2c <USB_ReadPMA>
 800a52e:	e021      	b.n	800a574 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a538:	b29b      	uxth	r3, r3
 800a53a:	461a      	mov	r2, r3
 800a53c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	00db      	lsls	r3, r3, #3
 800a542:	4413      	add	r3, r2
 800a544:	687a      	ldr	r2, [r7, #4]
 800a546:	6812      	ldr	r2, [r2, #0]
 800a548:	4413      	add	r3, r2
 800a54a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a54e:	881b      	ldrh	r3, [r3, #0]
 800a550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a554:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a558:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d009      	beq.n	800a574 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6818      	ldr	r0, [r3, #0]
 800a564:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a566:	6959      	ldr	r1, [r3, #20]
 800a568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a56a:	895a      	ldrh	r2, [r3, #10]
 800a56c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a570:	f005 fadc 	bl	800fb2c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a574:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a576:	69da      	ldr	r2, [r3, #28]
 800a578:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a57c:	441a      	add	r2, r3
 800a57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a580:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a584:	695a      	ldr	r2, [r3, #20]
 800a586:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a58a:	441a      	add	r2, r3
 800a58c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a58e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a592:	699b      	ldr	r3, [r3, #24]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d005      	beq.n	800a5a4 <PCD_EP_ISR_Handler+0x41e>
 800a598:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a59c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a59e:	691b      	ldr	r3, [r3, #16]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d206      	bcs.n	800a5b2 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a5a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f007 fa6e 	bl	8011a8c <HAL_PCD_DataOutStageCallback>
 800a5b0:	e005      	b.n	800a5be <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f004 fb90 	bl	800ecde <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a5be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a5c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	f000 8117 	beq.w	800a7f8 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a5ca:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a5ce:	4613      	mov	r3, r2
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	4413      	add	r3, r2
 800a5d4:	00db      	lsls	r3, r3, #3
 800a5d6:	3310      	adds	r3, #16
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	4413      	add	r3, r2
 800a5dc:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	4413      	add	r3, r2
 800a5ec:	881b      	ldrh	r3, [r3, #0]
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a5f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	461a      	mov	r2, r3
 800a600:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	441a      	add	r2, r3
 800a608:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a60a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a60e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a612:	b29b      	uxth	r3, r3
 800a614:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a618:	78db      	ldrb	r3, [r3, #3]
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	f040 80a1 	bne.w	800a762 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a622:	2200      	movs	r2, #0
 800a624:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a628:	7b1b      	ldrb	r3, [r3, #12]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	f000 8092 	beq.w	800a754 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a630:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a636:	2b00      	cmp	r3, #0
 800a638:	d046      	beq.n	800a6c8 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a63a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a63c:	785b      	ldrb	r3, [r3, #1]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d126      	bne.n	800a690 <PCD_EP_ISR_Handler+0x50a>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	617b      	str	r3, [r7, #20]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a650:	b29b      	uxth	r3, r3
 800a652:	461a      	mov	r2, r3
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	4413      	add	r3, r2
 800a658:	617b      	str	r3, [r7, #20]
 800a65a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	00da      	lsls	r2, r3, #3
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	4413      	add	r3, r2
 800a664:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a668:	613b      	str	r3, [r7, #16]
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	b29b      	uxth	r3, r3
 800a670:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a674:	b29a      	uxth	r2, r3
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	801a      	strh	r2, [r3, #0]
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	881b      	ldrh	r3, [r3, #0]
 800a67e:	b29b      	uxth	r3, r3
 800a680:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a684:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a688:	b29a      	uxth	r2, r3
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	801a      	strh	r2, [r3, #0]
 800a68e:	e061      	b.n	800a754 <PCD_EP_ISR_Handler+0x5ce>
 800a690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a692:	785b      	ldrb	r3, [r3, #1]
 800a694:	2b01      	cmp	r3, #1
 800a696:	d15d      	bne.n	800a754 <PCD_EP_ISR_Handler+0x5ce>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	61fb      	str	r3, [r7, #28]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6a6:	b29b      	uxth	r3, r3
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	61fb      	str	r3, [r7, #28]
 800a6b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	00da      	lsls	r2, r3, #3
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	4413      	add	r3, r2
 800a6ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a6be:	61bb      	str	r3, [r7, #24]
 800a6c0:	69bb      	ldr	r3, [r7, #24]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	801a      	strh	r2, [r3, #0]
 800a6c6:	e045      	b.n	800a754 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a6ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d0:	785b      	ldrb	r3, [r3, #1]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d126      	bne.n	800a724 <PCD_EP_ISR_Handler+0x59e>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ea:	4413      	add	r3, r2
 800a6ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	00da      	lsls	r2, r3, #3
 800a6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f6:	4413      	add	r3, r2
 800a6f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a6fc:	623b      	str	r3, [r7, #32]
 800a6fe:	6a3b      	ldr	r3, [r7, #32]
 800a700:	881b      	ldrh	r3, [r3, #0]
 800a702:	b29b      	uxth	r3, r3
 800a704:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a708:	b29a      	uxth	r2, r3
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	801a      	strh	r2, [r3, #0]
 800a70e:	6a3b      	ldr	r3, [r7, #32]
 800a710:	881b      	ldrh	r3, [r3, #0]
 800a712:	b29b      	uxth	r3, r3
 800a714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a71c:	b29a      	uxth	r2, r3
 800a71e:	6a3b      	ldr	r3, [r7, #32]
 800a720:	801a      	strh	r2, [r3, #0]
 800a722:	e017      	b.n	800a754 <PCD_EP_ISR_Handler+0x5ce>
 800a724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a726:	785b      	ldrb	r3, [r3, #1]
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d113      	bne.n	800a754 <PCD_EP_ISR_Handler+0x5ce>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a734:	b29b      	uxth	r3, r3
 800a736:	461a      	mov	r2, r3
 800a738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a73a:	4413      	add	r3, r2
 800a73c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a73e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	00da      	lsls	r2, r3, #3
 800a744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a746:	4413      	add	r3, r2
 800a748:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a74c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a750:	2200      	movs	r2, #0
 800a752:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	4619      	mov	r1, r3
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f007 f9b1 	bl	8011ac2 <HAL_PCD_DataInStageCallback>
 800a760:	e04a      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a762:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d13f      	bne.n	800a7ec <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a774:	b29b      	uxth	r3, r3
 800a776:	461a      	mov	r2, r3
 800a778:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	00db      	lsls	r3, r3, #3
 800a77e:	4413      	add	r3, r2
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	6812      	ldr	r2, [r2, #0]
 800a784:	4413      	add	r3, r2
 800a786:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a78a:	881b      	ldrh	r3, [r3, #0]
 800a78c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a790:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a794:	699a      	ldr	r2, [r3, #24]
 800a796:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a798:	429a      	cmp	r2, r3
 800a79a:	d906      	bls.n	800a7aa <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a79c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a79e:	699a      	ldr	r2, [r3, #24]
 800a7a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a7a2:	1ad2      	subs	r2, r2, r3
 800a7a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7a6:	619a      	str	r2, [r3, #24]
 800a7a8:	e002      	b.n	800a7b0 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a7aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a7b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7b2:	699b      	ldr	r3, [r3, #24]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d106      	bne.n	800a7c6 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a7b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	4619      	mov	r1, r3
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f007 f97f 	bl	8011ac2 <HAL_PCD_DataInStageCallback>
 800a7c4:	e018      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a7c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7c8:	695a      	ldr	r2, [r3, #20]
 800a7ca:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a7cc:	441a      	add	r2, r3
 800a7ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7d0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a7d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7d4:	69da      	ldr	r2, [r3, #28]
 800a7d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a7d8:	441a      	add	r2, r3
 800a7da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7dc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f004 fa7a 	bl	800ecde <USB_EPStartXfer>
 800a7ea:	e005      	b.n	800a7f8 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a7ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 f917 	bl	800aa26 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a800:	b29b      	uxth	r3, r3
 800a802:	b21b      	sxth	r3, r3
 800a804:	2b00      	cmp	r3, #0
 800a806:	f6ff acc3 	blt.w	800a190 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3748      	adds	r7, #72	@ 0x48
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	4613      	mov	r3, r2
 800a820:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a822:	88fb      	ldrh	r3, [r7, #6]
 800a824:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d07c      	beq.n	800a926 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a834:	b29b      	uxth	r3, r3
 800a836:	461a      	mov	r2, r3
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	00db      	lsls	r3, r3, #3
 800a83e:	4413      	add	r3, r2
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	6812      	ldr	r2, [r2, #0]
 800a844:	4413      	add	r3, r2
 800a846:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a84a:	881b      	ldrh	r3, [r3, #0]
 800a84c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a850:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	699a      	ldr	r2, [r3, #24]
 800a856:	8b7b      	ldrh	r3, [r7, #26]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d306      	bcc.n	800a86a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	699a      	ldr	r2, [r3, #24]
 800a860:	8b7b      	ldrh	r3, [r7, #26]
 800a862:	1ad2      	subs	r2, r2, r3
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	619a      	str	r2, [r3, #24]
 800a868:	e002      	b.n	800a870 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	2200      	movs	r2, #0
 800a86e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	699b      	ldr	r3, [r3, #24]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d123      	bne.n	800a8c0 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	461a      	mov	r2, r3
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4413      	add	r3, r2
 800a886:	881b      	ldrh	r3, [r3, #0]
 800a888:	b29b      	uxth	r3, r3
 800a88a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a88e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a892:	833b      	strh	r3, [r7, #24]
 800a894:	8b3b      	ldrh	r3, [r7, #24]
 800a896:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a89a:	833b      	strh	r3, [r7, #24]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	781b      	ldrb	r3, [r3, #0]
 800a8a6:	009b      	lsls	r3, r3, #2
 800a8a8:	441a      	add	r2, r3
 800a8aa:	8b3b      	ldrh	r3, [r7, #24]
 800a8ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a8c0:	88fb      	ldrh	r3, [r7, #6]
 800a8c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d01f      	beq.n	800a90a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4413      	add	r3, r2
 800a8d8:	881b      	ldrh	r3, [r3, #0]
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8e4:	82fb      	strh	r3, [r7, #22]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	441a      	add	r2, r3
 800a8f4:	8afb      	ldrh	r3, [r7, #22]
 800a8f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a902:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a906:	b29b      	uxth	r3, r3
 800a908:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a90a:	8b7b      	ldrh	r3, [r7, #26]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 8085 	beq.w	800aa1c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6818      	ldr	r0, [r3, #0]
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	6959      	ldr	r1, [r3, #20]
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	891a      	ldrh	r2, [r3, #8]
 800a91e:	8b7b      	ldrh	r3, [r7, #26]
 800a920:	f005 f904 	bl	800fb2c <USB_ReadPMA>
 800a924:	e07a      	b.n	800aa1c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a92e:	b29b      	uxth	r3, r3
 800a930:	461a      	mov	r2, r3
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	781b      	ldrb	r3, [r3, #0]
 800a936:	00db      	lsls	r3, r3, #3
 800a938:	4413      	add	r3, r2
 800a93a:	68fa      	ldr	r2, [r7, #12]
 800a93c:	6812      	ldr	r2, [r2, #0]
 800a93e:	4413      	add	r3, r2
 800a940:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a944:	881b      	ldrh	r3, [r3, #0]
 800a946:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a94a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	699a      	ldr	r2, [r3, #24]
 800a950:	8b7b      	ldrh	r3, [r7, #26]
 800a952:	429a      	cmp	r2, r3
 800a954:	d306      	bcc.n	800a964 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	699a      	ldr	r2, [r3, #24]
 800a95a:	8b7b      	ldrh	r3, [r7, #26]
 800a95c:	1ad2      	subs	r2, r2, r3
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	619a      	str	r2, [r3, #24]
 800a962:	e002      	b.n	800a96a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	2200      	movs	r2, #0
 800a968:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d123      	bne.n	800a9ba <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	781b      	ldrb	r3, [r3, #0]
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	4413      	add	r3, r2
 800a980:	881b      	ldrh	r3, [r3, #0]
 800a982:	b29b      	uxth	r3, r3
 800a984:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a98c:	83fb      	strh	r3, [r7, #30]
 800a98e:	8bfb      	ldrh	r3, [r7, #30]
 800a990:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a994:	83fb      	strh	r3, [r7, #30]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	441a      	add	r2, r3
 800a9a4:	8bfb      	ldrh	r3, [r7, #30]
 800a9a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800a9ba:	88fb      	ldrh	r3, [r7, #6]
 800a9bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d11f      	bne.n	800aa04 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	4413      	add	r3, r2
 800a9d2:	881b      	ldrh	r3, [r3, #0]
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9de:	83bb      	strh	r3, [r7, #28]
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	441a      	add	r2, r3
 800a9ee:	8bbb      	ldrh	r3, [r7, #28]
 800a9f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800aa04:	8b7b      	ldrh	r3, [r7, #26]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d008      	beq.n	800aa1c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6818      	ldr	r0, [r3, #0]
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	6959      	ldr	r1, [r3, #20]
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	895a      	ldrh	r2, [r3, #10]
 800aa16:	8b7b      	ldrh	r3, [r7, #26]
 800aa18:	f005 f888 	bl	800fb2c <USB_ReadPMA>
    }
  }

  return count;
 800aa1c:	8b7b      	ldrh	r3, [r7, #26]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3720      	adds	r7, #32
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}

0800aa26 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800aa26:	b580      	push	{r7, lr}
 800aa28:	b0a6      	sub	sp, #152	@ 0x98
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	60f8      	str	r0, [r7, #12]
 800aa2e:	60b9      	str	r1, [r7, #8]
 800aa30:	4613      	mov	r3, r2
 800aa32:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800aa34:	88fb      	ldrh	r3, [r7, #6]
 800aa36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f000 81f7 	beq.w	800ae2e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	00db      	lsls	r3, r3, #3
 800aa52:	4413      	add	r3, r2
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	6812      	ldr	r2, [r2, #0]
 800aa58:	4413      	add	r3, r2
 800aa5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa5e:	881b      	ldrh	r3, [r3, #0]
 800aa60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa64:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	699a      	ldr	r2, [r3, #24]
 800aa6c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d907      	bls.n	800aa84 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	699a      	ldr	r2, [r3, #24]
 800aa78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800aa7c:	1ad2      	subs	r2, r2, r3
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	619a      	str	r2, [r3, #24]
 800aa82:	e002      	b.n	800aa8a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	2200      	movs	r2, #0
 800aa88:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	699b      	ldr	r3, [r3, #24]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	f040 80e1 	bne.w	800ac56 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	785b      	ldrb	r3, [r3, #1]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d126      	bne.n	800aaea <HAL_PCD_EP_DB_Transmit+0xc4>
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	633b      	str	r3, [r7, #48]	@ 0x30
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	461a      	mov	r2, r3
 800aaae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab0:	4413      	add	r3, r2
 800aab2:	633b      	str	r3, [r7, #48]	@ 0x30
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	00da      	lsls	r2, r3, #3
 800aaba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aabc:	4413      	add	r3, r2
 800aabe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac6:	881b      	ldrh	r3, [r3, #0]
 800aac8:	b29b      	uxth	r3, r3
 800aaca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aace:	b29a      	uxth	r2, r3
 800aad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad2:	801a      	strh	r2, [r3, #0]
 800aad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad6:	881b      	ldrh	r3, [r3, #0]
 800aad8:	b29b      	uxth	r3, r3
 800aada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae6:	801a      	strh	r2, [r3, #0]
 800aae8:	e01a      	b.n	800ab20 <HAL_PCD_EP_DB_Transmit+0xfa>
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	785b      	ldrb	r3, [r3, #1]
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d116      	bne.n	800ab20 <HAL_PCD_EP_DB_Transmit+0xfa>
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab00:	b29b      	uxth	r3, r3
 800ab02:	461a      	mov	r2, r3
 800ab04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab06:	4413      	add	r3, r2
 800ab08:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	00da      	lsls	r2, r3, #3
 800ab10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab12:	4413      	add	r3, r2
 800ab14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	785b      	ldrb	r3, [r3, #1]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d126      	bne.n	800ab7c <HAL_PCD_EP_DB_Transmit+0x156>
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	623b      	str	r3, [r7, #32]
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	461a      	mov	r2, r3
 800ab40:	6a3b      	ldr	r3, [r7, #32]
 800ab42:	4413      	add	r3, r2
 800ab44:	623b      	str	r3, [r7, #32]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	00da      	lsls	r2, r3, #3
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	4413      	add	r3, r2
 800ab50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab54:	61fb      	str	r3, [r7, #28]
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	881b      	ldrh	r3, [r3, #0]
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab60:	b29a      	uxth	r2, r3
 800ab62:	69fb      	ldr	r3, [r7, #28]
 800ab64:	801a      	strh	r2, [r3, #0]
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	881b      	ldrh	r3, [r3, #0]
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab74:	b29a      	uxth	r2, r3
 800ab76:	69fb      	ldr	r3, [r7, #28]
 800ab78:	801a      	strh	r2, [r3, #0]
 800ab7a:	e017      	b.n	800abac <HAL_PCD_EP_DB_Transmit+0x186>
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	785b      	ldrb	r3, [r3, #1]
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d113      	bne.n	800abac <HAL_PCD_EP_DB_Transmit+0x186>
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	461a      	mov	r2, r3
 800ab90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab92:	4413      	add	r3, r2
 800ab94:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	00da      	lsls	r2, r3, #3
 800ab9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab9e:	4413      	add	r3, r2
 800aba0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aba4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba8:	2200      	movs	r2, #0
 800abaa:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	78db      	ldrb	r3, [r3, #3]
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d123      	bne.n	800abfc <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	461a      	mov	r2, r3
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	009b      	lsls	r3, r3, #2
 800abc0:	4413      	add	r3, r2
 800abc2:	881b      	ldrh	r3, [r3, #0]
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abce:	837b      	strh	r3, [r7, #26]
 800abd0:	8b7b      	ldrh	r3, [r7, #26]
 800abd2:	f083 0320 	eor.w	r3, r3, #32
 800abd6:	837b      	strh	r3, [r7, #26]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	009b      	lsls	r3, r3, #2
 800abe4:	441a      	add	r2, r3
 800abe6:	8b7b      	ldrh	r3, [r7, #26]
 800abe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	781b      	ldrb	r3, [r3, #0]
 800ac00:	4619      	mov	r1, r3
 800ac02:	68f8      	ldr	r0, [r7, #12]
 800ac04:	f006 ff5d 	bl	8011ac2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ac08:	88fb      	ldrh	r3, [r7, #6]
 800ac0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d01f      	beq.n	800ac52 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	461a      	mov	r2, r3
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	009b      	lsls	r3, r3, #2
 800ac1e:	4413      	add	r3, r2
 800ac20:	881b      	ldrh	r3, [r3, #0]
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac2c:	833b      	strh	r3, [r7, #24]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	009b      	lsls	r3, r3, #2
 800ac3a:	441a      	add	r2, r3
 800ac3c:	8b3b      	ldrh	r3, [r7, #24]
 800ac3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ac52:	2300      	movs	r3, #0
 800ac54:	e31f      	b.n	800b296 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ac56:	88fb      	ldrh	r3, [r7, #6]
 800ac58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d021      	beq.n	800aca4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	461a      	mov	r2, r3
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	4413      	add	r3, r2
 800ac6e:	881b      	ldrh	r3, [r3, #0]
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac7a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	461a      	mov	r2, r3
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	441a      	add	r2, r3
 800ac8c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ac90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800acaa:	2b01      	cmp	r3, #1
 800acac:	f040 82ca 	bne.w	800b244 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	695a      	ldr	r2, [r3, #20]
 800acb4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800acb8:	441a      	add	r2, r3
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	69da      	ldr	r2, [r3, #28]
 800acc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800acc6:	441a      	add	r2, r3
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	6a1a      	ldr	r2, [r3, #32]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d309      	bcc.n	800acec <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	691b      	ldr	r3, [r3, #16]
 800acdc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	6a1a      	ldr	r2, [r3, #32]
 800ace2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ace4:	1ad2      	subs	r2, r2, r3
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	621a      	str	r2, [r3, #32]
 800acea:	e015      	b.n	800ad18 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	6a1b      	ldr	r3, [r3, #32]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d107      	bne.n	800ad04 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800acf4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800acf8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	2200      	movs	r2, #0
 800acfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ad02:	e009      	b.n	800ad18 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2200      	movs	r2, #0
 800ad08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	6a1b      	ldr	r3, [r3, #32]
 800ad10:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	2200      	movs	r2, #0
 800ad16:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	785b      	ldrb	r3, [r3, #1]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d15f      	bne.n	800ade0 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	461a      	mov	r2, r3
 800ad32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad34:	4413      	add	r3, r2
 800ad36:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	00da      	lsls	r2, r3, #3
 800ad3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad40:	4413      	add	r3, r2
 800ad42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad4a:	881b      	ldrh	r3, [r3, #0]
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad56:	801a      	strh	r2, [r3, #0]
 800ad58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10a      	bne.n	800ad74 <HAL_PCD_EP_DB_Transmit+0x34e>
 800ad5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad60:	881b      	ldrh	r3, [r3, #0]
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad6c:	b29a      	uxth	r2, r3
 800ad6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad70:	801a      	strh	r2, [r3, #0]
 800ad72:	e051      	b.n	800ae18 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ad74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad76:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad78:	d816      	bhi.n	800ada8 <HAL_PCD_EP_DB_Transmit+0x382>
 800ad7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad7c:	085b      	lsrs	r3, r3, #1
 800ad7e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad82:	f003 0301 	and.w	r3, r3, #1
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d002      	beq.n	800ad90 <HAL_PCD_EP_DB_Transmit+0x36a>
 800ad8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad92:	881b      	ldrh	r3, [r3, #0]
 800ad94:	b29a      	uxth	r2, r3
 800ad96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	029b      	lsls	r3, r3, #10
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	b29a      	uxth	r2, r3
 800ada2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada4:	801a      	strh	r2, [r3, #0]
 800ada6:	e037      	b.n	800ae18 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ada8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adaa:	095b      	lsrs	r3, r3, #5
 800adac:	653b      	str	r3, [r7, #80]	@ 0x50
 800adae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adb0:	f003 031f 	and.w	r3, r3, #31
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d102      	bne.n	800adbe <HAL_PCD_EP_DB_Transmit+0x398>
 800adb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adba:	3b01      	subs	r3, #1
 800adbc:	653b      	str	r3, [r7, #80]	@ 0x50
 800adbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adc0:	881b      	ldrh	r3, [r3, #0]
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	029b      	lsls	r3, r3, #10
 800adca:	b29b      	uxth	r3, r3
 800adcc:	4313      	orrs	r3, r2
 800adce:	b29b      	uxth	r3, r3
 800add0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800add4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800add8:	b29a      	uxth	r2, r3
 800adda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800addc:	801a      	strh	r2, [r3, #0]
 800adde:	e01b      	b.n	800ae18 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	785b      	ldrb	r3, [r3, #1]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d117      	bne.n	800ae18 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adf6:	b29b      	uxth	r3, r3
 800adf8:	461a      	mov	r2, r3
 800adfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adfc:	4413      	add	r3, r2
 800adfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	00da      	lsls	r2, r3, #3
 800ae06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae08:	4413      	add	r3, r2
 800ae0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae12:	b29a      	uxth	r2, r3
 800ae14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae16:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	6818      	ldr	r0, [r3, #0]
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	6959      	ldr	r1, [r3, #20]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	891a      	ldrh	r2, [r3, #8]
 800ae24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	f004 fe3d 	bl	800faa6 <USB_WritePMA>
 800ae2c:	e20a      	b.n	800b244 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	461a      	mov	r2, r3
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	00db      	lsls	r3, r3, #3
 800ae40:	4413      	add	r3, r2
 800ae42:	68fa      	ldr	r2, [r7, #12]
 800ae44:	6812      	ldr	r2, [r2, #0]
 800ae46:	4413      	add	r3, r2
 800ae48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae4c:	881b      	ldrh	r3, [r3, #0]
 800ae4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae52:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	699a      	ldr	r2, [r3, #24]
 800ae5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d307      	bcc.n	800ae72 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	699a      	ldr	r2, [r3, #24]
 800ae66:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae6a:	1ad2      	subs	r2, r2, r3
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	619a      	str	r2, [r3, #24]
 800ae70:	e002      	b.n	800ae78 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	2200      	movs	r2, #0
 800ae76:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	699b      	ldr	r3, [r3, #24]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	f040 80f6 	bne.w	800b06e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	785b      	ldrb	r3, [r3, #1]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d126      	bne.n	800aed8 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae98:	b29b      	uxth	r3, r3
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae9e:	4413      	add	r3, r2
 800aea0:	677b      	str	r3, [r7, #116]	@ 0x74
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	00da      	lsls	r2, r3, #3
 800aea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aeaa:	4413      	add	r3, r2
 800aeac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aeb0:	673b      	str	r3, [r7, #112]	@ 0x70
 800aeb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeb4:	881b      	ldrh	r3, [r3, #0]
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aebc:	b29a      	uxth	r2, r3
 800aebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aec0:	801a      	strh	r2, [r3, #0]
 800aec2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aecc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aed0:	b29a      	uxth	r2, r3
 800aed2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aed4:	801a      	strh	r2, [r3, #0]
 800aed6:	e01a      	b.n	800af0e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	785b      	ldrb	r3, [r3, #1]
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d116      	bne.n	800af0e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aeee:	b29b      	uxth	r3, r3
 800aef0:	461a      	mov	r2, r3
 800aef2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aef4:	4413      	add	r3, r2
 800aef6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	00da      	lsls	r2, r3, #3
 800aefe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800af00:	4413      	add	r3, r2
 800af02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af06:	67bb      	str	r3, [r7, #120]	@ 0x78
 800af08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af0a:	2200      	movs	r2, #0
 800af0c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	785b      	ldrb	r3, [r3, #1]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d12f      	bne.n	800af7e <HAL_PCD_EP_DB_Transmit+0x558>
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af2e:	b29b      	uxth	r3, r3
 800af30:	461a      	mov	r2, r3
 800af32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af36:	4413      	add	r3, r2
 800af38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	00da      	lsls	r2, r3, #3
 800af42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af46:	4413      	add	r3, r2
 800af48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800af50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af54:	881b      	ldrh	r3, [r3, #0]
 800af56:	b29b      	uxth	r3, r3
 800af58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af62:	801a      	strh	r2, [r3, #0]
 800af64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af68:	881b      	ldrh	r3, [r3, #0]
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af74:	b29a      	uxth	r2, r3
 800af76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af7a:	801a      	strh	r2, [r3, #0]
 800af7c:	e01c      	b.n	800afb8 <HAL_PCD_EP_DB_Transmit+0x592>
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	785b      	ldrb	r3, [r3, #1]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d118      	bne.n	800afb8 <HAL_PCD_EP_DB_Transmit+0x592>
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af8e:	b29b      	uxth	r3, r3
 800af90:	461a      	mov	r2, r3
 800af92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af96:	4413      	add	r3, r2
 800af98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	00da      	lsls	r2, r3, #3
 800afa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800afa6:	4413      	add	r3, r2
 800afa8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800afac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800afb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800afb4:	2200      	movs	r2, #0
 800afb6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	78db      	ldrb	r3, [r3, #3]
 800afbc:	2b02      	cmp	r3, #2
 800afbe:	d127      	bne.n	800b010 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	461a      	mov	r2, r3
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	4413      	add	r3, r2
 800afce:	881b      	ldrh	r3, [r3, #0]
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afda:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800afde:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800afe2:	f083 0320 	eor.w	r3, r3, #32
 800afe6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	441a      	add	r2, r3
 800aff8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800affc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b000:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b004:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	4619      	mov	r1, r3
 800b016:	68f8      	ldr	r0, [r7, #12]
 800b018:	f006 fd53 	bl	8011ac2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b01c:	88fb      	ldrh	r3, [r7, #6]
 800b01e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b022:	2b00      	cmp	r3, #0
 800b024:	d121      	bne.n	800b06a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	461a      	mov	r2, r3
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	b29b      	uxth	r3, r3
 800b038:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b03c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b040:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	461a      	mov	r2, r3
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	781b      	ldrb	r3, [r3, #0]
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	441a      	add	r2, r3
 800b052:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b056:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b05a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b05e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b066:	b29b      	uxth	r3, r3
 800b068:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b06a:	2300      	movs	r3, #0
 800b06c:	e113      	b.n	800b296 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b06e:	88fb      	ldrh	r3, [r7, #6]
 800b070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b074:	2b00      	cmp	r3, #0
 800b076:	d121      	bne.n	800b0bc <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	461a      	mov	r2, r3
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4413      	add	r3, r2
 800b086:	881b      	ldrh	r3, [r3, #0]
 800b088:	b29b      	uxth	r3, r3
 800b08a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b08e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b092:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	461a      	mov	r2, r3
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	441a      	add	r2, r3
 800b0a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b0a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b0b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	f040 80be 	bne.w	800b244 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	695a      	ldr	r2, [r3, #20]
 800b0cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b0d0:	441a      	add	r2, r3
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	69da      	ldr	r2, [r3, #28]
 800b0da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b0de:	441a      	add	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	6a1a      	ldr	r2, [r3, #32]
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d309      	bcc.n	800b104 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	691b      	ldr	r3, [r3, #16]
 800b0f4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	6a1a      	ldr	r2, [r3, #32]
 800b0fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0fc:	1ad2      	subs	r2, r2, r3
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	621a      	str	r2, [r3, #32]
 800b102:	e015      	b.n	800b130 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	6a1b      	ldr	r3, [r3, #32]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d107      	bne.n	800b11c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b10c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b110:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	2200      	movs	r2, #0
 800b116:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b11a:	e009      	b.n	800b130 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	6a1b      	ldr	r3, [r3, #32]
 800b120:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	2200      	movs	r2, #0
 800b126:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	2200      	movs	r2, #0
 800b12c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	785b      	ldrb	r3, [r3, #1]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d15f      	bne.n	800b1fe <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	461a      	mov	r2, r3
 800b150:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b152:	4413      	add	r3, r2
 800b154:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	781b      	ldrb	r3, [r3, #0]
 800b15a:	00da      	lsls	r2, r3, #3
 800b15c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b15e:	4413      	add	r3, r2
 800b160:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b164:	667b      	str	r3, [r7, #100]	@ 0x64
 800b166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b168:	881b      	ldrh	r3, [r3, #0]
 800b16a:	b29b      	uxth	r3, r3
 800b16c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b170:	b29a      	uxth	r2, r3
 800b172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b174:	801a      	strh	r2, [r3, #0]
 800b176:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d10a      	bne.n	800b192 <HAL_PCD_EP_DB_Transmit+0x76c>
 800b17c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b17e:	881b      	ldrh	r3, [r3, #0]
 800b180:	b29b      	uxth	r3, r3
 800b182:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b186:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b18a:	b29a      	uxth	r2, r3
 800b18c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b18e:	801a      	strh	r2, [r3, #0]
 800b190:	e04e      	b.n	800b230 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b192:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b194:	2b3e      	cmp	r3, #62	@ 0x3e
 800b196:	d816      	bhi.n	800b1c6 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b198:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b19a:	085b      	lsrs	r3, r3, #1
 800b19c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b19e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1a0:	f003 0301 	and.w	r3, r3, #1
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d002      	beq.n	800b1ae <HAL_PCD_EP_DB_Transmit+0x788>
 800b1a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800b1ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1b0:	881b      	ldrh	r3, [r3, #0]
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	029b      	lsls	r3, r3, #10
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1c2:	801a      	strh	r2, [r3, #0]
 800b1c4:	e034      	b.n	800b230 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b1c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1c8:	095b      	lsrs	r3, r3, #5
 800b1ca:	663b      	str	r3, [r7, #96]	@ 0x60
 800b1cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1ce:	f003 031f 	and.w	r3, r3, #31
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d102      	bne.n	800b1dc <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b1d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1d8:	3b01      	subs	r3, #1
 800b1da:	663b      	str	r3, [r7, #96]	@ 0x60
 800b1dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1de:	881b      	ldrh	r3, [r3, #0]
 800b1e0:	b29a      	uxth	r2, r3
 800b1e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	029b      	lsls	r3, r3, #10
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1f6:	b29a      	uxth	r2, r3
 800b1f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1fa:	801a      	strh	r2, [r3, #0]
 800b1fc:	e018      	b.n	800b230 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	785b      	ldrb	r3, [r3, #1]
 800b202:	2b01      	cmp	r3, #1
 800b204:	d114      	bne.n	800b230 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b20e:	b29b      	uxth	r3, r3
 800b210:	461a      	mov	r2, r3
 800b212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b214:	4413      	add	r3, r2
 800b216:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	00da      	lsls	r2, r3, #3
 800b21e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b220:	4413      	add	r3, r2
 800b222:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b226:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b228:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b22a:	b29a      	uxth	r2, r3
 800b22c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b22e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	6818      	ldr	r0, [r3, #0]
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	6959      	ldr	r1, [r3, #20]
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	895a      	ldrh	r2, [r3, #10]
 800b23c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b23e:	b29b      	uxth	r3, r3
 800b240:	f004 fc31 	bl	800faa6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	461a      	mov	r2, r3
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	781b      	ldrb	r3, [r3, #0]
 800b24e:	009b      	lsls	r3, r3, #2
 800b250:	4413      	add	r3, r2
 800b252:	881b      	ldrh	r3, [r3, #0]
 800b254:	b29b      	uxth	r3, r3
 800b256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b25a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b25e:	82fb      	strh	r3, [r7, #22]
 800b260:	8afb      	ldrh	r3, [r7, #22]
 800b262:	f083 0310 	eor.w	r3, r3, #16
 800b266:	82fb      	strh	r3, [r7, #22]
 800b268:	8afb      	ldrh	r3, [r7, #22]
 800b26a:	f083 0320 	eor.w	r3, r3, #32
 800b26e:	82fb      	strh	r3, [r7, #22]
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	461a      	mov	r2, r3
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	441a      	add	r2, r3
 800b27e:	8afb      	ldrh	r3, [r7, #22]
 800b280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b28c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b290:	b29b      	uxth	r3, r3
 800b292:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3798      	adds	r7, #152	@ 0x98
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b29e:	b480      	push	{r7}
 800b2a0:	b087      	sub	sp, #28
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	60f8      	str	r0, [r7, #12]
 800b2a6:	607b      	str	r3, [r7, #4]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	817b      	strh	r3, [r7, #10]
 800b2ac:	4613      	mov	r3, r2
 800b2ae:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b2b0:	897b      	ldrh	r3, [r7, #10]
 800b2b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d00b      	beq.n	800b2d4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b2bc:	897b      	ldrh	r3, [r7, #10]
 800b2be:	f003 0207 	and.w	r2, r3, #7
 800b2c2:	4613      	mov	r3, r2
 800b2c4:	009b      	lsls	r3, r3, #2
 800b2c6:	4413      	add	r3, r2
 800b2c8:	00db      	lsls	r3, r3, #3
 800b2ca:	3310      	adds	r3, #16
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	4413      	add	r3, r2
 800b2d0:	617b      	str	r3, [r7, #20]
 800b2d2:	e009      	b.n	800b2e8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b2d4:	897a      	ldrh	r2, [r7, #10]
 800b2d6:	4613      	mov	r3, r2
 800b2d8:	009b      	lsls	r3, r3, #2
 800b2da:	4413      	add	r3, r2
 800b2dc:	00db      	lsls	r3, r3, #3
 800b2de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b2e8:	893b      	ldrh	r3, [r7, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d107      	bne.n	800b2fe <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	b29a      	uxth	r2, r3
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	80da      	strh	r2, [r3, #6]
 800b2fc:	e00b      	b.n	800b316 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	2201      	movs	r2, #1
 800b302:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	b29a      	uxth	r2, r3
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	0c1b      	lsrs	r3, r3, #16
 800b310:	b29a      	uxth	r2, r3
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b316:	2300      	movs	r3, #0
}
 800b318:	4618      	mov	r0, r3
 800b31a:	371c      	adds	r7, #28
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2201      	movs	r2, #1
 800b336:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2200      	movs	r2, #0
 800b33e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b348:	b29b      	uxth	r3, r3
 800b34a:	f043 0301 	orr.w	r3, r3, #1
 800b34e:	b29a      	uxth	r2, r3
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	f043 0302 	orr.w	r3, r3, #2
 800b362:	b29a      	uxth	r2, r3
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b36a:	2300      	movs	r3, #0
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3714      	adds	r7, #20
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b378:	b480      	push	{r7}
 800b37a:	b085      	sub	sp, #20
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d141      	bne.n	800b40a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b386:	4b4b      	ldr	r3, [pc, #300]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b38e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b392:	d131      	bne.n	800b3f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b394:	4b47      	ldr	r3, [pc, #284]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b39a:	4a46      	ldr	r2, [pc, #280]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b39c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b3a4:	4b43      	ldr	r3, [pc, #268]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b3ac:	4a41      	ldr	r2, [pc, #260]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b3b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b3b4:	4b40      	ldr	r3, [pc, #256]	@ (800b4b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	2232      	movs	r2, #50	@ 0x32
 800b3ba:	fb02 f303 	mul.w	r3, r2, r3
 800b3be:	4a3f      	ldr	r2, [pc, #252]	@ (800b4bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b3c0:	fba2 2303 	umull	r2, r3, r2, r3
 800b3c4:	0c9b      	lsrs	r3, r3, #18
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b3ca:	e002      	b.n	800b3d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	3b01      	subs	r3, #1
 800b3d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b3d2:	4b38      	ldr	r3, [pc, #224]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3de:	d102      	bne.n	800b3e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1f2      	bne.n	800b3cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b3e6:	4b33      	ldr	r3, [pc, #204]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3e8:	695b      	ldr	r3, [r3, #20]
 800b3ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3f2:	d158      	bne.n	800b4a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b3f4:	2303      	movs	r3, #3
 800b3f6:	e057      	b.n	800b4a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b3f8:	4b2e      	ldr	r3, [pc, #184]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3fe:	4a2d      	ldr	r2, [pc, #180]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b404:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b408:	e04d      	b.n	800b4a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b410:	d141      	bne.n	800b496 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b412:	4b28      	ldr	r3, [pc, #160]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b41a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b41e:	d131      	bne.n	800b484 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b420:	4b24      	ldr	r3, [pc, #144]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b426:	4a23      	ldr	r2, [pc, #140]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b42c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b430:	4b20      	ldr	r3, [pc, #128]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b438:	4a1e      	ldr	r2, [pc, #120]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b43a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b43e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b440:	4b1d      	ldr	r3, [pc, #116]	@ (800b4b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	2232      	movs	r2, #50	@ 0x32
 800b446:	fb02 f303 	mul.w	r3, r2, r3
 800b44a:	4a1c      	ldr	r2, [pc, #112]	@ (800b4bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b44c:	fba2 2303 	umull	r2, r3, r2, r3
 800b450:	0c9b      	lsrs	r3, r3, #18
 800b452:	3301      	adds	r3, #1
 800b454:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b456:	e002      	b.n	800b45e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	3b01      	subs	r3, #1
 800b45c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b45e:	4b15      	ldr	r3, [pc, #84]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b460:	695b      	ldr	r3, [r3, #20]
 800b462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b46a:	d102      	bne.n	800b472 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d1f2      	bne.n	800b458 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b472:	4b10      	ldr	r3, [pc, #64]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b474:	695b      	ldr	r3, [r3, #20]
 800b476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b47a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b47e:	d112      	bne.n	800b4a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b480:	2303      	movs	r3, #3
 800b482:	e011      	b.n	800b4a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b484:	4b0b      	ldr	r3, [pc, #44]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b48a:	4a0a      	ldr	r2, [pc, #40]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b48c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b490:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b494:	e007      	b.n	800b4a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b496:	4b07      	ldr	r3, [pc, #28]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b49e:	4a05      	ldr	r2, [pc, #20]	@ (800b4b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b4a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3714      	adds	r7, #20
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b2:	4770      	bx	lr
 800b4b4:	40007000 	.word	0x40007000
 800b4b8:	20000004 	.word	0x20000004
 800b4bc:	431bde83 	.word	0x431bde83

0800b4c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b4c4:	4b05      	ldr	r3, [pc, #20]	@ (800b4dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	4a04      	ldr	r2, [pc, #16]	@ (800b4dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b4ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b4ce:	6093      	str	r3, [r2, #8]
}
 800b4d0:	bf00      	nop
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	40007000 	.word	0x40007000

0800b4e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b088      	sub	sp, #32
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e2fe      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d075      	beq.n	800b5ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b4fe:	4b97      	ldr	r3, [pc, #604]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f003 030c 	and.w	r3, r3, #12
 800b506:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b508:	4b94      	ldr	r3, [pc, #592]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	f003 0303 	and.w	r3, r3, #3
 800b510:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	2b0c      	cmp	r3, #12
 800b516:	d102      	bne.n	800b51e <HAL_RCC_OscConfig+0x3e>
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	2b03      	cmp	r3, #3
 800b51c:	d002      	beq.n	800b524 <HAL_RCC_OscConfig+0x44>
 800b51e:	69bb      	ldr	r3, [r7, #24]
 800b520:	2b08      	cmp	r3, #8
 800b522:	d10b      	bne.n	800b53c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b524:	4b8d      	ldr	r3, [pc, #564]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d05b      	beq.n	800b5e8 <HAL_RCC_OscConfig+0x108>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d157      	bne.n	800b5e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	e2d9      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b544:	d106      	bne.n	800b554 <HAL_RCC_OscConfig+0x74>
 800b546:	4b85      	ldr	r3, [pc, #532]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a84      	ldr	r2, [pc, #528]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b54c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b550:	6013      	str	r3, [r2, #0]
 800b552:	e01d      	b.n	800b590 <HAL_RCC_OscConfig+0xb0>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b55c:	d10c      	bne.n	800b578 <HAL_RCC_OscConfig+0x98>
 800b55e:	4b7f      	ldr	r3, [pc, #508]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4a7e      	ldr	r2, [pc, #504]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b568:	6013      	str	r3, [r2, #0]
 800b56a:	4b7c      	ldr	r3, [pc, #496]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a7b      	ldr	r2, [pc, #492]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b574:	6013      	str	r3, [r2, #0]
 800b576:	e00b      	b.n	800b590 <HAL_RCC_OscConfig+0xb0>
 800b578:	4b78      	ldr	r3, [pc, #480]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a77      	ldr	r2, [pc, #476]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b57e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	4b75      	ldr	r3, [pc, #468]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a74      	ldr	r2, [pc, #464]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b58a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b58e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d013      	beq.n	800b5c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b598:	f7fa fdd6 	bl	8006148 <HAL_GetTick>
 800b59c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b59e:	e008      	b.n	800b5b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5a0:	f7fa fdd2 	bl	8006148 <HAL_GetTick>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	693b      	ldr	r3, [r7, #16]
 800b5a8:	1ad3      	subs	r3, r2, r3
 800b5aa:	2b64      	cmp	r3, #100	@ 0x64
 800b5ac:	d901      	bls.n	800b5b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	e29e      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b5b2:	4b6a      	ldr	r3, [pc, #424]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d0f0      	beq.n	800b5a0 <HAL_RCC_OscConfig+0xc0>
 800b5be:	e014      	b.n	800b5ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c0:	f7fa fdc2 	bl	8006148 <HAL_GetTick>
 800b5c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b5c6:	e008      	b.n	800b5da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5c8:	f7fa fdbe 	bl	8006148 <HAL_GetTick>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	1ad3      	subs	r3, r2, r3
 800b5d2:	2b64      	cmp	r3, #100	@ 0x64
 800b5d4:	d901      	bls.n	800b5da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	e28a      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b5da:	4b60      	ldr	r3, [pc, #384]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1f0      	bne.n	800b5c8 <HAL_RCC_OscConfig+0xe8>
 800b5e6:	e000      	b.n	800b5ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0302 	and.w	r3, r3, #2
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d075      	beq.n	800b6e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5f6:	4b59      	ldr	r3, [pc, #356]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	f003 030c 	and.w	r3, r3, #12
 800b5fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b600:	4b56      	ldr	r3, [pc, #344]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	f003 0303 	and.w	r3, r3, #3
 800b608:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b60a:	69bb      	ldr	r3, [r7, #24]
 800b60c:	2b0c      	cmp	r3, #12
 800b60e:	d102      	bne.n	800b616 <HAL_RCC_OscConfig+0x136>
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	2b02      	cmp	r3, #2
 800b614:	d002      	beq.n	800b61c <HAL_RCC_OscConfig+0x13c>
 800b616:	69bb      	ldr	r3, [r7, #24]
 800b618:	2b04      	cmp	r3, #4
 800b61a:	d11f      	bne.n	800b65c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b61c:	4b4f      	ldr	r3, [pc, #316]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b624:	2b00      	cmp	r3, #0
 800b626:	d005      	beq.n	800b634 <HAL_RCC_OscConfig+0x154>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	68db      	ldr	r3, [r3, #12]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b630:	2301      	movs	r3, #1
 800b632:	e25d      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b634:	4b49      	ldr	r3, [pc, #292]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	691b      	ldr	r3, [r3, #16]
 800b640:	061b      	lsls	r3, r3, #24
 800b642:	4946      	ldr	r1, [pc, #280]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b644:	4313      	orrs	r3, r2
 800b646:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b648:	4b45      	ldr	r3, [pc, #276]	@ (800b760 <HAL_RCC_OscConfig+0x280>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7fa fd2f 	bl	80060b0 <HAL_InitTick>
 800b652:	4603      	mov	r3, r0
 800b654:	2b00      	cmp	r3, #0
 800b656:	d043      	beq.n	800b6e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b658:	2301      	movs	r3, #1
 800b65a:	e249      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	68db      	ldr	r3, [r3, #12]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d023      	beq.n	800b6ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b664:	4b3d      	ldr	r3, [pc, #244]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a3c      	ldr	r2, [pc, #240]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b66a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b66e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b670:	f7fa fd6a 	bl	8006148 <HAL_GetTick>
 800b674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b676:	e008      	b.n	800b68a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b678:	f7fa fd66 	bl	8006148 <HAL_GetTick>
 800b67c:	4602      	mov	r2, r0
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	1ad3      	subs	r3, r2, r3
 800b682:	2b02      	cmp	r3, #2
 800b684:	d901      	bls.n	800b68a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b686:	2303      	movs	r3, #3
 800b688:	e232      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b68a:	4b34      	ldr	r3, [pc, #208]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b692:	2b00      	cmp	r3, #0
 800b694:	d0f0      	beq.n	800b678 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b696:	4b31      	ldr	r3, [pc, #196]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	061b      	lsls	r3, r3, #24
 800b6a4:	492d      	ldr	r1, [pc, #180]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	604b      	str	r3, [r1, #4]
 800b6aa:	e01a      	b.n	800b6e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b6ac:	4b2b      	ldr	r3, [pc, #172]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	4a2a      	ldr	r2, [pc, #168]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6b8:	f7fa fd46 	bl	8006148 <HAL_GetTick>
 800b6bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b6be:	e008      	b.n	800b6d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6c0:	f7fa fd42 	bl	8006148 <HAL_GetTick>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	1ad3      	subs	r3, r2, r3
 800b6ca:	2b02      	cmp	r3, #2
 800b6cc:	d901      	bls.n	800b6d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b6ce:	2303      	movs	r3, #3
 800b6d0:	e20e      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b6d2:	4b22      	ldr	r3, [pc, #136]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d1f0      	bne.n	800b6c0 <HAL_RCC_OscConfig+0x1e0>
 800b6de:	e000      	b.n	800b6e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b6e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 0308 	and.w	r3, r3, #8
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d041      	beq.n	800b772 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	695b      	ldr	r3, [r3, #20]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d01c      	beq.n	800b730 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6f6:	4b19      	ldr	r3, [pc, #100]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b6fc:	4a17      	ldr	r2, [pc, #92]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b6fe:	f043 0301 	orr.w	r3, r3, #1
 800b702:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b706:	f7fa fd1f 	bl	8006148 <HAL_GetTick>
 800b70a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b70c:	e008      	b.n	800b720 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b70e:	f7fa fd1b 	bl	8006148 <HAL_GetTick>
 800b712:	4602      	mov	r2, r0
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	1ad3      	subs	r3, r2, r3
 800b718:	2b02      	cmp	r3, #2
 800b71a:	d901      	bls.n	800b720 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b71c:	2303      	movs	r3, #3
 800b71e:	e1e7      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b720:	4b0e      	ldr	r3, [pc, #56]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b722:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b726:	f003 0302 	and.w	r3, r3, #2
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d0ef      	beq.n	800b70e <HAL_RCC_OscConfig+0x22e>
 800b72e:	e020      	b.n	800b772 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b730:	4b0a      	ldr	r3, [pc, #40]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b732:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b736:	4a09      	ldr	r2, [pc, #36]	@ (800b75c <HAL_RCC_OscConfig+0x27c>)
 800b738:	f023 0301 	bic.w	r3, r3, #1
 800b73c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b740:	f7fa fd02 	bl	8006148 <HAL_GetTick>
 800b744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b746:	e00d      	b.n	800b764 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b748:	f7fa fcfe 	bl	8006148 <HAL_GetTick>
 800b74c:	4602      	mov	r2, r0
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	2b02      	cmp	r3, #2
 800b754:	d906      	bls.n	800b764 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	e1ca      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
 800b75a:	bf00      	nop
 800b75c:	40021000 	.word	0x40021000
 800b760:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b764:	4b8c      	ldr	r3, [pc, #560]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b76a:	f003 0302 	and.w	r3, r3, #2
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d1ea      	bne.n	800b748 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f003 0304 	and.w	r3, r3, #4
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	f000 80a6 	beq.w	800b8cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b780:	2300      	movs	r3, #0
 800b782:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b784:	4b84      	ldr	r3, [pc, #528]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d101      	bne.n	800b794 <HAL_RCC_OscConfig+0x2b4>
 800b790:	2301      	movs	r3, #1
 800b792:	e000      	b.n	800b796 <HAL_RCC_OscConfig+0x2b6>
 800b794:	2300      	movs	r3, #0
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00d      	beq.n	800b7b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b79a:	4b7f      	ldr	r3, [pc, #508]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b79c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b79e:	4a7e      	ldr	r2, [pc, #504]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b7a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7a6:	4b7c      	ldr	r3, [pc, #496]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b7a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7ae:	60fb      	str	r3, [r7, #12]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7b6:	4b79      	ldr	r3, [pc, #484]	@ (800b99c <HAL_RCC_OscConfig+0x4bc>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d118      	bne.n	800b7f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b7c2:	4b76      	ldr	r3, [pc, #472]	@ (800b99c <HAL_RCC_OscConfig+0x4bc>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a75      	ldr	r2, [pc, #468]	@ (800b99c <HAL_RCC_OscConfig+0x4bc>)
 800b7c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b7cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b7ce:	f7fa fcbb 	bl	8006148 <HAL_GetTick>
 800b7d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7d4:	e008      	b.n	800b7e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b7d6:	f7fa fcb7 	bl	8006148 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d901      	bls.n	800b7e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e183      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b7e8:	4b6c      	ldr	r3, [pc, #432]	@ (800b99c <HAL_RCC_OscConfig+0x4bc>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d0f0      	beq.n	800b7d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d108      	bne.n	800b80e <HAL_RCC_OscConfig+0x32e>
 800b7fc:	4b66      	ldr	r3, [pc, #408]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b7fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b802:	4a65      	ldr	r2, [pc, #404]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b804:	f043 0301 	orr.w	r3, r3, #1
 800b808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b80c:	e024      	b.n	800b858 <HAL_RCC_OscConfig+0x378>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	2b05      	cmp	r3, #5
 800b814:	d110      	bne.n	800b838 <HAL_RCC_OscConfig+0x358>
 800b816:	4b60      	ldr	r3, [pc, #384]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b81c:	4a5e      	ldr	r2, [pc, #376]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b81e:	f043 0304 	orr.w	r3, r3, #4
 800b822:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b826:	4b5c      	ldr	r3, [pc, #368]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b82c:	4a5a      	ldr	r2, [pc, #360]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b82e:	f043 0301 	orr.w	r3, r3, #1
 800b832:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b836:	e00f      	b.n	800b858 <HAL_RCC_OscConfig+0x378>
 800b838:	4b57      	ldr	r3, [pc, #348]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b83a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b83e:	4a56      	ldr	r2, [pc, #344]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b840:	f023 0301 	bic.w	r3, r3, #1
 800b844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b848:	4b53      	ldr	r3, [pc, #332]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b84a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b84e:	4a52      	ldr	r2, [pc, #328]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b850:	f023 0304 	bic.w	r3, r3, #4
 800b854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	689b      	ldr	r3, [r3, #8]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d016      	beq.n	800b88e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b860:	f7fa fc72 	bl	8006148 <HAL_GetTick>
 800b864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b866:	e00a      	b.n	800b87e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b868:	f7fa fc6e 	bl	8006148 <HAL_GetTick>
 800b86c:	4602      	mov	r2, r0
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	1ad3      	subs	r3, r2, r3
 800b872:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b876:	4293      	cmp	r3, r2
 800b878:	d901      	bls.n	800b87e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b87a:	2303      	movs	r3, #3
 800b87c:	e138      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b87e:	4b46      	ldr	r3, [pc, #280]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b884:	f003 0302 	and.w	r3, r3, #2
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d0ed      	beq.n	800b868 <HAL_RCC_OscConfig+0x388>
 800b88c:	e015      	b.n	800b8ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b88e:	f7fa fc5b 	bl	8006148 <HAL_GetTick>
 800b892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b894:	e00a      	b.n	800b8ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b896:	f7fa fc57 	bl	8006148 <HAL_GetTick>
 800b89a:	4602      	mov	r2, r0
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	1ad3      	subs	r3, r2, r3
 800b8a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d901      	bls.n	800b8ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b8a8:	2303      	movs	r3, #3
 800b8aa:	e121      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b8ac:	4b3a      	ldr	r3, [pc, #232]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b8ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8b2:	f003 0302 	and.w	r3, r3, #2
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d1ed      	bne.n	800b896 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b8ba:	7ffb      	ldrb	r3, [r7, #31]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d105      	bne.n	800b8cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b8c0:	4b35      	ldr	r3, [pc, #212]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b8c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8c4:	4a34      	ldr	r2, [pc, #208]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b8c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f003 0320 	and.w	r3, r3, #32
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d03c      	beq.n	800b952 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	699b      	ldr	r3, [r3, #24]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d01c      	beq.n	800b91a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b8e0:	4b2d      	ldr	r3, [pc, #180]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b8e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8e6:	4a2c      	ldr	r2, [pc, #176]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b8e8:	f043 0301 	orr.w	r3, r3, #1
 800b8ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8f0:	f7fa fc2a 	bl	8006148 <HAL_GetTick>
 800b8f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b8f6:	e008      	b.n	800b90a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b8f8:	f7fa fc26 	bl	8006148 <HAL_GetTick>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	2b02      	cmp	r3, #2
 800b904:	d901      	bls.n	800b90a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b906:	2303      	movs	r3, #3
 800b908:	e0f2      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b90a:	4b23      	ldr	r3, [pc, #140]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b90c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b910:	f003 0302 	and.w	r3, r3, #2
 800b914:	2b00      	cmp	r3, #0
 800b916:	d0ef      	beq.n	800b8f8 <HAL_RCC_OscConfig+0x418>
 800b918:	e01b      	b.n	800b952 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b91a:	4b1f      	ldr	r3, [pc, #124]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b91c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b920:	4a1d      	ldr	r2, [pc, #116]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b922:	f023 0301 	bic.w	r3, r3, #1
 800b926:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b92a:	f7fa fc0d 	bl	8006148 <HAL_GetTick>
 800b92e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b930:	e008      	b.n	800b944 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b932:	f7fa fc09 	bl	8006148 <HAL_GetTick>
 800b936:	4602      	mov	r2, r0
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	1ad3      	subs	r3, r2, r3
 800b93c:	2b02      	cmp	r3, #2
 800b93e:	d901      	bls.n	800b944 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b940:	2303      	movs	r3, #3
 800b942:	e0d5      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b944:	4b14      	ldr	r3, [pc, #80]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b946:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b94a:	f003 0302 	and.w	r3, r3, #2
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1ef      	bne.n	800b932 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	69db      	ldr	r3, [r3, #28]
 800b956:	2b00      	cmp	r3, #0
 800b958:	f000 80c9 	beq.w	800baee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b95c:	4b0e      	ldr	r3, [pc, #56]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	f003 030c 	and.w	r3, r3, #12
 800b964:	2b0c      	cmp	r3, #12
 800b966:	f000 8083 	beq.w	800ba70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	69db      	ldr	r3, [r3, #28]
 800b96e:	2b02      	cmp	r3, #2
 800b970:	d15e      	bne.n	800ba30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b972:	4b09      	ldr	r3, [pc, #36]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a08      	ldr	r2, [pc, #32]	@ (800b998 <HAL_RCC_OscConfig+0x4b8>)
 800b978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b97c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b97e:	f7fa fbe3 	bl	8006148 <HAL_GetTick>
 800b982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b984:	e00c      	b.n	800b9a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b986:	f7fa fbdf 	bl	8006148 <HAL_GetTick>
 800b98a:	4602      	mov	r2, r0
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	1ad3      	subs	r3, r2, r3
 800b990:	2b02      	cmp	r3, #2
 800b992:	d905      	bls.n	800b9a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	e0ab      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
 800b998:	40021000 	.word	0x40021000
 800b99c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b9a0:	4b55      	ldr	r3, [pc, #340]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1ec      	bne.n	800b986 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b9ac:	4b52      	ldr	r3, [pc, #328]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9ae:	68da      	ldr	r2, [r3, #12]
 800b9b0:	4b52      	ldr	r3, [pc, #328]	@ (800bafc <HAL_RCC_OscConfig+0x61c>)
 800b9b2:	4013      	ands	r3, r2
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	6a11      	ldr	r1, [r2, #32]
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b9bc:	3a01      	subs	r2, #1
 800b9be:	0112      	lsls	r2, r2, #4
 800b9c0:	4311      	orrs	r1, r2
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b9c6:	0212      	lsls	r2, r2, #8
 800b9c8:	4311      	orrs	r1, r2
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b9ce:	0852      	lsrs	r2, r2, #1
 800b9d0:	3a01      	subs	r2, #1
 800b9d2:	0552      	lsls	r2, r2, #21
 800b9d4:	4311      	orrs	r1, r2
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b9da:	0852      	lsrs	r2, r2, #1
 800b9dc:	3a01      	subs	r2, #1
 800b9de:	0652      	lsls	r2, r2, #25
 800b9e0:	4311      	orrs	r1, r2
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b9e6:	06d2      	lsls	r2, r2, #27
 800b9e8:	430a      	orrs	r2, r1
 800b9ea:	4943      	ldr	r1, [pc, #268]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9ec:	4313      	orrs	r3, r2
 800b9ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9f0:	4b41      	ldr	r3, [pc, #260]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	4a40      	ldr	r2, [pc, #256]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b9fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b9fc:	4b3e      	ldr	r3, [pc, #248]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800b9fe:	68db      	ldr	r3, [r3, #12]
 800ba00:	4a3d      	ldr	r2, [pc, #244]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ba06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba08:	f7fa fb9e 	bl	8006148 <HAL_GetTick>
 800ba0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba0e:	e008      	b.n	800ba22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba10:	f7fa fb9a 	bl	8006148 <HAL_GetTick>
 800ba14:	4602      	mov	r2, r0
 800ba16:	693b      	ldr	r3, [r7, #16]
 800ba18:	1ad3      	subs	r3, r2, r3
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	d901      	bls.n	800ba22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ba1e:	2303      	movs	r3, #3
 800ba20:	e066      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba22:	4b35      	ldr	r3, [pc, #212]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d0f0      	beq.n	800ba10 <HAL_RCC_OscConfig+0x530>
 800ba2e:	e05e      	b.n	800baee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba30:	4b31      	ldr	r3, [pc, #196]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a30      	ldr	r2, [pc, #192]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba3c:	f7fa fb84 	bl	8006148 <HAL_GetTick>
 800ba40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ba42:	e008      	b.n	800ba56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba44:	f7fa fb80 	bl	8006148 <HAL_GetTick>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	1ad3      	subs	r3, r2, r3
 800ba4e:	2b02      	cmp	r3, #2
 800ba50:	d901      	bls.n	800ba56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800ba52:	2303      	movs	r3, #3
 800ba54:	e04c      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ba56:	4b28      	ldr	r3, [pc, #160]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d1f0      	bne.n	800ba44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800ba62:	4b25      	ldr	r3, [pc, #148]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba64:	68da      	ldr	r2, [r3, #12]
 800ba66:	4924      	ldr	r1, [pc, #144]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba68:	4b25      	ldr	r3, [pc, #148]	@ (800bb00 <HAL_RCC_OscConfig+0x620>)
 800ba6a:	4013      	ands	r3, r2
 800ba6c:	60cb      	str	r3, [r1, #12]
 800ba6e:	e03e      	b.n	800baee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	69db      	ldr	r3, [r3, #28]
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	d101      	bne.n	800ba7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e039      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ba7c:	4b1e      	ldr	r3, [pc, #120]	@ (800baf8 <HAL_RCC_OscConfig+0x618>)
 800ba7e:	68db      	ldr	r3, [r3, #12]
 800ba80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f003 0203 	and.w	r2, r3, #3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6a1b      	ldr	r3, [r3, #32]
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d12c      	bne.n	800baea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba9a:	3b01      	subs	r3, #1
 800ba9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	d123      	bne.n	800baea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800baae:	429a      	cmp	r2, r3
 800bab0:	d11b      	bne.n	800baea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800babc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800babe:	429a      	cmp	r2, r3
 800bac0:	d113      	bne.n	800baea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bacc:	085b      	lsrs	r3, r3, #1
 800bace:	3b01      	subs	r3, #1
 800bad0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d109      	bne.n	800baea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bae0:	085b      	lsrs	r3, r3, #1
 800bae2:	3b01      	subs	r3, #1
 800bae4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d001      	beq.n	800baee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	e000      	b.n	800baf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800baee:	2300      	movs	r3, #0
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3720      	adds	r7, #32
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	40021000 	.word	0x40021000
 800bafc:	019f800c 	.word	0x019f800c
 800bb00:	feeefffc 	.word	0xfeeefffc

0800bb04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b086      	sub	sp, #24
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d101      	bne.n	800bb1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	e11e      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bb1c:	4b91      	ldr	r3, [pc, #580]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f003 030f 	and.w	r3, r3, #15
 800bb24:	683a      	ldr	r2, [r7, #0]
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d910      	bls.n	800bb4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb2a:	4b8e      	ldr	r3, [pc, #568]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f023 020f 	bic.w	r2, r3, #15
 800bb32:	498c      	ldr	r1, [pc, #560]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	4313      	orrs	r3, r2
 800bb38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb3a:	4b8a      	ldr	r3, [pc, #552]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f003 030f 	and.w	r3, r3, #15
 800bb42:	683a      	ldr	r2, [r7, #0]
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d001      	beq.n	800bb4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	e106      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f003 0301 	and.w	r3, r3, #1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d073      	beq.n	800bc40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	2b03      	cmp	r3, #3
 800bb5e:	d129      	bne.n	800bbb4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb60:	4b81      	ldr	r3, [pc, #516]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d101      	bne.n	800bb70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e0f4      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800bb70:	f000 f99e 	bl	800beb0 <RCC_GetSysClockFreqFromPLLSource>
 800bb74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	4a7c      	ldr	r2, [pc, #496]	@ (800bd6c <HAL_RCC_ClockConfig+0x268>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d93f      	bls.n	800bbfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bb7e:	4b7a      	ldr	r3, [pc, #488]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d009      	beq.n	800bb9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d033      	beq.n	800bbfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d12f      	bne.n	800bbfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bb9e:	4b72      	ldr	r3, [pc, #456]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bba0:	689b      	ldr	r3, [r3, #8]
 800bba2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bba6:	4a70      	ldr	r2, [pc, #448]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bba8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bbae:	2380      	movs	r3, #128	@ 0x80
 800bbb0:	617b      	str	r3, [r7, #20]
 800bbb2:	e024      	b.n	800bbfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	685b      	ldr	r3, [r3, #4]
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d107      	bne.n	800bbcc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bbbc:	4b6a      	ldr	r3, [pc, #424]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d109      	bne.n	800bbdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e0c6      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bbcc:	4b66      	ldr	r3, [pc, #408]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d101      	bne.n	800bbdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bbd8:	2301      	movs	r3, #1
 800bbda:	e0be      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bbdc:	f000 f8ce 	bl	800bd7c <HAL_RCC_GetSysClockFreq>
 800bbe0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	4a61      	ldr	r2, [pc, #388]	@ (800bd6c <HAL_RCC_ClockConfig+0x268>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d909      	bls.n	800bbfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bbea:	4b5f      	ldr	r3, [pc, #380]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bbf2:	4a5d      	ldr	r2, [pc, #372]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bbf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbf8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bbfa:	2380      	movs	r3, #128	@ 0x80
 800bbfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bbfe:	4b5a      	ldr	r3, [pc, #360]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	f023 0203 	bic.w	r2, r3, #3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	685b      	ldr	r3, [r3, #4]
 800bc0a:	4957      	ldr	r1, [pc, #348]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc10:	f7fa fa9a 	bl	8006148 <HAL_GetTick>
 800bc14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bc16:	e00a      	b.n	800bc2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bc18:	f7fa fa96 	bl	8006148 <HAL_GetTick>
 800bc1c:	4602      	mov	r2, r0
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	1ad3      	subs	r3, r2, r3
 800bc22:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d901      	bls.n	800bc2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bc2a:	2303      	movs	r3, #3
 800bc2c:	e095      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bc2e:	4b4e      	ldr	r3, [pc, #312]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc30:	689b      	ldr	r3, [r3, #8]
 800bc32:	f003 020c 	and.w	r2, r3, #12
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	685b      	ldr	r3, [r3, #4]
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d1eb      	bne.n	800bc18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f003 0302 	and.w	r3, r3, #2
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d023      	beq.n	800bc94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f003 0304 	and.w	r3, r3, #4
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d005      	beq.n	800bc64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bc58:	4b43      	ldr	r3, [pc, #268]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc5a:	689b      	ldr	r3, [r3, #8]
 800bc5c:	4a42      	ldr	r2, [pc, #264]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bc62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f003 0308 	and.w	r3, r3, #8
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d007      	beq.n	800bc80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bc70:	4b3d      	ldr	r3, [pc, #244]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc72:	689b      	ldr	r3, [r3, #8]
 800bc74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bc78:	4a3b      	ldr	r2, [pc, #236]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bc7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc80:	4b39      	ldr	r3, [pc, #228]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	689b      	ldr	r3, [r3, #8]
 800bc8c:	4936      	ldr	r1, [pc, #216]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	608b      	str	r3, [r1, #8]
 800bc92:	e008      	b.n	800bca6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	2b80      	cmp	r3, #128	@ 0x80
 800bc98:	d105      	bne.n	800bca6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bc9a:	4b33      	ldr	r3, [pc, #204]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	4a32      	ldr	r2, [pc, #200]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bca0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bca4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bca6:	4b2f      	ldr	r3, [pc, #188]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f003 030f 	and.w	r3, r3, #15
 800bcae:	683a      	ldr	r2, [r7, #0]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d21d      	bcs.n	800bcf0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bcb4:	4b2b      	ldr	r3, [pc, #172]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	f023 020f 	bic.w	r2, r3, #15
 800bcbc:	4929      	ldr	r1, [pc, #164]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bcc4:	f7fa fa40 	bl	8006148 <HAL_GetTick>
 800bcc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bcca:	e00a      	b.n	800bce2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bccc:	f7fa fa3c 	bl	8006148 <HAL_GetTick>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	1ad3      	subs	r3, r2, r3
 800bcd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcda:	4293      	cmp	r3, r2
 800bcdc:	d901      	bls.n	800bce2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800bcde:	2303      	movs	r3, #3
 800bce0:	e03b      	b.n	800bd5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bce2:	4b20      	ldr	r3, [pc, #128]	@ (800bd64 <HAL_RCC_ClockConfig+0x260>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f003 030f 	and.w	r3, r3, #15
 800bcea:	683a      	ldr	r2, [r7, #0]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d1ed      	bne.n	800bccc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f003 0304 	and.w	r3, r3, #4
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d008      	beq.n	800bd0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bcfc:	4b1a      	ldr	r3, [pc, #104]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bcfe:	689b      	ldr	r3, [r3, #8]
 800bd00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	4917      	ldr	r1, [pc, #92]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f003 0308 	and.w	r3, r3, #8
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d009      	beq.n	800bd2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bd1a:	4b13      	ldr	r3, [pc, #76]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	691b      	ldr	r3, [r3, #16]
 800bd26:	00db      	lsls	r3, r3, #3
 800bd28:	490f      	ldr	r1, [pc, #60]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bd2e:	f000 f825 	bl	800bd7c <HAL_RCC_GetSysClockFreq>
 800bd32:	4602      	mov	r2, r0
 800bd34:	4b0c      	ldr	r3, [pc, #48]	@ (800bd68 <HAL_RCC_ClockConfig+0x264>)
 800bd36:	689b      	ldr	r3, [r3, #8]
 800bd38:	091b      	lsrs	r3, r3, #4
 800bd3a:	f003 030f 	and.w	r3, r3, #15
 800bd3e:	490c      	ldr	r1, [pc, #48]	@ (800bd70 <HAL_RCC_ClockConfig+0x26c>)
 800bd40:	5ccb      	ldrb	r3, [r1, r3]
 800bd42:	f003 031f 	and.w	r3, r3, #31
 800bd46:	fa22 f303 	lsr.w	r3, r2, r3
 800bd4a:	4a0a      	ldr	r2, [pc, #40]	@ (800bd74 <HAL_RCC_ClockConfig+0x270>)
 800bd4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800bd4e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd78 <HAL_RCC_ClockConfig+0x274>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7fa f9ac 	bl	80060b0 <HAL_InitTick>
 800bd58:	4603      	mov	r3, r0
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3718      	adds	r7, #24
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	bf00      	nop
 800bd64:	40022000 	.word	0x40022000
 800bd68:	40021000 	.word	0x40021000
 800bd6c:	04c4b400 	.word	0x04c4b400
 800bd70:	080169f0 	.word	0x080169f0
 800bd74:	20000004 	.word	0x20000004
 800bd78:	20000008 	.word	0x20000008

0800bd7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b087      	sub	sp, #28
 800bd80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800bd82:	4b2c      	ldr	r3, [pc, #176]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	f003 030c 	and.w	r3, r3, #12
 800bd8a:	2b04      	cmp	r3, #4
 800bd8c:	d102      	bne.n	800bd94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bd8e:	4b2a      	ldr	r3, [pc, #168]	@ (800be38 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bd90:	613b      	str	r3, [r7, #16]
 800bd92:	e047      	b.n	800be24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800bd94:	4b27      	ldr	r3, [pc, #156]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bd96:	689b      	ldr	r3, [r3, #8]
 800bd98:	f003 030c 	and.w	r3, r3, #12
 800bd9c:	2b08      	cmp	r3, #8
 800bd9e:	d102      	bne.n	800bda6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bda0:	4b26      	ldr	r3, [pc, #152]	@ (800be3c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bda2:	613b      	str	r3, [r7, #16]
 800bda4:	e03e      	b.n	800be24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800bda6:	4b23      	ldr	r3, [pc, #140]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f003 030c 	and.w	r3, r3, #12
 800bdae:	2b0c      	cmp	r3, #12
 800bdb0:	d136      	bne.n	800be20 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bdb2:	4b20      	ldr	r3, [pc, #128]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bdb4:	68db      	ldr	r3, [r3, #12]
 800bdb6:	f003 0303 	and.w	r3, r3, #3
 800bdba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bdbc:	4b1d      	ldr	r3, [pc, #116]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bdbe:	68db      	ldr	r3, [r3, #12]
 800bdc0:	091b      	lsrs	r3, r3, #4
 800bdc2:	f003 030f 	and.w	r3, r3, #15
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b03      	cmp	r3, #3
 800bdce:	d10c      	bne.n	800bdea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bdd0:	4a1a      	ldr	r2, [pc, #104]	@ (800be3c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd8:	4a16      	ldr	r2, [pc, #88]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bdda:	68d2      	ldr	r2, [r2, #12]
 800bddc:	0a12      	lsrs	r2, r2, #8
 800bdde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bde2:	fb02 f303 	mul.w	r3, r2, r3
 800bde6:	617b      	str	r3, [r7, #20]
      break;
 800bde8:	e00c      	b.n	800be04 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bdea:	4a13      	ldr	r2, [pc, #76]	@ (800be38 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdf2:	4a10      	ldr	r2, [pc, #64]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bdf4:	68d2      	ldr	r2, [r2, #12]
 800bdf6:	0a12      	lsrs	r2, r2, #8
 800bdf8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bdfc:	fb02 f303 	mul.w	r3, r2, r3
 800be00:	617b      	str	r3, [r7, #20]
      break;
 800be02:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800be04:	4b0b      	ldr	r3, [pc, #44]	@ (800be34 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	0e5b      	lsrs	r3, r3, #25
 800be0a:	f003 0303 	and.w	r3, r3, #3
 800be0e:	3301      	adds	r3, #1
 800be10:	005b      	lsls	r3, r3, #1
 800be12:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800be14:	697a      	ldr	r2, [r7, #20]
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	fbb2 f3f3 	udiv	r3, r2, r3
 800be1c:	613b      	str	r3, [r7, #16]
 800be1e:	e001      	b.n	800be24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800be20:	2300      	movs	r3, #0
 800be22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800be24:	693b      	ldr	r3, [r7, #16]
}
 800be26:	4618      	mov	r0, r3
 800be28:	371c      	adds	r7, #28
 800be2a:	46bd      	mov	sp, r7
 800be2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be30:	4770      	bx	lr
 800be32:	bf00      	nop
 800be34:	40021000 	.word	0x40021000
 800be38:	00f42400 	.word	0x00f42400
 800be3c:	007a1200 	.word	0x007a1200

0800be40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800be40:	b480      	push	{r7}
 800be42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800be44:	4b03      	ldr	r3, [pc, #12]	@ (800be54 <HAL_RCC_GetHCLKFreq+0x14>)
 800be46:	681b      	ldr	r3, [r3, #0]
}
 800be48:	4618      	mov	r0, r3
 800be4a:	46bd      	mov	sp, r7
 800be4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be50:	4770      	bx	lr
 800be52:	bf00      	nop
 800be54:	20000004 	.word	0x20000004

0800be58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800be5c:	f7ff fff0 	bl	800be40 <HAL_RCC_GetHCLKFreq>
 800be60:	4602      	mov	r2, r0
 800be62:	4b06      	ldr	r3, [pc, #24]	@ (800be7c <HAL_RCC_GetPCLK1Freq+0x24>)
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	0a1b      	lsrs	r3, r3, #8
 800be68:	f003 0307 	and.w	r3, r3, #7
 800be6c:	4904      	ldr	r1, [pc, #16]	@ (800be80 <HAL_RCC_GetPCLK1Freq+0x28>)
 800be6e:	5ccb      	ldrb	r3, [r1, r3]
 800be70:	f003 031f 	and.w	r3, r3, #31
 800be74:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be78:	4618      	mov	r0, r3
 800be7a:	bd80      	pop	{r7, pc}
 800be7c:	40021000 	.word	0x40021000
 800be80:	08016a00 	.word	0x08016a00

0800be84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800be88:	f7ff ffda 	bl	800be40 <HAL_RCC_GetHCLKFreq>
 800be8c:	4602      	mov	r2, r0
 800be8e:	4b06      	ldr	r3, [pc, #24]	@ (800bea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	0adb      	lsrs	r3, r3, #11
 800be94:	f003 0307 	and.w	r3, r3, #7
 800be98:	4904      	ldr	r1, [pc, #16]	@ (800beac <HAL_RCC_GetPCLK2Freq+0x28>)
 800be9a:	5ccb      	ldrb	r3, [r1, r3]
 800be9c:	f003 031f 	and.w	r3, r3, #31
 800bea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	bd80      	pop	{r7, pc}
 800bea8:	40021000 	.word	0x40021000
 800beac:	08016a00 	.word	0x08016a00

0800beb0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b087      	sub	sp, #28
 800beb4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800beb6:	4b1e      	ldr	r3, [pc, #120]	@ (800bf30 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800beb8:	68db      	ldr	r3, [r3, #12]
 800beba:	f003 0303 	and.w	r3, r3, #3
 800bebe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bec0:	4b1b      	ldr	r3, [pc, #108]	@ (800bf30 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bec2:	68db      	ldr	r3, [r3, #12]
 800bec4:	091b      	lsrs	r3, r3, #4
 800bec6:	f003 030f 	and.w	r3, r3, #15
 800beca:	3301      	adds	r3, #1
 800becc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	2b03      	cmp	r3, #3
 800bed2:	d10c      	bne.n	800beee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bed4:	4a17      	ldr	r2, [pc, #92]	@ (800bf34 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bedc:	4a14      	ldr	r2, [pc, #80]	@ (800bf30 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bede:	68d2      	ldr	r2, [r2, #12]
 800bee0:	0a12      	lsrs	r2, r2, #8
 800bee2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bee6:	fb02 f303 	mul.w	r3, r2, r3
 800beea:	617b      	str	r3, [r7, #20]
    break;
 800beec:	e00c      	b.n	800bf08 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800beee:	4a12      	ldr	r2, [pc, #72]	@ (800bf38 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bef6:	4a0e      	ldr	r2, [pc, #56]	@ (800bf30 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bef8:	68d2      	ldr	r2, [r2, #12]
 800befa:	0a12      	lsrs	r2, r2, #8
 800befc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bf00:	fb02 f303 	mul.w	r3, r2, r3
 800bf04:	617b      	str	r3, [r7, #20]
    break;
 800bf06:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bf08:	4b09      	ldr	r3, [pc, #36]	@ (800bf30 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	0e5b      	lsrs	r3, r3, #25
 800bf0e:	f003 0303 	and.w	r3, r3, #3
 800bf12:	3301      	adds	r3, #1
 800bf14:	005b      	lsls	r3, r3, #1
 800bf16:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800bf18:	697a      	ldr	r2, [r7, #20]
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf20:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800bf22:	687b      	ldr	r3, [r7, #4]
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	371c      	adds	r7, #28
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr
 800bf30:	40021000 	.word	0x40021000
 800bf34:	007a1200 	.word	0x007a1200
 800bf38:	00f42400 	.word	0x00f42400

0800bf3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b086      	sub	sp, #24
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bf44:	2300      	movs	r3, #0
 800bf46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bf48:	2300      	movs	r3, #0
 800bf4a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	f000 8098 	beq.w	800c08a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bf5e:	4b43      	ldr	r3, [pc, #268]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d10d      	bne.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bf6a:	4b40      	ldr	r3, [pc, #256]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf6e:	4a3f      	ldr	r2, [pc, #252]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf74:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf76:	4b3d      	ldr	r3, [pc, #244]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf7e:	60bb      	str	r3, [r7, #8]
 800bf80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bf82:	2301      	movs	r3, #1
 800bf84:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bf86:	4b3a      	ldr	r3, [pc, #232]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a39      	ldr	r2, [pc, #228]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bf8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bf92:	f7fa f8d9 	bl	8006148 <HAL_GetTick>
 800bf96:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bf98:	e009      	b.n	800bfae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf9a:	f7fa f8d5 	bl	8006148 <HAL_GetTick>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	1ad3      	subs	r3, r2, r3
 800bfa4:	2b02      	cmp	r3, #2
 800bfa6:	d902      	bls.n	800bfae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800bfa8:	2303      	movs	r3, #3
 800bfaa:	74fb      	strb	r3, [r7, #19]
        break;
 800bfac:	e005      	b.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bfae:	4b30      	ldr	r3, [pc, #192]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d0ef      	beq.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800bfba:	7cfb      	ldrb	r3, [r7, #19]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d159      	bne.n	800c074 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bfc0:	4b2a      	ldr	r3, [pc, #168]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bfc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d01e      	beq.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfd6:	697a      	ldr	r2, [r7, #20]
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d019      	beq.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bfdc:	4b23      	ldr	r3, [pc, #140]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bfde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bfe6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bfe8:	4b20      	ldr	r3, [pc, #128]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bfea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfee:	4a1f      	ldr	r2, [pc, #124]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bff8:	4b1c      	ldr	r3, [pc, #112]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bffe:	4a1b      	ldr	r2, [pc, #108]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c000:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c008:	4a18      	ldr	r2, [pc, #96]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	f003 0301 	and.w	r3, r3, #1
 800c016:	2b00      	cmp	r3, #0
 800c018:	d016      	beq.n	800c048 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c01a:	f7fa f895 	bl	8006148 <HAL_GetTick>
 800c01e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c020:	e00b      	b.n	800c03a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c022:	f7fa f891 	bl	8006148 <HAL_GetTick>
 800c026:	4602      	mov	r2, r0
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	1ad3      	subs	r3, r2, r3
 800c02c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c030:	4293      	cmp	r3, r2
 800c032:	d902      	bls.n	800c03a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c034:	2303      	movs	r3, #3
 800c036:	74fb      	strb	r3, [r7, #19]
            break;
 800c038:	e006      	b.n	800c048 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c03a:	4b0c      	ldr	r3, [pc, #48]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c03c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c040:	f003 0302 	and.w	r3, r3, #2
 800c044:	2b00      	cmp	r3, #0
 800c046:	d0ec      	beq.n	800c022 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c048:	7cfb      	ldrb	r3, [r7, #19]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d10b      	bne.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c04e:	4b07      	ldr	r3, [pc, #28]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c054:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c05c:	4903      	ldr	r1, [pc, #12]	@ (800c06c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c05e:	4313      	orrs	r3, r2
 800c060:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c064:	e008      	b.n	800c078 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c066:	7cfb      	ldrb	r3, [r7, #19]
 800c068:	74bb      	strb	r3, [r7, #18]
 800c06a:	e005      	b.n	800c078 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c06c:	40021000 	.word	0x40021000
 800c070:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c074:	7cfb      	ldrb	r3, [r7, #19]
 800c076:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c078:	7c7b      	ldrb	r3, [r7, #17]
 800c07a:	2b01      	cmp	r3, #1
 800c07c:	d105      	bne.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c07e:	4ba6      	ldr	r3, [pc, #664]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c082:	4aa5      	ldr	r2, [pc, #660]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c088:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f003 0301 	and.w	r3, r3, #1
 800c092:	2b00      	cmp	r3, #0
 800c094:	d00a      	beq.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c096:	4ba0      	ldr	r3, [pc, #640]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c09c:	f023 0203 	bic.w	r2, r3, #3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	499c      	ldr	r1, [pc, #624]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f003 0302 	and.w	r3, r3, #2
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d00a      	beq.n	800c0ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c0b8:	4b97      	ldr	r3, [pc, #604]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0be:	f023 020c 	bic.w	r2, r3, #12
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	689b      	ldr	r3, [r3, #8]
 800c0c6:	4994      	ldr	r1, [pc, #592]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0c8:	4313      	orrs	r3, r2
 800c0ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f003 0304 	and.w	r3, r3, #4
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d00a      	beq.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c0da:	4b8f      	ldr	r3, [pc, #572]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	498b      	ldr	r1, [pc, #556]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0ea:	4313      	orrs	r3, r2
 800c0ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	f003 0308 	and.w	r3, r3, #8
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d00a      	beq.n	800c112 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c0fc:	4b86      	ldr	r3, [pc, #536]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c102:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	691b      	ldr	r3, [r3, #16]
 800c10a:	4983      	ldr	r1, [pc, #524]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c10c:	4313      	orrs	r3, r2
 800c10e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	f003 0320 	and.w	r3, r3, #32
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d00a      	beq.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c11e:	4b7e      	ldr	r3, [pc, #504]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c124:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	695b      	ldr	r3, [r3, #20]
 800c12c:	497a      	ldr	r1, [pc, #488]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c12e:	4313      	orrs	r3, r2
 800c130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00a      	beq.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c140:	4b75      	ldr	r3, [pc, #468]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c146:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	699b      	ldr	r3, [r3, #24]
 800c14e:	4972      	ldr	r1, [pc, #456]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c150:	4313      	orrs	r3, r2
 800c152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00a      	beq.n	800c178 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c162:	4b6d      	ldr	r3, [pc, #436]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c168:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	69db      	ldr	r3, [r3, #28]
 800c170:	4969      	ldr	r1, [pc, #420]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c172:	4313      	orrs	r3, r2
 800c174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00a      	beq.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c184:	4b64      	ldr	r3, [pc, #400]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c18a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6a1b      	ldr	r3, [r3, #32]
 800c192:	4961      	ldr	r1, [pc, #388]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c194:	4313      	orrs	r3, r2
 800c196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d00a      	beq.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c1a6:	4b5c      	ldr	r3, [pc, #368]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1b4:	4958      	ldr	r1, [pc, #352]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d015      	beq.n	800c1f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c1c8:	4b53      	ldr	r3, [pc, #332]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1d6:	4950      	ldr	r1, [pc, #320]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1e6:	d105      	bne.n	800c1f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c1e8:	4b4b      	ldr	r3, [pc, #300]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	4a4a      	ldr	r2, [pc, #296]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d015      	beq.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c200:	4b45      	ldr	r3, [pc, #276]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c206:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c20e:	4942      	ldr	r1, [pc, #264]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c210:	4313      	orrs	r3, r2
 800c212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c21a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c21e:	d105      	bne.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c220:	4b3d      	ldr	r3, [pc, #244]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	4a3c      	ldr	r2, [pc, #240]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c22a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c234:	2b00      	cmp	r3, #0
 800c236:	d015      	beq.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c238:	4b37      	ldr	r3, [pc, #220]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c23a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c23e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c246:	4934      	ldr	r1, [pc, #208]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c248:	4313      	orrs	r3, r2
 800c24a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c252:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c256:	d105      	bne.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c258:	4b2f      	ldr	r3, [pc, #188]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c25a:	68db      	ldr	r3, [r3, #12]
 800c25c:	4a2e      	ldr	r2, [pc, #184]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c25e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c262:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d015      	beq.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c270:	4b29      	ldr	r3, [pc, #164]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c276:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c27e:	4926      	ldr	r1, [pc, #152]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c280:	4313      	orrs	r3, r2
 800c282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c28a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c28e:	d105      	bne.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c290:	4b21      	ldr	r3, [pc, #132]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c292:	68db      	ldr	r3, [r3, #12]
 800c294:	4a20      	ldr	r2, [pc, #128]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c29a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d015      	beq.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c2a8:	4b1b      	ldr	r3, [pc, #108]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2b6:	4918      	ldr	r1, [pc, #96]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2b8:	4313      	orrs	r3, r2
 800c2ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2c6:	d105      	bne.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c2c8:	4b13      	ldr	r3, [pc, #76]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2ca:	68db      	ldr	r3, [r3, #12]
 800c2cc:	4a12      	ldr	r2, [pc, #72]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d015      	beq.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c2e0:	4b0d      	ldr	r3, [pc, #52]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2ee:	490a      	ldr	r1, [pc, #40]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2fe:	d105      	bne.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c300:	4b05      	ldr	r3, [pc, #20]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c302:	68db      	ldr	r3, [r3, #12]
 800c304:	4a04      	ldr	r2, [pc, #16]	@ (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c30a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c30c:	7cbb      	ldrb	r3, [r7, #18]
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3718      	adds	r7, #24
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	40021000 	.word	0x40021000

0800c31c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d101      	bne.n	800c32e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c32a:	2301      	movs	r3, #1
 800c32c:	e09d      	b.n	800c46a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c332:	2b00      	cmp	r3, #0
 800c334:	d108      	bne.n	800c348 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c33e:	d009      	beq.n	800c354 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2200      	movs	r2, #0
 800c344:	61da      	str	r2, [r3, #28]
 800c346:	e005      	b.n	800c354 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2200      	movs	r2, #0
 800c34c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2200      	movs	r2, #0
 800c352:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c360:	b2db      	uxtb	r3, r3
 800c362:	2b00      	cmp	r3, #0
 800c364:	d106      	bne.n	800c374 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2200      	movs	r2, #0
 800c36a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f7f7 fb6a 	bl	8003a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2202      	movs	r2, #2
 800c378:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	681a      	ldr	r2, [r3, #0]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c38a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	68db      	ldr	r3, [r3, #12]
 800c390:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c394:	d902      	bls.n	800c39c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c396:	2300      	movs	r3, #0
 800c398:	60fb      	str	r3, [r7, #12]
 800c39a:	e002      	b.n	800c3a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c39c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c3a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	68db      	ldr	r3, [r3, #12]
 800c3a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c3aa:	d007      	beq.n	800c3bc <HAL_SPI_Init+0xa0>
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	68db      	ldr	r3, [r3, #12]
 800c3b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c3b4:	d002      	beq.n	800c3bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	689b      	ldr	r3, [r3, #8]
 800c3c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c3cc:	431a      	orrs	r2, r3
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	691b      	ldr	r3, [r3, #16]
 800c3d2:	f003 0302 	and.w	r3, r3, #2
 800c3d6:	431a      	orrs	r2, r3
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	695b      	ldr	r3, [r3, #20]
 800c3dc:	f003 0301 	and.w	r3, r3, #1
 800c3e0:	431a      	orrs	r2, r3
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	699b      	ldr	r3, [r3, #24]
 800c3e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c3ea:	431a      	orrs	r2, r3
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	69db      	ldr	r3, [r3, #28]
 800c3f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c3f4:	431a      	orrs	r2, r3
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6a1b      	ldr	r3, [r3, #32]
 800c3fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3fe:	ea42 0103 	orr.w	r1, r2, r3
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c406:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	430a      	orrs	r2, r1
 800c410:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	699b      	ldr	r3, [r3, #24]
 800c416:	0c1b      	lsrs	r3, r3, #16
 800c418:	f003 0204 	and.w	r2, r3, #4
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c420:	f003 0310 	and.w	r3, r3, #16
 800c424:	431a      	orrs	r2, r3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c42a:	f003 0308 	and.w	r3, r3, #8
 800c42e:	431a      	orrs	r2, r3
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c438:	ea42 0103 	orr.w	r1, r2, r3
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	430a      	orrs	r2, r1
 800c448:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	69da      	ldr	r2, [r3, #28]
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c458:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2200      	movs	r2, #0
 800c45e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2201      	movs	r2, #1
 800c464:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c468:	2300      	movs	r3, #0
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}

0800c472 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b082      	sub	sp, #8
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d101      	bne.n	800c484 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c480:	2301      	movs	r3, #1
 800c482:	e042      	b.n	800c50a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d106      	bne.n	800c49c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f7f7 fb36 	bl	8003b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2224      	movs	r2, #36	@ 0x24
 800c4a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	681a      	ldr	r2, [r3, #0]
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f022 0201 	bic.w	r2, r2, #1
 800c4b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d002      	beq.n	800c4c2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f000 fedf 	bl	800d280 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f000 fc10 	bl	800cce8 <UART_SetConfig>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d101      	bne.n	800c4d2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e01b      	b.n	800c50a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	685a      	ldr	r2, [r3, #4]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c4e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	689a      	ldr	r2, [r3, #8]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c4f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f042 0201 	orr.w	r2, r2, #1
 800c500:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f000 ff5e 	bl	800d3c4 <UART_CheckIdleState>
 800c508:	4603      	mov	r3, r0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3708      	adds	r7, #8
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}
	...

0800c514 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b08a      	sub	sp, #40	@ 0x28
 800c518:	af00      	add	r7, sp, #0
 800c51a:	60f8      	str	r0, [r7, #12]
 800c51c:	60b9      	str	r1, [r7, #8]
 800c51e:	4613      	mov	r3, r2
 800c520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c528:	2b20      	cmp	r3, #32
 800c52a:	d167      	bne.n	800c5fc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d002      	beq.n	800c538 <HAL_UART_Transmit_DMA+0x24>
 800c532:	88fb      	ldrh	r3, [r7, #6]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d101      	bne.n	800c53c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c538:	2301      	movs	r3, #1
 800c53a:	e060      	b.n	800c5fe <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	68ba      	ldr	r2, [r7, #8]
 800c540:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	88fa      	ldrh	r2, [r7, #6]
 800c546:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	88fa      	ldrh	r2, [r7, #6]
 800c54e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2200      	movs	r2, #0
 800c556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	2221      	movs	r2, #33	@ 0x21
 800c55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c566:	2b00      	cmp	r3, #0
 800c568:	d028      	beq.n	800c5bc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c56e:	4a26      	ldr	r2, [pc, #152]	@ (800c608 <HAL_UART_Transmit_DMA+0xf4>)
 800c570:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c576:	4a25      	ldr	r2, [pc, #148]	@ (800c60c <HAL_UART_Transmit_DMA+0xf8>)
 800c578:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c57e:	4a24      	ldr	r2, [pc, #144]	@ (800c610 <HAL_UART_Transmit_DMA+0xfc>)
 800c580:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c586:	2200      	movs	r2, #0
 800c588:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c592:	4619      	mov	r1, r3
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	3328      	adds	r3, #40	@ 0x28
 800c59a:	461a      	mov	r2, r3
 800c59c:	88fb      	ldrh	r3, [r7, #6]
 800c59e:	f7fb fe5f 	bl	8008260 <HAL_DMA_Start_IT>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d009      	beq.n	800c5bc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2210      	movs	r2, #16
 800c5ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2220      	movs	r2, #32
 800c5b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e020      	b.n	800c5fe <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	2240      	movs	r2, #64	@ 0x40
 800c5c2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	3308      	adds	r3, #8
 800c5ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	e853 3f00 	ldrex	r3, [r3]
 800c5d2:	613b      	str	r3, [r7, #16]
   return(result);
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5da:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3308      	adds	r3, #8
 800c5e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5e4:	623a      	str	r2, [r7, #32]
 800c5e6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e8:	69f9      	ldr	r1, [r7, #28]
 800c5ea:	6a3a      	ldr	r2, [r7, #32]
 800c5ec:	e841 2300 	strex	r3, r2, [r1]
 800c5f0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c5f2:	69bb      	ldr	r3, [r7, #24]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d1e5      	bne.n	800c5c4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	e000      	b.n	800c5fe <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c5fc:	2302      	movs	r3, #2
  }
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3728      	adds	r7, #40	@ 0x28
 800c602:	46bd      	mov	sp, r7
 800c604:	bd80      	pop	{r7, pc}
 800c606:	bf00      	nop
 800c608:	0800d88f 	.word	0x0800d88f
 800c60c:	0800d929 	.word	0x0800d929
 800c610:	0800daaf 	.word	0x0800daaf

0800c614 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b0ba      	sub	sp, #232	@ 0xe8
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	69db      	ldr	r3, [r3, #28]
 800c622:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	689b      	ldr	r3, [r3, #8]
 800c636:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c63a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c63e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c642:	4013      	ands	r3, r2
 800c644:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c648:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d11b      	bne.n	800c688 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c654:	f003 0320 	and.w	r3, r3, #32
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d015      	beq.n	800c688 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c65c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c660:	f003 0320 	and.w	r3, r3, #32
 800c664:	2b00      	cmp	r3, #0
 800c666:	d105      	bne.n	800c674 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c668:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c66c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c670:	2b00      	cmp	r3, #0
 800c672:	d009      	beq.n	800c688 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f000 8300 	beq.w	800cc7e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c682:	6878      	ldr	r0, [r7, #4]
 800c684:	4798      	blx	r3
      }
      return;
 800c686:	e2fa      	b.n	800cc7e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c688:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f000 8123 	beq.w	800c8d8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c692:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c696:	4b8d      	ldr	r3, [pc, #564]	@ (800c8cc <HAL_UART_IRQHandler+0x2b8>)
 800c698:	4013      	ands	r3, r2
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d106      	bne.n	800c6ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c69e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c6a2:	4b8b      	ldr	r3, [pc, #556]	@ (800c8d0 <HAL_UART_IRQHandler+0x2bc>)
 800c6a4:	4013      	ands	r3, r2
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	f000 8116 	beq.w	800c8d8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d011      	beq.n	800c6dc <HAL_UART_IRQHandler+0xc8>
 800c6b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d00b      	beq.n	800c6dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d2:	f043 0201 	orr.w	r2, r3, #1
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c6dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e0:	f003 0302 	and.w	r3, r3, #2
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d011      	beq.n	800c70c <HAL_UART_IRQHandler+0xf8>
 800c6e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6ec:	f003 0301 	and.w	r3, r3, #1
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d00b      	beq.n	800c70c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	2202      	movs	r2, #2
 800c6fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c702:	f043 0204 	orr.w	r2, r3, #4
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c70c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c710:	f003 0304 	and.w	r3, r3, #4
 800c714:	2b00      	cmp	r3, #0
 800c716:	d011      	beq.n	800c73c <HAL_UART_IRQHandler+0x128>
 800c718:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c71c:	f003 0301 	and.w	r3, r3, #1
 800c720:	2b00      	cmp	r3, #0
 800c722:	d00b      	beq.n	800c73c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	2204      	movs	r2, #4
 800c72a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c732:	f043 0202 	orr.w	r2, r3, #2
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c73c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c740:	f003 0308 	and.w	r3, r3, #8
 800c744:	2b00      	cmp	r3, #0
 800c746:	d017      	beq.n	800c778 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c74c:	f003 0320 	and.w	r3, r3, #32
 800c750:	2b00      	cmp	r3, #0
 800c752:	d105      	bne.n	800c760 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c754:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c758:	4b5c      	ldr	r3, [pc, #368]	@ (800c8cc <HAL_UART_IRQHandler+0x2b8>)
 800c75a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d00b      	beq.n	800c778 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	2208      	movs	r2, #8
 800c766:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c76e:	f043 0208 	orr.w	r2, r3, #8
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c77c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c780:	2b00      	cmp	r3, #0
 800c782:	d012      	beq.n	800c7aa <HAL_UART_IRQHandler+0x196>
 800c784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c788:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00c      	beq.n	800c7aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c798:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7a0:	f043 0220 	orr.w	r2, r3, #32
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	f000 8266 	beq.w	800cc82 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c7b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7ba:	f003 0320 	and.w	r3, r3, #32
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d013      	beq.n	800c7ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c7c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7c6:	f003 0320 	and.w	r3, r3, #32
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d105      	bne.n	800c7da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c7ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d007      	beq.n	800c7ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d003      	beq.n	800c7ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	689b      	ldr	r3, [r3, #8]
 800c7fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7fe:	2b40      	cmp	r3, #64	@ 0x40
 800c800:	d005      	beq.n	800c80e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c802:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c806:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d054      	beq.n	800c8b8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 ffd7 	bl	800d7c2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	689b      	ldr	r3, [r3, #8]
 800c81a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c81e:	2b40      	cmp	r3, #64	@ 0x40
 800c820:	d146      	bne.n	800c8b0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	3308      	adds	r3, #8
 800c828:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c82c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c830:	e853 3f00 	ldrex	r3, [r3]
 800c834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c838:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c83c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c840:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	3308      	adds	r3, #8
 800c84a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c84e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c852:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c856:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c85a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c85e:	e841 2300 	strex	r3, r2, [r1]
 800c862:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c866:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d1d9      	bne.n	800c822 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c874:	2b00      	cmp	r3, #0
 800c876:	d017      	beq.n	800c8a8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c87e:	4a15      	ldr	r2, [pc, #84]	@ (800c8d4 <HAL_UART_IRQHandler+0x2c0>)
 800c880:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c888:	4618      	mov	r0, r3
 800c88a:	f7fb fdbd 	bl	8008408 <HAL_DMA_Abort_IT>
 800c88e:	4603      	mov	r3, r0
 800c890:	2b00      	cmp	r3, #0
 800c892:	d019      	beq.n	800c8c8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c89a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c89c:	687a      	ldr	r2, [r7, #4]
 800c89e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c8a2:	4610      	mov	r0, r2
 800c8a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8a6:	e00f      	b.n	800c8c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7f9 faa3 	bl	8005df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8ae:	e00b      	b.n	800c8c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f7f9 fa9f 	bl	8005df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8b6:	e007      	b.n	800c8c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f7f9 fa9b 	bl	8005df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c8c6:	e1dc      	b.n	800cc82 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8c8:	bf00      	nop
    return;
 800c8ca:	e1da      	b.n	800cc82 <HAL_UART_IRQHandler+0x66e>
 800c8cc:	10000001 	.word	0x10000001
 800c8d0:	04000120 	.word	0x04000120
 800c8d4:	0800db2f 	.word	0x0800db2f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8dc:	2b01      	cmp	r3, #1
 800c8de:	f040 8170 	bne.w	800cbc2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c8e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8e6:	f003 0310 	and.w	r3, r3, #16
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	f000 8169 	beq.w	800cbc2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c8f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c8f4:	f003 0310 	and.w	r3, r3, #16
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	f000 8162 	beq.w	800cbc2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	2210      	movs	r2, #16
 800c904:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	689b      	ldr	r3, [r3, #8]
 800c90c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c910:	2b40      	cmp	r3, #64	@ 0x40
 800c912:	f040 80d8 	bne.w	800cac6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	685b      	ldr	r3, [r3, #4]
 800c920:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c924:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 80af 	beq.w	800ca8c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c934:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c938:	429a      	cmp	r2, r3
 800c93a:	f080 80a7 	bcs.w	800ca8c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c944:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f003 0320 	and.w	r3, r3, #32
 800c956:	2b00      	cmp	r3, #0
 800c958:	f040 8087 	bne.w	800ca6a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c964:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c968:	e853 3f00 	ldrex	r3, [r3]
 800c96c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c970:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c978:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	461a      	mov	r2, r3
 800c982:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c986:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c98a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c98e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c992:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c996:	e841 2300 	strex	r3, r2, [r1]
 800c99a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c99e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d1da      	bne.n	800c95c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	3308      	adds	r3, #8
 800c9ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9b0:	e853 3f00 	ldrex	r3, [r3]
 800c9b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c9b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c9b8:	f023 0301 	bic.w	r3, r3, #1
 800c9bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	3308      	adds	r3, #8
 800c9c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c9ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c9ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c9d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c9d6:	e841 2300 	strex	r3, r2, [r1]
 800c9da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c9dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d1e1      	bne.n	800c9a6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	3308      	adds	r3, #8
 800c9e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c9ec:	e853 3f00 	ldrex	r3, [r3]
 800c9f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c9f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c9f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	3308      	adds	r3, #8
 800ca02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ca06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ca08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ca0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ca0e:	e841 2300 	strex	r3, r2, [r1]
 800ca12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ca14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d1e3      	bne.n	800c9e2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2220      	movs	r2, #32
 800ca1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2200      	movs	r2, #0
 800ca26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca30:	e853 3f00 	ldrex	r3, [r3]
 800ca34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca38:	f023 0310 	bic.w	r3, r3, #16
 800ca3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	461a      	mov	r2, r3
 800ca46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ca50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca52:	e841 2300 	strex	r3, r2, [r1]
 800ca56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ca58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d1e4      	bne.n	800ca28 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca64:	4618      	mov	r0, r3
 800ca66:	f7fb fc76 	bl	8008356 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2202      	movs	r2, #2
 800ca6e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	1ad3      	subs	r3, r2, r3
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	4619      	mov	r1, r3
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f7f9 f871 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ca8a:	e0fc      	b.n	800cc86 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca96:	429a      	cmp	r2, r3
 800ca98:	f040 80f5 	bne.w	800cc86 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f003 0320 	and.w	r3, r3, #32
 800caaa:	2b20      	cmp	r3, #32
 800caac:	f040 80eb 	bne.w	800cc86 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2202      	movs	r2, #2
 800cab4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cabc:	4619      	mov	r1, r3
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f7f9 f854 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
      return;
 800cac4:	e0df      	b.n	800cc86 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cad2:	b29b      	uxth	r3, r3
 800cad4:	1ad3      	subs	r3, r2, r3
 800cad6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f000 80d1 	beq.w	800cc8a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800caec:	2b00      	cmp	r3, #0
 800caee:	f000 80cc 	beq.w	800cc8a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cafa:	e853 3f00 	ldrex	r3, [r3]
 800cafe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	461a      	mov	r2, r3
 800cb10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb14:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb1c:	e841 2300 	strex	r3, r2, [r1]
 800cb20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d1e4      	bne.n	800caf2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	3308      	adds	r3, #8
 800cb2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb32:	e853 3f00 	ldrex	r3, [r3]
 800cb36:	623b      	str	r3, [r7, #32]
   return(result);
 800cb38:	6a3b      	ldr	r3, [r7, #32]
 800cb3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cb3e:	f023 0301 	bic.w	r3, r3, #1
 800cb42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	3308      	adds	r3, #8
 800cb4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cb50:	633a      	str	r2, [r7, #48]	@ 0x30
 800cb52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb58:	e841 2300 	strex	r3, r2, [r1]
 800cb5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d1e1      	bne.n	800cb28 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2220      	movs	r2, #32
 800cb68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2200      	movs	r2, #0
 800cb76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	e853 3f00 	ldrex	r3, [r3]
 800cb84:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f023 0310 	bic.w	r3, r3, #16
 800cb8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	461a      	mov	r2, r3
 800cb96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cb9a:	61fb      	str	r3, [r7, #28]
 800cb9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9e:	69b9      	ldr	r1, [r7, #24]
 800cba0:	69fa      	ldr	r2, [r7, #28]
 800cba2:	e841 2300 	strex	r3, r2, [r1]
 800cba6:	617b      	str	r3, [r7, #20]
   return(result);
 800cba8:	697b      	ldr	r3, [r7, #20]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1e4      	bne.n	800cb78 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2202      	movs	r2, #2
 800cbb2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cbb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cbb8:	4619      	mov	r1, r3
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f7f8 ffd6 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cbc0:	e063      	b.n	800cc8a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cbc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d00e      	beq.n	800cbec <HAL_UART_IRQHandler+0x5d8>
 800cbce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d008      	beq.n	800cbec <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cbe2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f000 ffdf 	bl	800dba8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cbea:	e051      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cbec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d014      	beq.n	800cc22 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cbf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d105      	bne.n	800cc10 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d008      	beq.n	800cc22 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d03a      	beq.n	800cc8e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	4798      	blx	r3
    }
    return;
 800cc20:	e035      	b.n	800cc8e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d009      	beq.n	800cc42 <HAL_UART_IRQHandler+0x62e>
 800cc2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d003      	beq.n	800cc42 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 ff89 	bl	800db52 <UART_EndTransmit_IT>
    return;
 800cc40:	e026      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cc42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d009      	beq.n	800cc62 <HAL_UART_IRQHandler+0x64e>
 800cc4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d003      	beq.n	800cc62 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f000 ffb8 	bl	800dbd0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc60:	e016      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cc62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d010      	beq.n	800cc90 <HAL_UART_IRQHandler+0x67c>
 800cc6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	da0c      	bge.n	800cc90 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 ffa0 	bl	800dbbc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc7c:	e008      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
      return;
 800cc7e:	bf00      	nop
 800cc80:	e006      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
    return;
 800cc82:	bf00      	nop
 800cc84:	e004      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
      return;
 800cc86:	bf00      	nop
 800cc88:	e002      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
      return;
 800cc8a:	bf00      	nop
 800cc8c:	e000      	b.n	800cc90 <HAL_UART_IRQHandler+0x67c>
    return;
 800cc8e:	bf00      	nop
  }
}
 800cc90:	37e8      	adds	r7, #232	@ 0xe8
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop

0800cc98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr

0800ccac <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b083      	sub	sp, #12
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ccb4:	bf00      	nop
 800ccb6:	370c      	adds	r7, #12
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr

0800ccc0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	b083      	sub	sp, #12
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ccc8:	bf00      	nop
 800ccca:	370c      	adds	r7, #12
 800cccc:	46bd      	mov	sp, r7
 800ccce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd2:	4770      	bx	lr

0800ccd4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b083      	sub	sp, #12
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ccec:	b08c      	sub	sp, #48	@ 0x30
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	689a      	ldr	r2, [r3, #8]
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	691b      	ldr	r3, [r3, #16]
 800cd00:	431a      	orrs	r2, r3
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	695b      	ldr	r3, [r3, #20]
 800cd06:	431a      	orrs	r2, r3
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	69db      	ldr	r3, [r3, #28]
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	681a      	ldr	r2, [r3, #0]
 800cd16:	4bab      	ldr	r3, [pc, #684]	@ (800cfc4 <UART_SetConfig+0x2dc>)
 800cd18:	4013      	ands	r3, r2
 800cd1a:	697a      	ldr	r2, [r7, #20]
 800cd1c:	6812      	ldr	r2, [r2, #0]
 800cd1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd20:	430b      	orrs	r3, r1
 800cd22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd2e:	697b      	ldr	r3, [r7, #20]
 800cd30:	68da      	ldr	r2, [r3, #12]
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	430a      	orrs	r2, r1
 800cd38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd3a:	697b      	ldr	r3, [r7, #20]
 800cd3c:	699b      	ldr	r3, [r3, #24]
 800cd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4aa0      	ldr	r2, [pc, #640]	@ (800cfc8 <UART_SetConfig+0x2e0>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d004      	beq.n	800cd54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	6a1b      	ldr	r3, [r3, #32]
 800cd4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd50:	4313      	orrs	r3, r2
 800cd52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cd5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cd62:	697a      	ldr	r2, [r7, #20]
 800cd64:	6812      	ldr	r2, [r2, #0]
 800cd66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd68:	430b      	orrs	r3, r1
 800cd6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd72:	f023 010f 	bic.w	r1, r3, #15
 800cd76:	697b      	ldr	r3, [r7, #20]
 800cd78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	430a      	orrs	r2, r1
 800cd80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a91      	ldr	r2, [pc, #580]	@ (800cfcc <UART_SetConfig+0x2e4>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d125      	bne.n	800cdd8 <UART_SetConfig+0xf0>
 800cd8c:	4b90      	ldr	r3, [pc, #576]	@ (800cfd0 <UART_SetConfig+0x2e8>)
 800cd8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd92:	f003 0303 	and.w	r3, r3, #3
 800cd96:	2b03      	cmp	r3, #3
 800cd98:	d81a      	bhi.n	800cdd0 <UART_SetConfig+0xe8>
 800cd9a:	a201      	add	r2, pc, #4	@ (adr r2, 800cda0 <UART_SetConfig+0xb8>)
 800cd9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cda0:	0800cdb1 	.word	0x0800cdb1
 800cda4:	0800cdc1 	.word	0x0800cdc1
 800cda8:	0800cdb9 	.word	0x0800cdb9
 800cdac:	0800cdc9 	.word	0x0800cdc9
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdb6:	e0d6      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cdb8:	2302      	movs	r3, #2
 800cdba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdbe:	e0d2      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cdc0:	2304      	movs	r3, #4
 800cdc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdc6:	e0ce      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cdc8:	2308      	movs	r3, #8
 800cdca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdce:	e0ca      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cdd0:	2310      	movs	r3, #16
 800cdd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdd6:	e0c6      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a7d      	ldr	r2, [pc, #500]	@ (800cfd4 <UART_SetConfig+0x2ec>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d138      	bne.n	800ce54 <UART_SetConfig+0x16c>
 800cde2:	4b7b      	ldr	r3, [pc, #492]	@ (800cfd0 <UART_SetConfig+0x2e8>)
 800cde4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cde8:	f003 030c 	and.w	r3, r3, #12
 800cdec:	2b0c      	cmp	r3, #12
 800cdee:	d82d      	bhi.n	800ce4c <UART_SetConfig+0x164>
 800cdf0:	a201      	add	r2, pc, #4	@ (adr r2, 800cdf8 <UART_SetConfig+0x110>)
 800cdf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdf6:	bf00      	nop
 800cdf8:	0800ce2d 	.word	0x0800ce2d
 800cdfc:	0800ce4d 	.word	0x0800ce4d
 800ce00:	0800ce4d 	.word	0x0800ce4d
 800ce04:	0800ce4d 	.word	0x0800ce4d
 800ce08:	0800ce3d 	.word	0x0800ce3d
 800ce0c:	0800ce4d 	.word	0x0800ce4d
 800ce10:	0800ce4d 	.word	0x0800ce4d
 800ce14:	0800ce4d 	.word	0x0800ce4d
 800ce18:	0800ce35 	.word	0x0800ce35
 800ce1c:	0800ce4d 	.word	0x0800ce4d
 800ce20:	0800ce4d 	.word	0x0800ce4d
 800ce24:	0800ce4d 	.word	0x0800ce4d
 800ce28:	0800ce45 	.word	0x0800ce45
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce32:	e098      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce34:	2302      	movs	r3, #2
 800ce36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce3a:	e094      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce3c:	2304      	movs	r3, #4
 800ce3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce42:	e090      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce44:	2308      	movs	r3, #8
 800ce46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce4a:	e08c      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce4c:	2310      	movs	r3, #16
 800ce4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce52:	e088      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	4a5f      	ldr	r2, [pc, #380]	@ (800cfd8 <UART_SetConfig+0x2f0>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d125      	bne.n	800ceaa <UART_SetConfig+0x1c2>
 800ce5e:	4b5c      	ldr	r3, [pc, #368]	@ (800cfd0 <UART_SetConfig+0x2e8>)
 800ce60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ce68:	2b30      	cmp	r3, #48	@ 0x30
 800ce6a:	d016      	beq.n	800ce9a <UART_SetConfig+0x1b2>
 800ce6c:	2b30      	cmp	r3, #48	@ 0x30
 800ce6e:	d818      	bhi.n	800cea2 <UART_SetConfig+0x1ba>
 800ce70:	2b20      	cmp	r3, #32
 800ce72:	d00a      	beq.n	800ce8a <UART_SetConfig+0x1a2>
 800ce74:	2b20      	cmp	r3, #32
 800ce76:	d814      	bhi.n	800cea2 <UART_SetConfig+0x1ba>
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d002      	beq.n	800ce82 <UART_SetConfig+0x19a>
 800ce7c:	2b10      	cmp	r3, #16
 800ce7e:	d008      	beq.n	800ce92 <UART_SetConfig+0x1aa>
 800ce80:	e00f      	b.n	800cea2 <UART_SetConfig+0x1ba>
 800ce82:	2300      	movs	r3, #0
 800ce84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce88:	e06d      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce8a:	2302      	movs	r3, #2
 800ce8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce90:	e069      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce92:	2304      	movs	r3, #4
 800ce94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce98:	e065      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ce9a:	2308      	movs	r3, #8
 800ce9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cea0:	e061      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cea2:	2310      	movs	r3, #16
 800cea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cea8:	e05d      	b.n	800cf66 <UART_SetConfig+0x27e>
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	4a4b      	ldr	r2, [pc, #300]	@ (800cfdc <UART_SetConfig+0x2f4>)
 800ceb0:	4293      	cmp	r3, r2
 800ceb2:	d125      	bne.n	800cf00 <UART_SetConfig+0x218>
 800ceb4:	4b46      	ldr	r3, [pc, #280]	@ (800cfd0 <UART_SetConfig+0x2e8>)
 800ceb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ceba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cebe:	2bc0      	cmp	r3, #192	@ 0xc0
 800cec0:	d016      	beq.n	800cef0 <UART_SetConfig+0x208>
 800cec2:	2bc0      	cmp	r3, #192	@ 0xc0
 800cec4:	d818      	bhi.n	800cef8 <UART_SetConfig+0x210>
 800cec6:	2b80      	cmp	r3, #128	@ 0x80
 800cec8:	d00a      	beq.n	800cee0 <UART_SetConfig+0x1f8>
 800ceca:	2b80      	cmp	r3, #128	@ 0x80
 800cecc:	d814      	bhi.n	800cef8 <UART_SetConfig+0x210>
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d002      	beq.n	800ced8 <UART_SetConfig+0x1f0>
 800ced2:	2b40      	cmp	r3, #64	@ 0x40
 800ced4:	d008      	beq.n	800cee8 <UART_SetConfig+0x200>
 800ced6:	e00f      	b.n	800cef8 <UART_SetConfig+0x210>
 800ced8:	2300      	movs	r3, #0
 800ceda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cede:	e042      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cee0:	2302      	movs	r3, #2
 800cee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cee6:	e03e      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cee8:	2304      	movs	r3, #4
 800ceea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ceee:	e03a      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cef0:	2308      	movs	r3, #8
 800cef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cef6:	e036      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cef8:	2310      	movs	r3, #16
 800cefa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cefe:	e032      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a30      	ldr	r2, [pc, #192]	@ (800cfc8 <UART_SetConfig+0x2e0>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d12a      	bne.n	800cf60 <UART_SetConfig+0x278>
 800cf0a:	4b31      	ldr	r3, [pc, #196]	@ (800cfd0 <UART_SetConfig+0x2e8>)
 800cf0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cf14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cf18:	d01a      	beq.n	800cf50 <UART_SetConfig+0x268>
 800cf1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cf1e:	d81b      	bhi.n	800cf58 <UART_SetConfig+0x270>
 800cf20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cf24:	d00c      	beq.n	800cf40 <UART_SetConfig+0x258>
 800cf26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cf2a:	d815      	bhi.n	800cf58 <UART_SetConfig+0x270>
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d003      	beq.n	800cf38 <UART_SetConfig+0x250>
 800cf30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf34:	d008      	beq.n	800cf48 <UART_SetConfig+0x260>
 800cf36:	e00f      	b.n	800cf58 <UART_SetConfig+0x270>
 800cf38:	2300      	movs	r3, #0
 800cf3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf3e:	e012      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf40:	2302      	movs	r3, #2
 800cf42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf46:	e00e      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf48:	2304      	movs	r3, #4
 800cf4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf4e:	e00a      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf50:	2308      	movs	r3, #8
 800cf52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf56:	e006      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf58:	2310      	movs	r3, #16
 800cf5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf5e:	e002      	b.n	800cf66 <UART_SetConfig+0x27e>
 800cf60:	2310      	movs	r3, #16
 800cf62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cf66:	697b      	ldr	r3, [r7, #20]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a17      	ldr	r2, [pc, #92]	@ (800cfc8 <UART_SetConfig+0x2e0>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	f040 80a8 	bne.w	800d0c2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cf72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cf76:	2b08      	cmp	r3, #8
 800cf78:	d834      	bhi.n	800cfe4 <UART_SetConfig+0x2fc>
 800cf7a:	a201      	add	r2, pc, #4	@ (adr r2, 800cf80 <UART_SetConfig+0x298>)
 800cf7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf80:	0800cfa5 	.word	0x0800cfa5
 800cf84:	0800cfe5 	.word	0x0800cfe5
 800cf88:	0800cfad 	.word	0x0800cfad
 800cf8c:	0800cfe5 	.word	0x0800cfe5
 800cf90:	0800cfb3 	.word	0x0800cfb3
 800cf94:	0800cfe5 	.word	0x0800cfe5
 800cf98:	0800cfe5 	.word	0x0800cfe5
 800cf9c:	0800cfe5 	.word	0x0800cfe5
 800cfa0:	0800cfbb 	.word	0x0800cfbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cfa4:	f7fe ff58 	bl	800be58 <HAL_RCC_GetPCLK1Freq>
 800cfa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cfaa:	e021      	b.n	800cff0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cfac:	4b0c      	ldr	r3, [pc, #48]	@ (800cfe0 <UART_SetConfig+0x2f8>)
 800cfae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cfb0:	e01e      	b.n	800cff0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cfb2:	f7fe fee3 	bl	800bd7c <HAL_RCC_GetSysClockFreq>
 800cfb6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cfb8:	e01a      	b.n	800cff0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cfba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cfbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cfc0:	e016      	b.n	800cff0 <UART_SetConfig+0x308>
 800cfc2:	bf00      	nop
 800cfc4:	cfff69f3 	.word	0xcfff69f3
 800cfc8:	40008000 	.word	0x40008000
 800cfcc:	40013800 	.word	0x40013800
 800cfd0:	40021000 	.word	0x40021000
 800cfd4:	40004400 	.word	0x40004400
 800cfd8:	40004800 	.word	0x40004800
 800cfdc:	40004c00 	.word	0x40004c00
 800cfe0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cfee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f000 812a 	beq.w	800d24c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cff8:	697b      	ldr	r3, [r7, #20]
 800cffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cffc:	4a9e      	ldr	r2, [pc, #632]	@ (800d278 <UART_SetConfig+0x590>)
 800cffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d002:	461a      	mov	r2, r3
 800d004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d006:	fbb3 f3f2 	udiv	r3, r3, r2
 800d00a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	685a      	ldr	r2, [r3, #4]
 800d010:	4613      	mov	r3, r2
 800d012:	005b      	lsls	r3, r3, #1
 800d014:	4413      	add	r3, r2
 800d016:	69ba      	ldr	r2, [r7, #24]
 800d018:	429a      	cmp	r2, r3
 800d01a:	d305      	bcc.n	800d028 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	685b      	ldr	r3, [r3, #4]
 800d020:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d022:	69ba      	ldr	r2, [r7, #24]
 800d024:	429a      	cmp	r2, r3
 800d026:	d903      	bls.n	800d030 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d028:	2301      	movs	r3, #1
 800d02a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d02e:	e10d      	b.n	800d24c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d032:	2200      	movs	r2, #0
 800d034:	60bb      	str	r3, [r7, #8]
 800d036:	60fa      	str	r2, [r7, #12]
 800d038:	697b      	ldr	r3, [r7, #20]
 800d03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d03c:	4a8e      	ldr	r2, [pc, #568]	@ (800d278 <UART_SetConfig+0x590>)
 800d03e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d042:	b29b      	uxth	r3, r3
 800d044:	2200      	movs	r2, #0
 800d046:	603b      	str	r3, [r7, #0]
 800d048:	607a      	str	r2, [r7, #4]
 800d04a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d04e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d052:	f7f3 fdd1 	bl	8000bf8 <__aeabi_uldivmod>
 800d056:	4602      	mov	r2, r0
 800d058:	460b      	mov	r3, r1
 800d05a:	4610      	mov	r0, r2
 800d05c:	4619      	mov	r1, r3
 800d05e:	f04f 0200 	mov.w	r2, #0
 800d062:	f04f 0300 	mov.w	r3, #0
 800d066:	020b      	lsls	r3, r1, #8
 800d068:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d06c:	0202      	lsls	r2, r0, #8
 800d06e:	6979      	ldr	r1, [r7, #20]
 800d070:	6849      	ldr	r1, [r1, #4]
 800d072:	0849      	lsrs	r1, r1, #1
 800d074:	2000      	movs	r0, #0
 800d076:	460c      	mov	r4, r1
 800d078:	4605      	mov	r5, r0
 800d07a:	eb12 0804 	adds.w	r8, r2, r4
 800d07e:	eb43 0905 	adc.w	r9, r3, r5
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	685b      	ldr	r3, [r3, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	469a      	mov	sl, r3
 800d08a:	4693      	mov	fp, r2
 800d08c:	4652      	mov	r2, sl
 800d08e:	465b      	mov	r3, fp
 800d090:	4640      	mov	r0, r8
 800d092:	4649      	mov	r1, r9
 800d094:	f7f3 fdb0 	bl	8000bf8 <__aeabi_uldivmod>
 800d098:	4602      	mov	r2, r0
 800d09a:	460b      	mov	r3, r1
 800d09c:	4613      	mov	r3, r2
 800d09e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d0a0:	6a3b      	ldr	r3, [r7, #32]
 800d0a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d0a6:	d308      	bcc.n	800d0ba <UART_SetConfig+0x3d2>
 800d0a8:	6a3b      	ldr	r3, [r7, #32]
 800d0aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d0ae:	d204      	bcs.n	800d0ba <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d0b0:	697b      	ldr	r3, [r7, #20]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	6a3a      	ldr	r2, [r7, #32]
 800d0b6:	60da      	str	r2, [r3, #12]
 800d0b8:	e0c8      	b.n	800d24c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d0c0:	e0c4      	b.n	800d24c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	69db      	ldr	r3, [r3, #28]
 800d0c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d0ca:	d167      	bne.n	800d19c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d0cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d0d0:	2b08      	cmp	r3, #8
 800d0d2:	d828      	bhi.n	800d126 <UART_SetConfig+0x43e>
 800d0d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d0dc <UART_SetConfig+0x3f4>)
 800d0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0da:	bf00      	nop
 800d0dc:	0800d101 	.word	0x0800d101
 800d0e0:	0800d109 	.word	0x0800d109
 800d0e4:	0800d111 	.word	0x0800d111
 800d0e8:	0800d127 	.word	0x0800d127
 800d0ec:	0800d117 	.word	0x0800d117
 800d0f0:	0800d127 	.word	0x0800d127
 800d0f4:	0800d127 	.word	0x0800d127
 800d0f8:	0800d127 	.word	0x0800d127
 800d0fc:	0800d11f 	.word	0x0800d11f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d100:	f7fe feaa 	bl	800be58 <HAL_RCC_GetPCLK1Freq>
 800d104:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d106:	e014      	b.n	800d132 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d108:	f7fe febc 	bl	800be84 <HAL_RCC_GetPCLK2Freq>
 800d10c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d10e:	e010      	b.n	800d132 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d110:	4b5a      	ldr	r3, [pc, #360]	@ (800d27c <UART_SetConfig+0x594>)
 800d112:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d114:	e00d      	b.n	800d132 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d116:	f7fe fe31 	bl	800bd7c <HAL_RCC_GetSysClockFreq>
 800d11a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d11c:	e009      	b.n	800d132 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d11e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d122:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d124:	e005      	b.n	800d132 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d126:	2300      	movs	r3, #0
 800d128:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d12a:	2301      	movs	r3, #1
 800d12c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d130:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d134:	2b00      	cmp	r3, #0
 800d136:	f000 8089 	beq.w	800d24c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d13e:	4a4e      	ldr	r2, [pc, #312]	@ (800d278 <UART_SetConfig+0x590>)
 800d140:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d144:	461a      	mov	r2, r3
 800d146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d148:	fbb3 f3f2 	udiv	r3, r3, r2
 800d14c:	005a      	lsls	r2, r3, #1
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	085b      	lsrs	r3, r3, #1
 800d154:	441a      	add	r2, r3
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	685b      	ldr	r3, [r3, #4]
 800d15a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d15e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d160:	6a3b      	ldr	r3, [r7, #32]
 800d162:	2b0f      	cmp	r3, #15
 800d164:	d916      	bls.n	800d194 <UART_SetConfig+0x4ac>
 800d166:	6a3b      	ldr	r3, [r7, #32]
 800d168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d16c:	d212      	bcs.n	800d194 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d16e:	6a3b      	ldr	r3, [r7, #32]
 800d170:	b29b      	uxth	r3, r3
 800d172:	f023 030f 	bic.w	r3, r3, #15
 800d176:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d178:	6a3b      	ldr	r3, [r7, #32]
 800d17a:	085b      	lsrs	r3, r3, #1
 800d17c:	b29b      	uxth	r3, r3
 800d17e:	f003 0307 	and.w	r3, r3, #7
 800d182:	b29a      	uxth	r2, r3
 800d184:	8bfb      	ldrh	r3, [r7, #30]
 800d186:	4313      	orrs	r3, r2
 800d188:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	8bfa      	ldrh	r2, [r7, #30]
 800d190:	60da      	str	r2, [r3, #12]
 800d192:	e05b      	b.n	800d24c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d194:	2301      	movs	r3, #1
 800d196:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d19a:	e057      	b.n	800d24c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d19c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d1a0:	2b08      	cmp	r3, #8
 800d1a2:	d828      	bhi.n	800d1f6 <UART_SetConfig+0x50e>
 800d1a4:	a201      	add	r2, pc, #4	@ (adr r2, 800d1ac <UART_SetConfig+0x4c4>)
 800d1a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1aa:	bf00      	nop
 800d1ac:	0800d1d1 	.word	0x0800d1d1
 800d1b0:	0800d1d9 	.word	0x0800d1d9
 800d1b4:	0800d1e1 	.word	0x0800d1e1
 800d1b8:	0800d1f7 	.word	0x0800d1f7
 800d1bc:	0800d1e7 	.word	0x0800d1e7
 800d1c0:	0800d1f7 	.word	0x0800d1f7
 800d1c4:	0800d1f7 	.word	0x0800d1f7
 800d1c8:	0800d1f7 	.word	0x0800d1f7
 800d1cc:	0800d1ef 	.word	0x0800d1ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1d0:	f7fe fe42 	bl	800be58 <HAL_RCC_GetPCLK1Freq>
 800d1d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1d6:	e014      	b.n	800d202 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1d8:	f7fe fe54 	bl	800be84 <HAL_RCC_GetPCLK2Freq>
 800d1dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1de:	e010      	b.n	800d202 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d1e0:	4b26      	ldr	r3, [pc, #152]	@ (800d27c <UART_SetConfig+0x594>)
 800d1e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1e4:	e00d      	b.n	800d202 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d1e6:	f7fe fdc9 	bl	800bd7c <HAL_RCC_GetSysClockFreq>
 800d1ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1ec:	e009      	b.n	800d202 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d1f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1f4:	e005      	b.n	800d202 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d200:	bf00      	nop
    }

    if (pclk != 0U)
 800d202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d204:	2b00      	cmp	r3, #0
 800d206:	d021      	beq.n	800d24c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d208:	697b      	ldr	r3, [r7, #20]
 800d20a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d20c:	4a1a      	ldr	r2, [pc, #104]	@ (800d278 <UART_SetConfig+0x590>)
 800d20e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d212:	461a      	mov	r2, r3
 800d214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d216:	fbb3 f2f2 	udiv	r2, r3, r2
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	685b      	ldr	r3, [r3, #4]
 800d21e:	085b      	lsrs	r3, r3, #1
 800d220:	441a      	add	r2, r3
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	fbb2 f3f3 	udiv	r3, r2, r3
 800d22a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d22c:	6a3b      	ldr	r3, [r7, #32]
 800d22e:	2b0f      	cmp	r3, #15
 800d230:	d909      	bls.n	800d246 <UART_SetConfig+0x55e>
 800d232:	6a3b      	ldr	r3, [r7, #32]
 800d234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d238:	d205      	bcs.n	800d246 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	b29a      	uxth	r2, r3
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	60da      	str	r2, [r3, #12]
 800d244:	e002      	b.n	800d24c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d246:	2301      	movs	r3, #1
 800d248:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	2201      	movs	r2, #1
 800d250:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	2201      	movs	r2, #1
 800d258:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	2200      	movs	r2, #0
 800d260:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	2200      	movs	r2, #0
 800d266:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d268:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3730      	adds	r7, #48	@ 0x30
 800d270:	46bd      	mov	sp, r7
 800d272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d276:	bf00      	nop
 800d278:	08016a08 	.word	0x08016a08
 800d27c:	00f42400 	.word	0x00f42400

0800d280 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d28c:	f003 0308 	and.w	r3, r3, #8
 800d290:	2b00      	cmp	r3, #0
 800d292:	d00a      	beq.n	800d2aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	685b      	ldr	r3, [r3, #4]
 800d29a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	430a      	orrs	r2, r1
 800d2a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2ae:	f003 0301 	and.w	r3, r3, #1
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d00a      	beq.n	800d2cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	685b      	ldr	r3, [r3, #4]
 800d2bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	430a      	orrs	r2, r1
 800d2ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2d0:	f003 0302 	and.w	r3, r3, #2
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d00a      	beq.n	800d2ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	430a      	orrs	r2, r1
 800d2ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2f2:	f003 0304 	and.w	r3, r3, #4
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d00a      	beq.n	800d310 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	430a      	orrs	r2, r1
 800d30e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d314:	f003 0310 	and.w	r3, r3, #16
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d00a      	beq.n	800d332 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	689b      	ldr	r3, [r3, #8]
 800d322:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	430a      	orrs	r2, r1
 800d330:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d336:	f003 0320 	and.w	r3, r3, #32
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d00a      	beq.n	800d354 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	689b      	ldr	r3, [r3, #8]
 800d344:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	430a      	orrs	r2, r1
 800d352:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d01a      	beq.n	800d396 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	685b      	ldr	r3, [r3, #4]
 800d366:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	430a      	orrs	r2, r1
 800d374:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d37a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d37e:	d10a      	bne.n	800d396 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	685b      	ldr	r3, [r3, #4]
 800d386:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	430a      	orrs	r2, r1
 800d394:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d39a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00a      	beq.n	800d3b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	685b      	ldr	r3, [r3, #4]
 800d3a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	430a      	orrs	r2, r1
 800d3b6:	605a      	str	r2, [r3, #4]
  }
}
 800d3b8:	bf00      	nop
 800d3ba:	370c      	adds	r7, #12
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr

0800d3c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b098      	sub	sp, #96	@ 0x60
 800d3c8:	af02      	add	r7, sp, #8
 800d3ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d3d4:	f7f8 feb8 	bl	8006148 <HAL_GetTick>
 800d3d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f003 0308 	and.w	r3, r3, #8
 800d3e4:	2b08      	cmp	r3, #8
 800d3e6:	d12f      	bne.n	800d448 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d3e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d3ec:	9300      	str	r3, [sp, #0]
 800d3ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 f88e 	bl	800d518 <UART_WaitOnFlagUntilTimeout>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d022      	beq.n	800d448 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d40a:	e853 3f00 	ldrex	r3, [r3]
 800d40e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d416:	653b      	str	r3, [r7, #80]	@ 0x50
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	461a      	mov	r2, r3
 800d41e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d420:	647b      	str	r3, [r7, #68]	@ 0x44
 800d422:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d424:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d428:	e841 2300 	strex	r3, r2, [r1]
 800d42c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d42e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d430:	2b00      	cmp	r3, #0
 800d432:	d1e6      	bne.n	800d402 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2220      	movs	r2, #32
 800d438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	2200      	movs	r2, #0
 800d440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d444:	2303      	movs	r3, #3
 800d446:	e063      	b.n	800d510 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f003 0304 	and.w	r3, r3, #4
 800d452:	2b04      	cmp	r3, #4
 800d454:	d149      	bne.n	800d4ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d456:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d45a:	9300      	str	r3, [sp, #0]
 800d45c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d45e:	2200      	movs	r2, #0
 800d460:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f000 f857 	bl	800d518 <UART_WaitOnFlagUntilTimeout>
 800d46a:	4603      	mov	r3, r0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d03c      	beq.n	800d4ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d478:	e853 3f00 	ldrex	r3, [r3]
 800d47c:	623b      	str	r3, [r7, #32]
   return(result);
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d484:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	461a      	mov	r2, r3
 800d48c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d48e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d490:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d492:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d496:	e841 2300 	strex	r3, r2, [r1]
 800d49a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d1e6      	bne.n	800d470 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	3308      	adds	r3, #8
 800d4a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	e853 3f00 	ldrex	r3, [r3]
 800d4b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f023 0301 	bic.w	r3, r3, #1
 800d4b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	3308      	adds	r3, #8
 800d4c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4c2:	61fa      	str	r2, [r7, #28]
 800d4c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4c6:	69b9      	ldr	r1, [r7, #24]
 800d4c8:	69fa      	ldr	r2, [r7, #28]
 800d4ca:	e841 2300 	strex	r3, r2, [r1]
 800d4ce:	617b      	str	r3, [r7, #20]
   return(result);
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d1e5      	bne.n	800d4a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2220      	movs	r2, #32
 800d4da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d4e6:	2303      	movs	r3, #3
 800d4e8:	e012      	b.n	800d510 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2220      	movs	r2, #32
 800d4ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	2220      	movs	r2, #32
 800d4f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2200      	movs	r2, #0
 800d504:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2200      	movs	r2, #0
 800d50a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d50e:	2300      	movs	r3, #0
}
 800d510:	4618      	mov	r0, r3
 800d512:	3758      	adds	r7, #88	@ 0x58
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}

0800d518 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	60f8      	str	r0, [r7, #12]
 800d520:	60b9      	str	r1, [r7, #8]
 800d522:	603b      	str	r3, [r7, #0]
 800d524:	4613      	mov	r3, r2
 800d526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d528:	e04f      	b.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d52a:	69bb      	ldr	r3, [r7, #24]
 800d52c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d530:	d04b      	beq.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d532:	f7f8 fe09 	bl	8006148 <HAL_GetTick>
 800d536:	4602      	mov	r2, r0
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	1ad3      	subs	r3, r2, r3
 800d53c:	69ba      	ldr	r2, [r7, #24]
 800d53e:	429a      	cmp	r2, r3
 800d540:	d302      	bcc.n	800d548 <UART_WaitOnFlagUntilTimeout+0x30>
 800d542:	69bb      	ldr	r3, [r7, #24]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d101      	bne.n	800d54c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d548:	2303      	movs	r3, #3
 800d54a:	e04e      	b.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f003 0304 	and.w	r3, r3, #4
 800d556:	2b00      	cmp	r3, #0
 800d558:	d037      	beq.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	2b80      	cmp	r3, #128	@ 0x80
 800d55e:	d034      	beq.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	2b40      	cmp	r3, #64	@ 0x40
 800d564:	d031      	beq.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	69db      	ldr	r3, [r3, #28]
 800d56c:	f003 0308 	and.w	r3, r3, #8
 800d570:	2b08      	cmp	r3, #8
 800d572:	d110      	bne.n	800d596 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	2208      	movs	r2, #8
 800d57a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d57c:	68f8      	ldr	r0, [r7, #12]
 800d57e:	f000 f920 	bl	800d7c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	2208      	movs	r2, #8
 800d586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	2200      	movs	r2, #0
 800d58e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d592:	2301      	movs	r3, #1
 800d594:	e029      	b.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	69db      	ldr	r3, [r3, #28]
 800d59c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d5a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d5a4:	d111      	bne.n	800d5ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d5ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d5b0:	68f8      	ldr	r0, [r7, #12]
 800d5b2:	f000 f906 	bl	800d7c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2220      	movs	r2, #32
 800d5ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d5c6:	2303      	movs	r3, #3
 800d5c8:	e00f      	b.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	69da      	ldr	r2, [r3, #28]
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	4013      	ands	r3, r2
 800d5d4:	68ba      	ldr	r2, [r7, #8]
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	bf0c      	ite	eq
 800d5da:	2301      	moveq	r3, #1
 800d5dc:	2300      	movne	r3, #0
 800d5de:	b2db      	uxtb	r3, r3
 800d5e0:	461a      	mov	r2, r3
 800d5e2:	79fb      	ldrb	r3, [r7, #7]
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d0a0      	beq.n	800d52a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d5e8:	2300      	movs	r3, #0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	3710      	adds	r7, #16
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}
	...

0800d5f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b096      	sub	sp, #88	@ 0x58
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	60f8      	str	r0, [r7, #12]
 800d5fc:	60b9      	str	r1, [r7, #8]
 800d5fe:	4613      	mov	r3, r2
 800d600:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	68ba      	ldr	r2, [r7, #8]
 800d606:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	88fa      	ldrh	r2, [r7, #6]
 800d60c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	2200      	movs	r2, #0
 800d614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	2222      	movs	r2, #34	@ 0x22
 800d61c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d626:	2b00      	cmp	r3, #0
 800d628:	d02d      	beq.n	800d686 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d630:	4a40      	ldr	r2, [pc, #256]	@ (800d734 <UART_Start_Receive_DMA+0x140>)
 800d632:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d63a:	4a3f      	ldr	r2, [pc, #252]	@ (800d738 <UART_Start_Receive_DMA+0x144>)
 800d63c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d644:	4a3d      	ldr	r2, [pc, #244]	@ (800d73c <UART_Start_Receive_DMA+0x148>)
 800d646:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d64e:	2200      	movs	r2, #0
 800d650:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	3324      	adds	r3, #36	@ 0x24
 800d65e:	4619      	mov	r1, r3
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d664:	461a      	mov	r2, r3
 800d666:	88fb      	ldrh	r3, [r7, #6]
 800d668:	f7fa fdfa 	bl	8008260 <HAL_DMA_Start_IT>
 800d66c:	4603      	mov	r3, r0
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d009      	beq.n	800d686 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	2210      	movs	r2, #16
 800d676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	2220      	movs	r2, #32
 800d67e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d682:	2301      	movs	r3, #1
 800d684:	e051      	b.n	800d72a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	691b      	ldr	r3, [r3, #16]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d018      	beq.n	800d6c0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d696:	e853 3f00 	ldrex	r3, [r3]
 800d69a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d69e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6a2:	657b      	str	r3, [r7, #84]	@ 0x54
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	461a      	mov	r2, r3
 800d6aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6ae:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d6b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6b4:	e841 2300 	strex	r3, r2, [r1]
 800d6b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d6ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1e6      	bne.n	800d68e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	3308      	adds	r3, #8
 800d6c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ca:	e853 3f00 	ldrex	r3, [r3]
 800d6ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d2:	f043 0301 	orr.w	r3, r3, #1
 800d6d6:	653b      	str	r3, [r7, #80]	@ 0x50
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	3308      	adds	r3, #8
 800d6de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d6e0:	637a      	str	r2, [r7, #52]	@ 0x34
 800d6e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d6e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d6e8:	e841 2300 	strex	r3, r2, [r1]
 800d6ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d1e5      	bne.n	800d6c0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	3308      	adds	r3, #8
 800d6fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	e853 3f00 	ldrex	r3, [r3]
 800d702:	613b      	str	r3, [r7, #16]
   return(result);
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d70a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	3308      	adds	r3, #8
 800d712:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d714:	623a      	str	r2, [r7, #32]
 800d716:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d718:	69f9      	ldr	r1, [r7, #28]
 800d71a:	6a3a      	ldr	r2, [r7, #32]
 800d71c:	e841 2300 	strex	r3, r2, [r1]
 800d720:	61bb      	str	r3, [r7, #24]
   return(result);
 800d722:	69bb      	ldr	r3, [r7, #24]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d1e5      	bne.n	800d6f4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d728:	2300      	movs	r3, #0
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3758      	adds	r7, #88	@ 0x58
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}
 800d732:	bf00      	nop
 800d734:	0800d945 	.word	0x0800d945
 800d738:	0800da71 	.word	0x0800da71
 800d73c:	0800daaf 	.word	0x0800daaf

0800d740 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d740:	b480      	push	{r7}
 800d742:	b08f      	sub	sp, #60	@ 0x3c
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74e:	6a3b      	ldr	r3, [r7, #32]
 800d750:	e853 3f00 	ldrex	r3, [r3]
 800d754:	61fb      	str	r3, [r7, #28]
   return(result);
 800d756:	69fb      	ldr	r3, [r7, #28]
 800d758:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d75c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	461a      	mov	r2, r3
 800d764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d766:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d768:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d76a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d76c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d76e:	e841 2300 	strex	r3, r2, [r1]
 800d772:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d776:	2b00      	cmp	r3, #0
 800d778:	d1e6      	bne.n	800d748 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	3308      	adds	r3, #8
 800d780:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	e853 3f00 	ldrex	r3, [r3]
 800d788:	60bb      	str	r3, [r7, #8]
   return(result);
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d790:	633b      	str	r3, [r7, #48]	@ 0x30
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	3308      	adds	r3, #8
 800d798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d79a:	61ba      	str	r2, [r7, #24]
 800d79c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79e:	6979      	ldr	r1, [r7, #20]
 800d7a0:	69ba      	ldr	r2, [r7, #24]
 800d7a2:	e841 2300 	strex	r3, r2, [r1]
 800d7a6:	613b      	str	r3, [r7, #16]
   return(result);
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d1e5      	bne.n	800d77a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2220      	movs	r2, #32
 800d7b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d7b6:	bf00      	nop
 800d7b8:	373c      	adds	r7, #60	@ 0x3c
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c0:	4770      	bx	lr

0800d7c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d7c2:	b480      	push	{r7}
 800d7c4:	b095      	sub	sp, #84	@ 0x54
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7d2:	e853 3f00 	ldrex	r3, [r3]
 800d7d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d7ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d7ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d7f0:	e841 2300 	strex	r3, r2, [r1]
 800d7f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d1e6      	bne.n	800d7ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	3308      	adds	r3, #8
 800d802:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d804:	6a3b      	ldr	r3, [r7, #32]
 800d806:	e853 3f00 	ldrex	r3, [r3]
 800d80a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d80c:	69fb      	ldr	r3, [r7, #28]
 800d80e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d812:	f023 0301 	bic.w	r3, r3, #1
 800d816:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	3308      	adds	r3, #8
 800d81e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d820:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d822:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d824:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d828:	e841 2300 	strex	r3, r2, [r1]
 800d82c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d830:	2b00      	cmp	r3, #0
 800d832:	d1e3      	bne.n	800d7fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d838:	2b01      	cmp	r3, #1
 800d83a:	d118      	bne.n	800d86e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	e853 3f00 	ldrex	r3, [r3]
 800d848:	60bb      	str	r3, [r7, #8]
   return(result);
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	f023 0310 	bic.w	r3, r3, #16
 800d850:	647b      	str	r3, [r7, #68]	@ 0x44
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	461a      	mov	r2, r3
 800d858:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d85a:	61bb      	str	r3, [r7, #24]
 800d85c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d85e:	6979      	ldr	r1, [r7, #20]
 800d860:	69ba      	ldr	r2, [r7, #24]
 800d862:	e841 2300 	strex	r3, r2, [r1]
 800d866:	613b      	str	r3, [r7, #16]
   return(result);
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d1e6      	bne.n	800d83c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	2220      	movs	r2, #32
 800d872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2200      	movs	r2, #0
 800d87a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2200      	movs	r2, #0
 800d880:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d882:	bf00      	nop
 800d884:	3754      	adds	r7, #84	@ 0x54
 800d886:	46bd      	mov	sp, r7
 800d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88c:	4770      	bx	lr

0800d88e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d88e:	b580      	push	{r7, lr}
 800d890:	b090      	sub	sp, #64	@ 0x40
 800d892:	af00      	add	r7, sp, #0
 800d894:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d89a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f003 0320 	and.w	r3, r3, #32
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d137      	bne.n	800d91a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d8aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d8b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	3308      	adds	r3, #8
 800d8b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8bc:	e853 3f00 	ldrex	r3, [r3]
 800d8c0:	623b      	str	r3, [r7, #32]
   return(result);
 800d8c2:	6a3b      	ldr	r3, [r7, #32]
 800d8c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	3308      	adds	r3, #8
 800d8d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d8d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800d8d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8da:	e841 2300 	strex	r3, r2, [r1]
 800d8de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d1e5      	bne.n	800d8b2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d8e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	e853 3f00 	ldrex	r3, [r3]
 800d8f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	461a      	mov	r2, r3
 800d902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d904:	61fb      	str	r3, [r7, #28]
 800d906:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d908:	69b9      	ldr	r1, [r7, #24]
 800d90a:	69fa      	ldr	r2, [r7, #28]
 800d90c:	e841 2300 	strex	r3, r2, [r1]
 800d910:	617b      	str	r3, [r7, #20]
   return(result);
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d1e6      	bne.n	800d8e6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d918:	e002      	b.n	800d920 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d91a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d91c:	f7ff f9bc 	bl	800cc98 <HAL_UART_TxCpltCallback>
}
 800d920:	bf00      	nop
 800d922:	3740      	adds	r7, #64	@ 0x40
 800d924:	46bd      	mov	sp, r7
 800d926:	bd80      	pop	{r7, pc}

0800d928 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d928:	b580      	push	{r7, lr}
 800d92a:	b084      	sub	sp, #16
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d934:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d936:	68f8      	ldr	r0, [r7, #12]
 800d938:	f7ff f9b8 	bl	800ccac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d93c:	bf00      	nop
 800d93e:	3710      	adds	r7, #16
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b09c      	sub	sp, #112	@ 0x70
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d950:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	f003 0320 	and.w	r3, r3, #32
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d171      	bne.n	800da44 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d962:	2200      	movs	r2, #0
 800d964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d968:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d96e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d970:	e853 3f00 	ldrex	r3, [r3]
 800d974:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d97c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d97e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	461a      	mov	r2, r3
 800d984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d986:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d988:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d98c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d98e:	e841 2300 	strex	r3, r2, [r1]
 800d992:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d996:	2b00      	cmp	r3, #0
 800d998:	d1e6      	bne.n	800d968 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d99a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	3308      	adds	r3, #8
 800d9a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a4:	e853 3f00 	ldrex	r3, [r3]
 800d9a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9ac:	f023 0301 	bic.w	r3, r3, #1
 800d9b0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d9b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	3308      	adds	r3, #8
 800d9b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d9ba:	647a      	str	r2, [r7, #68]	@ 0x44
 800d9bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d9c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d9c2:	e841 2300 	strex	r3, r2, [r1]
 800d9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d9c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d1e5      	bne.n	800d99a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d9ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	3308      	adds	r3, #8
 800d9d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d8:	e853 3f00 	ldrex	r3, [r3]
 800d9dc:	623b      	str	r3, [r7, #32]
   return(result);
 800d9de:	6a3b      	ldr	r3, [r7, #32]
 800d9e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d9e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800d9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	3308      	adds	r3, #8
 800d9ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d9ee:	633a      	str	r2, [r7, #48]	@ 0x30
 800d9f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9f6:	e841 2300 	strex	r3, r2, [r1]
 800d9fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d1e5      	bne.n	800d9ce <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800da02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da04:	2220      	movs	r2, #32
 800da06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da0e:	2b01      	cmp	r3, #1
 800da10:	d118      	bne.n	800da44 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	e853 3f00 	ldrex	r3, [r3]
 800da1e:	60fb      	str	r3, [r7, #12]
   return(result);
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	f023 0310 	bic.w	r3, r3, #16
 800da26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	461a      	mov	r2, r3
 800da2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da30:	61fb      	str	r3, [r7, #28]
 800da32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da34:	69b9      	ldr	r1, [r7, #24]
 800da36:	69fa      	ldr	r2, [r7, #28]
 800da38:	e841 2300 	strex	r3, r2, [r1]
 800da3c:	617b      	str	r3, [r7, #20]
   return(result);
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d1e6      	bne.n	800da12 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da46:	2200      	movs	r2, #0
 800da48:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da4e:	2b01      	cmp	r3, #1
 800da50:	d107      	bne.n	800da62 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da58:	4619      	mov	r1, r3
 800da5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800da5c:	f7f8 f886 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800da60:	e002      	b.n	800da68 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800da62:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800da64:	f7ff f92c 	bl	800ccc0 <HAL_UART_RxCpltCallback>
}
 800da68:	bf00      	nop
 800da6a:	3770      	adds	r7, #112	@ 0x70
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da7c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2201      	movs	r2, #1
 800da82:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d109      	bne.n	800daa0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da92:	085b      	lsrs	r3, r3, #1
 800da94:	b29b      	uxth	r3, r3
 800da96:	4619      	mov	r1, r3
 800da98:	68f8      	ldr	r0, [r7, #12]
 800da9a:	f7f8 f867 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800da9e:	e002      	b.n	800daa6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800daa0:	68f8      	ldr	r0, [r7, #12]
 800daa2:	f7ff f917 	bl	800ccd4 <HAL_UART_RxHalfCpltCallback>
}
 800daa6:	bf00      	nop
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}

0800daae <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800daae:	b580      	push	{r7, lr}
 800dab0:	b086      	sub	sp, #24
 800dab2:	af00      	add	r7, sp, #0
 800dab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daba:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dac2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800daca:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	689b      	ldr	r3, [r3, #8]
 800dad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dad6:	2b80      	cmp	r3, #128	@ 0x80
 800dad8:	d109      	bne.n	800daee <UART_DMAError+0x40>
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	2b21      	cmp	r3, #33	@ 0x21
 800dade:	d106      	bne.n	800daee <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dae0:	697b      	ldr	r3, [r7, #20]
 800dae2:	2200      	movs	r2, #0
 800dae4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dae8:	6978      	ldr	r0, [r7, #20]
 800daea:	f7ff fe29 	bl	800d740 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	689b      	ldr	r3, [r3, #8]
 800daf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800daf8:	2b40      	cmp	r3, #64	@ 0x40
 800dafa:	d109      	bne.n	800db10 <UART_DMAError+0x62>
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2b22      	cmp	r3, #34	@ 0x22
 800db00:	d106      	bne.n	800db10 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	2200      	movs	r2, #0
 800db06:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800db0a:	6978      	ldr	r0, [r7, #20]
 800db0c:	f7ff fe59 	bl	800d7c2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db16:	f043 0210 	orr.w	r2, r3, #16
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db20:	6978      	ldr	r0, [r7, #20]
 800db22:	f7f8 f967 	bl	8005df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db26:	bf00      	nop
 800db28:	3718      	adds	r7, #24
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}

0800db2e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800db2e:	b580      	push	{r7, lr}
 800db30:	b084      	sub	sp, #16
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	2200      	movs	r2, #0
 800db40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f7f8 f955 	bl	8005df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db4a:	bf00      	nop
 800db4c:	3710      	adds	r7, #16
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}

0800db52 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800db52:	b580      	push	{r7, lr}
 800db54:	b088      	sub	sp, #32
 800db56:	af00      	add	r7, sp, #0
 800db58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	e853 3f00 	ldrex	r3, [r3]
 800db66:	60bb      	str	r3, [r7, #8]
   return(result);
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db6e:	61fb      	str	r3, [r7, #28]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	461a      	mov	r2, r3
 800db76:	69fb      	ldr	r3, [r7, #28]
 800db78:	61bb      	str	r3, [r7, #24]
 800db7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db7c:	6979      	ldr	r1, [r7, #20]
 800db7e:	69ba      	ldr	r2, [r7, #24]
 800db80:	e841 2300 	strex	r3, r2, [r1]
 800db84:	613b      	str	r3, [r7, #16]
   return(result);
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d1e6      	bne.n	800db5a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2220      	movs	r2, #32
 800db90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2200      	movs	r2, #0
 800db98:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f7ff f87c 	bl	800cc98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dba0:	bf00      	nop
 800dba2:	3720      	adds	r7, #32
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b083      	sub	sp, #12
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dbb0:	bf00      	nop
 800dbb2:	370c      	adds	r7, #12
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr

0800dbbc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b083      	sub	sp, #12
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dbc4:	bf00      	nop
 800dbc6:	370c      	adds	r7, #12
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbce:	4770      	bx	lr

0800dbd0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dbd0:	b480      	push	{r7}
 800dbd2:	b083      	sub	sp, #12
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dbd8:	bf00      	nop
 800dbda:	370c      	adds	r7, #12
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr

0800dbe4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	b085      	sub	sp, #20
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dbf2:	2b01      	cmp	r3, #1
 800dbf4:	d101      	bne.n	800dbfa <HAL_UARTEx_DisableFifoMode+0x16>
 800dbf6:	2302      	movs	r3, #2
 800dbf8:	e027      	b.n	800dc4a <HAL_UARTEx_DisableFifoMode+0x66>
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2224      	movs	r2, #36	@ 0x24
 800dc06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	681a      	ldr	r2, [r3, #0]
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f022 0201 	bic.w	r2, r2, #1
 800dc20:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dc28:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	68fa      	ldr	r2, [r7, #12]
 800dc36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	2220      	movs	r2, #32
 800dc3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2200      	movs	r2, #0
 800dc44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc48:	2300      	movs	r3, #0
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3714      	adds	r7, #20
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc54:	4770      	bx	lr

0800dc56 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc56:	b580      	push	{r7, lr}
 800dc58:	b084      	sub	sp, #16
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	6078      	str	r0, [r7, #4]
 800dc5e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc66:	2b01      	cmp	r3, #1
 800dc68:	d101      	bne.n	800dc6e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dc6a:	2302      	movs	r3, #2
 800dc6c:	e02d      	b.n	800dcca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2224      	movs	r2, #36	@ 0x24
 800dc7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f022 0201 	bic.w	r2, r2, #1
 800dc94:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	689b      	ldr	r3, [r3, #8]
 800dc9c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	683a      	ldr	r2, [r7, #0]
 800dca6:	430a      	orrs	r2, r1
 800dca8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f000 f8a4 	bl	800ddf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	68fa      	ldr	r2, [r7, #12]
 800dcb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2220      	movs	r2, #32
 800dcbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dcc8:	2300      	movs	r3, #0
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3710      	adds	r7, #16
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}

0800dcd2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dcd2:	b580      	push	{r7, lr}
 800dcd4:	b084      	sub	sp, #16
 800dcd6:	af00      	add	r7, sp, #0
 800dcd8:	6078      	str	r0, [r7, #4]
 800dcda:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d101      	bne.n	800dcea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dce6:	2302      	movs	r3, #2
 800dce8:	e02d      	b.n	800dd46 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2201      	movs	r2, #1
 800dcee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2224      	movs	r2, #36	@ 0x24
 800dcf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f022 0201 	bic.w	r2, r2, #1
 800dd10:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	689b      	ldr	r3, [r3, #8]
 800dd18:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	683a      	ldr	r2, [r7, #0]
 800dd22:	430a      	orrs	r2, r1
 800dd24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 f866 	bl	800ddf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2220      	movs	r2, #32
 800dd38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd44:	2300      	movs	r3, #0
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3710      	adds	r7, #16
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}

0800dd4e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd4e:	b580      	push	{r7, lr}
 800dd50:	b08c      	sub	sp, #48	@ 0x30
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	60f8      	str	r0, [r7, #12]
 800dd56:	60b9      	str	r1, [r7, #8]
 800dd58:	4613      	mov	r3, r2
 800dd5a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dd62:	2b20      	cmp	r3, #32
 800dd64:	d142      	bne.n	800ddec <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d002      	beq.n	800dd72 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800dd6c:	88fb      	ldrh	r3, [r7, #6]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d101      	bne.n	800dd76 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800dd72:	2301      	movs	r3, #1
 800dd74:	e03b      	b.n	800ddee <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2201      	movs	r2, #1
 800dd7a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	2200      	movs	r2, #0
 800dd80:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800dd82:	88fb      	ldrh	r3, [r7, #6]
 800dd84:	461a      	mov	r2, r3
 800dd86:	68b9      	ldr	r1, [r7, #8]
 800dd88:	68f8      	ldr	r0, [r7, #12]
 800dd8a:	f7ff fc33 	bl	800d5f4 <UART_Start_Receive_DMA>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800dd94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d124      	bne.n	800dde6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dda0:	2b01      	cmp	r3, #1
 800dda2:	d11d      	bne.n	800dde0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	2210      	movs	r2, #16
 800ddaa:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb2:	69bb      	ldr	r3, [r7, #24]
 800ddb4:	e853 3f00 	ldrex	r3, [r3]
 800ddb8:	617b      	str	r3, [r7, #20]
   return(result);
 800ddba:	697b      	ldr	r3, [r7, #20]
 800ddbc:	f043 0310 	orr.w	r3, r3, #16
 800ddc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddca:	627b      	str	r3, [r7, #36]	@ 0x24
 800ddcc:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddce:	6a39      	ldr	r1, [r7, #32]
 800ddd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ddd2:	e841 2300 	strex	r3, r2, [r1]
 800ddd6:	61fb      	str	r3, [r7, #28]
   return(result);
 800ddd8:	69fb      	ldr	r3, [r7, #28]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d1e6      	bne.n	800ddac <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800ddde:	e002      	b.n	800dde6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800dde0:	2301      	movs	r3, #1
 800dde2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800dde6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ddea:	e000      	b.n	800ddee <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ddec:	2302      	movs	r3, #2
  }
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3730      	adds	r7, #48	@ 0x30
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
	...

0800ddf8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b085      	sub	sp, #20
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de04:	2b00      	cmp	r3, #0
 800de06:	d108      	bne.n	800de1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2201      	movs	r2, #1
 800de0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	2201      	movs	r2, #1
 800de14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800de18:	e031      	b.n	800de7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800de1a:	2308      	movs	r3, #8
 800de1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800de1e:	2308      	movs	r3, #8
 800de20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	689b      	ldr	r3, [r3, #8]
 800de28:	0e5b      	lsrs	r3, r3, #25
 800de2a:	b2db      	uxtb	r3, r3
 800de2c:	f003 0307 	and.w	r3, r3, #7
 800de30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	689b      	ldr	r3, [r3, #8]
 800de38:	0f5b      	lsrs	r3, r3, #29
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	f003 0307 	and.w	r3, r3, #7
 800de40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800de42:	7bbb      	ldrb	r3, [r7, #14]
 800de44:	7b3a      	ldrb	r2, [r7, #12]
 800de46:	4911      	ldr	r1, [pc, #68]	@ (800de8c <UARTEx_SetNbDataToProcess+0x94>)
 800de48:	5c8a      	ldrb	r2, [r1, r2]
 800de4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800de4e:	7b3a      	ldrb	r2, [r7, #12]
 800de50:	490f      	ldr	r1, [pc, #60]	@ (800de90 <UARTEx_SetNbDataToProcess+0x98>)
 800de52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800de54:	fb93 f3f2 	sdiv	r3, r3, r2
 800de58:	b29a      	uxth	r2, r3
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800de60:	7bfb      	ldrb	r3, [r7, #15]
 800de62:	7b7a      	ldrb	r2, [r7, #13]
 800de64:	4909      	ldr	r1, [pc, #36]	@ (800de8c <UARTEx_SetNbDataToProcess+0x94>)
 800de66:	5c8a      	ldrb	r2, [r1, r2]
 800de68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800de6c:	7b7a      	ldrb	r2, [r7, #13]
 800de6e:	4908      	ldr	r1, [pc, #32]	@ (800de90 <UARTEx_SetNbDataToProcess+0x98>)
 800de70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800de72:	fb93 f3f2 	sdiv	r3, r3, r2
 800de76:	b29a      	uxth	r2, r3
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800de7e:	bf00      	nop
 800de80:	3714      	adds	r7, #20
 800de82:	46bd      	mov	sp, r7
 800de84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	08016a20 	.word	0x08016a20
 800de90:	08016a28 	.word	0x08016a28

0800de94 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800de94:	b480      	push	{r7}
 800de96:	b085      	sub	sp, #20
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2200      	movs	r2, #0
 800dea0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dea4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800dea8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	b29a      	uxth	r2, r3
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3714      	adds	r7, #20
 800deba:	46bd      	mov	sp, r7
 800debc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec0:	4770      	bx	lr

0800dec2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800dec2:	b480      	push	{r7}
 800dec4:	b085      	sub	sp, #20
 800dec6:	af00      	add	r7, sp, #0
 800dec8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800deca:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800dece:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ded6:	b29a      	uxth	r2, r3
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	b29b      	uxth	r3, r3
 800dedc:	43db      	mvns	r3, r3
 800dede:	b29b      	uxth	r3, r3
 800dee0:	4013      	ands	r3, r2
 800dee2:	b29a      	uxth	r2, r3
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800deea:	2300      	movs	r3, #0
}
 800deec:	4618      	mov	r0, r3
 800deee:	3714      	adds	r7, #20
 800def0:	46bd      	mov	sp, r7
 800def2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def6:	4770      	bx	lr

0800def8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800def8:	b480      	push	{r7}
 800defa:	b085      	sub	sp, #20
 800defc:	af00      	add	r7, sp, #0
 800defe:	60f8      	str	r0, [r7, #12]
 800df00:	1d3b      	adds	r3, r7, #4
 800df02:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2201      	movs	r2, #1
 800df0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	2200      	movs	r2, #0
 800df12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2200      	movs	r2, #0
 800df1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2200      	movs	r2, #0
 800df22:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800df26:	2300      	movs	r3, #0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3714      	adds	r7, #20
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr

0800df34 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800df34:	b480      	push	{r7}
 800df36:	b0a7      	sub	sp, #156	@ 0x9c
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800df3e:	2300      	movs	r3, #0
 800df40:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800df44:	687a      	ldr	r2, [r7, #4]
 800df46:	683b      	ldr	r3, [r7, #0]
 800df48:	781b      	ldrb	r3, [r3, #0]
 800df4a:	009b      	lsls	r3, r3, #2
 800df4c:	4413      	add	r3, r2
 800df4e:	881b      	ldrh	r3, [r3, #0]
 800df50:	b29b      	uxth	r3, r3
 800df52:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800df56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df5a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	78db      	ldrb	r3, [r3, #3]
 800df62:	2b03      	cmp	r3, #3
 800df64:	d81f      	bhi.n	800dfa6 <USB_ActivateEndpoint+0x72>
 800df66:	a201      	add	r2, pc, #4	@ (adr r2, 800df6c <USB_ActivateEndpoint+0x38>)
 800df68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df6c:	0800df7d 	.word	0x0800df7d
 800df70:	0800df99 	.word	0x0800df99
 800df74:	0800dfaf 	.word	0x0800dfaf
 800df78:	0800df8b 	.word	0x0800df8b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800df7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800df80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800df84:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800df88:	e012      	b.n	800dfb0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800df8a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800df8e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800df92:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800df96:	e00b      	b.n	800dfb0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800df98:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800df9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dfa0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dfa4:	e004      	b.n	800dfb0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800dfac:	e000      	b.n	800dfb0 <USB_ActivateEndpoint+0x7c>
      break;
 800dfae:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	009b      	lsls	r3, r3, #2
 800dfb8:	441a      	add	r2, r3
 800dfba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dfbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dfca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfce:	b29b      	uxth	r3, r3
 800dfd0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800dfd2:	687a      	ldr	r2, [r7, #4]
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	781b      	ldrb	r3, [r3, #0]
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	4413      	add	r3, r2
 800dfdc:	881b      	ldrh	r3, [r3, #0]
 800dfde:	b29b      	uxth	r3, r3
 800dfe0:	b21b      	sxth	r3, r3
 800dfe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfea:	b21a      	sxth	r2, r3
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	781b      	ldrb	r3, [r3, #0]
 800dff0:	b21b      	sxth	r3, r3
 800dff2:	4313      	orrs	r3, r2
 800dff4:	b21b      	sxth	r3, r3
 800dff6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800dffa:	687a      	ldr	r2, [r7, #4]
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	781b      	ldrb	r3, [r3, #0]
 800e000:	009b      	lsls	r3, r3, #2
 800e002:	441a      	add	r2, r3
 800e004:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800e008:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e00c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e010:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e018:	b29b      	uxth	r3, r3
 800e01a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	7b1b      	ldrb	r3, [r3, #12]
 800e020:	2b00      	cmp	r3, #0
 800e022:	f040 8180 	bne.w	800e326 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	785b      	ldrb	r3, [r3, #1]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	f000 8084 	beq.w	800e138 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	61bb      	str	r3, [r7, #24]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e03a:	b29b      	uxth	r3, r3
 800e03c:	461a      	mov	r2, r3
 800e03e:	69bb      	ldr	r3, [r7, #24]
 800e040:	4413      	add	r3, r2
 800e042:	61bb      	str	r3, [r7, #24]
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	00da      	lsls	r2, r3, #3
 800e04a:	69bb      	ldr	r3, [r7, #24]
 800e04c:	4413      	add	r3, r2
 800e04e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e052:	617b      	str	r3, [r7, #20]
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	88db      	ldrh	r3, [r3, #6]
 800e058:	085b      	lsrs	r3, r3, #1
 800e05a:	b29b      	uxth	r3, r3
 800e05c:	005b      	lsls	r3, r3, #1
 800e05e:	b29a      	uxth	r2, r3
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	4413      	add	r3, r2
 800e06e:	881b      	ldrh	r3, [r3, #0]
 800e070:	827b      	strh	r3, [r7, #18]
 800e072:	8a7b      	ldrh	r3, [r7, #18]
 800e074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d01b      	beq.n	800e0b4 <USB_ActivateEndpoint+0x180>
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	781b      	ldrb	r3, [r3, #0]
 800e082:	009b      	lsls	r3, r3, #2
 800e084:	4413      	add	r3, r2
 800e086:	881b      	ldrh	r3, [r3, #0]
 800e088:	b29b      	uxth	r3, r3
 800e08a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e08e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e092:	823b      	strh	r3, [r7, #16]
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	009b      	lsls	r3, r3, #2
 800e09c:	441a      	add	r2, r3
 800e09e:	8a3b      	ldrh	r3, [r7, #16]
 800e0a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e0b0:	b29b      	uxth	r3, r3
 800e0b2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	78db      	ldrb	r3, [r3, #3]
 800e0b8:	2b01      	cmp	r3, #1
 800e0ba:	d020      	beq.n	800e0fe <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	781b      	ldrb	r3, [r3, #0]
 800e0c2:	009b      	lsls	r3, r3, #2
 800e0c4:	4413      	add	r3, r2
 800e0c6:	881b      	ldrh	r3, [r3, #0]
 800e0c8:	b29b      	uxth	r3, r3
 800e0ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0d2:	81bb      	strh	r3, [r7, #12]
 800e0d4:	89bb      	ldrh	r3, [r7, #12]
 800e0d6:	f083 0320 	eor.w	r3, r3, #32
 800e0da:	81bb      	strh	r3, [r7, #12]
 800e0dc:	687a      	ldr	r2, [r7, #4]
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	781b      	ldrb	r3, [r3, #0]
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	441a      	add	r2, r3
 800e0e6:	89bb      	ldrh	r3, [r7, #12]
 800e0e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0f8:	b29b      	uxth	r3, r3
 800e0fa:	8013      	strh	r3, [r2, #0]
 800e0fc:	e3f9      	b.n	800e8f2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e0fe:	687a      	ldr	r2, [r7, #4]
 800e100:	683b      	ldr	r3, [r7, #0]
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	009b      	lsls	r3, r3, #2
 800e106:	4413      	add	r3, r2
 800e108:	881b      	ldrh	r3, [r3, #0]
 800e10a:	b29b      	uxth	r3, r3
 800e10c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e110:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e114:	81fb      	strh	r3, [r7, #14]
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	781b      	ldrb	r3, [r3, #0]
 800e11c:	009b      	lsls	r3, r3, #2
 800e11e:	441a      	add	r2, r3
 800e120:	89fb      	ldrh	r3, [r7, #14]
 800e122:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e126:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e12a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e132:	b29b      	uxth	r3, r3
 800e134:	8013      	strh	r3, [r2, #0]
 800e136:	e3dc      	b.n	800e8f2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e142:	b29b      	uxth	r3, r3
 800e144:	461a      	mov	r2, r3
 800e146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e148:	4413      	add	r3, r2
 800e14a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	781b      	ldrb	r3, [r3, #0]
 800e150:	00da      	lsls	r2, r3, #3
 800e152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e154:	4413      	add	r3, r2
 800e156:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e15a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	88db      	ldrh	r3, [r3, #6]
 800e160:	085b      	lsrs	r3, r3, #1
 800e162:	b29b      	uxth	r3, r3
 800e164:	005b      	lsls	r3, r3, #1
 800e166:	b29a      	uxth	r2, r3
 800e168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e16a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e176:	b29b      	uxth	r3, r3
 800e178:	461a      	mov	r2, r3
 800e17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e17c:	4413      	add	r3, r2
 800e17e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	781b      	ldrb	r3, [r3, #0]
 800e184:	00da      	lsls	r2, r3, #3
 800e186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e188:	4413      	add	r3, r2
 800e18a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e18e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e192:	881b      	ldrh	r3, [r3, #0]
 800e194:	b29b      	uxth	r3, r3
 800e196:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e19a:	b29a      	uxth	r2, r3
 800e19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19e:	801a      	strh	r2, [r3, #0]
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	691b      	ldr	r3, [r3, #16]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d10a      	bne.n	800e1be <USB_ActivateEndpoint+0x28a>
 800e1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1aa:	881b      	ldrh	r3, [r3, #0]
 800e1ac:	b29b      	uxth	r3, r3
 800e1ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e1b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e1b6:	b29a      	uxth	r2, r3
 800e1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ba:	801a      	strh	r2, [r3, #0]
 800e1bc:	e041      	b.n	800e242 <USB_ActivateEndpoint+0x30e>
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	691b      	ldr	r3, [r3, #16]
 800e1c2:	2b3e      	cmp	r3, #62	@ 0x3e
 800e1c4:	d81c      	bhi.n	800e200 <USB_ActivateEndpoint+0x2cc>
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	691b      	ldr	r3, [r3, #16]
 800e1ca:	085b      	lsrs	r3, r3, #1
 800e1cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	691b      	ldr	r3, [r3, #16]
 800e1d4:	f003 0301 	and.w	r3, r3, #1
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d004      	beq.n	800e1e6 <USB_ActivateEndpoint+0x2b2>
 800e1dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e8:	881b      	ldrh	r3, [r3, #0]
 800e1ea:	b29a      	uxth	r2, r3
 800e1ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e1f0:	b29b      	uxth	r3, r3
 800e1f2:	029b      	lsls	r3, r3, #10
 800e1f4:	b29b      	uxth	r3, r3
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	b29a      	uxth	r2, r3
 800e1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1fc:	801a      	strh	r2, [r3, #0]
 800e1fe:	e020      	b.n	800e242 <USB_ActivateEndpoint+0x30e>
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	691b      	ldr	r3, [r3, #16]
 800e204:	095b      	lsrs	r3, r3, #5
 800e206:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	691b      	ldr	r3, [r3, #16]
 800e20e:	f003 031f 	and.w	r3, r3, #31
 800e212:	2b00      	cmp	r3, #0
 800e214:	d104      	bne.n	800e220 <USB_ActivateEndpoint+0x2ec>
 800e216:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e21a:	3b01      	subs	r3, #1
 800e21c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e222:	881b      	ldrh	r3, [r3, #0]
 800e224:	b29a      	uxth	r2, r3
 800e226:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	029b      	lsls	r3, r3, #10
 800e22e:	b29b      	uxth	r3, r3
 800e230:	4313      	orrs	r3, r2
 800e232:	b29b      	uxth	r3, r3
 800e234:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e238:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e23c:	b29a      	uxth	r2, r3
 800e23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e240:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e242:	687a      	ldr	r2, [r7, #4]
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	781b      	ldrb	r3, [r3, #0]
 800e248:	009b      	lsls	r3, r3, #2
 800e24a:	4413      	add	r3, r2
 800e24c:	881b      	ldrh	r3, [r3, #0]
 800e24e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e250:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e256:	2b00      	cmp	r3, #0
 800e258:	d01b      	beq.n	800e292 <USB_ActivateEndpoint+0x35e>
 800e25a:	687a      	ldr	r2, [r7, #4]
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	781b      	ldrb	r3, [r3, #0]
 800e260:	009b      	lsls	r3, r3, #2
 800e262:	4413      	add	r3, r2
 800e264:	881b      	ldrh	r3, [r3, #0]
 800e266:	b29b      	uxth	r3, r3
 800e268:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e26c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e270:	843b      	strh	r3, [r7, #32]
 800e272:	687a      	ldr	r2, [r7, #4]
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	009b      	lsls	r3, r3, #2
 800e27a:	441a      	add	r2, r3
 800e27c:	8c3b      	ldrh	r3, [r7, #32]
 800e27e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e282:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e286:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e28a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e28e:	b29b      	uxth	r3, r3
 800e290:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	781b      	ldrb	r3, [r3, #0]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d124      	bne.n	800e2e4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e29a:	687a      	ldr	r2, [r7, #4]
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	781b      	ldrb	r3, [r3, #0]
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	4413      	add	r3, r2
 800e2a4:	881b      	ldrh	r3, [r3, #0]
 800e2a6:	b29b      	uxth	r3, r3
 800e2a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2b0:	83bb      	strh	r3, [r7, #28]
 800e2b2:	8bbb      	ldrh	r3, [r7, #28]
 800e2b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e2b8:	83bb      	strh	r3, [r7, #28]
 800e2ba:	8bbb      	ldrh	r3, [r7, #28]
 800e2bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e2c0:	83bb      	strh	r3, [r7, #28]
 800e2c2:	687a      	ldr	r2, [r7, #4]
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	781b      	ldrb	r3, [r3, #0]
 800e2c8:	009b      	lsls	r3, r3, #2
 800e2ca:	441a      	add	r2, r3
 800e2cc:	8bbb      	ldrh	r3, [r7, #28]
 800e2ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	8013      	strh	r3, [r2, #0]
 800e2e2:	e306      	b.n	800e8f2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e2e4:	687a      	ldr	r2, [r7, #4]
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	4413      	add	r3, r2
 800e2ee:	881b      	ldrh	r3, [r3, #0]
 800e2f0:	b29b      	uxth	r3, r3
 800e2f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2fa:	83fb      	strh	r3, [r7, #30]
 800e2fc:	8bfb      	ldrh	r3, [r7, #30]
 800e2fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e302:	83fb      	strh	r3, [r7, #30]
 800e304:	687a      	ldr	r2, [r7, #4]
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	009b      	lsls	r3, r3, #2
 800e30c:	441a      	add	r2, r3
 800e30e:	8bfb      	ldrh	r3, [r7, #30]
 800e310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e314:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e31c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e320:	b29b      	uxth	r3, r3
 800e322:	8013      	strh	r3, [r2, #0]
 800e324:	e2e5      	b.n	800e8f2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	78db      	ldrb	r3, [r3, #3]
 800e32a:	2b02      	cmp	r3, #2
 800e32c:	d11e      	bne.n	800e36c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	4413      	add	r3, r2
 800e338:	881b      	ldrh	r3, [r3, #0]
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e344:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e348:	687a      	ldr	r2, [r7, #4]
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	781b      	ldrb	r3, [r3, #0]
 800e34e:	009b      	lsls	r3, r3, #2
 800e350:	441a      	add	r2, r3
 800e352:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e35a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e35e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e366:	b29b      	uxth	r3, r3
 800e368:	8013      	strh	r3, [r2, #0]
 800e36a:	e01d      	b.n	800e3a8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e36c:	687a      	ldr	r2, [r7, #4]
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	009b      	lsls	r3, r3, #2
 800e374:	4413      	add	r3, r2
 800e376:	881b      	ldrh	r3, [r3, #0]
 800e378:	b29b      	uxth	r3, r3
 800e37a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e37e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e382:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e386:	687a      	ldr	r2, [r7, #4]
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	781b      	ldrb	r3, [r3, #0]
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	441a      	add	r2, r3
 800e390:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e394:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e398:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e39c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3b2:	b29b      	uxth	r3, r3
 800e3b4:	461a      	mov	r2, r3
 800e3b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e3b8:	4413      	add	r3, r2
 800e3ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	00da      	lsls	r2, r3, #3
 800e3c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e3c4:	4413      	add	r3, r2
 800e3c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	891b      	ldrh	r3, [r3, #8]
 800e3d0:	085b      	lsrs	r3, r3, #1
 800e3d2:	b29b      	uxth	r3, r3
 800e3d4:	005b      	lsls	r3, r3, #1
 800e3d6:	b29a      	uxth	r2, r3
 800e3d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e3da:	801a      	strh	r2, [r3, #0]
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	677b      	str	r3, [r7, #116]	@ 0x74
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3e6:	b29b      	uxth	r3, r3
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e3ec:	4413      	add	r3, r2
 800e3ee:	677b      	str	r3, [r7, #116]	@ 0x74
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	00da      	lsls	r2, r3, #3
 800e3f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e3f8:	4413      	add	r3, r2
 800e3fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e3fe:	673b      	str	r3, [r7, #112]	@ 0x70
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	895b      	ldrh	r3, [r3, #10]
 800e404:	085b      	lsrs	r3, r3, #1
 800e406:	b29b      	uxth	r3, r3
 800e408:	005b      	lsls	r3, r3, #1
 800e40a:	b29a      	uxth	r2, r3
 800e40c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e40e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	785b      	ldrb	r3, [r3, #1]
 800e414:	2b00      	cmp	r3, #0
 800e416:	f040 81af 	bne.w	800e778 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	009b      	lsls	r3, r3, #2
 800e422:	4413      	add	r3, r2
 800e424:	881b      	ldrh	r3, [r3, #0]
 800e426:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e42a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e42e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e432:	2b00      	cmp	r3, #0
 800e434:	d01d      	beq.n	800e472 <USB_ActivateEndpoint+0x53e>
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	781b      	ldrb	r3, [r3, #0]
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4413      	add	r3, r2
 800e440:	881b      	ldrh	r3, [r3, #0]
 800e442:	b29b      	uxth	r3, r3
 800e444:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e44c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e450:	687a      	ldr	r2, [r7, #4]
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	009b      	lsls	r3, r3, #2
 800e458:	441a      	add	r2, r3
 800e45a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e45e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e462:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e466:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e46a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e46e:	b29b      	uxth	r3, r3
 800e470:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e472:	687a      	ldr	r2, [r7, #4]
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	781b      	ldrb	r3, [r3, #0]
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	4413      	add	r3, r2
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e482:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d01d      	beq.n	800e4ca <USB_ActivateEndpoint+0x596>
 800e48e:	687a      	ldr	r2, [r7, #4]
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	4413      	add	r3, r2
 800e498:	881b      	ldrh	r3, [r3, #0]
 800e49a:	b29b      	uxth	r3, r3
 800e49c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4a4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e4a8:	687a      	ldr	r2, [r7, #4]
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	009b      	lsls	r3, r3, #2
 800e4b0:	441a      	add	r2, r3
 800e4b2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e4b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e4c6:	b29b      	uxth	r3, r3
 800e4c8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	785b      	ldrb	r3, [r3, #1]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d16b      	bne.n	800e5aa <USB_ActivateEndpoint+0x676>
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4dc:	b29b      	uxth	r3, r3
 800e4de:	461a      	mov	r2, r3
 800e4e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4e2:	4413      	add	r3, r2
 800e4e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	00da      	lsls	r2, r3, #3
 800e4ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4ee:	4413      	add	r3, r2
 800e4f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e4f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e4f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4f8:	881b      	ldrh	r3, [r3, #0]
 800e4fa:	b29b      	uxth	r3, r3
 800e4fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e500:	b29a      	uxth	r2, r3
 800e502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e504:	801a      	strh	r2, [r3, #0]
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	691b      	ldr	r3, [r3, #16]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d10a      	bne.n	800e524 <USB_ActivateEndpoint+0x5f0>
 800e50e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e510:	881b      	ldrh	r3, [r3, #0]
 800e512:	b29b      	uxth	r3, r3
 800e514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e51c:	b29a      	uxth	r2, r3
 800e51e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e520:	801a      	strh	r2, [r3, #0]
 800e522:	e05d      	b.n	800e5e0 <USB_ActivateEndpoint+0x6ac>
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	691b      	ldr	r3, [r3, #16]
 800e528:	2b3e      	cmp	r3, #62	@ 0x3e
 800e52a:	d81c      	bhi.n	800e566 <USB_ActivateEndpoint+0x632>
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	691b      	ldr	r3, [r3, #16]
 800e530:	085b      	lsrs	r3, r3, #1
 800e532:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e536:	683b      	ldr	r3, [r7, #0]
 800e538:	691b      	ldr	r3, [r3, #16]
 800e53a:	f003 0301 	and.w	r3, r3, #1
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d004      	beq.n	800e54c <USB_ActivateEndpoint+0x618>
 800e542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e546:	3301      	adds	r3, #1
 800e548:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e54c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e54e:	881b      	ldrh	r3, [r3, #0]
 800e550:	b29a      	uxth	r2, r3
 800e552:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e556:	b29b      	uxth	r3, r3
 800e558:	029b      	lsls	r3, r3, #10
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	4313      	orrs	r3, r2
 800e55e:	b29a      	uxth	r2, r3
 800e560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e562:	801a      	strh	r2, [r3, #0]
 800e564:	e03c      	b.n	800e5e0 <USB_ActivateEndpoint+0x6ac>
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	095b      	lsrs	r3, r3, #5
 800e56c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e570:	683b      	ldr	r3, [r7, #0]
 800e572:	691b      	ldr	r3, [r3, #16]
 800e574:	f003 031f 	and.w	r3, r3, #31
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d104      	bne.n	800e586 <USB_ActivateEndpoint+0x652>
 800e57c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e580:	3b01      	subs	r3, #1
 800e582:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e588:	881b      	ldrh	r3, [r3, #0]
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e590:	b29b      	uxth	r3, r3
 800e592:	029b      	lsls	r3, r3, #10
 800e594:	b29b      	uxth	r3, r3
 800e596:	4313      	orrs	r3, r2
 800e598:	b29b      	uxth	r3, r3
 800e59a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e59e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5a2:	b29a      	uxth	r2, r3
 800e5a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5a6:	801a      	strh	r2, [r3, #0]
 800e5a8:	e01a      	b.n	800e5e0 <USB_ActivateEndpoint+0x6ac>
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	785b      	ldrb	r3, [r3, #1]
 800e5ae:	2b01      	cmp	r3, #1
 800e5b0:	d116      	bne.n	800e5e0 <USB_ActivateEndpoint+0x6ac>
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5bc:	b29b      	uxth	r3, r3
 800e5be:	461a      	mov	r2, r3
 800e5c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5c2:	4413      	add	r3, r2
 800e5c4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	781b      	ldrb	r3, [r3, #0]
 800e5ca:	00da      	lsls	r2, r3, #3
 800e5cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5ce:	4413      	add	r3, r2
 800e5d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e5d4:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	691b      	ldr	r3, [r3, #16]
 800e5da:	b29a      	uxth	r2, r3
 800e5dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5de:	801a      	strh	r2, [r3, #0]
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	785b      	ldrb	r3, [r3, #1]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d16b      	bne.n	800e6c4 <USB_ActivateEndpoint+0x790>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5f6:	b29b      	uxth	r3, r3
 800e5f8:	461a      	mov	r2, r3
 800e5fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5fc:	4413      	add	r3, r2
 800e5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	781b      	ldrb	r3, [r3, #0]
 800e604:	00da      	lsls	r2, r3, #3
 800e606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e608:	4413      	add	r3, r2
 800e60a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e60e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e612:	881b      	ldrh	r3, [r3, #0]
 800e614:	b29b      	uxth	r3, r3
 800e616:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e61a:	b29a      	uxth	r2, r3
 800e61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e61e:	801a      	strh	r2, [r3, #0]
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	691b      	ldr	r3, [r3, #16]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d10a      	bne.n	800e63e <USB_ActivateEndpoint+0x70a>
 800e628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e62a:	881b      	ldrh	r3, [r3, #0]
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e632:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e636:	b29a      	uxth	r2, r3
 800e638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e63a:	801a      	strh	r2, [r3, #0]
 800e63c:	e05b      	b.n	800e6f6 <USB_ActivateEndpoint+0x7c2>
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	691b      	ldr	r3, [r3, #16]
 800e642:	2b3e      	cmp	r3, #62	@ 0x3e
 800e644:	d81c      	bhi.n	800e680 <USB_ActivateEndpoint+0x74c>
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	691b      	ldr	r3, [r3, #16]
 800e64a:	085b      	lsrs	r3, r3, #1
 800e64c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	691b      	ldr	r3, [r3, #16]
 800e654:	f003 0301 	and.w	r3, r3, #1
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d004      	beq.n	800e666 <USB_ActivateEndpoint+0x732>
 800e65c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e660:	3301      	adds	r3, #1
 800e662:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e668:	881b      	ldrh	r3, [r3, #0]
 800e66a:	b29a      	uxth	r2, r3
 800e66c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e670:	b29b      	uxth	r3, r3
 800e672:	029b      	lsls	r3, r3, #10
 800e674:	b29b      	uxth	r3, r3
 800e676:	4313      	orrs	r3, r2
 800e678:	b29a      	uxth	r2, r3
 800e67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e67c:	801a      	strh	r2, [r3, #0]
 800e67e:	e03a      	b.n	800e6f6 <USB_ActivateEndpoint+0x7c2>
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	691b      	ldr	r3, [r3, #16]
 800e684:	095b      	lsrs	r3, r3, #5
 800e686:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	691b      	ldr	r3, [r3, #16]
 800e68e:	f003 031f 	and.w	r3, r3, #31
 800e692:	2b00      	cmp	r3, #0
 800e694:	d104      	bne.n	800e6a0 <USB_ActivateEndpoint+0x76c>
 800e696:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e69a:	3b01      	subs	r3, #1
 800e69c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6a2:	881b      	ldrh	r3, [r3, #0]
 800e6a4:	b29a      	uxth	r2, r3
 800e6a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	029b      	lsls	r3, r3, #10
 800e6ae:	b29b      	uxth	r3, r3
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6bc:	b29a      	uxth	r2, r3
 800e6be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6c0:	801a      	strh	r2, [r3, #0]
 800e6c2:	e018      	b.n	800e6f6 <USB_ActivateEndpoint+0x7c2>
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	785b      	ldrb	r3, [r3, #1]
 800e6c8:	2b01      	cmp	r3, #1
 800e6ca:	d114      	bne.n	800e6f6 <USB_ActivateEndpoint+0x7c2>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e6d8:	4413      	add	r3, r2
 800e6da:	647b      	str	r3, [r7, #68]	@ 0x44
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	781b      	ldrb	r3, [r3, #0]
 800e6e0:	00da      	lsls	r2, r3, #3
 800e6e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e6e4:	4413      	add	r3, r2
 800e6e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e6ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	691b      	ldr	r3, [r3, #16]
 800e6f0:	b29a      	uxth	r2, r3
 800e6f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6f4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	881b      	ldrh	r3, [r3, #0]
 800e702:	b29b      	uxth	r3, r3
 800e704:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e70c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e70e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e710:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e714:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e716:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e718:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e71c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e71e:	687a      	ldr	r2, [r7, #4]
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	781b      	ldrb	r3, [r3, #0]
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	441a      	add	r2, r3
 800e728:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e72a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e72e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e73a:	b29b      	uxth	r3, r3
 800e73c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e73e:	687a      	ldr	r2, [r7, #4]
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	781b      	ldrb	r3, [r3, #0]
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	4413      	add	r3, r2
 800e748:	881b      	ldrh	r3, [r3, #0]
 800e74a:	b29b      	uxth	r3, r3
 800e74c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e750:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e754:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e756:	687a      	ldr	r2, [r7, #4]
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	009b      	lsls	r3, r3, #2
 800e75e:	441a      	add	r2, r3
 800e760:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e762:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e766:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e76a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e76e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e772:	b29b      	uxth	r3, r3
 800e774:	8013      	strh	r3, [r2, #0]
 800e776:	e0bc      	b.n	800e8f2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e778:	687a      	ldr	r2, [r7, #4]
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	781b      	ldrb	r3, [r3, #0]
 800e77e:	009b      	lsls	r3, r3, #2
 800e780:	4413      	add	r3, r2
 800e782:	881b      	ldrh	r3, [r3, #0]
 800e784:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e788:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e78c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e790:	2b00      	cmp	r3, #0
 800e792:	d01d      	beq.n	800e7d0 <USB_ActivateEndpoint+0x89c>
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	009b      	lsls	r3, r3, #2
 800e79c:	4413      	add	r3, r2
 800e79e:	881b      	ldrh	r3, [r3, #0]
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7aa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e7ae:	687a      	ldr	r2, [r7, #4]
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	781b      	ldrb	r3, [r3, #0]
 800e7b4:	009b      	lsls	r3, r3, #2
 800e7b6:	441a      	add	r2, r3
 800e7b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e7bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e7c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7cc:	b29b      	uxth	r3, r3
 800e7ce:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	781b      	ldrb	r3, [r3, #0]
 800e7d6:	009b      	lsls	r3, r3, #2
 800e7d8:	4413      	add	r3, r2
 800e7da:	881b      	ldrh	r3, [r3, #0]
 800e7dc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e7e0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e7e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d01d      	beq.n	800e828 <USB_ActivateEndpoint+0x8f4>
 800e7ec:	687a      	ldr	r2, [r7, #4]
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	781b      	ldrb	r3, [r3, #0]
 800e7f2:	009b      	lsls	r3, r3, #2
 800e7f4:	4413      	add	r3, r2
 800e7f6:	881b      	ldrh	r3, [r3, #0]
 800e7f8:	b29b      	uxth	r3, r3
 800e7fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e802:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	781b      	ldrb	r3, [r3, #0]
 800e80c:	009b      	lsls	r3, r3, #2
 800e80e:	441a      	add	r2, r3
 800e810:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e814:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e818:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e81c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e820:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e824:	b29b      	uxth	r3, r3
 800e826:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	78db      	ldrb	r3, [r3, #3]
 800e82c:	2b01      	cmp	r3, #1
 800e82e:	d024      	beq.n	800e87a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e830:	687a      	ldr	r2, [r7, #4]
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	781b      	ldrb	r3, [r3, #0]
 800e836:	009b      	lsls	r3, r3, #2
 800e838:	4413      	add	r3, r2
 800e83a:	881b      	ldrh	r3, [r3, #0]
 800e83c:	b29b      	uxth	r3, r3
 800e83e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e842:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e846:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e84a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e84e:	f083 0320 	eor.w	r3, r3, #32
 800e852:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e856:	687a      	ldr	r2, [r7, #4]
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	009b      	lsls	r3, r3, #2
 800e85e:	441a      	add	r2, r3
 800e860:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e86c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e874:	b29b      	uxth	r3, r3
 800e876:	8013      	strh	r3, [r2, #0]
 800e878:	e01d      	b.n	800e8b6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e87a:	687a      	ldr	r2, [r7, #4]
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	009b      	lsls	r3, r3, #2
 800e882:	4413      	add	r3, r2
 800e884:	881b      	ldrh	r3, [r3, #0]
 800e886:	b29b      	uxth	r3, r3
 800e888:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e88c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e890:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e894:	687a      	ldr	r2, [r7, #4]
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	009b      	lsls	r3, r3, #2
 800e89c:	441a      	add	r2, r3
 800e89e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e8a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8b2:	b29b      	uxth	r3, r3
 800e8b4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e8b6:	687a      	ldr	r2, [r7, #4]
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	4413      	add	r3, r2
 800e8c0:	881b      	ldrh	r3, [r3, #0]
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e8c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8cc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	781b      	ldrb	r3, [r3, #0]
 800e8d6:	009b      	lsls	r3, r3, #2
 800e8d8:	441a      	add	r2, r3
 800e8da:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e8de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8ee:	b29b      	uxth	r3, r3
 800e8f0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e8f2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	379c      	adds	r7, #156	@ 0x9c
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e900:	4770      	bx	lr
 800e902:	bf00      	nop

0800e904 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e904:	b480      	push	{r7}
 800e906:	b08d      	sub	sp, #52	@ 0x34
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e90e:	683b      	ldr	r3, [r7, #0]
 800e910:	7b1b      	ldrb	r3, [r3, #12]
 800e912:	2b00      	cmp	r3, #0
 800e914:	f040 808e 	bne.w	800ea34 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	785b      	ldrb	r3, [r3, #1]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d044      	beq.n	800e9aa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e920:	687a      	ldr	r2, [r7, #4]
 800e922:	683b      	ldr	r3, [r7, #0]
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	009b      	lsls	r3, r3, #2
 800e928:	4413      	add	r3, r2
 800e92a:	881b      	ldrh	r3, [r3, #0]
 800e92c:	81bb      	strh	r3, [r7, #12]
 800e92e:	89bb      	ldrh	r3, [r7, #12]
 800e930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e934:	2b00      	cmp	r3, #0
 800e936:	d01b      	beq.n	800e970 <USB_DeactivateEndpoint+0x6c>
 800e938:	687a      	ldr	r2, [r7, #4]
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	009b      	lsls	r3, r3, #2
 800e940:	4413      	add	r3, r2
 800e942:	881b      	ldrh	r3, [r3, #0]
 800e944:	b29b      	uxth	r3, r3
 800e946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e94a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e94e:	817b      	strh	r3, [r7, #10]
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	781b      	ldrb	r3, [r3, #0]
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	441a      	add	r2, r3
 800e95a:	897b      	ldrh	r3, [r7, #10]
 800e95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e968:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e970:	687a      	ldr	r2, [r7, #4]
 800e972:	683b      	ldr	r3, [r7, #0]
 800e974:	781b      	ldrb	r3, [r3, #0]
 800e976:	009b      	lsls	r3, r3, #2
 800e978:	4413      	add	r3, r2
 800e97a:	881b      	ldrh	r3, [r3, #0]
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e982:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e986:	813b      	strh	r3, [r7, #8]
 800e988:	687a      	ldr	r2, [r7, #4]
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	009b      	lsls	r3, r3, #2
 800e990:	441a      	add	r2, r3
 800e992:	893b      	ldrh	r3, [r7, #8]
 800e994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e99c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	8013      	strh	r3, [r2, #0]
 800e9a8:	e192      	b.n	800ecd0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	781b      	ldrb	r3, [r3, #0]
 800e9b0:	009b      	lsls	r3, r3, #2
 800e9b2:	4413      	add	r3, r2
 800e9b4:	881b      	ldrh	r3, [r3, #0]
 800e9b6:	827b      	strh	r3, [r7, #18]
 800e9b8:	8a7b      	ldrh	r3, [r7, #18]
 800e9ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d01b      	beq.n	800e9fa <USB_DeactivateEndpoint+0xf6>
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	009b      	lsls	r3, r3, #2
 800e9ca:	4413      	add	r3, r2
 800e9cc:	881b      	ldrh	r3, [r3, #0]
 800e9ce:	b29b      	uxth	r3, r3
 800e9d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9d8:	823b      	strh	r3, [r7, #16]
 800e9da:	687a      	ldr	r2, [r7, #4]
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	781b      	ldrb	r3, [r3, #0]
 800e9e0:	009b      	lsls	r3, r3, #2
 800e9e2:	441a      	add	r2, r3
 800e9e4:	8a3b      	ldrh	r3, [r7, #16]
 800e9e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e9f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9f6:	b29b      	uxth	r3, r3
 800e9f8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e9fa:	687a      	ldr	r2, [r7, #4]
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	009b      	lsls	r3, r3, #2
 800ea02:	4413      	add	r3, r2
 800ea04:	881b      	ldrh	r3, [r3, #0]
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea10:	81fb      	strh	r3, [r7, #14]
 800ea12:	687a      	ldr	r2, [r7, #4]
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	781b      	ldrb	r3, [r3, #0]
 800ea18:	009b      	lsls	r3, r3, #2
 800ea1a:	441a      	add	r2, r3
 800ea1c:	89fb      	ldrh	r3, [r7, #14]
 800ea1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	8013      	strh	r3, [r2, #0]
 800ea32:	e14d      	b.n	800ecd0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	785b      	ldrb	r3, [r3, #1]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f040 80a5 	bne.w	800eb88 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	781b      	ldrb	r3, [r3, #0]
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	4413      	add	r3, r2
 800ea48:	881b      	ldrh	r3, [r3, #0]
 800ea4a:	843b      	strh	r3, [r7, #32]
 800ea4c:	8c3b      	ldrh	r3, [r7, #32]
 800ea4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d01b      	beq.n	800ea8e <USB_DeactivateEndpoint+0x18a>
 800ea56:	687a      	ldr	r2, [r7, #4]
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	781b      	ldrb	r3, [r3, #0]
 800ea5c:	009b      	lsls	r3, r3, #2
 800ea5e:	4413      	add	r3, r2
 800ea60:	881b      	ldrh	r3, [r3, #0]
 800ea62:	b29b      	uxth	r3, r3
 800ea64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea6c:	83fb      	strh	r3, [r7, #30]
 800ea6e:	687a      	ldr	r2, [r7, #4]
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	781b      	ldrb	r3, [r3, #0]
 800ea74:	009b      	lsls	r3, r3, #2
 800ea76:	441a      	add	r2, r3
 800ea78:	8bfb      	ldrh	r3, [r7, #30]
 800ea7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ea86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea8a:	b29b      	uxth	r3, r3
 800ea8c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	009b      	lsls	r3, r3, #2
 800ea96:	4413      	add	r3, r2
 800ea98:	881b      	ldrh	r3, [r3, #0]
 800ea9a:	83bb      	strh	r3, [r7, #28]
 800ea9c:	8bbb      	ldrh	r3, [r7, #28]
 800ea9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d01b      	beq.n	800eade <USB_DeactivateEndpoint+0x1da>
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	009b      	lsls	r3, r3, #2
 800eaae:	4413      	add	r3, r2
 800eab0:	881b      	ldrh	r3, [r3, #0]
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eab8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eabc:	837b      	strh	r3, [r7, #26]
 800eabe:	687a      	ldr	r2, [r7, #4]
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	781b      	ldrb	r3, [r3, #0]
 800eac4:	009b      	lsls	r3, r3, #2
 800eac6:	441a      	add	r2, r3
 800eac8:	8b7b      	ldrh	r3, [r7, #26]
 800eaca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eace:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ead2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ead6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800eada:	b29b      	uxth	r3, r3
 800eadc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	4413      	add	r3, r2
 800eae8:	881b      	ldrh	r3, [r3, #0]
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eaf4:	833b      	strh	r3, [r7, #24]
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	009b      	lsls	r3, r3, #2
 800eafe:	441a      	add	r2, r3
 800eb00:	8b3b      	ldrh	r3, [r7, #24]
 800eb02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb0e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800eb12:	b29b      	uxth	r3, r3
 800eb14:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800eb16:	687a      	ldr	r2, [r7, #4]
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	009b      	lsls	r3, r3, #2
 800eb1e:	4413      	add	r3, r2
 800eb20:	881b      	ldrh	r3, [r3, #0]
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb2c:	82fb      	strh	r3, [r7, #22]
 800eb2e:	687a      	ldr	r2, [r7, #4]
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	781b      	ldrb	r3, [r3, #0]
 800eb34:	009b      	lsls	r3, r3, #2
 800eb36:	441a      	add	r2, r3
 800eb38:	8afb      	ldrh	r3, [r7, #22]
 800eb3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800eb4e:	687a      	ldr	r2, [r7, #4]
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	781b      	ldrb	r3, [r3, #0]
 800eb54:	009b      	lsls	r3, r3, #2
 800eb56:	4413      	add	r3, r2
 800eb58:	881b      	ldrh	r3, [r3, #0]
 800eb5a:	b29b      	uxth	r3, r3
 800eb5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb64:	82bb      	strh	r3, [r7, #20]
 800eb66:	687a      	ldr	r2, [r7, #4]
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	781b      	ldrb	r3, [r3, #0]
 800eb6c:	009b      	lsls	r3, r3, #2
 800eb6e:	441a      	add	r2, r3
 800eb70:	8abb      	ldrh	r3, [r7, #20]
 800eb72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb82:	b29b      	uxth	r3, r3
 800eb84:	8013      	strh	r3, [r2, #0]
 800eb86:	e0a3      	b.n	800ecd0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eb88:	687a      	ldr	r2, [r7, #4]
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	781b      	ldrb	r3, [r3, #0]
 800eb8e:	009b      	lsls	r3, r3, #2
 800eb90:	4413      	add	r3, r2
 800eb92:	881b      	ldrh	r3, [r3, #0]
 800eb94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800eb96:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800eb98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d01b      	beq.n	800ebd8 <USB_DeactivateEndpoint+0x2d4>
 800eba0:	687a      	ldr	r2, [r7, #4]
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	781b      	ldrb	r3, [r3, #0]
 800eba6:	009b      	lsls	r3, r3, #2
 800eba8:	4413      	add	r3, r2
 800ebaa:	881b      	ldrh	r3, [r3, #0]
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebb6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	441a      	add	r2, r3
 800ebc2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ebc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ebd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ebd8:	687a      	ldr	r2, [r7, #4]
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	009b      	lsls	r3, r3, #2
 800ebe0:	4413      	add	r3, r2
 800ebe2:	881b      	ldrh	r3, [r3, #0]
 800ebe4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ebe6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ebe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d01b      	beq.n	800ec28 <USB_DeactivateEndpoint+0x324>
 800ebf0:	687a      	ldr	r2, [r7, #4]
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	009b      	lsls	r3, r3, #2
 800ebf8:	4413      	add	r3, r2
 800ebfa:	881b      	ldrh	r3, [r3, #0]
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec06:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	781b      	ldrb	r3, [r3, #0]
 800ec0e:	009b      	lsls	r3, r3, #2
 800ec10:	441a      	add	r2, r3
 800ec12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ec14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec20:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ec28:	687a      	ldr	r2, [r7, #4]
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	781b      	ldrb	r3, [r3, #0]
 800ec2e:	009b      	lsls	r3, r3, #2
 800ec30:	4413      	add	r3, r2
 800ec32:	881b      	ldrh	r3, [r3, #0]
 800ec34:	b29b      	uxth	r3, r3
 800ec36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec3e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ec40:	687a      	ldr	r2, [r7, #4]
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	009b      	lsls	r3, r3, #2
 800ec48:	441a      	add	r2, r3
 800ec4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ec58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec5c:	b29b      	uxth	r3, r3
 800ec5e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec60:	687a      	ldr	r2, [r7, #4]
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	781b      	ldrb	r3, [r3, #0]
 800ec66:	009b      	lsls	r3, r3, #2
 800ec68:	4413      	add	r3, r2
 800ec6a:	881b      	ldrh	r3, [r3, #0]
 800ec6c:	b29b      	uxth	r3, r3
 800ec6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec76:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ec78:	687a      	ldr	r2, [r7, #4]
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	009b      	lsls	r3, r3, #2
 800ec80:	441a      	add	r2, r3
 800ec82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec94:	b29b      	uxth	r3, r3
 800ec96:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ec98:	687a      	ldr	r2, [r7, #4]
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	781b      	ldrb	r3, [r3, #0]
 800ec9e:	009b      	lsls	r3, r3, #2
 800eca0:	4413      	add	r3, r2
 800eca2:	881b      	ldrh	r3, [r3, #0]
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ecaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecae:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ecb0:	687a      	ldr	r2, [r7, #4]
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	781b      	ldrb	r3, [r3, #0]
 800ecb6:	009b      	lsls	r3, r3, #2
 800ecb8:	441a      	add	r2, r3
 800ecba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ecbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eccc:	b29b      	uxth	r3, r3
 800ecce:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ecd0:	2300      	movs	r3, #0
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3734      	adds	r7, #52	@ 0x34
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecdc:	4770      	bx	lr

0800ecde <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b0ac      	sub	sp, #176	@ 0xb0
 800ece2:	af00      	add	r7, sp, #0
 800ece4:	6078      	str	r0, [r7, #4]
 800ece6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ece8:	683b      	ldr	r3, [r7, #0]
 800ecea:	785b      	ldrb	r3, [r3, #1]
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	f040 84ca 	bne.w	800f686 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	699a      	ldr	r2, [r3, #24]
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	691b      	ldr	r3, [r3, #16]
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	d904      	bls.n	800ed08 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	691b      	ldr	r3, [r3, #16]
 800ed02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ed06:	e003      	b.n	800ed10 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ed08:	683b      	ldr	r3, [r7, #0]
 800ed0a:	699b      	ldr	r3, [r3, #24]
 800ed0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	7b1b      	ldrb	r3, [r3, #12]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d122      	bne.n	800ed5e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	6959      	ldr	r1, [r3, #20]
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	88da      	ldrh	r2, [r3, #6]
 800ed20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	6878      	ldr	r0, [r7, #4]
 800ed28:	f000 febd 	bl	800faa6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	613b      	str	r3, [r7, #16]
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed36:	b29b      	uxth	r3, r3
 800ed38:	461a      	mov	r2, r3
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	4413      	add	r3, r2
 800ed3e:	613b      	str	r3, [r7, #16]
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	781b      	ldrb	r3, [r3, #0]
 800ed44:	00da      	lsls	r2, r3, #3
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	4413      	add	r3, r2
 800ed4a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ed4e:	60fb      	str	r3, [r7, #12]
 800ed50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed54:	b29a      	uxth	r2, r3
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	801a      	strh	r2, [r3, #0]
 800ed5a:	f000 bc6f 	b.w	800f63c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	78db      	ldrb	r3, [r3, #3]
 800ed62:	2b02      	cmp	r3, #2
 800ed64:	f040 831e 	bne.w	800f3a4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	6a1a      	ldr	r2, [r3, #32]
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	691b      	ldr	r3, [r3, #16]
 800ed70:	429a      	cmp	r2, r3
 800ed72:	f240 82cf 	bls.w	800f314 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	781b      	ldrb	r3, [r3, #0]
 800ed7c:	009b      	lsls	r3, r3, #2
 800ed7e:	4413      	add	r3, r2
 800ed80:	881b      	ldrh	r3, [r3, #0]
 800ed82:	b29b      	uxth	r3, r3
 800ed84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed8c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	009b      	lsls	r3, r3, #2
 800ed98:	441a      	add	r2, r3
 800ed9a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ed9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eda2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eda6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800edaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edae:	b29b      	uxth	r3, r3
 800edb0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	6a1a      	ldr	r2, [r3, #32]
 800edb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edba:	1ad2      	subs	r2, r2, r3
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800edc0:	687a      	ldr	r2, [r7, #4]
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	781b      	ldrb	r3, [r3, #0]
 800edc6:	009b      	lsls	r3, r3, #2
 800edc8:	4413      	add	r3, r2
 800edca:	881b      	ldrh	r3, [r3, #0]
 800edcc:	b29b      	uxth	r3, r3
 800edce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	f000 814f 	beq.w	800f076 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	633b      	str	r3, [r7, #48]	@ 0x30
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	785b      	ldrb	r3, [r3, #1]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d16b      	bne.n	800eebc <USB_EPStartXfer+0x1de>
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800edee:	b29b      	uxth	r3, r3
 800edf0:	461a      	mov	r2, r3
 800edf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edf4:	4413      	add	r3, r2
 800edf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	00da      	lsls	r2, r3, #3
 800edfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee00:	4413      	add	r3, r2
 800ee02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ee06:	627b      	str	r3, [r7, #36]	@ 0x24
 800ee08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee0a:	881b      	ldrh	r3, [r3, #0]
 800ee0c:	b29b      	uxth	r3, r3
 800ee0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee12:	b29a      	uxth	r2, r3
 800ee14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee16:	801a      	strh	r2, [r3, #0]
 800ee18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d10a      	bne.n	800ee36 <USB_EPStartXfer+0x158>
 800ee20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee22:	881b      	ldrh	r3, [r3, #0]
 800ee24:	b29b      	uxth	r3, r3
 800ee26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee2e:	b29a      	uxth	r2, r3
 800ee30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee32:	801a      	strh	r2, [r3, #0]
 800ee34:	e05b      	b.n	800eeee <USB_EPStartXfer+0x210>
 800ee36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee3a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee3c:	d81c      	bhi.n	800ee78 <USB_EPStartXfer+0x19a>
 800ee3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee42:	085b      	lsrs	r3, r3, #1
 800ee44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ee48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee4c:	f003 0301 	and.w	r3, r3, #1
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d004      	beq.n	800ee5e <USB_EPStartXfer+0x180>
 800ee54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee58:	3301      	adds	r3, #1
 800ee5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ee5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee60:	881b      	ldrh	r3, [r3, #0]
 800ee62:	b29a      	uxth	r2, r3
 800ee64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee68:	b29b      	uxth	r3, r3
 800ee6a:	029b      	lsls	r3, r3, #10
 800ee6c:	b29b      	uxth	r3, r3
 800ee6e:	4313      	orrs	r3, r2
 800ee70:	b29a      	uxth	r2, r3
 800ee72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee74:	801a      	strh	r2, [r3, #0]
 800ee76:	e03a      	b.n	800eeee <USB_EPStartXfer+0x210>
 800ee78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee7c:	095b      	lsrs	r3, r3, #5
 800ee7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ee82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee86:	f003 031f 	and.w	r3, r3, #31
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d104      	bne.n	800ee98 <USB_EPStartXfer+0x1ba>
 800ee8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee92:	3b01      	subs	r3, #1
 800ee94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ee98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee9a:	881b      	ldrh	r3, [r3, #0]
 800ee9c:	b29a      	uxth	r2, r3
 800ee9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eea2:	b29b      	uxth	r3, r3
 800eea4:	029b      	lsls	r3, r3, #10
 800eea6:	b29b      	uxth	r3, r3
 800eea8:	4313      	orrs	r3, r2
 800eeaa:	b29b      	uxth	r3, r3
 800eeac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eeb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eeb4:	b29a      	uxth	r2, r3
 800eeb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb8:	801a      	strh	r2, [r3, #0]
 800eeba:	e018      	b.n	800eeee <USB_EPStartXfer+0x210>
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	785b      	ldrb	r3, [r3, #1]
 800eec0:	2b01      	cmp	r3, #1
 800eec2:	d114      	bne.n	800eeee <USB_EPStartXfer+0x210>
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eeca:	b29b      	uxth	r3, r3
 800eecc:	461a      	mov	r2, r3
 800eece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eed0:	4413      	add	r3, r2
 800eed2:	633b      	str	r3, [r7, #48]	@ 0x30
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	781b      	ldrb	r3, [r3, #0]
 800eed8:	00da      	lsls	r2, r3, #3
 800eeda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eedc:	4413      	add	r3, r2
 800eede:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800eee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eee8:	b29a      	uxth	r2, r3
 800eeea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	895b      	ldrh	r3, [r3, #10]
 800eef2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	6959      	ldr	r1, [r3, #20]
 800eefa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eefe:	b29b      	uxth	r3, r3
 800ef00:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f000 fdce 	bl	800faa6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	695a      	ldr	r2, [r3, #20]
 800ef0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef12:	441a      	add	r2, r3
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	6a1a      	ldr	r2, [r3, #32]
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	691b      	ldr	r3, [r3, #16]
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d907      	bls.n	800ef34 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	6a1a      	ldr	r2, [r3, #32]
 800ef28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef2c:	1ad2      	subs	r2, r2, r3
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	621a      	str	r2, [r3, #32]
 800ef32:	e006      	b.n	800ef42 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	6a1b      	ldr	r3, [r3, #32]
 800ef38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	2200      	movs	r2, #0
 800ef40:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	785b      	ldrb	r3, [r3, #1]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d16b      	bne.n	800f022 <USB_EPStartXfer+0x344>
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	61bb      	str	r3, [r7, #24]
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef54:	b29b      	uxth	r3, r3
 800ef56:	461a      	mov	r2, r3
 800ef58:	69bb      	ldr	r3, [r7, #24]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	61bb      	str	r3, [r7, #24]
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	00da      	lsls	r2, r3, #3
 800ef64:	69bb      	ldr	r3, [r7, #24]
 800ef66:	4413      	add	r3, r2
 800ef68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ef6c:	617b      	str	r3, [r7, #20]
 800ef6e:	697b      	ldr	r3, [r7, #20]
 800ef70:	881b      	ldrh	r3, [r3, #0]
 800ef72:	b29b      	uxth	r3, r3
 800ef74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef78:	b29a      	uxth	r2, r3
 800ef7a:	697b      	ldr	r3, [r7, #20]
 800ef7c:	801a      	strh	r2, [r3, #0]
 800ef7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d10a      	bne.n	800ef9c <USB_EPStartXfer+0x2be>
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	881b      	ldrh	r3, [r3, #0]
 800ef8a:	b29b      	uxth	r3, r3
 800ef8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef94:	b29a      	uxth	r2, r3
 800ef96:	697b      	ldr	r3, [r7, #20]
 800ef98:	801a      	strh	r2, [r3, #0]
 800ef9a:	e05d      	b.n	800f058 <USB_EPStartXfer+0x37a>
 800ef9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efa0:	2b3e      	cmp	r3, #62	@ 0x3e
 800efa2:	d81c      	bhi.n	800efde <USB_EPStartXfer+0x300>
 800efa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efa8:	085b      	lsrs	r3, r3, #1
 800efaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800efae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efb2:	f003 0301 	and.w	r3, r3, #1
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d004      	beq.n	800efc4 <USB_EPStartXfer+0x2e6>
 800efba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800efbe:	3301      	adds	r3, #1
 800efc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	881b      	ldrh	r3, [r3, #0]
 800efc8:	b29a      	uxth	r2, r3
 800efca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800efce:	b29b      	uxth	r3, r3
 800efd0:	029b      	lsls	r3, r3, #10
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	4313      	orrs	r3, r2
 800efd6:	b29a      	uxth	r2, r3
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	801a      	strh	r2, [r3, #0]
 800efdc:	e03c      	b.n	800f058 <USB_EPStartXfer+0x37a>
 800efde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efe2:	095b      	lsrs	r3, r3, #5
 800efe4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800efe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efec:	f003 031f 	and.w	r3, r3, #31
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d104      	bne.n	800effe <USB_EPStartXfer+0x320>
 800eff4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eff8:	3b01      	subs	r3, #1
 800effa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	881b      	ldrh	r3, [r3, #0]
 800f002:	b29a      	uxth	r2, r3
 800f004:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f008:	b29b      	uxth	r3, r3
 800f00a:	029b      	lsls	r3, r3, #10
 800f00c:	b29b      	uxth	r3, r3
 800f00e:	4313      	orrs	r3, r2
 800f010:	b29b      	uxth	r3, r3
 800f012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f01a:	b29a      	uxth	r2, r3
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	801a      	strh	r2, [r3, #0]
 800f020:	e01a      	b.n	800f058 <USB_EPStartXfer+0x37a>
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	785b      	ldrb	r3, [r3, #1]
 800f026:	2b01      	cmp	r3, #1
 800f028:	d116      	bne.n	800f058 <USB_EPStartXfer+0x37a>
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	623b      	str	r3, [r7, #32]
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f034:	b29b      	uxth	r3, r3
 800f036:	461a      	mov	r2, r3
 800f038:	6a3b      	ldr	r3, [r7, #32]
 800f03a:	4413      	add	r3, r2
 800f03c:	623b      	str	r3, [r7, #32]
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	781b      	ldrb	r3, [r3, #0]
 800f042:	00da      	lsls	r2, r3, #3
 800f044:	6a3b      	ldr	r3, [r7, #32]
 800f046:	4413      	add	r3, r2
 800f048:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f04c:	61fb      	str	r3, [r7, #28]
 800f04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f052:	b29a      	uxth	r2, r3
 800f054:	69fb      	ldr	r3, [r7, #28]
 800f056:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	891b      	ldrh	r3, [r3, #8]
 800f05c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	6959      	ldr	r1, [r3, #20]
 800f064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f068:	b29b      	uxth	r3, r3
 800f06a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 fd19 	bl	800faa6 <USB_WritePMA>
 800f074:	e2e2      	b.n	800f63c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f076:	683b      	ldr	r3, [r7, #0]
 800f078:	785b      	ldrb	r3, [r3, #1]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d16b      	bne.n	800f156 <USB_EPStartXfer+0x478>
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f088:	b29b      	uxth	r3, r3
 800f08a:	461a      	mov	r2, r3
 800f08c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f08e:	4413      	add	r3, r2
 800f090:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	781b      	ldrb	r3, [r3, #0]
 800f096:	00da      	lsls	r2, r3, #3
 800f098:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f09a:	4413      	add	r3, r2
 800f09c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f0a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0a4:	881b      	ldrh	r3, [r3, #0]
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0ac:	b29a      	uxth	r2, r3
 800f0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0b0:	801a      	strh	r2, [r3, #0]
 800f0b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d10a      	bne.n	800f0d0 <USB_EPStartXfer+0x3f2>
 800f0ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0bc:	881b      	ldrh	r3, [r3, #0]
 800f0be:	b29b      	uxth	r3, r3
 800f0c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0c8:	b29a      	uxth	r2, r3
 800f0ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0cc:	801a      	strh	r2, [r3, #0]
 800f0ce:	e05d      	b.n	800f18c <USB_EPStartXfer+0x4ae>
 800f0d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0d4:	2b3e      	cmp	r3, #62	@ 0x3e
 800f0d6:	d81c      	bhi.n	800f112 <USB_EPStartXfer+0x434>
 800f0d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0dc:	085b      	lsrs	r3, r3, #1
 800f0de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f0e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0e6:	f003 0301 	and.w	r3, r3, #1
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d004      	beq.n	800f0f8 <USB_EPStartXfer+0x41a>
 800f0ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f0f2:	3301      	adds	r3, #1
 800f0f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f0f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0fa:	881b      	ldrh	r3, [r3, #0]
 800f0fc:	b29a      	uxth	r2, r3
 800f0fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f102:	b29b      	uxth	r3, r3
 800f104:	029b      	lsls	r3, r3, #10
 800f106:	b29b      	uxth	r3, r3
 800f108:	4313      	orrs	r3, r2
 800f10a:	b29a      	uxth	r2, r3
 800f10c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f10e:	801a      	strh	r2, [r3, #0]
 800f110:	e03c      	b.n	800f18c <USB_EPStartXfer+0x4ae>
 800f112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f116:	095b      	lsrs	r3, r3, #5
 800f118:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f11c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f120:	f003 031f 	and.w	r3, r3, #31
 800f124:	2b00      	cmp	r3, #0
 800f126:	d104      	bne.n	800f132 <USB_EPStartXfer+0x454>
 800f128:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f12c:	3b01      	subs	r3, #1
 800f12e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f132:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f134:	881b      	ldrh	r3, [r3, #0]
 800f136:	b29a      	uxth	r2, r3
 800f138:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f13c:	b29b      	uxth	r3, r3
 800f13e:	029b      	lsls	r3, r3, #10
 800f140:	b29b      	uxth	r3, r3
 800f142:	4313      	orrs	r3, r2
 800f144:	b29b      	uxth	r3, r3
 800f146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f14a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f14e:	b29a      	uxth	r2, r3
 800f150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f152:	801a      	strh	r2, [r3, #0]
 800f154:	e01a      	b.n	800f18c <USB_EPStartXfer+0x4ae>
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	785b      	ldrb	r3, [r3, #1]
 800f15a:	2b01      	cmp	r3, #1
 800f15c:	d116      	bne.n	800f18c <USB_EPStartXfer+0x4ae>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	653b      	str	r3, [r7, #80]	@ 0x50
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f168:	b29b      	uxth	r3, r3
 800f16a:	461a      	mov	r2, r3
 800f16c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f16e:	4413      	add	r3, r2
 800f170:	653b      	str	r3, [r7, #80]	@ 0x50
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	781b      	ldrb	r3, [r3, #0]
 800f176:	00da      	lsls	r2, r3, #3
 800f178:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f17a:	4413      	add	r3, r2
 800f17c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f180:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f182:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f186:	b29a      	uxth	r2, r3
 800f188:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f18a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	891b      	ldrh	r3, [r3, #8]
 800f190:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	6959      	ldr	r1, [r3, #20]
 800f198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f19c:	b29b      	uxth	r3, r3
 800f19e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f000 fc7f 	bl	800faa6 <USB_WritePMA>
            ep->xfer_buff += len;
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	695a      	ldr	r2, [r3, #20]
 800f1ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1b0:	441a      	add	r2, r3
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	6a1a      	ldr	r2, [r3, #32]
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	691b      	ldr	r3, [r3, #16]
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d907      	bls.n	800f1d2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	6a1a      	ldr	r2, [r3, #32]
 800f1c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1ca:	1ad2      	subs	r2, r2, r3
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	621a      	str	r2, [r3, #32]
 800f1d0:	e006      	b.n	800f1e0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800f1d2:	683b      	ldr	r3, [r7, #0]
 800f1d4:	6a1b      	ldr	r3, [r3, #32]
 800f1d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f1da:	683b      	ldr	r3, [r7, #0]
 800f1dc:	2200      	movs	r2, #0
 800f1de:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	785b      	ldrb	r3, [r3, #1]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d16b      	bne.n	800f2c4 <USB_EPStartXfer+0x5e6>
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	461a      	mov	r2, r3
 800f1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1fc:	4413      	add	r3, r2
 800f1fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	781b      	ldrb	r3, [r3, #0]
 800f204:	00da      	lsls	r2, r3, #3
 800f206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f208:	4413      	add	r3, r2
 800f20a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f20e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f212:	881b      	ldrh	r3, [r3, #0]
 800f214:	b29b      	uxth	r3, r3
 800f216:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f21a:	b29a      	uxth	r2, r3
 800f21c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f21e:	801a      	strh	r2, [r3, #0]
 800f220:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f224:	2b00      	cmp	r3, #0
 800f226:	d10a      	bne.n	800f23e <USB_EPStartXfer+0x560>
 800f228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f22a:	881b      	ldrh	r3, [r3, #0]
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f232:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f236:	b29a      	uxth	r2, r3
 800f238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f23a:	801a      	strh	r2, [r3, #0]
 800f23c:	e05b      	b.n	800f2f6 <USB_EPStartXfer+0x618>
 800f23e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f242:	2b3e      	cmp	r3, #62	@ 0x3e
 800f244:	d81c      	bhi.n	800f280 <USB_EPStartXfer+0x5a2>
 800f246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f24a:	085b      	lsrs	r3, r3, #1
 800f24c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f250:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f254:	f003 0301 	and.w	r3, r3, #1
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d004      	beq.n	800f266 <USB_EPStartXfer+0x588>
 800f25c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f260:	3301      	adds	r3, #1
 800f262:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f268:	881b      	ldrh	r3, [r3, #0]
 800f26a:	b29a      	uxth	r2, r3
 800f26c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f270:	b29b      	uxth	r3, r3
 800f272:	029b      	lsls	r3, r3, #10
 800f274:	b29b      	uxth	r3, r3
 800f276:	4313      	orrs	r3, r2
 800f278:	b29a      	uxth	r2, r3
 800f27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f27c:	801a      	strh	r2, [r3, #0]
 800f27e:	e03a      	b.n	800f2f6 <USB_EPStartXfer+0x618>
 800f280:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f284:	095b      	lsrs	r3, r3, #5
 800f286:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f28a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f28e:	f003 031f 	and.w	r3, r3, #31
 800f292:	2b00      	cmp	r3, #0
 800f294:	d104      	bne.n	800f2a0 <USB_EPStartXfer+0x5c2>
 800f296:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f29a:	3b01      	subs	r3, #1
 800f29c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f2a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2a2:	881b      	ldrh	r3, [r3, #0]
 800f2a4:	b29a      	uxth	r2, r3
 800f2a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f2aa:	b29b      	uxth	r3, r3
 800f2ac:	029b      	lsls	r3, r3, #10
 800f2ae:	b29b      	uxth	r3, r3
 800f2b0:	4313      	orrs	r3, r2
 800f2b2:	b29b      	uxth	r3, r3
 800f2b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f2b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f2bc:	b29a      	uxth	r2, r3
 800f2be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2c0:	801a      	strh	r2, [r3, #0]
 800f2c2:	e018      	b.n	800f2f6 <USB_EPStartXfer+0x618>
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	785b      	ldrb	r3, [r3, #1]
 800f2c8:	2b01      	cmp	r3, #1
 800f2ca:	d114      	bne.n	800f2f6 <USB_EPStartXfer+0x618>
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f2d8:	4413      	add	r3, r2
 800f2da:	643b      	str	r3, [r7, #64]	@ 0x40
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	00da      	lsls	r2, r3, #3
 800f2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f2e4:	4413      	add	r3, r2
 800f2e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f2ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2f0:	b29a      	uxth	r2, r3
 800f2f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2f4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f2f6:	683b      	ldr	r3, [r7, #0]
 800f2f8:	895b      	ldrh	r3, [r3, #10]
 800f2fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	6959      	ldr	r1, [r3, #20]
 800f302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f306:	b29b      	uxth	r3, r3
 800f308:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f30c:	6878      	ldr	r0, [r7, #4]
 800f30e:	f000 fbca 	bl	800faa6 <USB_WritePMA>
 800f312:	e193      	b.n	800f63c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	6a1b      	ldr	r3, [r3, #32]
 800f318:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f31c:	687a      	ldr	r2, [r7, #4]
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	781b      	ldrb	r3, [r3, #0]
 800f322:	009b      	lsls	r3, r3, #2
 800f324:	4413      	add	r3, r2
 800f326:	881b      	ldrh	r3, [r3, #0]
 800f328:	b29b      	uxth	r3, r3
 800f32a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f32e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f332:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f336:	687a      	ldr	r2, [r7, #4]
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	009b      	lsls	r3, r3, #2
 800f33e:	441a      	add	r2, r3
 800f340:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f344:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f348:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f34c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f354:	b29b      	uxth	r3, r3
 800f356:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f362:	b29b      	uxth	r3, r3
 800f364:	461a      	mov	r2, r3
 800f366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f368:	4413      	add	r3, r2
 800f36a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	781b      	ldrb	r3, [r3, #0]
 800f370:	00da      	lsls	r2, r3, #3
 800f372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f374:	4413      	add	r3, r2
 800f376:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f37a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f37c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f380:	b29a      	uxth	r2, r3
 800f382:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f384:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	891b      	ldrh	r3, [r3, #8]
 800f38a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	6959      	ldr	r1, [r3, #20]
 800f392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f396:	b29b      	uxth	r3, r3
 800f398:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f39c:	6878      	ldr	r0, [r7, #4]
 800f39e:	f000 fb82 	bl	800faa6 <USB_WritePMA>
 800f3a2:	e14b      	b.n	800f63c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	6a1a      	ldr	r2, [r3, #32]
 800f3a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3ac:	1ad2      	subs	r2, r2, r3
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f3b2:	687a      	ldr	r2, [r7, #4]
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	781b      	ldrb	r3, [r3, #0]
 800f3b8:	009b      	lsls	r3, r3, #2
 800f3ba:	4413      	add	r3, r2
 800f3bc:	881b      	ldrh	r3, [r3, #0]
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f000 809a 	beq.w	800f4fe <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	673b      	str	r3, [r7, #112]	@ 0x70
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	785b      	ldrb	r3, [r3, #1]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d16b      	bne.n	800f4ae <USB_EPStartXfer+0x7d0>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3e0:	b29b      	uxth	r3, r3
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f3e6:	4413      	add	r3, r2
 800f3e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	781b      	ldrb	r3, [r3, #0]
 800f3ee:	00da      	lsls	r2, r3, #3
 800f3f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f3f2:	4413      	add	r3, r2
 800f3f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f3f8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f3fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3fc:	881b      	ldrh	r3, [r3, #0]
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f404:	b29a      	uxth	r2, r3
 800f406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f408:	801a      	strh	r2, [r3, #0]
 800f40a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d10a      	bne.n	800f428 <USB_EPStartXfer+0x74a>
 800f412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f414:	881b      	ldrh	r3, [r3, #0]
 800f416:	b29b      	uxth	r3, r3
 800f418:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f41c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f420:	b29a      	uxth	r2, r3
 800f422:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f424:	801a      	strh	r2, [r3, #0]
 800f426:	e05b      	b.n	800f4e0 <USB_EPStartXfer+0x802>
 800f428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f42c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f42e:	d81c      	bhi.n	800f46a <USB_EPStartXfer+0x78c>
 800f430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f434:	085b      	lsrs	r3, r3, #1
 800f436:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f43a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f43e:	f003 0301 	and.w	r3, r3, #1
 800f442:	2b00      	cmp	r3, #0
 800f444:	d004      	beq.n	800f450 <USB_EPStartXfer+0x772>
 800f446:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f44a:	3301      	adds	r3, #1
 800f44c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f452:	881b      	ldrh	r3, [r3, #0]
 800f454:	b29a      	uxth	r2, r3
 800f456:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f45a:	b29b      	uxth	r3, r3
 800f45c:	029b      	lsls	r3, r3, #10
 800f45e:	b29b      	uxth	r3, r3
 800f460:	4313      	orrs	r3, r2
 800f462:	b29a      	uxth	r2, r3
 800f464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f466:	801a      	strh	r2, [r3, #0]
 800f468:	e03a      	b.n	800f4e0 <USB_EPStartXfer+0x802>
 800f46a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f46e:	095b      	lsrs	r3, r3, #5
 800f470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f478:	f003 031f 	and.w	r3, r3, #31
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d104      	bne.n	800f48a <USB_EPStartXfer+0x7ac>
 800f480:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f484:	3b01      	subs	r3, #1
 800f486:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f48a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f48c:	881b      	ldrh	r3, [r3, #0]
 800f48e:	b29a      	uxth	r2, r3
 800f490:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f494:	b29b      	uxth	r3, r3
 800f496:	029b      	lsls	r3, r3, #10
 800f498:	b29b      	uxth	r3, r3
 800f49a:	4313      	orrs	r3, r2
 800f49c:	b29b      	uxth	r3, r3
 800f49e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4aa:	801a      	strh	r2, [r3, #0]
 800f4ac:	e018      	b.n	800f4e0 <USB_EPStartXfer+0x802>
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	785b      	ldrb	r3, [r3, #1]
 800f4b2:	2b01      	cmp	r3, #1
 800f4b4:	d114      	bne.n	800f4e0 <USB_EPStartXfer+0x802>
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f4bc:	b29b      	uxth	r3, r3
 800f4be:	461a      	mov	r2, r3
 800f4c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f4c2:	4413      	add	r3, r2
 800f4c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	781b      	ldrb	r3, [r3, #0]
 800f4ca:	00da      	lsls	r2, r3, #3
 800f4cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f4ce:	4413      	add	r3, r2
 800f4d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f4d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4da:	b29a      	uxth	r2, r3
 800f4dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	895b      	ldrh	r3, [r3, #10]
 800f4e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	6959      	ldr	r1, [r3, #20]
 800f4ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4f0:	b29b      	uxth	r3, r3
 800f4f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f000 fad5 	bl	800faa6 <USB_WritePMA>
 800f4fc:	e09e      	b.n	800f63c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	785b      	ldrb	r3, [r3, #1]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d16b      	bne.n	800f5de <USB_EPStartXfer+0x900>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f510:	b29b      	uxth	r3, r3
 800f512:	461a      	mov	r2, r3
 800f514:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f516:	4413      	add	r3, r2
 800f518:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f51a:	683b      	ldr	r3, [r7, #0]
 800f51c:	781b      	ldrb	r3, [r3, #0]
 800f51e:	00da      	lsls	r2, r3, #3
 800f520:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f522:	4413      	add	r3, r2
 800f524:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f528:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f52a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f52c:	881b      	ldrh	r3, [r3, #0]
 800f52e:	b29b      	uxth	r3, r3
 800f530:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f534:	b29a      	uxth	r2, r3
 800f536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f538:	801a      	strh	r2, [r3, #0]
 800f53a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d10a      	bne.n	800f558 <USB_EPStartXfer+0x87a>
 800f542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f544:	881b      	ldrh	r3, [r3, #0]
 800f546:	b29b      	uxth	r3, r3
 800f548:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f54c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f550:	b29a      	uxth	r2, r3
 800f552:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f554:	801a      	strh	r2, [r3, #0]
 800f556:	e063      	b.n	800f620 <USB_EPStartXfer+0x942>
 800f558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f55c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f55e:	d81c      	bhi.n	800f59a <USB_EPStartXfer+0x8bc>
 800f560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f564:	085b      	lsrs	r3, r3, #1
 800f566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f56a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f56e:	f003 0301 	and.w	r3, r3, #1
 800f572:	2b00      	cmp	r3, #0
 800f574:	d004      	beq.n	800f580 <USB_EPStartXfer+0x8a2>
 800f576:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f57a:	3301      	adds	r3, #1
 800f57c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f580:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f582:	881b      	ldrh	r3, [r3, #0]
 800f584:	b29a      	uxth	r2, r3
 800f586:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f58a:	b29b      	uxth	r3, r3
 800f58c:	029b      	lsls	r3, r3, #10
 800f58e:	b29b      	uxth	r3, r3
 800f590:	4313      	orrs	r3, r2
 800f592:	b29a      	uxth	r2, r3
 800f594:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f596:	801a      	strh	r2, [r3, #0]
 800f598:	e042      	b.n	800f620 <USB_EPStartXfer+0x942>
 800f59a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f59e:	095b      	lsrs	r3, r3, #5
 800f5a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f5a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5a8:	f003 031f 	and.w	r3, r3, #31
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d104      	bne.n	800f5ba <USB_EPStartXfer+0x8dc>
 800f5b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f5b4:	3b01      	subs	r3, #1
 800f5b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f5ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f5bc:	881b      	ldrh	r3, [r3, #0]
 800f5be:	b29a      	uxth	r2, r3
 800f5c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	029b      	lsls	r3, r3, #10
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	4313      	orrs	r3, r2
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f5d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f5d6:	b29a      	uxth	r2, r3
 800f5d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f5da:	801a      	strh	r2, [r3, #0]
 800f5dc:	e020      	b.n	800f620 <USB_EPStartXfer+0x942>
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	785b      	ldrb	r3, [r3, #1]
 800f5e2:	2b01      	cmp	r3, #1
 800f5e4:	d11c      	bne.n	800f620 <USB_EPStartXfer+0x942>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f5f2:	b29b      	uxth	r3, r3
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f5fa:	4413      	add	r3, r2
 800f5fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	781b      	ldrb	r3, [r3, #0]
 800f604:	00da      	lsls	r2, r3, #3
 800f606:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f60a:	4413      	add	r3, r2
 800f60c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f610:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f618:	b29a      	uxth	r2, r3
 800f61a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f61e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	891b      	ldrh	r3, [r3, #8]
 800f624:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	6959      	ldr	r1, [r3, #20]
 800f62c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f630:	b29b      	uxth	r3, r3
 800f632:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f636:	6878      	ldr	r0, [r7, #4]
 800f638:	f000 fa35 	bl	800faa6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f63c:	687a      	ldr	r2, [r7, #4]
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	781b      	ldrb	r3, [r3, #0]
 800f642:	009b      	lsls	r3, r3, #2
 800f644:	4413      	add	r3, r2
 800f646:	881b      	ldrh	r3, [r3, #0]
 800f648:	b29b      	uxth	r3, r3
 800f64a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f64e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f652:	817b      	strh	r3, [r7, #10]
 800f654:	897b      	ldrh	r3, [r7, #10]
 800f656:	f083 0310 	eor.w	r3, r3, #16
 800f65a:	817b      	strh	r3, [r7, #10]
 800f65c:	897b      	ldrh	r3, [r7, #10]
 800f65e:	f083 0320 	eor.w	r3, r3, #32
 800f662:	817b      	strh	r3, [r7, #10]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	781b      	ldrb	r3, [r3, #0]
 800f66a:	009b      	lsls	r3, r3, #2
 800f66c:	441a      	add	r2, r3
 800f66e:	897b      	ldrh	r3, [r7, #10]
 800f670:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f674:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f678:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f67c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f680:	b29b      	uxth	r3, r3
 800f682:	8013      	strh	r3, [r2, #0]
 800f684:	e0d5      	b.n	800f832 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	7b1b      	ldrb	r3, [r3, #12]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d156      	bne.n	800f73c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	699b      	ldr	r3, [r3, #24]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d122      	bne.n	800f6dc <USB_EPStartXfer+0x9fe>
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	78db      	ldrb	r3, [r3, #3]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d11e      	bne.n	800f6dc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f69e:	687a      	ldr	r2, [r7, #4]
 800f6a0:	683b      	ldr	r3, [r7, #0]
 800f6a2:	781b      	ldrb	r3, [r3, #0]
 800f6a4:	009b      	lsls	r3, r3, #2
 800f6a6:	4413      	add	r3, r2
 800f6a8:	881b      	ldrh	r3, [r3, #0]
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f6b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6b4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f6b8:	687a      	ldr	r2, [r7, #4]
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	781b      	ldrb	r3, [r3, #0]
 800f6be:	009b      	lsls	r3, r3, #2
 800f6c0:	441a      	add	r2, r3
 800f6c2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f6c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6ce:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	8013      	strh	r3, [r2, #0]
 800f6da:	e01d      	b.n	800f718 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f6dc:	687a      	ldr	r2, [r7, #4]
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	009b      	lsls	r3, r3, #2
 800f6e4:	4413      	add	r3, r2
 800f6e6:	881b      	ldrh	r3, [r3, #0]
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f6ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6f2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f6f6:	687a      	ldr	r2, [r7, #4]
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	781b      	ldrb	r3, [r3, #0]
 800f6fc:	009b      	lsls	r3, r3, #2
 800f6fe:	441a      	add	r2, r3
 800f700:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f70c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f714:	b29b      	uxth	r3, r3
 800f716:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	699a      	ldr	r2, [r3, #24]
 800f71c:	683b      	ldr	r3, [r7, #0]
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	429a      	cmp	r2, r3
 800f722:	d907      	bls.n	800f734 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	699a      	ldr	r2, [r3, #24]
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	691b      	ldr	r3, [r3, #16]
 800f72c:	1ad2      	subs	r2, r2, r3
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	619a      	str	r2, [r3, #24]
 800f732:	e054      	b.n	800f7de <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f734:	683b      	ldr	r3, [r7, #0]
 800f736:	2200      	movs	r2, #0
 800f738:	619a      	str	r2, [r3, #24]
 800f73a:	e050      	b.n	800f7de <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	78db      	ldrb	r3, [r3, #3]
 800f740:	2b02      	cmp	r3, #2
 800f742:	d142      	bne.n	800f7ca <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	69db      	ldr	r3, [r3, #28]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d048      	beq.n	800f7de <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f74c:	687a      	ldr	r2, [r7, #4]
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	009b      	lsls	r3, r3, #2
 800f754:	4413      	add	r3, r2
 800f756:	881b      	ldrh	r3, [r3, #0]
 800f758:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f75c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f764:	2b00      	cmp	r3, #0
 800f766:	d005      	beq.n	800f774 <USB_EPStartXfer+0xa96>
 800f768:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f76c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f770:	2b00      	cmp	r3, #0
 800f772:	d10b      	bne.n	800f78c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f774:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f778:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d12e      	bne.n	800f7de <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f780:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d128      	bne.n	800f7de <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f78c:	687a      	ldr	r2, [r7, #4]
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	009b      	lsls	r3, r3, #2
 800f794:	4413      	add	r3, r2
 800f796:	881b      	ldrh	r3, [r3, #0]
 800f798:	b29b      	uxth	r3, r3
 800f79a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f79e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7a2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f7a6:	687a      	ldr	r2, [r7, #4]
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	781b      	ldrb	r3, [r3, #0]
 800f7ac:	009b      	lsls	r3, r3, #2
 800f7ae:	441a      	add	r2, r3
 800f7b0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f7b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f7c4:	b29b      	uxth	r3, r3
 800f7c6:	8013      	strh	r3, [r2, #0]
 800f7c8:	e009      	b.n	800f7de <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	78db      	ldrb	r3, [r3, #3]
 800f7ce:	2b01      	cmp	r3, #1
 800f7d0:	d103      	bne.n	800f7da <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	619a      	str	r2, [r3, #24]
 800f7d8:	e001      	b.n	800f7de <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f7da:	2301      	movs	r3, #1
 800f7dc:	e02a      	b.n	800f834 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f7de:	687a      	ldr	r2, [r7, #4]
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	781b      	ldrb	r3, [r3, #0]
 800f7e4:	009b      	lsls	r3, r3, #2
 800f7e6:	4413      	add	r3, r2
 800f7e8:	881b      	ldrh	r3, [r3, #0]
 800f7ea:	b29b      	uxth	r3, r3
 800f7ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f7f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f7f8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f7fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f800:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f804:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f808:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f80c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f810:	687a      	ldr	r2, [r7, #4]
 800f812:	683b      	ldr	r3, [r7, #0]
 800f814:	781b      	ldrb	r3, [r3, #0]
 800f816:	009b      	lsls	r3, r3, #2
 800f818:	441a      	add	r2, r3
 800f81a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f81e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f82e:	b29b      	uxth	r3, r3
 800f830:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f832:	2300      	movs	r3, #0
}
 800f834:	4618      	mov	r0, r3
 800f836:	37b0      	adds	r7, #176	@ 0xb0
 800f838:	46bd      	mov	sp, r7
 800f83a:	bd80      	pop	{r7, pc}

0800f83c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b085      	sub	sp, #20
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
 800f844:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	785b      	ldrb	r3, [r3, #1]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d020      	beq.n	800f890 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	781b      	ldrb	r3, [r3, #0]
 800f854:	009b      	lsls	r3, r3, #2
 800f856:	4413      	add	r3, r2
 800f858:	881b      	ldrh	r3, [r3, #0]
 800f85a:	b29b      	uxth	r3, r3
 800f85c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f860:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f864:	81bb      	strh	r3, [r7, #12]
 800f866:	89bb      	ldrh	r3, [r7, #12]
 800f868:	f083 0310 	eor.w	r3, r3, #16
 800f86c:	81bb      	strh	r3, [r7, #12]
 800f86e:	687a      	ldr	r2, [r7, #4]
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	781b      	ldrb	r3, [r3, #0]
 800f874:	009b      	lsls	r3, r3, #2
 800f876:	441a      	add	r2, r3
 800f878:	89bb      	ldrh	r3, [r7, #12]
 800f87a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f87e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f88a:	b29b      	uxth	r3, r3
 800f88c:	8013      	strh	r3, [r2, #0]
 800f88e:	e01f      	b.n	800f8d0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	009b      	lsls	r3, r3, #2
 800f898:	4413      	add	r3, r2
 800f89a:	881b      	ldrh	r3, [r3, #0]
 800f89c:	b29b      	uxth	r3, r3
 800f89e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f8a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8a6:	81fb      	strh	r3, [r7, #14]
 800f8a8:	89fb      	ldrh	r3, [r7, #14]
 800f8aa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f8ae:	81fb      	strh	r3, [r7, #14]
 800f8b0:	687a      	ldr	r2, [r7, #4]
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	781b      	ldrb	r3, [r3, #0]
 800f8b6:	009b      	lsls	r3, r3, #2
 800f8b8:	441a      	add	r2, r3
 800f8ba:	89fb      	ldrh	r3, [r7, #14]
 800f8bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f8c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8cc:	b29b      	uxth	r3, r3
 800f8ce:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f8d0:	2300      	movs	r3, #0
}
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	3714      	adds	r7, #20
 800f8d6:	46bd      	mov	sp, r7
 800f8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8dc:	4770      	bx	lr

0800f8de <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f8de:	b480      	push	{r7}
 800f8e0:	b087      	sub	sp, #28
 800f8e2:	af00      	add	r7, sp, #0
 800f8e4:	6078      	str	r0, [r7, #4]
 800f8e6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	785b      	ldrb	r3, [r3, #1]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d04c      	beq.n	800f98a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f8f0:	687a      	ldr	r2, [r7, #4]
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	781b      	ldrb	r3, [r3, #0]
 800f8f6:	009b      	lsls	r3, r3, #2
 800f8f8:	4413      	add	r3, r2
 800f8fa:	881b      	ldrh	r3, [r3, #0]
 800f8fc:	823b      	strh	r3, [r7, #16]
 800f8fe:	8a3b      	ldrh	r3, [r7, #16]
 800f900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f904:	2b00      	cmp	r3, #0
 800f906:	d01b      	beq.n	800f940 <USB_EPClearStall+0x62>
 800f908:	687a      	ldr	r2, [r7, #4]
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	781b      	ldrb	r3, [r3, #0]
 800f90e:	009b      	lsls	r3, r3, #2
 800f910:	4413      	add	r3, r2
 800f912:	881b      	ldrh	r3, [r3, #0]
 800f914:	b29b      	uxth	r3, r3
 800f916:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f91a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f91e:	81fb      	strh	r3, [r7, #14]
 800f920:	687a      	ldr	r2, [r7, #4]
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	781b      	ldrb	r3, [r3, #0]
 800f926:	009b      	lsls	r3, r3, #2
 800f928:	441a      	add	r2, r3
 800f92a:	89fb      	ldrh	r3, [r7, #14]
 800f92c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f930:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f934:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f938:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f93c:	b29b      	uxth	r3, r3
 800f93e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	78db      	ldrb	r3, [r3, #3]
 800f944:	2b01      	cmp	r3, #1
 800f946:	d06c      	beq.n	800fa22 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f948:	687a      	ldr	r2, [r7, #4]
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	781b      	ldrb	r3, [r3, #0]
 800f94e:	009b      	lsls	r3, r3, #2
 800f950:	4413      	add	r3, r2
 800f952:	881b      	ldrh	r3, [r3, #0]
 800f954:	b29b      	uxth	r3, r3
 800f956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f95a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f95e:	81bb      	strh	r3, [r7, #12]
 800f960:	89bb      	ldrh	r3, [r7, #12]
 800f962:	f083 0320 	eor.w	r3, r3, #32
 800f966:	81bb      	strh	r3, [r7, #12]
 800f968:	687a      	ldr	r2, [r7, #4]
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	781b      	ldrb	r3, [r3, #0]
 800f96e:	009b      	lsls	r3, r3, #2
 800f970:	441a      	add	r2, r3
 800f972:	89bb      	ldrh	r3, [r7, #12]
 800f974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f97c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f984:	b29b      	uxth	r3, r3
 800f986:	8013      	strh	r3, [r2, #0]
 800f988:	e04b      	b.n	800fa22 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f98a:	687a      	ldr	r2, [r7, #4]
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	781b      	ldrb	r3, [r3, #0]
 800f990:	009b      	lsls	r3, r3, #2
 800f992:	4413      	add	r3, r2
 800f994:	881b      	ldrh	r3, [r3, #0]
 800f996:	82fb      	strh	r3, [r7, #22]
 800f998:	8afb      	ldrh	r3, [r7, #22]
 800f99a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d01b      	beq.n	800f9da <USB_EPClearStall+0xfc>
 800f9a2:	687a      	ldr	r2, [r7, #4]
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	781b      	ldrb	r3, [r3, #0]
 800f9a8:	009b      	lsls	r3, r3, #2
 800f9aa:	4413      	add	r3, r2
 800f9ac:	881b      	ldrh	r3, [r3, #0]
 800f9ae:	b29b      	uxth	r3, r3
 800f9b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f9b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9b8:	82bb      	strh	r3, [r7, #20]
 800f9ba:	687a      	ldr	r2, [r7, #4]
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	781b      	ldrb	r3, [r3, #0]
 800f9c0:	009b      	lsls	r3, r3, #2
 800f9c2:	441a      	add	r2, r3
 800f9c4:	8abb      	ldrh	r3, [r7, #20]
 800f9c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f9ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f9ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f9d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9d6:	b29b      	uxth	r3, r3
 800f9d8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f9da:	687a      	ldr	r2, [r7, #4]
 800f9dc:	683b      	ldr	r3, [r7, #0]
 800f9de:	781b      	ldrb	r3, [r3, #0]
 800f9e0:	009b      	lsls	r3, r3, #2
 800f9e2:	4413      	add	r3, r2
 800f9e4:	881b      	ldrh	r3, [r3, #0]
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f9ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9f0:	827b      	strh	r3, [r7, #18]
 800f9f2:	8a7b      	ldrh	r3, [r7, #18]
 800f9f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f9f8:	827b      	strh	r3, [r7, #18]
 800f9fa:	8a7b      	ldrh	r3, [r7, #18]
 800f9fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fa00:	827b      	strh	r3, [r7, #18]
 800fa02:	687a      	ldr	r2, [r7, #4]
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	009b      	lsls	r3, r3, #2
 800fa0a:	441a      	add	r2, r3
 800fa0c:	8a7b      	ldrh	r3, [r7, #18]
 800fa0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa1e:	b29b      	uxth	r3, r3
 800fa20:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fa22:	2300      	movs	r3, #0
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	371c      	adds	r7, #28
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2e:	4770      	bx	lr

0800fa30 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800fa30:	b480      	push	{r7}
 800fa32:	b083      	sub	sp, #12
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
 800fa38:	460b      	mov	r3, r1
 800fa3a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800fa3c:	78fb      	ldrb	r3, [r7, #3]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d103      	bne.n	800fa4a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	2280      	movs	r2, #128	@ 0x80
 800fa46:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800fa4a:	2300      	movs	r3, #0
}
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	370c      	adds	r7, #12
 800fa50:	46bd      	mov	sp, r7
 800fa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa56:	4770      	bx	lr

0800fa58 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b083      	sub	sp, #12
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fa66:	b29b      	uxth	r3, r3
 800fa68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa70:	b29a      	uxth	r2, r3
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800fa78:	2300      	movs	r3, #0
}
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	370c      	adds	r7, #12
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa84:	4770      	bx	lr

0800fa86 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800fa86:	b480      	push	{r7}
 800fa88:	b085      	sub	sp, #20
 800fa8a:	af00      	add	r7, sp, #0
 800fa8c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800fa94:	b29b      	uxth	r3, r3
 800fa96:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800fa98:	68fb      	ldr	r3, [r7, #12]
}
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	3714      	adds	r7, #20
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa4:	4770      	bx	lr

0800faa6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800faa6:	b480      	push	{r7}
 800faa8:	b08b      	sub	sp, #44	@ 0x2c
 800faaa:	af00      	add	r7, sp, #0
 800faac:	60f8      	str	r0, [r7, #12]
 800faae:	60b9      	str	r1, [r7, #8]
 800fab0:	4611      	mov	r1, r2
 800fab2:	461a      	mov	r2, r3
 800fab4:	460b      	mov	r3, r1
 800fab6:	80fb      	strh	r3, [r7, #6]
 800fab8:	4613      	mov	r3, r2
 800faba:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800fabc:	88bb      	ldrh	r3, [r7, #4]
 800fabe:	3301      	adds	r3, #1
 800fac0:	085b      	lsrs	r3, r3, #1
 800fac2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800facc:	88fa      	ldrh	r2, [r7, #6]
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	4413      	add	r3, r2
 800fad2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fad6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fad8:	69bb      	ldr	r3, [r7, #24]
 800fada:	627b      	str	r3, [r7, #36]	@ 0x24
 800fadc:	e01c      	b.n	800fb18 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800fade:	69fb      	ldr	r3, [r7, #28]
 800fae0:	781b      	ldrb	r3, [r3, #0]
 800fae2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fae4:	69fb      	ldr	r3, [r7, #28]
 800fae6:	3301      	adds	r3, #1
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	b21b      	sxth	r3, r3
 800faec:	021b      	lsls	r3, r3, #8
 800faee:	b21a      	sxth	r2, r3
 800faf0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800faf4:	4313      	orrs	r3, r2
 800faf6:	b21b      	sxth	r3, r3
 800faf8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800fafa:	6a3b      	ldr	r3, [r7, #32]
 800fafc:	8a7a      	ldrh	r2, [r7, #18]
 800fafe:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800fb00:	6a3b      	ldr	r3, [r7, #32]
 800fb02:	3302      	adds	r3, #2
 800fb04:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	3301      	adds	r3, #1
 800fb0a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800fb0c:	69fb      	ldr	r3, [r7, #28]
 800fb0e:	3301      	adds	r3, #1
 800fb10:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb14:	3b01      	subs	r3, #1
 800fb16:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d1df      	bne.n	800fade <USB_WritePMA+0x38>
  }
}
 800fb1e:	bf00      	nop
 800fb20:	bf00      	nop
 800fb22:	372c      	adds	r7, #44	@ 0x2c
 800fb24:	46bd      	mov	sp, r7
 800fb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2a:	4770      	bx	lr

0800fb2c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fb2c:	b480      	push	{r7}
 800fb2e:	b08b      	sub	sp, #44	@ 0x2c
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	60f8      	str	r0, [r7, #12]
 800fb34:	60b9      	str	r1, [r7, #8]
 800fb36:	4611      	mov	r1, r2
 800fb38:	461a      	mov	r2, r3
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	80fb      	strh	r3, [r7, #6]
 800fb3e:	4613      	mov	r3, r2
 800fb40:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800fb42:	88bb      	ldrh	r3, [r7, #4]
 800fb44:	085b      	lsrs	r3, r3, #1
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fb52:	88fa      	ldrh	r2, [r7, #6]
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	4413      	add	r3, r2
 800fb58:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fb5c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fb5e:	69bb      	ldr	r3, [r7, #24]
 800fb60:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb62:	e018      	b.n	800fb96 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800fb64:	6a3b      	ldr	r3, [r7, #32]
 800fb66:	881b      	ldrh	r3, [r3, #0]
 800fb68:	b29b      	uxth	r3, r3
 800fb6a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800fb6c:	6a3b      	ldr	r3, [r7, #32]
 800fb6e:	3302      	adds	r3, #2
 800fb70:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fb72:	693b      	ldr	r3, [r7, #16]
 800fb74:	b2da      	uxtb	r2, r3
 800fb76:	69fb      	ldr	r3, [r7, #28]
 800fb78:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fb7a:	69fb      	ldr	r3, [r7, #28]
 800fb7c:	3301      	adds	r3, #1
 800fb7e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800fb80:	693b      	ldr	r3, [r7, #16]
 800fb82:	0a1b      	lsrs	r3, r3, #8
 800fb84:	b2da      	uxtb	r2, r3
 800fb86:	69fb      	ldr	r3, [r7, #28]
 800fb88:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fb8a:	69fb      	ldr	r3, [r7, #28]
 800fb8c:	3301      	adds	r3, #1
 800fb8e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fb90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb92:	3b01      	subs	r3, #1
 800fb94:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1e3      	bne.n	800fb64 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800fb9c:	88bb      	ldrh	r3, [r7, #4]
 800fb9e:	f003 0301 	and.w	r3, r3, #1
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d007      	beq.n	800fbb8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800fba8:	6a3b      	ldr	r3, [r7, #32]
 800fbaa:	881b      	ldrh	r3, [r3, #0]
 800fbac:	b29b      	uxth	r3, r3
 800fbae:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fbb0:	693b      	ldr	r3, [r7, #16]
 800fbb2:	b2da      	uxtb	r2, r3
 800fbb4:	69fb      	ldr	r3, [r7, #28]
 800fbb6:	701a      	strb	r2, [r3, #0]
  }
}
 800fbb8:	bf00      	nop
 800fbba:	372c      	adds	r7, #44	@ 0x2c
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc2:	4770      	bx	lr

0800fbc4 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800fbc8:	4907      	ldr	r1, [pc, #28]	@ (800fbe8 <MX_FATFS_Init+0x24>)
 800fbca:	4808      	ldr	r0, [pc, #32]	@ (800fbec <MX_FATFS_Init+0x28>)
 800fbcc:	f001 fcfa 	bl	80115c4 <FATFS_LinkDriver>
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d002      	beq.n	800fbdc <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800fbd6:	f04f 33ff 	mov.w	r3, #4294967295
 800fbda:	e003      	b.n	800fbe4 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800fbdc:	4b04      	ldr	r3, [pc, #16]	@ (800fbf0 <MX_FATFS_Init+0x2c>)
 800fbde:	2201      	movs	r2, #1
 800fbe0:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800fbe2:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	bd80      	pop	{r7, pc}
 800fbe8:	20002428 	.word	0x20002428
 800fbec:	20000014 	.word	0x20000014
 800fbf0:	2000242c 	.word	0x2000242c

0800fbf4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fbf4:	b480      	push	{r7}
 800fbf6:	b083      	sub	sp, #12
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fbfe:	4b06      	ldr	r3, [pc, #24]	@ (800fc18 <USER_initialize+0x24>)
 800fc00:	2201      	movs	r2, #1
 800fc02:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fc04:	4b04      	ldr	r3, [pc, #16]	@ (800fc18 <USER_initialize+0x24>)
 800fc06:	781b      	ldrb	r3, [r3, #0]
 800fc08:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	370c      	adds	r7, #12
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc14:	4770      	bx	lr
 800fc16:	bf00      	nop
 800fc18:	20000010 	.word	0x20000010

0800fc1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b083      	sub	sp, #12
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	4603      	mov	r3, r0
 800fc24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800fc26:	4b06      	ldr	r3, [pc, #24]	@ (800fc40 <USER_status+0x24>)
 800fc28:	2201      	movs	r2, #1
 800fc2a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fc2c:	4b04      	ldr	r3, [pc, #16]	@ (800fc40 <USER_status+0x24>)
 800fc2e:	781b      	ldrb	r3, [r3, #0]
 800fc30:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	370c      	adds	r7, #12
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr
 800fc3e:	bf00      	nop
 800fc40:	20000010 	.word	0x20000010

0800fc44 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b085      	sub	sp, #20
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	60b9      	str	r1, [r7, #8]
 800fc4c:	607a      	str	r2, [r7, #4]
 800fc4e:	603b      	str	r3, [r7, #0]
 800fc50:	4603      	mov	r3, r0
 800fc52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800fc54:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800fc56:	4618      	mov	r0, r3
 800fc58:	3714      	adds	r7, #20
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc60:	4770      	bx	lr

0800fc62 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fc62:	b480      	push	{r7}
 800fc64:	b085      	sub	sp, #20
 800fc66:	af00      	add	r7, sp, #0
 800fc68:	60b9      	str	r1, [r7, #8]
 800fc6a:	607a      	str	r2, [r7, #4]
 800fc6c:	603b      	str	r3, [r7, #0]
 800fc6e:	4603      	mov	r3, r0
 800fc70:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800fc72:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800fc74:	4618      	mov	r0, r3
 800fc76:	3714      	adds	r7, #20
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7e:	4770      	bx	lr

0800fc80 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b085      	sub	sp, #20
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	4603      	mov	r3, r0
 800fc88:	603a      	str	r2, [r7, #0]
 800fc8a:	71fb      	strb	r3, [r7, #7]
 800fc8c:	460b      	mov	r3, r1
 800fc8e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800fc90:	2301      	movs	r3, #1
 800fc92:	73fb      	strb	r3, [r7, #15]
    return res;
 800fc94:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800fc96:	4618      	mov	r0, r3
 800fc98:	3714      	adds	r7, #20
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr

0800fca2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b084      	sub	sp, #16
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
 800fcaa:	460b      	mov	r3, r1
 800fcac:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fcae:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fcb2:	f002 f957 	bl	8011f64 <USBD_static_malloc>
 800fcb6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d105      	bne.n	800fcca <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800fcc6:	2302      	movs	r3, #2
 800fcc8:	e066      	b.n	800fd98 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	68fa      	ldr	r2, [r7, #12]
 800fcce:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	7c1b      	ldrb	r3, [r3, #16]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d119      	bne.n	800fd0e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fcda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fcde:	2202      	movs	r2, #2
 800fce0:	2181      	movs	r1, #129	@ 0x81
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f001 ffe5 	bl	8011cb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2201      	movs	r2, #1
 800fcec:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fcee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fcf2:	2202      	movs	r2, #2
 800fcf4:	2101      	movs	r1, #1
 800fcf6:	6878      	ldr	r0, [r7, #4]
 800fcf8:	f001 ffdb 	bl	8011cb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2201      	movs	r2, #1
 800fd00:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2210      	movs	r2, #16
 800fd08:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800fd0c:	e016      	b.n	800fd3c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fd0e:	2340      	movs	r3, #64	@ 0x40
 800fd10:	2202      	movs	r2, #2
 800fd12:	2181      	movs	r1, #129	@ 0x81
 800fd14:	6878      	ldr	r0, [r7, #4]
 800fd16:	f001 ffcc 	bl	8011cb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fd20:	2340      	movs	r3, #64	@ 0x40
 800fd22:	2202      	movs	r2, #2
 800fd24:	2101      	movs	r1, #1
 800fd26:	6878      	ldr	r0, [r7, #4]
 800fd28:	f001 ffc3 	bl	8011cb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2201      	movs	r2, #1
 800fd30:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2210      	movs	r2, #16
 800fd38:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fd3c:	2308      	movs	r3, #8
 800fd3e:	2203      	movs	r2, #3
 800fd40:	2182      	movs	r1, #130	@ 0x82
 800fd42:	6878      	ldr	r0, [r7, #4]
 800fd44:	f001 ffb5 	bl	8011cb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	2201      	movs	r2, #1
 800fd4c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	2200      	movs	r2, #0
 800fd66:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	7c1b      	ldrb	r3, [r3, #16]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d109      	bne.n	800fd86 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fd78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fd7c:	2101      	movs	r1, #1
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f002 f886 	bl	8011e90 <USBD_LL_PrepareReceive>
 800fd84:	e007      	b.n	800fd96 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fd8c:	2340      	movs	r3, #64	@ 0x40
 800fd8e:	2101      	movs	r1, #1
 800fd90:	6878      	ldr	r0, [r7, #4]
 800fd92:	f002 f87d 	bl	8011e90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fd96:	2300      	movs	r3, #0
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3710      	adds	r7, #16
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}

0800fda0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b082      	sub	sp, #8
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
 800fda8:	460b      	mov	r3, r1
 800fdaa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fdac:	2181      	movs	r1, #129	@ 0x81
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	f001 ffa5 	bl	8011cfe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800fdba:	2101      	movs	r1, #1
 800fdbc:	6878      	ldr	r0, [r7, #4]
 800fdbe:	f001 ff9e 	bl	8011cfe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800fdca:	2182      	movs	r1, #130	@ 0x82
 800fdcc:	6878      	ldr	r0, [r7, #4]
 800fdce:	f001 ff96 	bl	8011cfe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2200      	movs	r2, #0
 800fdde:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d00e      	beq.n	800fe0a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	f002 f8bf 	bl	8011f80 <USBD_static_free>
    pdev->pClassData = NULL;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2200      	movs	r2, #0
 800fe06:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fe0a:	2300      	movs	r3, #0
}
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	3708      	adds	r7, #8
 800fe10:	46bd      	mov	sp, r7
 800fe12:	bd80      	pop	{r7, pc}

0800fe14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b086      	sub	sp, #24
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
 800fe1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fe24:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fe26:	2300      	movs	r3, #0
 800fe28:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fe32:	693b      	ldr	r3, [r7, #16]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d101      	bne.n	800fe3c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800fe38:	2303      	movs	r3, #3
 800fe3a:	e0af      	b.n	800ff9c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d03f      	beq.n	800fec8 <USBD_CDC_Setup+0xb4>
 800fe48:	2b20      	cmp	r3, #32
 800fe4a:	f040 809f 	bne.w	800ff8c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	88db      	ldrh	r3, [r3, #6]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d02e      	beq.n	800feb4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	781b      	ldrb	r3, [r3, #0]
 800fe5a:	b25b      	sxtb	r3, r3
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	da16      	bge.n	800fe8e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fe66:	689b      	ldr	r3, [r3, #8]
 800fe68:	683a      	ldr	r2, [r7, #0]
 800fe6a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800fe6c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fe6e:	683a      	ldr	r2, [r7, #0]
 800fe70:	88d2      	ldrh	r2, [r2, #6]
 800fe72:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	88db      	ldrh	r3, [r3, #6]
 800fe78:	2b07      	cmp	r3, #7
 800fe7a:	bf28      	it	cs
 800fe7c:	2307      	movcs	r3, #7
 800fe7e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fe80:	693b      	ldr	r3, [r7, #16]
 800fe82:	89fa      	ldrh	r2, [r7, #14]
 800fe84:	4619      	mov	r1, r3
 800fe86:	6878      	ldr	r0, [r7, #4]
 800fe88:	f001 facf 	bl	801142a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800fe8c:	e085      	b.n	800ff9a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800fe8e:	683b      	ldr	r3, [r7, #0]
 800fe90:	785a      	ldrb	r2, [r3, #1]
 800fe92:	693b      	ldr	r3, [r7, #16]
 800fe94:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800fe98:	683b      	ldr	r3, [r7, #0]
 800fe9a:	88db      	ldrh	r3, [r3, #6]
 800fe9c:	b2da      	uxtb	r2, r3
 800fe9e:	693b      	ldr	r3, [r7, #16]
 800fea0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800fea4:	6939      	ldr	r1, [r7, #16]
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	88db      	ldrh	r3, [r3, #6]
 800feaa:	461a      	mov	r2, r3
 800feac:	6878      	ldr	r0, [r7, #4]
 800feae:	f001 fae8 	bl	8011482 <USBD_CtlPrepareRx>
      break;
 800feb2:	e072      	b.n	800ff9a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800feba:	689b      	ldr	r3, [r3, #8]
 800febc:	683a      	ldr	r2, [r7, #0]
 800febe:	7850      	ldrb	r0, [r2, #1]
 800fec0:	2200      	movs	r2, #0
 800fec2:	6839      	ldr	r1, [r7, #0]
 800fec4:	4798      	blx	r3
      break;
 800fec6:	e068      	b.n	800ff9a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	785b      	ldrb	r3, [r3, #1]
 800fecc:	2b0b      	cmp	r3, #11
 800fece:	d852      	bhi.n	800ff76 <USBD_CDC_Setup+0x162>
 800fed0:	a201      	add	r2, pc, #4	@ (adr r2, 800fed8 <USBD_CDC_Setup+0xc4>)
 800fed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fed6:	bf00      	nop
 800fed8:	0800ff09 	.word	0x0800ff09
 800fedc:	0800ff85 	.word	0x0800ff85
 800fee0:	0800ff77 	.word	0x0800ff77
 800fee4:	0800ff77 	.word	0x0800ff77
 800fee8:	0800ff77 	.word	0x0800ff77
 800feec:	0800ff77 	.word	0x0800ff77
 800fef0:	0800ff77 	.word	0x0800ff77
 800fef4:	0800ff77 	.word	0x0800ff77
 800fef8:	0800ff77 	.word	0x0800ff77
 800fefc:	0800ff77 	.word	0x0800ff77
 800ff00:	0800ff33 	.word	0x0800ff33
 800ff04:	0800ff5d 	.word	0x0800ff5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	2b03      	cmp	r3, #3
 800ff12:	d107      	bne.n	800ff24 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ff14:	f107 030a 	add.w	r3, r7, #10
 800ff18:	2202      	movs	r2, #2
 800ff1a:	4619      	mov	r1, r3
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f001 fa84 	bl	801142a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ff22:	e032      	b.n	800ff8a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ff24:	6839      	ldr	r1, [r7, #0]
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	f001 fa0e 	bl	8011348 <USBD_CtlError>
            ret = USBD_FAIL;
 800ff2c:	2303      	movs	r3, #3
 800ff2e:	75fb      	strb	r3, [r7, #23]
          break;
 800ff30:	e02b      	b.n	800ff8a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ff38:	b2db      	uxtb	r3, r3
 800ff3a:	2b03      	cmp	r3, #3
 800ff3c:	d107      	bne.n	800ff4e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ff3e:	f107 030d 	add.w	r3, r7, #13
 800ff42:	2201      	movs	r2, #1
 800ff44:	4619      	mov	r1, r3
 800ff46:	6878      	ldr	r0, [r7, #4]
 800ff48:	f001 fa6f 	bl	801142a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ff4c:	e01d      	b.n	800ff8a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ff4e:	6839      	ldr	r1, [r7, #0]
 800ff50:	6878      	ldr	r0, [r7, #4]
 800ff52:	f001 f9f9 	bl	8011348 <USBD_CtlError>
            ret = USBD_FAIL;
 800ff56:	2303      	movs	r3, #3
 800ff58:	75fb      	strb	r3, [r7, #23]
          break;
 800ff5a:	e016      	b.n	800ff8a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	2b03      	cmp	r3, #3
 800ff66:	d00f      	beq.n	800ff88 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800ff68:	6839      	ldr	r1, [r7, #0]
 800ff6a:	6878      	ldr	r0, [r7, #4]
 800ff6c:	f001 f9ec 	bl	8011348 <USBD_CtlError>
            ret = USBD_FAIL;
 800ff70:	2303      	movs	r3, #3
 800ff72:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ff74:	e008      	b.n	800ff88 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ff76:	6839      	ldr	r1, [r7, #0]
 800ff78:	6878      	ldr	r0, [r7, #4]
 800ff7a:	f001 f9e5 	bl	8011348 <USBD_CtlError>
          ret = USBD_FAIL;
 800ff7e:	2303      	movs	r3, #3
 800ff80:	75fb      	strb	r3, [r7, #23]
          break;
 800ff82:	e002      	b.n	800ff8a <USBD_CDC_Setup+0x176>
          break;
 800ff84:	bf00      	nop
 800ff86:	e008      	b.n	800ff9a <USBD_CDC_Setup+0x186>
          break;
 800ff88:	bf00      	nop
      }
      break;
 800ff8a:	e006      	b.n	800ff9a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800ff8c:	6839      	ldr	r1, [r7, #0]
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f001 f9da 	bl	8011348 <USBD_CtlError>
      ret = USBD_FAIL;
 800ff94:	2303      	movs	r3, #3
 800ff96:	75fb      	strb	r3, [r7, #23]
      break;
 800ff98:	bf00      	nop
  }

  return (uint8_t)ret;
 800ff9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	3718      	adds	r7, #24
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bd80      	pop	{r7, pc}

0800ffa4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ffa4:	b580      	push	{r7, lr}
 800ffa6:	b084      	sub	sp, #16
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
 800ffac:	460b      	mov	r3, r1
 800ffae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ffb6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d101      	bne.n	800ffc6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ffc2:	2303      	movs	r3, #3
 800ffc4:	e04f      	b.n	8010066 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffcc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ffce:	78fa      	ldrb	r2, [r7, #3]
 800ffd0:	6879      	ldr	r1, [r7, #4]
 800ffd2:	4613      	mov	r3, r2
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	4413      	add	r3, r2
 800ffd8:	009b      	lsls	r3, r3, #2
 800ffda:	440b      	add	r3, r1
 800ffdc:	3318      	adds	r3, #24
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d029      	beq.n	8010038 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ffe4:	78fa      	ldrb	r2, [r7, #3]
 800ffe6:	6879      	ldr	r1, [r7, #4]
 800ffe8:	4613      	mov	r3, r2
 800ffea:	009b      	lsls	r3, r3, #2
 800ffec:	4413      	add	r3, r2
 800ffee:	009b      	lsls	r3, r3, #2
 800fff0:	440b      	add	r3, r1
 800fff2:	3318      	adds	r3, #24
 800fff4:	681a      	ldr	r2, [r3, #0]
 800fff6:	78f9      	ldrb	r1, [r7, #3]
 800fff8:	68f8      	ldr	r0, [r7, #12]
 800fffa:	460b      	mov	r3, r1
 800fffc:	009b      	lsls	r3, r3, #2
 800fffe:	440b      	add	r3, r1
 8010000:	00db      	lsls	r3, r3, #3
 8010002:	4403      	add	r3, r0
 8010004:	3320      	adds	r3, #32
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	fbb2 f1f3 	udiv	r1, r2, r3
 801000c:	fb01 f303 	mul.w	r3, r1, r3
 8010010:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010012:	2b00      	cmp	r3, #0
 8010014:	d110      	bne.n	8010038 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8010016:	78fa      	ldrb	r2, [r7, #3]
 8010018:	6879      	ldr	r1, [r7, #4]
 801001a:	4613      	mov	r3, r2
 801001c:	009b      	lsls	r3, r3, #2
 801001e:	4413      	add	r3, r2
 8010020:	009b      	lsls	r3, r3, #2
 8010022:	440b      	add	r3, r1
 8010024:	3318      	adds	r3, #24
 8010026:	2200      	movs	r2, #0
 8010028:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801002a:	78f9      	ldrb	r1, [r7, #3]
 801002c:	2300      	movs	r3, #0
 801002e:	2200      	movs	r2, #0
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f001 ff0c 	bl	8011e4e <USBD_LL_Transmit>
 8010036:	e015      	b.n	8010064 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8010038:	68bb      	ldr	r3, [r7, #8]
 801003a:	2200      	movs	r2, #0
 801003c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010046:	691b      	ldr	r3, [r3, #16]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d00b      	beq.n	8010064 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010052:	691b      	ldr	r3, [r3, #16]
 8010054:	68ba      	ldr	r2, [r7, #8]
 8010056:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801005a:	68ba      	ldr	r2, [r7, #8]
 801005c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8010060:	78fa      	ldrb	r2, [r7, #3]
 8010062:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010064:	2300      	movs	r3, #0
}
 8010066:	4618      	mov	r0, r3
 8010068:	3710      	adds	r7, #16
 801006a:	46bd      	mov	sp, r7
 801006c:	bd80      	pop	{r7, pc}

0801006e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801006e:	b580      	push	{r7, lr}
 8010070:	b084      	sub	sp, #16
 8010072:	af00      	add	r7, sp, #0
 8010074:	6078      	str	r0, [r7, #4]
 8010076:	460b      	mov	r3, r1
 8010078:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010080:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010088:	2b00      	cmp	r3, #0
 801008a:	d101      	bne.n	8010090 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801008c:	2303      	movs	r3, #3
 801008e:	e015      	b.n	80100bc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010090:	78fb      	ldrb	r3, [r7, #3]
 8010092:	4619      	mov	r1, r3
 8010094:	6878      	ldr	r0, [r7, #4]
 8010096:	f001 ff1c 	bl	8011ed2 <USBD_LL_GetRxDataSize>
 801009a:	4602      	mov	r2, r0
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80100a8:	68db      	ldr	r3, [r3, #12]
 80100aa:	68fa      	ldr	r2, [r7, #12]
 80100ac:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80100b0:	68fa      	ldr	r2, [r7, #12]
 80100b2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80100b6:	4611      	mov	r1, r2
 80100b8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80100ba:	2300      	movs	r3, #0
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3710      	adds	r7, #16
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b084      	sub	sp, #16
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80100d2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d101      	bne.n	80100de <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80100da:	2303      	movs	r3, #3
 80100dc:	e01a      	b.n	8010114 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d014      	beq.n	8010112 <USBD_CDC_EP0_RxReady+0x4e>
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80100ee:	2bff      	cmp	r3, #255	@ 0xff
 80100f0:	d00f      	beq.n	8010112 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80100f8:	689b      	ldr	r3, [r3, #8]
 80100fa:	68fa      	ldr	r2, [r7, #12]
 80100fc:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8010100:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010102:	68fa      	ldr	r2, [r7, #12]
 8010104:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010108:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	22ff      	movs	r2, #255	@ 0xff
 801010e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010112:	2300      	movs	r3, #0
}
 8010114:	4618      	mov	r0, r3
 8010116:	3710      	adds	r7, #16
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}

0801011c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801011c:	b480      	push	{r7}
 801011e:	b083      	sub	sp, #12
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2243      	movs	r2, #67	@ 0x43
 8010128:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801012a:	4b03      	ldr	r3, [pc, #12]	@ (8010138 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801012c:	4618      	mov	r0, r3
 801012e:	370c      	adds	r7, #12
 8010130:	46bd      	mov	sp, r7
 8010132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010136:	4770      	bx	lr
 8010138:	200000b0 	.word	0x200000b0

0801013c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801013c:	b480      	push	{r7}
 801013e:	b083      	sub	sp, #12
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2243      	movs	r2, #67	@ 0x43
 8010148:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801014a:	4b03      	ldr	r3, [pc, #12]	@ (8010158 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801014c:	4618      	mov	r0, r3
 801014e:	370c      	adds	r7, #12
 8010150:	46bd      	mov	sp, r7
 8010152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010156:	4770      	bx	lr
 8010158:	2000006c 	.word	0x2000006c

0801015c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801015c:	b480      	push	{r7}
 801015e:	b083      	sub	sp, #12
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2243      	movs	r2, #67	@ 0x43
 8010168:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801016a:	4b03      	ldr	r3, [pc, #12]	@ (8010178 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801016c:	4618      	mov	r0, r3
 801016e:	370c      	adds	r7, #12
 8010170:	46bd      	mov	sp, r7
 8010172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010176:	4770      	bx	lr
 8010178:	200000f4 	.word	0x200000f4

0801017c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801017c:	b480      	push	{r7}
 801017e:	b083      	sub	sp, #12
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	220a      	movs	r2, #10
 8010188:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801018a:	4b03      	ldr	r3, [pc, #12]	@ (8010198 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801018c:	4618      	mov	r0, r3
 801018e:	370c      	adds	r7, #12
 8010190:	46bd      	mov	sp, r7
 8010192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010196:	4770      	bx	lr
 8010198:	20000028 	.word	0x20000028

0801019c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801019c:	b480      	push	{r7}
 801019e:	b083      	sub	sp, #12
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	6078      	str	r0, [r7, #4]
 80101a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d101      	bne.n	80101b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80101ac:	2303      	movs	r3, #3
 80101ae:	e004      	b.n	80101ba <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	683a      	ldr	r2, [r7, #0]
 80101b4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80101b8:	2300      	movs	r3, #0
}
 80101ba:	4618      	mov	r0, r3
 80101bc:	370c      	adds	r7, #12
 80101be:	46bd      	mov	sp, r7
 80101c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c4:	4770      	bx	lr

080101c6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80101c6:	b480      	push	{r7}
 80101c8:	b087      	sub	sp, #28
 80101ca:	af00      	add	r7, sp, #0
 80101cc:	60f8      	str	r0, [r7, #12]
 80101ce:	60b9      	str	r1, [r7, #8]
 80101d0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80101d8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80101da:	697b      	ldr	r3, [r7, #20]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d101      	bne.n	80101e4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80101e0:	2303      	movs	r3, #3
 80101e2:	e008      	b.n	80101f6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	68ba      	ldr	r2, [r7, #8]
 80101e8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80101ec:	697b      	ldr	r3, [r7, #20]
 80101ee:	687a      	ldr	r2, [r7, #4]
 80101f0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80101f4:	2300      	movs	r3, #0
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	371c      	adds	r7, #28
 80101fa:	46bd      	mov	sp, r7
 80101fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010200:	4770      	bx	lr

08010202 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010202:	b480      	push	{r7}
 8010204:	b085      	sub	sp, #20
 8010206:	af00      	add	r7, sp, #0
 8010208:	6078      	str	r0, [r7, #4]
 801020a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010212:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d101      	bne.n	801021e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801021a:	2303      	movs	r3, #3
 801021c:	e004      	b.n	8010228 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	683a      	ldr	r2, [r7, #0]
 8010222:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010226:	2300      	movs	r3, #0
}
 8010228:	4618      	mov	r0, r3
 801022a:	3714      	adds	r7, #20
 801022c:	46bd      	mov	sp, r7
 801022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010232:	4770      	bx	lr

08010234 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	b084      	sub	sp, #16
 8010238:	af00      	add	r7, sp, #0
 801023a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010242:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010244:	2301      	movs	r3, #1
 8010246:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801024e:	2b00      	cmp	r3, #0
 8010250:	d101      	bne.n	8010256 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010252:	2303      	movs	r3, #3
 8010254:	e01a      	b.n	801028c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801025c:	2b00      	cmp	r3, #0
 801025e:	d114      	bne.n	801028a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010260:	68bb      	ldr	r3, [r7, #8]
 8010262:	2201      	movs	r2, #1
 8010264:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8010268:	68bb      	ldr	r3, [r7, #8]
 801026a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801027e:	2181      	movs	r1, #129	@ 0x81
 8010280:	6878      	ldr	r0, [r7, #4]
 8010282:	f001 fde4 	bl	8011e4e <USBD_LL_Transmit>

    ret = USBD_OK;
 8010286:	2300      	movs	r3, #0
 8010288:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801028a:	7bfb      	ldrb	r3, [r7, #15]
}
 801028c:	4618      	mov	r0, r3
 801028e:	3710      	adds	r7, #16
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}

08010294 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b084      	sub	sp, #16
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d101      	bne.n	80102b2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80102ae:	2303      	movs	r3, #3
 80102b0:	e016      	b.n	80102e0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	7c1b      	ldrb	r3, [r3, #16]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d109      	bne.n	80102ce <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80102c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80102c4:	2101      	movs	r1, #1
 80102c6:	6878      	ldr	r0, [r7, #4]
 80102c8:	f001 fde2 	bl	8011e90 <USBD_LL_PrepareReceive>
 80102cc:	e007      	b.n	80102de <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80102d4:	2340      	movs	r3, #64	@ 0x40
 80102d6:	2101      	movs	r1, #1
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f001 fdd9 	bl	8011e90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80102de:	2300      	movs	r3, #0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3710      	adds	r7, #16
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b086      	sub	sp, #24
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	60f8      	str	r0, [r7, #12]
 80102f0:	60b9      	str	r1, [r7, #8]
 80102f2:	4613      	mov	r3, r2
 80102f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d101      	bne.n	8010300 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80102fc:	2303      	movs	r3, #3
 80102fe:	e01f      	b.n	8010340 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	2200      	movs	r2, #0
 8010304:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	2200      	movs	r2, #0
 801030c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	2200      	movs	r2, #0
 8010314:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010318:	68bb      	ldr	r3, [r7, #8]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d003      	beq.n	8010326 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	68ba      	ldr	r2, [r7, #8]
 8010322:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2201      	movs	r2, #1
 801032a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	79fa      	ldrb	r2, [r7, #7]
 8010332:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010334:	68f8      	ldr	r0, [r7, #12]
 8010336:	f001 fc41 	bl	8011bbc <USBD_LL_Init>
 801033a:	4603      	mov	r3, r0
 801033c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801033e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010340:	4618      	mov	r0, r3
 8010342:	3718      	adds	r7, #24
 8010344:	46bd      	mov	sp, r7
 8010346:	bd80      	pop	{r7, pc}

08010348 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b084      	sub	sp, #16
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010352:	2300      	movs	r3, #0
 8010354:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d101      	bne.n	8010360 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801035c:	2303      	movs	r3, #3
 801035e:	e016      	b.n	801038e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	683a      	ldr	r2, [r7, #0]
 8010364:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801036e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010370:	2b00      	cmp	r3, #0
 8010372:	d00b      	beq.n	801038c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801037a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801037c:	f107 020e 	add.w	r2, r7, #14
 8010380:	4610      	mov	r0, r2
 8010382:	4798      	blx	r3
 8010384:	4602      	mov	r2, r0
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 801038c:	2300      	movs	r3, #0
}
 801038e:	4618      	mov	r0, r3
 8010390:	3710      	adds	r7, #16
 8010392:	46bd      	mov	sp, r7
 8010394:	bd80      	pop	{r7, pc}

08010396 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010396:	b580      	push	{r7, lr}
 8010398:	b082      	sub	sp, #8
 801039a:	af00      	add	r7, sp, #0
 801039c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801039e:	6878      	ldr	r0, [r7, #4]
 80103a0:	f001 fc6c 	bl	8011c7c <USBD_LL_Start>
 80103a4:	4603      	mov	r3, r0
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	3708      	adds	r7, #8
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}

080103ae <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80103ae:	b480      	push	{r7}
 80103b0:	b083      	sub	sp, #12
 80103b2:	af00      	add	r7, sp, #0
 80103b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80103b6:	2300      	movs	r3, #0
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	370c      	adds	r7, #12
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b084      	sub	sp, #16
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	460b      	mov	r3, r1
 80103ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80103d0:	2303      	movs	r3, #3
 80103d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d009      	beq.n	80103f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	78fa      	ldrb	r2, [r7, #3]
 80103e8:	4611      	mov	r1, r2
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	4798      	blx	r3
 80103ee:	4603      	mov	r3, r0
 80103f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80103f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80103f4:	4618      	mov	r0, r3
 80103f6:	3710      	adds	r7, #16
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}

080103fc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b082      	sub	sp, #8
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
 8010404:	460b      	mov	r3, r1
 8010406:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801040e:	2b00      	cmp	r3, #0
 8010410:	d007      	beq.n	8010422 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010418:	685b      	ldr	r3, [r3, #4]
 801041a:	78fa      	ldrb	r2, [r7, #3]
 801041c:	4611      	mov	r1, r2
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	4798      	blx	r3
  }

  return USBD_OK;
 8010422:	2300      	movs	r3, #0
}
 8010424:	4618      	mov	r0, r3
 8010426:	3708      	adds	r7, #8
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b084      	sub	sp, #16
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801043c:	6839      	ldr	r1, [r7, #0]
 801043e:	4618      	mov	r0, r3
 8010440:	f000 ff48 	bl	80112d4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	2201      	movs	r2, #1
 8010448:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010452:	461a      	mov	r2, r3
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010460:	f003 031f 	and.w	r3, r3, #31
 8010464:	2b02      	cmp	r3, #2
 8010466:	d01a      	beq.n	801049e <USBD_LL_SetupStage+0x72>
 8010468:	2b02      	cmp	r3, #2
 801046a:	d822      	bhi.n	80104b2 <USBD_LL_SetupStage+0x86>
 801046c:	2b00      	cmp	r3, #0
 801046e:	d002      	beq.n	8010476 <USBD_LL_SetupStage+0x4a>
 8010470:	2b01      	cmp	r3, #1
 8010472:	d00a      	beq.n	801048a <USBD_LL_SetupStage+0x5e>
 8010474:	e01d      	b.n	80104b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801047c:	4619      	mov	r1, r3
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f000 f9f0 	bl	8010864 <USBD_StdDevReq>
 8010484:	4603      	mov	r3, r0
 8010486:	73fb      	strb	r3, [r7, #15]
      break;
 8010488:	e020      	b.n	80104cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010490:	4619      	mov	r1, r3
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f000 fa54 	bl	8010940 <USBD_StdItfReq>
 8010498:	4603      	mov	r3, r0
 801049a:	73fb      	strb	r3, [r7, #15]
      break;
 801049c:	e016      	b.n	80104cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80104a4:	4619      	mov	r1, r3
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f000 fa93 	bl	80109d2 <USBD_StdEPReq>
 80104ac:	4603      	mov	r3, r0
 80104ae:	73fb      	strb	r3, [r7, #15]
      break;
 80104b0:	e00c      	b.n	80104cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80104b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80104bc:	b2db      	uxtb	r3, r3
 80104be:	4619      	mov	r1, r3
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f001 fc3b 	bl	8011d3c <USBD_LL_StallEP>
 80104c6:	4603      	mov	r3, r0
 80104c8:	73fb      	strb	r3, [r7, #15]
      break;
 80104ca:	bf00      	nop
  }

  return ret;
 80104cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80104ce:	4618      	mov	r0, r3
 80104d0:	3710      	adds	r7, #16
 80104d2:	46bd      	mov	sp, r7
 80104d4:	bd80      	pop	{r7, pc}

080104d6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80104d6:	b580      	push	{r7, lr}
 80104d8:	b086      	sub	sp, #24
 80104da:	af00      	add	r7, sp, #0
 80104dc:	60f8      	str	r0, [r7, #12]
 80104de:	460b      	mov	r3, r1
 80104e0:	607a      	str	r2, [r7, #4]
 80104e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80104e4:	7afb      	ldrb	r3, [r7, #11]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d138      	bne.n	801055c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80104f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80104f8:	2b03      	cmp	r3, #3
 80104fa:	d14a      	bne.n	8010592 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	689a      	ldr	r2, [r3, #8]
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	68db      	ldr	r3, [r3, #12]
 8010504:	429a      	cmp	r2, r3
 8010506:	d913      	bls.n	8010530 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010508:	693b      	ldr	r3, [r7, #16]
 801050a:	689a      	ldr	r2, [r3, #8]
 801050c:	693b      	ldr	r3, [r7, #16]
 801050e:	68db      	ldr	r3, [r3, #12]
 8010510:	1ad2      	subs	r2, r2, r3
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010516:	693b      	ldr	r3, [r7, #16]
 8010518:	68da      	ldr	r2, [r3, #12]
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	689b      	ldr	r3, [r3, #8]
 801051e:	4293      	cmp	r3, r2
 8010520:	bf28      	it	cs
 8010522:	4613      	movcs	r3, r2
 8010524:	461a      	mov	r2, r3
 8010526:	6879      	ldr	r1, [r7, #4]
 8010528:	68f8      	ldr	r0, [r7, #12]
 801052a:	f000 ffc7 	bl	80114bc <USBD_CtlContinueRx>
 801052e:	e030      	b.n	8010592 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010536:	b2db      	uxtb	r3, r3
 8010538:	2b03      	cmp	r3, #3
 801053a:	d10b      	bne.n	8010554 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010542:	691b      	ldr	r3, [r3, #16]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d005      	beq.n	8010554 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801054e:	691b      	ldr	r3, [r3, #16]
 8010550:	68f8      	ldr	r0, [r7, #12]
 8010552:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010554:	68f8      	ldr	r0, [r7, #12]
 8010556:	f000 ffc2 	bl	80114de <USBD_CtlSendStatus>
 801055a:	e01a      	b.n	8010592 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010562:	b2db      	uxtb	r3, r3
 8010564:	2b03      	cmp	r3, #3
 8010566:	d114      	bne.n	8010592 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801056e:	699b      	ldr	r3, [r3, #24]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d00e      	beq.n	8010592 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801057a:	699b      	ldr	r3, [r3, #24]
 801057c:	7afa      	ldrb	r2, [r7, #11]
 801057e:	4611      	mov	r1, r2
 8010580:	68f8      	ldr	r0, [r7, #12]
 8010582:	4798      	blx	r3
 8010584:	4603      	mov	r3, r0
 8010586:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010588:	7dfb      	ldrb	r3, [r7, #23]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d001      	beq.n	8010592 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801058e:	7dfb      	ldrb	r3, [r7, #23]
 8010590:	e000      	b.n	8010594 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8010592:	2300      	movs	r3, #0
}
 8010594:	4618      	mov	r0, r3
 8010596:	3718      	adds	r7, #24
 8010598:	46bd      	mov	sp, r7
 801059a:	bd80      	pop	{r7, pc}

0801059c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b086      	sub	sp, #24
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	60f8      	str	r0, [r7, #12]
 80105a4:	460b      	mov	r3, r1
 80105a6:	607a      	str	r2, [r7, #4]
 80105a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80105aa:	7afb      	ldrb	r3, [r7, #11]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d16b      	bne.n	8010688 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	3314      	adds	r3, #20
 80105b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80105bc:	2b02      	cmp	r3, #2
 80105be:	d156      	bne.n	801066e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	689a      	ldr	r2, [r3, #8]
 80105c4:	693b      	ldr	r3, [r7, #16]
 80105c6:	68db      	ldr	r3, [r3, #12]
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d914      	bls.n	80105f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	689a      	ldr	r2, [r3, #8]
 80105d0:	693b      	ldr	r3, [r7, #16]
 80105d2:	68db      	ldr	r3, [r3, #12]
 80105d4:	1ad2      	subs	r2, r2, r3
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80105da:	693b      	ldr	r3, [r7, #16]
 80105dc:	689b      	ldr	r3, [r3, #8]
 80105de:	461a      	mov	r2, r3
 80105e0:	6879      	ldr	r1, [r7, #4]
 80105e2:	68f8      	ldr	r0, [r7, #12]
 80105e4:	f000 ff3c 	bl	8011460 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80105e8:	2300      	movs	r3, #0
 80105ea:	2200      	movs	r2, #0
 80105ec:	2100      	movs	r1, #0
 80105ee:	68f8      	ldr	r0, [r7, #12]
 80105f0:	f001 fc4e 	bl	8011e90 <USBD_LL_PrepareReceive>
 80105f4:	e03b      	b.n	801066e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80105f6:	693b      	ldr	r3, [r7, #16]
 80105f8:	68da      	ldr	r2, [r3, #12]
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	689b      	ldr	r3, [r3, #8]
 80105fe:	429a      	cmp	r2, r3
 8010600:	d11c      	bne.n	801063c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	685a      	ldr	r2, [r3, #4]
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801060a:	429a      	cmp	r2, r3
 801060c:	d316      	bcc.n	801063c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801060e:	693b      	ldr	r3, [r7, #16]
 8010610:	685a      	ldr	r2, [r3, #4]
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010618:	429a      	cmp	r2, r3
 801061a:	d20f      	bcs.n	801063c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801061c:	2200      	movs	r2, #0
 801061e:	2100      	movs	r1, #0
 8010620:	68f8      	ldr	r0, [r7, #12]
 8010622:	f000 ff1d 	bl	8011460 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	2200      	movs	r2, #0
 801062a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801062e:	2300      	movs	r3, #0
 8010630:	2200      	movs	r2, #0
 8010632:	2100      	movs	r1, #0
 8010634:	68f8      	ldr	r0, [r7, #12]
 8010636:	f001 fc2b 	bl	8011e90 <USBD_LL_PrepareReceive>
 801063a:	e018      	b.n	801066e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010642:	b2db      	uxtb	r3, r3
 8010644:	2b03      	cmp	r3, #3
 8010646:	d10b      	bne.n	8010660 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801064e:	68db      	ldr	r3, [r3, #12]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d005      	beq.n	8010660 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801065a:	68db      	ldr	r3, [r3, #12]
 801065c:	68f8      	ldr	r0, [r7, #12]
 801065e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010660:	2180      	movs	r1, #128	@ 0x80
 8010662:	68f8      	ldr	r0, [r7, #12]
 8010664:	f001 fb6a 	bl	8011d3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010668:	68f8      	ldr	r0, [r7, #12]
 801066a:	f000 ff4b 	bl	8011504 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010674:	2b01      	cmp	r3, #1
 8010676:	d122      	bne.n	80106be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8010678:	68f8      	ldr	r0, [r7, #12]
 801067a:	f7ff fe98 	bl	80103ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	2200      	movs	r2, #0
 8010682:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010686:	e01a      	b.n	80106be <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801068e:	b2db      	uxtb	r3, r3
 8010690:	2b03      	cmp	r3, #3
 8010692:	d114      	bne.n	80106be <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801069a:	695b      	ldr	r3, [r3, #20]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d00e      	beq.n	80106be <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106a6:	695b      	ldr	r3, [r3, #20]
 80106a8:	7afa      	ldrb	r2, [r7, #11]
 80106aa:	4611      	mov	r1, r2
 80106ac:	68f8      	ldr	r0, [r7, #12]
 80106ae:	4798      	blx	r3
 80106b0:	4603      	mov	r3, r0
 80106b2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80106b4:	7dfb      	ldrb	r3, [r7, #23]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d001      	beq.n	80106be <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80106ba:	7dfb      	ldrb	r3, [r7, #23]
 80106bc:	e000      	b.n	80106c0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80106be:	2300      	movs	r3, #0
}
 80106c0:	4618      	mov	r0, r3
 80106c2:	3718      	adds	r7, #24
 80106c4:	46bd      	mov	sp, r7
 80106c6:	bd80      	pop	{r7, pc}

080106c8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2201      	movs	r2, #1
 80106d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	2200      	movs	r2, #0
 80106dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2200      	movs	r2, #0
 80106e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	2200      	movs	r2, #0
 80106ea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d101      	bne.n	80106fc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80106f8:	2303      	movs	r3, #3
 80106fa:	e02f      	b.n	801075c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010702:	2b00      	cmp	r3, #0
 8010704:	d00f      	beq.n	8010726 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801070c:	685b      	ldr	r3, [r3, #4]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d009      	beq.n	8010726 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010718:	685b      	ldr	r3, [r3, #4]
 801071a:	687a      	ldr	r2, [r7, #4]
 801071c:	6852      	ldr	r2, [r2, #4]
 801071e:	b2d2      	uxtb	r2, r2
 8010720:	4611      	mov	r1, r2
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010726:	2340      	movs	r3, #64	@ 0x40
 8010728:	2200      	movs	r2, #0
 801072a:	2100      	movs	r1, #0
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	f001 fac0 	bl	8011cb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	2201      	movs	r2, #1
 8010736:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2240      	movs	r2, #64	@ 0x40
 801073e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010742:	2340      	movs	r3, #64	@ 0x40
 8010744:	2200      	movs	r2, #0
 8010746:	2180      	movs	r1, #128	@ 0x80
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f001 fab2 	bl	8011cb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2201      	movs	r2, #1
 8010752:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2240      	movs	r2, #64	@ 0x40
 8010758:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801075a:	2300      	movs	r3, #0
}
 801075c:	4618      	mov	r0, r3
 801075e:	3708      	adds	r7, #8
 8010760:	46bd      	mov	sp, r7
 8010762:	bd80      	pop	{r7, pc}

08010764 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010764:	b480      	push	{r7}
 8010766:	b083      	sub	sp, #12
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
 801076c:	460b      	mov	r3, r1
 801076e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	78fa      	ldrb	r2, [r7, #3]
 8010774:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010776:	2300      	movs	r3, #0
}
 8010778:	4618      	mov	r0, r3
 801077a:	370c      	adds	r7, #12
 801077c:	46bd      	mov	sp, r7
 801077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010782:	4770      	bx	lr

08010784 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010784:	b480      	push	{r7}
 8010786:	b083      	sub	sp, #12
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010792:	b2da      	uxtb	r2, r3
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	2204      	movs	r2, #4
 801079e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80107a2:	2300      	movs	r3, #0
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	370c      	adds	r7, #12
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80107b0:	b480      	push	{r7}
 80107b2:	b083      	sub	sp, #12
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107be:	b2db      	uxtb	r3, r3
 80107c0:	2b04      	cmp	r3, #4
 80107c2:	d106      	bne.n	80107d2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80107ca:	b2da      	uxtb	r2, r3
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80107d2:	2300      	movs	r3, #0
}
 80107d4:	4618      	mov	r0, r3
 80107d6:	370c      	adds	r7, #12
 80107d8:	46bd      	mov	sp, r7
 80107da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107de:	4770      	bx	lr

080107e0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80107e0:	b580      	push	{r7, lr}
 80107e2:	b082      	sub	sp, #8
 80107e4:	af00      	add	r7, sp, #0
 80107e6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d101      	bne.n	80107f6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80107f2:	2303      	movs	r3, #3
 80107f4:	e012      	b.n	801081c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107fc:	b2db      	uxtb	r3, r3
 80107fe:	2b03      	cmp	r3, #3
 8010800:	d10b      	bne.n	801081a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010808:	69db      	ldr	r3, [r3, #28]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d005      	beq.n	801081a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010814:	69db      	ldr	r3, [r3, #28]
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801081a:	2300      	movs	r3, #0
}
 801081c:	4618      	mov	r0, r3
 801081e:	3708      	adds	r7, #8
 8010820:	46bd      	mov	sp, r7
 8010822:	bd80      	pop	{r7, pc}

08010824 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010824:	b480      	push	{r7}
 8010826:	b087      	sub	sp, #28
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010830:	697b      	ldr	r3, [r7, #20]
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010836:	697b      	ldr	r3, [r7, #20]
 8010838:	3301      	adds	r3, #1
 801083a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801083c:	697b      	ldr	r3, [r7, #20]
 801083e:	781b      	ldrb	r3, [r3, #0]
 8010840:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010842:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010846:	021b      	lsls	r3, r3, #8
 8010848:	b21a      	sxth	r2, r3
 801084a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801084e:	4313      	orrs	r3, r2
 8010850:	b21b      	sxth	r3, r3
 8010852:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010854:	89fb      	ldrh	r3, [r7, #14]
}
 8010856:	4618      	mov	r0, r3
 8010858:	371c      	adds	r7, #28
 801085a:	46bd      	mov	sp, r7
 801085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010860:	4770      	bx	lr
	...

08010864 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b084      	sub	sp, #16
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
 801086c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801086e:	2300      	movs	r3, #0
 8010870:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010872:	683b      	ldr	r3, [r7, #0]
 8010874:	781b      	ldrb	r3, [r3, #0]
 8010876:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801087a:	2b40      	cmp	r3, #64	@ 0x40
 801087c:	d005      	beq.n	801088a <USBD_StdDevReq+0x26>
 801087e:	2b40      	cmp	r3, #64	@ 0x40
 8010880:	d853      	bhi.n	801092a <USBD_StdDevReq+0xc6>
 8010882:	2b00      	cmp	r3, #0
 8010884:	d00b      	beq.n	801089e <USBD_StdDevReq+0x3a>
 8010886:	2b20      	cmp	r3, #32
 8010888:	d14f      	bne.n	801092a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010890:	689b      	ldr	r3, [r3, #8]
 8010892:	6839      	ldr	r1, [r7, #0]
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	4798      	blx	r3
 8010898:	4603      	mov	r3, r0
 801089a:	73fb      	strb	r3, [r7, #15]
      break;
 801089c:	e04a      	b.n	8010934 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	785b      	ldrb	r3, [r3, #1]
 80108a2:	2b09      	cmp	r3, #9
 80108a4:	d83b      	bhi.n	801091e <USBD_StdDevReq+0xba>
 80108a6:	a201      	add	r2, pc, #4	@ (adr r2, 80108ac <USBD_StdDevReq+0x48>)
 80108a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ac:	08010901 	.word	0x08010901
 80108b0:	08010915 	.word	0x08010915
 80108b4:	0801091f 	.word	0x0801091f
 80108b8:	0801090b 	.word	0x0801090b
 80108bc:	0801091f 	.word	0x0801091f
 80108c0:	080108df 	.word	0x080108df
 80108c4:	080108d5 	.word	0x080108d5
 80108c8:	0801091f 	.word	0x0801091f
 80108cc:	080108f7 	.word	0x080108f7
 80108d0:	080108e9 	.word	0x080108e9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80108d4:	6839      	ldr	r1, [r7, #0]
 80108d6:	6878      	ldr	r0, [r7, #4]
 80108d8:	f000 f9de 	bl	8010c98 <USBD_GetDescriptor>
          break;
 80108dc:	e024      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80108de:	6839      	ldr	r1, [r7, #0]
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f000 fb6d 	bl	8010fc0 <USBD_SetAddress>
          break;
 80108e6:	e01f      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80108e8:	6839      	ldr	r1, [r7, #0]
 80108ea:	6878      	ldr	r0, [r7, #4]
 80108ec:	f000 fbac 	bl	8011048 <USBD_SetConfig>
 80108f0:	4603      	mov	r3, r0
 80108f2:	73fb      	strb	r3, [r7, #15]
          break;
 80108f4:	e018      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80108f6:	6839      	ldr	r1, [r7, #0]
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 fc4b 	bl	8011194 <USBD_GetConfig>
          break;
 80108fe:	e013      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010900:	6839      	ldr	r1, [r7, #0]
 8010902:	6878      	ldr	r0, [r7, #4]
 8010904:	f000 fc7c 	bl	8011200 <USBD_GetStatus>
          break;
 8010908:	e00e      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801090a:	6839      	ldr	r1, [r7, #0]
 801090c:	6878      	ldr	r0, [r7, #4]
 801090e:	f000 fcab 	bl	8011268 <USBD_SetFeature>
          break;
 8010912:	e009      	b.n	8010928 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010914:	6839      	ldr	r1, [r7, #0]
 8010916:	6878      	ldr	r0, [r7, #4]
 8010918:	f000 fcba 	bl	8011290 <USBD_ClrFeature>
          break;
 801091c:	e004      	b.n	8010928 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801091e:	6839      	ldr	r1, [r7, #0]
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f000 fd11 	bl	8011348 <USBD_CtlError>
          break;
 8010926:	bf00      	nop
      }
      break;
 8010928:	e004      	b.n	8010934 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801092a:	6839      	ldr	r1, [r7, #0]
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	f000 fd0b 	bl	8011348 <USBD_CtlError>
      break;
 8010932:	bf00      	nop
  }

  return ret;
 8010934:	7bfb      	ldrb	r3, [r7, #15]
}
 8010936:	4618      	mov	r0, r3
 8010938:	3710      	adds	r7, #16
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}
 801093e:	bf00      	nop

08010940 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b084      	sub	sp, #16
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801094a:	2300      	movs	r3, #0
 801094c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	781b      	ldrb	r3, [r3, #0]
 8010952:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010956:	2b40      	cmp	r3, #64	@ 0x40
 8010958:	d005      	beq.n	8010966 <USBD_StdItfReq+0x26>
 801095a:	2b40      	cmp	r3, #64	@ 0x40
 801095c:	d82f      	bhi.n	80109be <USBD_StdItfReq+0x7e>
 801095e:	2b00      	cmp	r3, #0
 8010960:	d001      	beq.n	8010966 <USBD_StdItfReq+0x26>
 8010962:	2b20      	cmp	r3, #32
 8010964:	d12b      	bne.n	80109be <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801096c:	b2db      	uxtb	r3, r3
 801096e:	3b01      	subs	r3, #1
 8010970:	2b02      	cmp	r3, #2
 8010972:	d81d      	bhi.n	80109b0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	889b      	ldrh	r3, [r3, #4]
 8010978:	b2db      	uxtb	r3, r3
 801097a:	2b01      	cmp	r3, #1
 801097c:	d813      	bhi.n	80109a6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010984:	689b      	ldr	r3, [r3, #8]
 8010986:	6839      	ldr	r1, [r7, #0]
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	4798      	blx	r3
 801098c:	4603      	mov	r3, r0
 801098e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010990:	683b      	ldr	r3, [r7, #0]
 8010992:	88db      	ldrh	r3, [r3, #6]
 8010994:	2b00      	cmp	r3, #0
 8010996:	d110      	bne.n	80109ba <USBD_StdItfReq+0x7a>
 8010998:	7bfb      	ldrb	r3, [r7, #15]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d10d      	bne.n	80109ba <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 801099e:	6878      	ldr	r0, [r7, #4]
 80109a0:	f000 fd9d 	bl	80114de <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80109a4:	e009      	b.n	80109ba <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80109a6:	6839      	ldr	r1, [r7, #0]
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f000 fccd 	bl	8011348 <USBD_CtlError>
          break;
 80109ae:	e004      	b.n	80109ba <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80109b0:	6839      	ldr	r1, [r7, #0]
 80109b2:	6878      	ldr	r0, [r7, #4]
 80109b4:	f000 fcc8 	bl	8011348 <USBD_CtlError>
          break;
 80109b8:	e000      	b.n	80109bc <USBD_StdItfReq+0x7c>
          break;
 80109ba:	bf00      	nop
      }
      break;
 80109bc:	e004      	b.n	80109c8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80109be:	6839      	ldr	r1, [r7, #0]
 80109c0:	6878      	ldr	r0, [r7, #4]
 80109c2:	f000 fcc1 	bl	8011348 <USBD_CtlError>
      break;
 80109c6:	bf00      	nop
  }

  return ret;
 80109c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3710      	adds	r7, #16
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}

080109d2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109d2:	b580      	push	{r7, lr}
 80109d4:	b084      	sub	sp, #16
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	6078      	str	r0, [r7, #4]
 80109da:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80109dc:	2300      	movs	r3, #0
 80109de:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	889b      	ldrh	r3, [r3, #4]
 80109e4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	781b      	ldrb	r3, [r3, #0]
 80109ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80109ee:	2b40      	cmp	r3, #64	@ 0x40
 80109f0:	d007      	beq.n	8010a02 <USBD_StdEPReq+0x30>
 80109f2:	2b40      	cmp	r3, #64	@ 0x40
 80109f4:	f200 8145 	bhi.w	8010c82 <USBD_StdEPReq+0x2b0>
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d00c      	beq.n	8010a16 <USBD_StdEPReq+0x44>
 80109fc:	2b20      	cmp	r3, #32
 80109fe:	f040 8140 	bne.w	8010c82 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a08:	689b      	ldr	r3, [r3, #8]
 8010a0a:	6839      	ldr	r1, [r7, #0]
 8010a0c:	6878      	ldr	r0, [r7, #4]
 8010a0e:	4798      	blx	r3
 8010a10:	4603      	mov	r3, r0
 8010a12:	73fb      	strb	r3, [r7, #15]
      break;
 8010a14:	e13a      	b.n	8010c8c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010a16:	683b      	ldr	r3, [r7, #0]
 8010a18:	785b      	ldrb	r3, [r3, #1]
 8010a1a:	2b03      	cmp	r3, #3
 8010a1c:	d007      	beq.n	8010a2e <USBD_StdEPReq+0x5c>
 8010a1e:	2b03      	cmp	r3, #3
 8010a20:	f300 8129 	bgt.w	8010c76 <USBD_StdEPReq+0x2a4>
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d07f      	beq.n	8010b28 <USBD_StdEPReq+0x156>
 8010a28:	2b01      	cmp	r3, #1
 8010a2a:	d03c      	beq.n	8010aa6 <USBD_StdEPReq+0xd4>
 8010a2c:	e123      	b.n	8010c76 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a34:	b2db      	uxtb	r3, r3
 8010a36:	2b02      	cmp	r3, #2
 8010a38:	d002      	beq.n	8010a40 <USBD_StdEPReq+0x6e>
 8010a3a:	2b03      	cmp	r3, #3
 8010a3c:	d016      	beq.n	8010a6c <USBD_StdEPReq+0x9a>
 8010a3e:	e02c      	b.n	8010a9a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010a40:	7bbb      	ldrb	r3, [r7, #14]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d00d      	beq.n	8010a62 <USBD_StdEPReq+0x90>
 8010a46:	7bbb      	ldrb	r3, [r7, #14]
 8010a48:	2b80      	cmp	r3, #128	@ 0x80
 8010a4a:	d00a      	beq.n	8010a62 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010a4c:	7bbb      	ldrb	r3, [r7, #14]
 8010a4e:	4619      	mov	r1, r3
 8010a50:	6878      	ldr	r0, [r7, #4]
 8010a52:	f001 f973 	bl	8011d3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a56:	2180      	movs	r1, #128	@ 0x80
 8010a58:	6878      	ldr	r0, [r7, #4]
 8010a5a:	f001 f96f 	bl	8011d3c <USBD_LL_StallEP>
 8010a5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010a60:	e020      	b.n	8010aa4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8010a62:	6839      	ldr	r1, [r7, #0]
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f000 fc6f 	bl	8011348 <USBD_CtlError>
              break;
 8010a6a:	e01b      	b.n	8010aa4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	885b      	ldrh	r3, [r3, #2]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d10e      	bne.n	8010a92 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010a74:	7bbb      	ldrb	r3, [r7, #14]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d00b      	beq.n	8010a92 <USBD_StdEPReq+0xc0>
 8010a7a:	7bbb      	ldrb	r3, [r7, #14]
 8010a7c:	2b80      	cmp	r3, #128	@ 0x80
 8010a7e:	d008      	beq.n	8010a92 <USBD_StdEPReq+0xc0>
 8010a80:	683b      	ldr	r3, [r7, #0]
 8010a82:	88db      	ldrh	r3, [r3, #6]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d104      	bne.n	8010a92 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010a88:	7bbb      	ldrb	r3, [r7, #14]
 8010a8a:	4619      	mov	r1, r3
 8010a8c:	6878      	ldr	r0, [r7, #4]
 8010a8e:	f001 f955 	bl	8011d3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010a92:	6878      	ldr	r0, [r7, #4]
 8010a94:	f000 fd23 	bl	80114de <USBD_CtlSendStatus>

              break;
 8010a98:	e004      	b.n	8010aa4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8010a9a:	6839      	ldr	r1, [r7, #0]
 8010a9c:	6878      	ldr	r0, [r7, #4]
 8010a9e:	f000 fc53 	bl	8011348 <USBD_CtlError>
              break;
 8010aa2:	bf00      	nop
          }
          break;
 8010aa4:	e0ec      	b.n	8010c80 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010aac:	b2db      	uxtb	r3, r3
 8010aae:	2b02      	cmp	r3, #2
 8010ab0:	d002      	beq.n	8010ab8 <USBD_StdEPReq+0xe6>
 8010ab2:	2b03      	cmp	r3, #3
 8010ab4:	d016      	beq.n	8010ae4 <USBD_StdEPReq+0x112>
 8010ab6:	e030      	b.n	8010b1a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010ab8:	7bbb      	ldrb	r3, [r7, #14]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d00d      	beq.n	8010ada <USBD_StdEPReq+0x108>
 8010abe:	7bbb      	ldrb	r3, [r7, #14]
 8010ac0:	2b80      	cmp	r3, #128	@ 0x80
 8010ac2:	d00a      	beq.n	8010ada <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ac4:	7bbb      	ldrb	r3, [r7, #14]
 8010ac6:	4619      	mov	r1, r3
 8010ac8:	6878      	ldr	r0, [r7, #4]
 8010aca:	f001 f937 	bl	8011d3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ace:	2180      	movs	r1, #128	@ 0x80
 8010ad0:	6878      	ldr	r0, [r7, #4]
 8010ad2:	f001 f933 	bl	8011d3c <USBD_LL_StallEP>
 8010ad6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010ad8:	e025      	b.n	8010b26 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010ada:	6839      	ldr	r1, [r7, #0]
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f000 fc33 	bl	8011348 <USBD_CtlError>
              break;
 8010ae2:	e020      	b.n	8010b26 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	885b      	ldrh	r3, [r3, #2]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d11b      	bne.n	8010b24 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010aec:	7bbb      	ldrb	r3, [r7, #14]
 8010aee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d004      	beq.n	8010b00 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010af6:	7bbb      	ldrb	r3, [r7, #14]
 8010af8:	4619      	mov	r1, r3
 8010afa:	6878      	ldr	r0, [r7, #4]
 8010afc:	f001 f93d 	bl	8011d7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010b00:	6878      	ldr	r0, [r7, #4]
 8010b02:	f000 fcec 	bl	80114de <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b0c:	689b      	ldr	r3, [r3, #8]
 8010b0e:	6839      	ldr	r1, [r7, #0]
 8010b10:	6878      	ldr	r0, [r7, #4]
 8010b12:	4798      	blx	r3
 8010b14:	4603      	mov	r3, r0
 8010b16:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8010b18:	e004      	b.n	8010b24 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8010b1a:	6839      	ldr	r1, [r7, #0]
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f000 fc13 	bl	8011348 <USBD_CtlError>
              break;
 8010b22:	e000      	b.n	8010b26 <USBD_StdEPReq+0x154>
              break;
 8010b24:	bf00      	nop
          }
          break;
 8010b26:	e0ab      	b.n	8010c80 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b2e:	b2db      	uxtb	r3, r3
 8010b30:	2b02      	cmp	r3, #2
 8010b32:	d002      	beq.n	8010b3a <USBD_StdEPReq+0x168>
 8010b34:	2b03      	cmp	r3, #3
 8010b36:	d032      	beq.n	8010b9e <USBD_StdEPReq+0x1cc>
 8010b38:	e097      	b.n	8010c6a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b3a:	7bbb      	ldrb	r3, [r7, #14]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d007      	beq.n	8010b50 <USBD_StdEPReq+0x17e>
 8010b40:	7bbb      	ldrb	r3, [r7, #14]
 8010b42:	2b80      	cmp	r3, #128	@ 0x80
 8010b44:	d004      	beq.n	8010b50 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010b46:	6839      	ldr	r1, [r7, #0]
 8010b48:	6878      	ldr	r0, [r7, #4]
 8010b4a:	f000 fbfd 	bl	8011348 <USBD_CtlError>
                break;
 8010b4e:	e091      	b.n	8010c74 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	da0b      	bge.n	8010b70 <USBD_StdEPReq+0x19e>
 8010b58:	7bbb      	ldrb	r3, [r7, #14]
 8010b5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b5e:	4613      	mov	r3, r2
 8010b60:	009b      	lsls	r3, r3, #2
 8010b62:	4413      	add	r3, r2
 8010b64:	009b      	lsls	r3, r3, #2
 8010b66:	3310      	adds	r3, #16
 8010b68:	687a      	ldr	r2, [r7, #4]
 8010b6a:	4413      	add	r3, r2
 8010b6c:	3304      	adds	r3, #4
 8010b6e:	e00b      	b.n	8010b88 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010b70:	7bbb      	ldrb	r3, [r7, #14]
 8010b72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b76:	4613      	mov	r3, r2
 8010b78:	009b      	lsls	r3, r3, #2
 8010b7a:	4413      	add	r3, r2
 8010b7c:	009b      	lsls	r3, r3, #2
 8010b7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010b82:	687a      	ldr	r2, [r7, #4]
 8010b84:	4413      	add	r3, r2
 8010b86:	3304      	adds	r3, #4
 8010b88:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010b8a:	68bb      	ldr	r3, [r7, #8]
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	2202      	movs	r2, #2
 8010b94:	4619      	mov	r1, r3
 8010b96:	6878      	ldr	r0, [r7, #4]
 8010b98:	f000 fc47 	bl	801142a <USBD_CtlSendData>
              break;
 8010b9c:	e06a      	b.n	8010c74 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010b9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	da11      	bge.n	8010bca <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010ba6:	7bbb      	ldrb	r3, [r7, #14]
 8010ba8:	f003 020f 	and.w	r2, r3, #15
 8010bac:	6879      	ldr	r1, [r7, #4]
 8010bae:	4613      	mov	r3, r2
 8010bb0:	009b      	lsls	r3, r3, #2
 8010bb2:	4413      	add	r3, r2
 8010bb4:	009b      	lsls	r3, r3, #2
 8010bb6:	440b      	add	r3, r1
 8010bb8:	3324      	adds	r3, #36	@ 0x24
 8010bba:	881b      	ldrh	r3, [r3, #0]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d117      	bne.n	8010bf0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010bc0:	6839      	ldr	r1, [r7, #0]
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f000 fbc0 	bl	8011348 <USBD_CtlError>
                  break;
 8010bc8:	e054      	b.n	8010c74 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010bca:	7bbb      	ldrb	r3, [r7, #14]
 8010bcc:	f003 020f 	and.w	r2, r3, #15
 8010bd0:	6879      	ldr	r1, [r7, #4]
 8010bd2:	4613      	mov	r3, r2
 8010bd4:	009b      	lsls	r3, r3, #2
 8010bd6:	4413      	add	r3, r2
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	440b      	add	r3, r1
 8010bdc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010be0:	881b      	ldrh	r3, [r3, #0]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d104      	bne.n	8010bf0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010be6:	6839      	ldr	r1, [r7, #0]
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f000 fbad 	bl	8011348 <USBD_CtlError>
                  break;
 8010bee:	e041      	b.n	8010c74 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010bf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	da0b      	bge.n	8010c10 <USBD_StdEPReq+0x23e>
 8010bf8:	7bbb      	ldrb	r3, [r7, #14]
 8010bfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010bfe:	4613      	mov	r3, r2
 8010c00:	009b      	lsls	r3, r3, #2
 8010c02:	4413      	add	r3, r2
 8010c04:	009b      	lsls	r3, r3, #2
 8010c06:	3310      	adds	r3, #16
 8010c08:	687a      	ldr	r2, [r7, #4]
 8010c0a:	4413      	add	r3, r2
 8010c0c:	3304      	adds	r3, #4
 8010c0e:	e00b      	b.n	8010c28 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010c10:	7bbb      	ldrb	r3, [r7, #14]
 8010c12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c16:	4613      	mov	r3, r2
 8010c18:	009b      	lsls	r3, r3, #2
 8010c1a:	4413      	add	r3, r2
 8010c1c:	009b      	lsls	r3, r3, #2
 8010c1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010c22:	687a      	ldr	r2, [r7, #4]
 8010c24:	4413      	add	r3, r2
 8010c26:	3304      	adds	r3, #4
 8010c28:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010c2a:	7bbb      	ldrb	r3, [r7, #14]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d002      	beq.n	8010c36 <USBD_StdEPReq+0x264>
 8010c30:	7bbb      	ldrb	r3, [r7, #14]
 8010c32:	2b80      	cmp	r3, #128	@ 0x80
 8010c34:	d103      	bne.n	8010c3e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	2200      	movs	r2, #0
 8010c3a:	601a      	str	r2, [r3, #0]
 8010c3c:	e00e      	b.n	8010c5c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010c3e:	7bbb      	ldrb	r3, [r7, #14]
 8010c40:	4619      	mov	r1, r3
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f001 f8b8 	bl	8011db8 <USBD_LL_IsStallEP>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d003      	beq.n	8010c56 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8010c4e:	68bb      	ldr	r3, [r7, #8]
 8010c50:	2201      	movs	r2, #1
 8010c52:	601a      	str	r2, [r3, #0]
 8010c54:	e002      	b.n	8010c5c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	2200      	movs	r2, #0
 8010c5a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	2202      	movs	r2, #2
 8010c60:	4619      	mov	r1, r3
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f000 fbe1 	bl	801142a <USBD_CtlSendData>
              break;
 8010c68:	e004      	b.n	8010c74 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8010c6a:	6839      	ldr	r1, [r7, #0]
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 fb6b 	bl	8011348 <USBD_CtlError>
              break;
 8010c72:	bf00      	nop
          }
          break;
 8010c74:	e004      	b.n	8010c80 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8010c76:	6839      	ldr	r1, [r7, #0]
 8010c78:	6878      	ldr	r0, [r7, #4]
 8010c7a:	f000 fb65 	bl	8011348 <USBD_CtlError>
          break;
 8010c7e:	bf00      	nop
      }
      break;
 8010c80:	e004      	b.n	8010c8c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8010c82:	6839      	ldr	r1, [r7, #0]
 8010c84:	6878      	ldr	r0, [r7, #4]
 8010c86:	f000 fb5f 	bl	8011348 <USBD_CtlError>
      break;
 8010c8a:	bf00      	nop
  }

  return ret;
 8010c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c8e:	4618      	mov	r0, r3
 8010c90:	3710      	adds	r7, #16
 8010c92:	46bd      	mov	sp, r7
 8010c94:	bd80      	pop	{r7, pc}
	...

08010c98 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b084      	sub	sp, #16
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
 8010ca0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010caa:	2300      	movs	r3, #0
 8010cac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	885b      	ldrh	r3, [r3, #2]
 8010cb2:	0a1b      	lsrs	r3, r3, #8
 8010cb4:	b29b      	uxth	r3, r3
 8010cb6:	3b01      	subs	r3, #1
 8010cb8:	2b0e      	cmp	r3, #14
 8010cba:	f200 8152 	bhi.w	8010f62 <USBD_GetDescriptor+0x2ca>
 8010cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8010cc4 <USBD_GetDescriptor+0x2c>)
 8010cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cc4:	08010d35 	.word	0x08010d35
 8010cc8:	08010d4d 	.word	0x08010d4d
 8010ccc:	08010d8d 	.word	0x08010d8d
 8010cd0:	08010f63 	.word	0x08010f63
 8010cd4:	08010f63 	.word	0x08010f63
 8010cd8:	08010f03 	.word	0x08010f03
 8010cdc:	08010f2f 	.word	0x08010f2f
 8010ce0:	08010f63 	.word	0x08010f63
 8010ce4:	08010f63 	.word	0x08010f63
 8010ce8:	08010f63 	.word	0x08010f63
 8010cec:	08010f63 	.word	0x08010f63
 8010cf0:	08010f63 	.word	0x08010f63
 8010cf4:	08010f63 	.word	0x08010f63
 8010cf8:	08010f63 	.word	0x08010f63
 8010cfc:	08010d01 	.word	0x08010d01
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d06:	69db      	ldr	r3, [r3, #28]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d00b      	beq.n	8010d24 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d12:	69db      	ldr	r3, [r3, #28]
 8010d14:	687a      	ldr	r2, [r7, #4]
 8010d16:	7c12      	ldrb	r2, [r2, #16]
 8010d18:	f107 0108 	add.w	r1, r7, #8
 8010d1c:	4610      	mov	r0, r2
 8010d1e:	4798      	blx	r3
 8010d20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010d22:	e126      	b.n	8010f72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010d24:	6839      	ldr	r1, [r7, #0]
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f000 fb0e 	bl	8011348 <USBD_CtlError>
        err++;
 8010d2c:	7afb      	ldrb	r3, [r7, #11]
 8010d2e:	3301      	adds	r3, #1
 8010d30:	72fb      	strb	r3, [r7, #11]
      break;
 8010d32:	e11e      	b.n	8010f72 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	687a      	ldr	r2, [r7, #4]
 8010d3e:	7c12      	ldrb	r2, [r2, #16]
 8010d40:	f107 0108 	add.w	r1, r7, #8
 8010d44:	4610      	mov	r0, r2
 8010d46:	4798      	blx	r3
 8010d48:	60f8      	str	r0, [r7, #12]
      break;
 8010d4a:	e112      	b.n	8010f72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	7c1b      	ldrb	r3, [r3, #16]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d10d      	bne.n	8010d70 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d5c:	f107 0208 	add.w	r2, r7, #8
 8010d60:	4610      	mov	r0, r2
 8010d62:	4798      	blx	r3
 8010d64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	3301      	adds	r3, #1
 8010d6a:	2202      	movs	r2, #2
 8010d6c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010d6e:	e100      	b.n	8010f72 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d78:	f107 0208 	add.w	r2, r7, #8
 8010d7c:	4610      	mov	r0, r2
 8010d7e:	4798      	blx	r3
 8010d80:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	3301      	adds	r3, #1
 8010d86:	2202      	movs	r2, #2
 8010d88:	701a      	strb	r2, [r3, #0]
      break;
 8010d8a:	e0f2      	b.n	8010f72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010d8c:	683b      	ldr	r3, [r7, #0]
 8010d8e:	885b      	ldrh	r3, [r3, #2]
 8010d90:	b2db      	uxtb	r3, r3
 8010d92:	2b05      	cmp	r3, #5
 8010d94:	f200 80ac 	bhi.w	8010ef0 <USBD_GetDescriptor+0x258>
 8010d98:	a201      	add	r2, pc, #4	@ (adr r2, 8010da0 <USBD_GetDescriptor+0x108>)
 8010d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d9e:	bf00      	nop
 8010da0:	08010db9 	.word	0x08010db9
 8010da4:	08010ded 	.word	0x08010ded
 8010da8:	08010e21 	.word	0x08010e21
 8010dac:	08010e55 	.word	0x08010e55
 8010db0:	08010e89 	.word	0x08010e89
 8010db4:	08010ebd 	.word	0x08010ebd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dbe:	685b      	ldr	r3, [r3, #4]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d00b      	beq.n	8010ddc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dca:	685b      	ldr	r3, [r3, #4]
 8010dcc:	687a      	ldr	r2, [r7, #4]
 8010dce:	7c12      	ldrb	r2, [r2, #16]
 8010dd0:	f107 0108 	add.w	r1, r7, #8
 8010dd4:	4610      	mov	r0, r2
 8010dd6:	4798      	blx	r3
 8010dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010dda:	e091      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010ddc:	6839      	ldr	r1, [r7, #0]
 8010dde:	6878      	ldr	r0, [r7, #4]
 8010de0:	f000 fab2 	bl	8011348 <USBD_CtlError>
            err++;
 8010de4:	7afb      	ldrb	r3, [r7, #11]
 8010de6:	3301      	adds	r3, #1
 8010de8:	72fb      	strb	r3, [r7, #11]
          break;
 8010dea:	e089      	b.n	8010f00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010df2:	689b      	ldr	r3, [r3, #8]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d00b      	beq.n	8010e10 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dfe:	689b      	ldr	r3, [r3, #8]
 8010e00:	687a      	ldr	r2, [r7, #4]
 8010e02:	7c12      	ldrb	r2, [r2, #16]
 8010e04:	f107 0108 	add.w	r1, r7, #8
 8010e08:	4610      	mov	r0, r2
 8010e0a:	4798      	blx	r3
 8010e0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010e0e:	e077      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010e10:	6839      	ldr	r1, [r7, #0]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f000 fa98 	bl	8011348 <USBD_CtlError>
            err++;
 8010e18:	7afb      	ldrb	r3, [r7, #11]
 8010e1a:	3301      	adds	r3, #1
 8010e1c:	72fb      	strb	r3, [r7, #11]
          break;
 8010e1e:	e06f      	b.n	8010f00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e26:	68db      	ldr	r3, [r3, #12]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d00b      	beq.n	8010e44 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e32:	68db      	ldr	r3, [r3, #12]
 8010e34:	687a      	ldr	r2, [r7, #4]
 8010e36:	7c12      	ldrb	r2, [r2, #16]
 8010e38:	f107 0108 	add.w	r1, r7, #8
 8010e3c:	4610      	mov	r0, r2
 8010e3e:	4798      	blx	r3
 8010e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010e42:	e05d      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010e44:	6839      	ldr	r1, [r7, #0]
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f000 fa7e 	bl	8011348 <USBD_CtlError>
            err++;
 8010e4c:	7afb      	ldrb	r3, [r7, #11]
 8010e4e:	3301      	adds	r3, #1
 8010e50:	72fb      	strb	r3, [r7, #11]
          break;
 8010e52:	e055      	b.n	8010f00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e5a:	691b      	ldr	r3, [r3, #16]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d00b      	beq.n	8010e78 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e66:	691b      	ldr	r3, [r3, #16]
 8010e68:	687a      	ldr	r2, [r7, #4]
 8010e6a:	7c12      	ldrb	r2, [r2, #16]
 8010e6c:	f107 0108 	add.w	r1, r7, #8
 8010e70:	4610      	mov	r0, r2
 8010e72:	4798      	blx	r3
 8010e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010e76:	e043      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010e78:	6839      	ldr	r1, [r7, #0]
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	f000 fa64 	bl	8011348 <USBD_CtlError>
            err++;
 8010e80:	7afb      	ldrb	r3, [r7, #11]
 8010e82:	3301      	adds	r3, #1
 8010e84:	72fb      	strb	r3, [r7, #11]
          break;
 8010e86:	e03b      	b.n	8010f00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e8e:	695b      	ldr	r3, [r3, #20]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d00b      	beq.n	8010eac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e9a:	695b      	ldr	r3, [r3, #20]
 8010e9c:	687a      	ldr	r2, [r7, #4]
 8010e9e:	7c12      	ldrb	r2, [r2, #16]
 8010ea0:	f107 0108 	add.w	r1, r7, #8
 8010ea4:	4610      	mov	r0, r2
 8010ea6:	4798      	blx	r3
 8010ea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010eaa:	e029      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010eac:	6839      	ldr	r1, [r7, #0]
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	f000 fa4a 	bl	8011348 <USBD_CtlError>
            err++;
 8010eb4:	7afb      	ldrb	r3, [r7, #11]
 8010eb6:	3301      	adds	r3, #1
 8010eb8:	72fb      	strb	r3, [r7, #11]
          break;
 8010eba:	e021      	b.n	8010f00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ec2:	699b      	ldr	r3, [r3, #24]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d00b      	beq.n	8010ee0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ece:	699b      	ldr	r3, [r3, #24]
 8010ed0:	687a      	ldr	r2, [r7, #4]
 8010ed2:	7c12      	ldrb	r2, [r2, #16]
 8010ed4:	f107 0108 	add.w	r1, r7, #8
 8010ed8:	4610      	mov	r0, r2
 8010eda:	4798      	blx	r3
 8010edc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010ede:	e00f      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010ee0:	6839      	ldr	r1, [r7, #0]
 8010ee2:	6878      	ldr	r0, [r7, #4]
 8010ee4:	f000 fa30 	bl	8011348 <USBD_CtlError>
            err++;
 8010ee8:	7afb      	ldrb	r3, [r7, #11]
 8010eea:	3301      	adds	r3, #1
 8010eec:	72fb      	strb	r3, [r7, #11]
          break;
 8010eee:	e007      	b.n	8010f00 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010ef0:	6839      	ldr	r1, [r7, #0]
 8010ef2:	6878      	ldr	r0, [r7, #4]
 8010ef4:	f000 fa28 	bl	8011348 <USBD_CtlError>
          err++;
 8010ef8:	7afb      	ldrb	r3, [r7, #11]
 8010efa:	3301      	adds	r3, #1
 8010efc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010efe:	bf00      	nop
      }
      break;
 8010f00:	e037      	b.n	8010f72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	7c1b      	ldrb	r3, [r3, #16]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d109      	bne.n	8010f1e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f12:	f107 0208 	add.w	r2, r7, #8
 8010f16:	4610      	mov	r0, r2
 8010f18:	4798      	blx	r3
 8010f1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f1c:	e029      	b.n	8010f72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010f1e:	6839      	ldr	r1, [r7, #0]
 8010f20:	6878      	ldr	r0, [r7, #4]
 8010f22:	f000 fa11 	bl	8011348 <USBD_CtlError>
        err++;
 8010f26:	7afb      	ldrb	r3, [r7, #11]
 8010f28:	3301      	adds	r3, #1
 8010f2a:	72fb      	strb	r3, [r7, #11]
      break;
 8010f2c:	e021      	b.n	8010f72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	7c1b      	ldrb	r3, [r3, #16]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d10d      	bne.n	8010f52 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f3e:	f107 0208 	add.w	r2, r7, #8
 8010f42:	4610      	mov	r0, r2
 8010f44:	4798      	blx	r3
 8010f46:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	3301      	adds	r3, #1
 8010f4c:	2207      	movs	r2, #7
 8010f4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f50:	e00f      	b.n	8010f72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010f52:	6839      	ldr	r1, [r7, #0]
 8010f54:	6878      	ldr	r0, [r7, #4]
 8010f56:	f000 f9f7 	bl	8011348 <USBD_CtlError>
        err++;
 8010f5a:	7afb      	ldrb	r3, [r7, #11]
 8010f5c:	3301      	adds	r3, #1
 8010f5e:	72fb      	strb	r3, [r7, #11]
      break;
 8010f60:	e007      	b.n	8010f72 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010f62:	6839      	ldr	r1, [r7, #0]
 8010f64:	6878      	ldr	r0, [r7, #4]
 8010f66:	f000 f9ef 	bl	8011348 <USBD_CtlError>
      err++;
 8010f6a:	7afb      	ldrb	r3, [r7, #11]
 8010f6c:	3301      	adds	r3, #1
 8010f6e:	72fb      	strb	r3, [r7, #11]
      break;
 8010f70:	bf00      	nop
  }

  if (err != 0U)
 8010f72:	7afb      	ldrb	r3, [r7, #11]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d11e      	bne.n	8010fb6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	88db      	ldrh	r3, [r3, #6]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d016      	beq.n	8010fae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010f80:	893b      	ldrh	r3, [r7, #8]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d00e      	beq.n	8010fa4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	88da      	ldrh	r2, [r3, #6]
 8010f8a:	893b      	ldrh	r3, [r7, #8]
 8010f8c:	4293      	cmp	r3, r2
 8010f8e:	bf28      	it	cs
 8010f90:	4613      	movcs	r3, r2
 8010f92:	b29b      	uxth	r3, r3
 8010f94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010f96:	893b      	ldrh	r3, [r7, #8]
 8010f98:	461a      	mov	r2, r3
 8010f9a:	68f9      	ldr	r1, [r7, #12]
 8010f9c:	6878      	ldr	r0, [r7, #4]
 8010f9e:	f000 fa44 	bl	801142a <USBD_CtlSendData>
 8010fa2:	e009      	b.n	8010fb8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010fa4:	6839      	ldr	r1, [r7, #0]
 8010fa6:	6878      	ldr	r0, [r7, #4]
 8010fa8:	f000 f9ce 	bl	8011348 <USBD_CtlError>
 8010fac:	e004      	b.n	8010fb8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f000 fa95 	bl	80114de <USBD_CtlSendStatus>
 8010fb4:	e000      	b.n	8010fb8 <USBD_GetDescriptor+0x320>
    return;
 8010fb6:	bf00      	nop
  }
}
 8010fb8:	3710      	adds	r7, #16
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	bd80      	pop	{r7, pc}
 8010fbe:	bf00      	nop

08010fc0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b084      	sub	sp, #16
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	6078      	str	r0, [r7, #4]
 8010fc8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010fca:	683b      	ldr	r3, [r7, #0]
 8010fcc:	889b      	ldrh	r3, [r3, #4]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d131      	bne.n	8011036 <USBD_SetAddress+0x76>
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	88db      	ldrh	r3, [r3, #6]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d12d      	bne.n	8011036 <USBD_SetAddress+0x76>
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	885b      	ldrh	r3, [r3, #2]
 8010fde:	2b7f      	cmp	r3, #127	@ 0x7f
 8010fe0:	d829      	bhi.n	8011036 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	885b      	ldrh	r3, [r3, #2]
 8010fe6:	b2db      	uxtb	r3, r3
 8010fe8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010fec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ff4:	b2db      	uxtb	r3, r3
 8010ff6:	2b03      	cmp	r3, #3
 8010ff8:	d104      	bne.n	8011004 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010ffa:	6839      	ldr	r1, [r7, #0]
 8010ffc:	6878      	ldr	r0, [r7, #4]
 8010ffe:	f000 f9a3 	bl	8011348 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011002:	e01d      	b.n	8011040 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	7bfa      	ldrb	r2, [r7, #15]
 8011008:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801100c:	7bfb      	ldrb	r3, [r7, #15]
 801100e:	4619      	mov	r1, r3
 8011010:	6878      	ldr	r0, [r7, #4]
 8011012:	f000 fefd 	bl	8011e10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011016:	6878      	ldr	r0, [r7, #4]
 8011018:	f000 fa61 	bl	80114de <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801101c:	7bfb      	ldrb	r3, [r7, #15]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d004      	beq.n	801102c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2202      	movs	r2, #2
 8011026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801102a:	e009      	b.n	8011040 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	2201      	movs	r2, #1
 8011030:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011034:	e004      	b.n	8011040 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011036:	6839      	ldr	r1, [r7, #0]
 8011038:	6878      	ldr	r0, [r7, #4]
 801103a:	f000 f985 	bl	8011348 <USBD_CtlError>
  }
}
 801103e:	bf00      	nop
 8011040:	bf00      	nop
 8011042:	3710      	adds	r7, #16
 8011044:	46bd      	mov	sp, r7
 8011046:	bd80      	pop	{r7, pc}

08011048 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b084      	sub	sp, #16
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
 8011050:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011052:	2300      	movs	r3, #0
 8011054:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	885b      	ldrh	r3, [r3, #2]
 801105a:	b2da      	uxtb	r2, r3
 801105c:	4b4c      	ldr	r3, [pc, #304]	@ (8011190 <USBD_SetConfig+0x148>)
 801105e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011060:	4b4b      	ldr	r3, [pc, #300]	@ (8011190 <USBD_SetConfig+0x148>)
 8011062:	781b      	ldrb	r3, [r3, #0]
 8011064:	2b01      	cmp	r3, #1
 8011066:	d905      	bls.n	8011074 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011068:	6839      	ldr	r1, [r7, #0]
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f000 f96c 	bl	8011348 <USBD_CtlError>
    return USBD_FAIL;
 8011070:	2303      	movs	r3, #3
 8011072:	e088      	b.n	8011186 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801107a:	b2db      	uxtb	r3, r3
 801107c:	2b02      	cmp	r3, #2
 801107e:	d002      	beq.n	8011086 <USBD_SetConfig+0x3e>
 8011080:	2b03      	cmp	r3, #3
 8011082:	d025      	beq.n	80110d0 <USBD_SetConfig+0x88>
 8011084:	e071      	b.n	801116a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8011086:	4b42      	ldr	r3, [pc, #264]	@ (8011190 <USBD_SetConfig+0x148>)
 8011088:	781b      	ldrb	r3, [r3, #0]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d01c      	beq.n	80110c8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801108e:	4b40      	ldr	r3, [pc, #256]	@ (8011190 <USBD_SetConfig+0x148>)
 8011090:	781b      	ldrb	r3, [r3, #0]
 8011092:	461a      	mov	r2, r3
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011098:	4b3d      	ldr	r3, [pc, #244]	@ (8011190 <USBD_SetConfig+0x148>)
 801109a:	781b      	ldrb	r3, [r3, #0]
 801109c:	4619      	mov	r1, r3
 801109e:	6878      	ldr	r0, [r7, #4]
 80110a0:	f7ff f990 	bl	80103c4 <USBD_SetClassConfig>
 80110a4:	4603      	mov	r3, r0
 80110a6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80110a8:	7bfb      	ldrb	r3, [r7, #15]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d004      	beq.n	80110b8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80110ae:	6839      	ldr	r1, [r7, #0]
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f000 f949 	bl	8011348 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80110b6:	e065      	b.n	8011184 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80110b8:	6878      	ldr	r0, [r7, #4]
 80110ba:	f000 fa10 	bl	80114de <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	2203      	movs	r2, #3
 80110c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80110c6:	e05d      	b.n	8011184 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f000 fa08 	bl	80114de <USBD_CtlSendStatus>
      break;
 80110ce:	e059      	b.n	8011184 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80110d0:	4b2f      	ldr	r3, [pc, #188]	@ (8011190 <USBD_SetConfig+0x148>)
 80110d2:	781b      	ldrb	r3, [r3, #0]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d112      	bne.n	80110fe <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2202      	movs	r2, #2
 80110dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80110e0:	4b2b      	ldr	r3, [pc, #172]	@ (8011190 <USBD_SetConfig+0x148>)
 80110e2:	781b      	ldrb	r3, [r3, #0]
 80110e4:	461a      	mov	r2, r3
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80110ea:	4b29      	ldr	r3, [pc, #164]	@ (8011190 <USBD_SetConfig+0x148>)
 80110ec:	781b      	ldrb	r3, [r3, #0]
 80110ee:	4619      	mov	r1, r3
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f7ff f983 	bl	80103fc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80110f6:	6878      	ldr	r0, [r7, #4]
 80110f8:	f000 f9f1 	bl	80114de <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80110fc:	e042      	b.n	8011184 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80110fe:	4b24      	ldr	r3, [pc, #144]	@ (8011190 <USBD_SetConfig+0x148>)
 8011100:	781b      	ldrb	r3, [r3, #0]
 8011102:	461a      	mov	r2, r3
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	685b      	ldr	r3, [r3, #4]
 8011108:	429a      	cmp	r2, r3
 801110a:	d02a      	beq.n	8011162 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	685b      	ldr	r3, [r3, #4]
 8011110:	b2db      	uxtb	r3, r3
 8011112:	4619      	mov	r1, r3
 8011114:	6878      	ldr	r0, [r7, #4]
 8011116:	f7ff f971 	bl	80103fc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801111a:	4b1d      	ldr	r3, [pc, #116]	@ (8011190 <USBD_SetConfig+0x148>)
 801111c:	781b      	ldrb	r3, [r3, #0]
 801111e:	461a      	mov	r2, r3
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011124:	4b1a      	ldr	r3, [pc, #104]	@ (8011190 <USBD_SetConfig+0x148>)
 8011126:	781b      	ldrb	r3, [r3, #0]
 8011128:	4619      	mov	r1, r3
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f7ff f94a 	bl	80103c4 <USBD_SetClassConfig>
 8011130:	4603      	mov	r3, r0
 8011132:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011134:	7bfb      	ldrb	r3, [r7, #15]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d00f      	beq.n	801115a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801113a:	6839      	ldr	r1, [r7, #0]
 801113c:	6878      	ldr	r0, [r7, #4]
 801113e:	f000 f903 	bl	8011348 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	b2db      	uxtb	r3, r3
 8011148:	4619      	mov	r1, r3
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f7ff f956 	bl	80103fc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	2202      	movs	r2, #2
 8011154:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011158:	e014      	b.n	8011184 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801115a:	6878      	ldr	r0, [r7, #4]
 801115c:	f000 f9bf 	bl	80114de <USBD_CtlSendStatus>
      break;
 8011160:	e010      	b.n	8011184 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f000 f9bb 	bl	80114de <USBD_CtlSendStatus>
      break;
 8011168:	e00c      	b.n	8011184 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801116a:	6839      	ldr	r1, [r7, #0]
 801116c:	6878      	ldr	r0, [r7, #4]
 801116e:	f000 f8eb 	bl	8011348 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011172:	4b07      	ldr	r3, [pc, #28]	@ (8011190 <USBD_SetConfig+0x148>)
 8011174:	781b      	ldrb	r3, [r3, #0]
 8011176:	4619      	mov	r1, r3
 8011178:	6878      	ldr	r0, [r7, #4]
 801117a:	f7ff f93f 	bl	80103fc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801117e:	2303      	movs	r3, #3
 8011180:	73fb      	strb	r3, [r7, #15]
      break;
 8011182:	bf00      	nop
  }

  return ret;
 8011184:	7bfb      	ldrb	r3, [r7, #15]
}
 8011186:	4618      	mov	r0, r3
 8011188:	3710      	adds	r7, #16
 801118a:	46bd      	mov	sp, r7
 801118c:	bd80      	pop	{r7, pc}
 801118e:	bf00      	nop
 8011190:	2000242d 	.word	0x2000242d

08011194 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	b082      	sub	sp, #8
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
 801119c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801119e:	683b      	ldr	r3, [r7, #0]
 80111a0:	88db      	ldrh	r3, [r3, #6]
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d004      	beq.n	80111b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80111a6:	6839      	ldr	r1, [r7, #0]
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f000 f8cd 	bl	8011348 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80111ae:	e023      	b.n	80111f8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111b6:	b2db      	uxtb	r3, r3
 80111b8:	2b02      	cmp	r3, #2
 80111ba:	dc02      	bgt.n	80111c2 <USBD_GetConfig+0x2e>
 80111bc:	2b00      	cmp	r3, #0
 80111be:	dc03      	bgt.n	80111c8 <USBD_GetConfig+0x34>
 80111c0:	e015      	b.n	80111ee <USBD_GetConfig+0x5a>
 80111c2:	2b03      	cmp	r3, #3
 80111c4:	d00b      	beq.n	80111de <USBD_GetConfig+0x4a>
 80111c6:	e012      	b.n	80111ee <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2200      	movs	r2, #0
 80111cc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	3308      	adds	r3, #8
 80111d2:	2201      	movs	r2, #1
 80111d4:	4619      	mov	r1, r3
 80111d6:	6878      	ldr	r0, [r7, #4]
 80111d8:	f000 f927 	bl	801142a <USBD_CtlSendData>
        break;
 80111dc:	e00c      	b.n	80111f8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	3304      	adds	r3, #4
 80111e2:	2201      	movs	r2, #1
 80111e4:	4619      	mov	r1, r3
 80111e6:	6878      	ldr	r0, [r7, #4]
 80111e8:	f000 f91f 	bl	801142a <USBD_CtlSendData>
        break;
 80111ec:	e004      	b.n	80111f8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80111ee:	6839      	ldr	r1, [r7, #0]
 80111f0:	6878      	ldr	r0, [r7, #4]
 80111f2:	f000 f8a9 	bl	8011348 <USBD_CtlError>
        break;
 80111f6:	bf00      	nop
}
 80111f8:	bf00      	nop
 80111fa:	3708      	adds	r7, #8
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd80      	pop	{r7, pc}

08011200 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b082      	sub	sp, #8
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]
 8011208:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011210:	b2db      	uxtb	r3, r3
 8011212:	3b01      	subs	r3, #1
 8011214:	2b02      	cmp	r3, #2
 8011216:	d81e      	bhi.n	8011256 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	88db      	ldrh	r3, [r3, #6]
 801121c:	2b02      	cmp	r3, #2
 801121e:	d004      	beq.n	801122a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011220:	6839      	ldr	r1, [r7, #0]
 8011222:	6878      	ldr	r0, [r7, #4]
 8011224:	f000 f890 	bl	8011348 <USBD_CtlError>
        break;
 8011228:	e01a      	b.n	8011260 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	2201      	movs	r2, #1
 801122e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011236:	2b00      	cmp	r3, #0
 8011238:	d005      	beq.n	8011246 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	f043 0202 	orr.w	r2, r3, #2
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	330c      	adds	r3, #12
 801124a:	2202      	movs	r2, #2
 801124c:	4619      	mov	r1, r3
 801124e:	6878      	ldr	r0, [r7, #4]
 8011250:	f000 f8eb 	bl	801142a <USBD_CtlSendData>
      break;
 8011254:	e004      	b.n	8011260 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011256:	6839      	ldr	r1, [r7, #0]
 8011258:	6878      	ldr	r0, [r7, #4]
 801125a:	f000 f875 	bl	8011348 <USBD_CtlError>
      break;
 801125e:	bf00      	nop
  }
}
 8011260:	bf00      	nop
 8011262:	3708      	adds	r7, #8
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}

08011268 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b082      	sub	sp, #8
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011272:	683b      	ldr	r3, [r7, #0]
 8011274:	885b      	ldrh	r3, [r3, #2]
 8011276:	2b01      	cmp	r3, #1
 8011278:	d106      	bne.n	8011288 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	2201      	movs	r2, #1
 801127e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011282:	6878      	ldr	r0, [r7, #4]
 8011284:	f000 f92b 	bl	80114de <USBD_CtlSendStatus>
  }
}
 8011288:	bf00      	nop
 801128a:	3708      	adds	r7, #8
 801128c:	46bd      	mov	sp, r7
 801128e:	bd80      	pop	{r7, pc}

08011290 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011290:	b580      	push	{r7, lr}
 8011292:	b082      	sub	sp, #8
 8011294:	af00      	add	r7, sp, #0
 8011296:	6078      	str	r0, [r7, #4]
 8011298:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112a0:	b2db      	uxtb	r3, r3
 80112a2:	3b01      	subs	r3, #1
 80112a4:	2b02      	cmp	r3, #2
 80112a6:	d80b      	bhi.n	80112c0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80112a8:	683b      	ldr	r3, [r7, #0]
 80112aa:	885b      	ldrh	r3, [r3, #2]
 80112ac:	2b01      	cmp	r3, #1
 80112ae:	d10c      	bne.n	80112ca <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f000 f910 	bl	80114de <USBD_CtlSendStatus>
      }
      break;
 80112be:	e004      	b.n	80112ca <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80112c0:	6839      	ldr	r1, [r7, #0]
 80112c2:	6878      	ldr	r0, [r7, #4]
 80112c4:	f000 f840 	bl	8011348 <USBD_CtlError>
      break;
 80112c8:	e000      	b.n	80112cc <USBD_ClrFeature+0x3c>
      break;
 80112ca:	bf00      	nop
  }
}
 80112cc:	bf00      	nop
 80112ce:	3708      	adds	r7, #8
 80112d0:	46bd      	mov	sp, r7
 80112d2:	bd80      	pop	{r7, pc}

080112d4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b084      	sub	sp, #16
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
 80112dc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80112de:	683b      	ldr	r3, [r7, #0]
 80112e0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	781a      	ldrb	r2, [r3, #0]
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	3301      	adds	r3, #1
 80112ee:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	781a      	ldrb	r2, [r3, #0]
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	3301      	adds	r3, #1
 80112fc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80112fe:	68f8      	ldr	r0, [r7, #12]
 8011300:	f7ff fa90 	bl	8010824 <SWAPBYTE>
 8011304:	4603      	mov	r3, r0
 8011306:	461a      	mov	r2, r3
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	3301      	adds	r3, #1
 8011310:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	3301      	adds	r3, #1
 8011316:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011318:	68f8      	ldr	r0, [r7, #12]
 801131a:	f7ff fa83 	bl	8010824 <SWAPBYTE>
 801131e:	4603      	mov	r3, r0
 8011320:	461a      	mov	r2, r3
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	3301      	adds	r3, #1
 801132a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	3301      	adds	r3, #1
 8011330:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011332:	68f8      	ldr	r0, [r7, #12]
 8011334:	f7ff fa76 	bl	8010824 <SWAPBYTE>
 8011338:	4603      	mov	r3, r0
 801133a:	461a      	mov	r2, r3
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	80da      	strh	r2, [r3, #6]
}
 8011340:	bf00      	nop
 8011342:	3710      	adds	r7, #16
 8011344:	46bd      	mov	sp, r7
 8011346:	bd80      	pop	{r7, pc}

08011348 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b082      	sub	sp, #8
 801134c:	af00      	add	r7, sp, #0
 801134e:	6078      	str	r0, [r7, #4]
 8011350:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011352:	2180      	movs	r1, #128	@ 0x80
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f000 fcf1 	bl	8011d3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801135a:	2100      	movs	r1, #0
 801135c:	6878      	ldr	r0, [r7, #4]
 801135e:	f000 fced 	bl	8011d3c <USBD_LL_StallEP>
}
 8011362:	bf00      	nop
 8011364:	3708      	adds	r7, #8
 8011366:	46bd      	mov	sp, r7
 8011368:	bd80      	pop	{r7, pc}

0801136a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801136a:	b580      	push	{r7, lr}
 801136c:	b086      	sub	sp, #24
 801136e:	af00      	add	r7, sp, #0
 8011370:	60f8      	str	r0, [r7, #12]
 8011372:	60b9      	str	r1, [r7, #8]
 8011374:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011376:	2300      	movs	r3, #0
 8011378:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d036      	beq.n	80113ee <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8011384:	6938      	ldr	r0, [r7, #16]
 8011386:	f000 f836 	bl	80113f6 <USBD_GetLen>
 801138a:	4603      	mov	r3, r0
 801138c:	3301      	adds	r3, #1
 801138e:	b29b      	uxth	r3, r3
 8011390:	005b      	lsls	r3, r3, #1
 8011392:	b29a      	uxth	r2, r3
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011398:	7dfb      	ldrb	r3, [r7, #23]
 801139a:	68ba      	ldr	r2, [r7, #8]
 801139c:	4413      	add	r3, r2
 801139e:	687a      	ldr	r2, [r7, #4]
 80113a0:	7812      	ldrb	r2, [r2, #0]
 80113a2:	701a      	strb	r2, [r3, #0]
  idx++;
 80113a4:	7dfb      	ldrb	r3, [r7, #23]
 80113a6:	3301      	adds	r3, #1
 80113a8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80113aa:	7dfb      	ldrb	r3, [r7, #23]
 80113ac:	68ba      	ldr	r2, [r7, #8]
 80113ae:	4413      	add	r3, r2
 80113b0:	2203      	movs	r2, #3
 80113b2:	701a      	strb	r2, [r3, #0]
  idx++;
 80113b4:	7dfb      	ldrb	r3, [r7, #23]
 80113b6:	3301      	adds	r3, #1
 80113b8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80113ba:	e013      	b.n	80113e4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80113bc:	7dfb      	ldrb	r3, [r7, #23]
 80113be:	68ba      	ldr	r2, [r7, #8]
 80113c0:	4413      	add	r3, r2
 80113c2:	693a      	ldr	r2, [r7, #16]
 80113c4:	7812      	ldrb	r2, [r2, #0]
 80113c6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80113c8:	693b      	ldr	r3, [r7, #16]
 80113ca:	3301      	adds	r3, #1
 80113cc:	613b      	str	r3, [r7, #16]
    idx++;
 80113ce:	7dfb      	ldrb	r3, [r7, #23]
 80113d0:	3301      	adds	r3, #1
 80113d2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80113d4:	7dfb      	ldrb	r3, [r7, #23]
 80113d6:	68ba      	ldr	r2, [r7, #8]
 80113d8:	4413      	add	r3, r2
 80113da:	2200      	movs	r2, #0
 80113dc:	701a      	strb	r2, [r3, #0]
    idx++;
 80113de:	7dfb      	ldrb	r3, [r7, #23]
 80113e0:	3301      	adds	r3, #1
 80113e2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	781b      	ldrb	r3, [r3, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d1e7      	bne.n	80113bc <USBD_GetString+0x52>
 80113ec:	e000      	b.n	80113f0 <USBD_GetString+0x86>
    return;
 80113ee:	bf00      	nop
  }
}
 80113f0:	3718      	adds	r7, #24
 80113f2:	46bd      	mov	sp, r7
 80113f4:	bd80      	pop	{r7, pc}

080113f6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80113f6:	b480      	push	{r7}
 80113f8:	b085      	sub	sp, #20
 80113fa:	af00      	add	r7, sp, #0
 80113fc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80113fe:	2300      	movs	r3, #0
 8011400:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011406:	e005      	b.n	8011414 <USBD_GetLen+0x1e>
  {
    len++;
 8011408:	7bfb      	ldrb	r3, [r7, #15]
 801140a:	3301      	adds	r3, #1
 801140c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801140e:	68bb      	ldr	r3, [r7, #8]
 8011410:	3301      	adds	r3, #1
 8011412:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	781b      	ldrb	r3, [r3, #0]
 8011418:	2b00      	cmp	r3, #0
 801141a:	d1f5      	bne.n	8011408 <USBD_GetLen+0x12>
  }

  return len;
 801141c:	7bfb      	ldrb	r3, [r7, #15]
}
 801141e:	4618      	mov	r0, r3
 8011420:	3714      	adds	r7, #20
 8011422:	46bd      	mov	sp, r7
 8011424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011428:	4770      	bx	lr

0801142a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801142a:	b580      	push	{r7, lr}
 801142c:	b084      	sub	sp, #16
 801142e:	af00      	add	r7, sp, #0
 8011430:	60f8      	str	r0, [r7, #12]
 8011432:	60b9      	str	r1, [r7, #8]
 8011434:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	2202      	movs	r2, #2
 801143a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	687a      	ldr	r2, [r7, #4]
 8011442:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	687a      	ldr	r2, [r7, #4]
 8011448:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	68ba      	ldr	r2, [r7, #8]
 801144e:	2100      	movs	r1, #0
 8011450:	68f8      	ldr	r0, [r7, #12]
 8011452:	f000 fcfc 	bl	8011e4e <USBD_LL_Transmit>

  return USBD_OK;
 8011456:	2300      	movs	r3, #0
}
 8011458:	4618      	mov	r0, r3
 801145a:	3710      	adds	r7, #16
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}

08011460 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b084      	sub	sp, #16
 8011464:	af00      	add	r7, sp, #0
 8011466:	60f8      	str	r0, [r7, #12]
 8011468:	60b9      	str	r1, [r7, #8]
 801146a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	68ba      	ldr	r2, [r7, #8]
 8011470:	2100      	movs	r1, #0
 8011472:	68f8      	ldr	r0, [r7, #12]
 8011474:	f000 fceb 	bl	8011e4e <USBD_LL_Transmit>

  return USBD_OK;
 8011478:	2300      	movs	r3, #0
}
 801147a:	4618      	mov	r0, r3
 801147c:	3710      	adds	r7, #16
 801147e:	46bd      	mov	sp, r7
 8011480:	bd80      	pop	{r7, pc}

08011482 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011482:	b580      	push	{r7, lr}
 8011484:	b084      	sub	sp, #16
 8011486:	af00      	add	r7, sp, #0
 8011488:	60f8      	str	r0, [r7, #12]
 801148a:	60b9      	str	r1, [r7, #8]
 801148c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	2203      	movs	r2, #3
 8011492:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	687a      	ldr	r2, [r7, #4]
 801149a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	687a      	ldr	r2, [r7, #4]
 80114a2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	68ba      	ldr	r2, [r7, #8]
 80114aa:	2100      	movs	r1, #0
 80114ac:	68f8      	ldr	r0, [r7, #12]
 80114ae:	f000 fcef 	bl	8011e90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80114b2:	2300      	movs	r3, #0
}
 80114b4:	4618      	mov	r0, r3
 80114b6:	3710      	adds	r7, #16
 80114b8:	46bd      	mov	sp, r7
 80114ba:	bd80      	pop	{r7, pc}

080114bc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b084      	sub	sp, #16
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	60f8      	str	r0, [r7, #12]
 80114c4:	60b9      	str	r1, [r7, #8]
 80114c6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	68ba      	ldr	r2, [r7, #8]
 80114cc:	2100      	movs	r1, #0
 80114ce:	68f8      	ldr	r0, [r7, #12]
 80114d0:	f000 fcde 	bl	8011e90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80114d4:	2300      	movs	r3, #0
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3710      	adds	r7, #16
 80114da:	46bd      	mov	sp, r7
 80114dc:	bd80      	pop	{r7, pc}

080114de <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80114de:	b580      	push	{r7, lr}
 80114e0:	b082      	sub	sp, #8
 80114e2:	af00      	add	r7, sp, #0
 80114e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	2204      	movs	r2, #4
 80114ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80114ee:	2300      	movs	r3, #0
 80114f0:	2200      	movs	r2, #0
 80114f2:	2100      	movs	r1, #0
 80114f4:	6878      	ldr	r0, [r7, #4]
 80114f6:	f000 fcaa 	bl	8011e4e <USBD_LL_Transmit>

  return USBD_OK;
 80114fa:	2300      	movs	r3, #0
}
 80114fc:	4618      	mov	r0, r3
 80114fe:	3708      	adds	r7, #8
 8011500:	46bd      	mov	sp, r7
 8011502:	bd80      	pop	{r7, pc}

08011504 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b082      	sub	sp, #8
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	2205      	movs	r2, #5
 8011510:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011514:	2300      	movs	r3, #0
 8011516:	2200      	movs	r2, #0
 8011518:	2100      	movs	r1, #0
 801151a:	6878      	ldr	r0, [r7, #4]
 801151c:	f000 fcb8 	bl	8011e90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011520:	2300      	movs	r3, #0
}
 8011522:	4618      	mov	r0, r3
 8011524:	3708      	adds	r7, #8
 8011526:	46bd      	mov	sp, r7
 8011528:	bd80      	pop	{r7, pc}
	...

0801152c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801152c:	b480      	push	{r7}
 801152e:	b087      	sub	sp, #28
 8011530:	af00      	add	r7, sp, #0
 8011532:	60f8      	str	r0, [r7, #12]
 8011534:	60b9      	str	r1, [r7, #8]
 8011536:	4613      	mov	r3, r2
 8011538:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801153a:	2301      	movs	r3, #1
 801153c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801153e:	2300      	movs	r3, #0
 8011540:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011542:	4b1f      	ldr	r3, [pc, #124]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 8011544:	7a5b      	ldrb	r3, [r3, #9]
 8011546:	b2db      	uxtb	r3, r3
 8011548:	2b00      	cmp	r3, #0
 801154a:	d131      	bne.n	80115b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801154c:	4b1c      	ldr	r3, [pc, #112]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 801154e:	7a5b      	ldrb	r3, [r3, #9]
 8011550:	b2db      	uxtb	r3, r3
 8011552:	461a      	mov	r2, r3
 8011554:	4b1a      	ldr	r3, [pc, #104]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 8011556:	2100      	movs	r1, #0
 8011558:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801155a:	4b19      	ldr	r3, [pc, #100]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 801155c:	7a5b      	ldrb	r3, [r3, #9]
 801155e:	b2db      	uxtb	r3, r3
 8011560:	4a17      	ldr	r2, [pc, #92]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 8011562:	009b      	lsls	r3, r3, #2
 8011564:	4413      	add	r3, r2
 8011566:	68fa      	ldr	r2, [r7, #12]
 8011568:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801156a:	4b15      	ldr	r3, [pc, #84]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 801156c:	7a5b      	ldrb	r3, [r3, #9]
 801156e:	b2db      	uxtb	r3, r3
 8011570:	461a      	mov	r2, r3
 8011572:	4b13      	ldr	r3, [pc, #76]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 8011574:	4413      	add	r3, r2
 8011576:	79fa      	ldrb	r2, [r7, #7]
 8011578:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801157a:	4b11      	ldr	r3, [pc, #68]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 801157c:	7a5b      	ldrb	r3, [r3, #9]
 801157e:	b2db      	uxtb	r3, r3
 8011580:	1c5a      	adds	r2, r3, #1
 8011582:	b2d1      	uxtb	r1, r2
 8011584:	4a0e      	ldr	r2, [pc, #56]	@ (80115c0 <FATFS_LinkDriverEx+0x94>)
 8011586:	7251      	strb	r1, [r2, #9]
 8011588:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801158a:	7dbb      	ldrb	r3, [r7, #22]
 801158c:	3330      	adds	r3, #48	@ 0x30
 801158e:	b2da      	uxtb	r2, r3
 8011590:	68bb      	ldr	r3, [r7, #8]
 8011592:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011594:	68bb      	ldr	r3, [r7, #8]
 8011596:	3301      	adds	r3, #1
 8011598:	223a      	movs	r2, #58	@ 0x3a
 801159a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	3302      	adds	r3, #2
 80115a0:	222f      	movs	r2, #47	@ 0x2f
 80115a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80115a4:	68bb      	ldr	r3, [r7, #8]
 80115a6:	3303      	adds	r3, #3
 80115a8:	2200      	movs	r2, #0
 80115aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80115ac:	2300      	movs	r3, #0
 80115ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80115b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	371c      	adds	r7, #28
 80115b6:	46bd      	mov	sp, r7
 80115b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115bc:	4770      	bx	lr
 80115be:	bf00      	nop
 80115c0:	20002430 	.word	0x20002430

080115c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b082      	sub	sp, #8
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	6078      	str	r0, [r7, #4]
 80115cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80115ce:	2200      	movs	r2, #0
 80115d0:	6839      	ldr	r1, [r7, #0]
 80115d2:	6878      	ldr	r0, [r7, #4]
 80115d4:	f7ff ffaa 	bl	801152c <FATFS_LinkDriverEx>
 80115d8:	4603      	mov	r3, r0
}
 80115da:	4618      	mov	r0, r3
 80115dc:	3708      	adds	r7, #8
 80115de:	46bd      	mov	sp, r7
 80115e0:	bd80      	pop	{r7, pc}
	...

080115e4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80115e8:	2200      	movs	r2, #0
 80115ea:	4912      	ldr	r1, [pc, #72]	@ (8011634 <MX_USB_Device_Init+0x50>)
 80115ec:	4812      	ldr	r0, [pc, #72]	@ (8011638 <MX_USB_Device_Init+0x54>)
 80115ee:	f7fe fe7b 	bl	80102e8 <USBD_Init>
 80115f2:	4603      	mov	r3, r0
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d001      	beq.n	80115fc <MX_USB_Device_Init+0x18>
    Error_Handler();
 80115f8:	f7f2 f8da 	bl	80037b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80115fc:	490f      	ldr	r1, [pc, #60]	@ (801163c <MX_USB_Device_Init+0x58>)
 80115fe:	480e      	ldr	r0, [pc, #56]	@ (8011638 <MX_USB_Device_Init+0x54>)
 8011600:	f7fe fea2 	bl	8010348 <USBD_RegisterClass>
 8011604:	4603      	mov	r3, r0
 8011606:	2b00      	cmp	r3, #0
 8011608:	d001      	beq.n	801160e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801160a:	f7f2 f8d1 	bl	80037b0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801160e:	490c      	ldr	r1, [pc, #48]	@ (8011640 <MX_USB_Device_Init+0x5c>)
 8011610:	4809      	ldr	r0, [pc, #36]	@ (8011638 <MX_USB_Device_Init+0x54>)
 8011612:	f7fe fdc3 	bl	801019c <USBD_CDC_RegisterInterface>
 8011616:	4603      	mov	r3, r0
 8011618:	2b00      	cmp	r3, #0
 801161a:	d001      	beq.n	8011620 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801161c:	f7f2 f8c8 	bl	80037b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011620:	4805      	ldr	r0, [pc, #20]	@ (8011638 <MX_USB_Device_Init+0x54>)
 8011622:	f7fe feb8 	bl	8010396 <USBD_Start>
 8011626:	4603      	mov	r3, r0
 8011628:	2b00      	cmp	r3, #0
 801162a:	d001      	beq.n	8011630 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801162c:	f7f2 f8c0 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011630:	bf00      	nop
 8011632:	bd80      	pop	{r7, pc}
 8011634:	2000014c 	.word	0x2000014c
 8011638:	2000243c 	.word	0x2000243c
 801163c:	20000034 	.word	0x20000034
 8011640:	20000138 	.word	0x20000138

08011644 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011648:	2200      	movs	r2, #0
 801164a:	4905      	ldr	r1, [pc, #20]	@ (8011660 <CDC_Init_FS+0x1c>)
 801164c:	4805      	ldr	r0, [pc, #20]	@ (8011664 <CDC_Init_FS+0x20>)
 801164e:	f7fe fdba 	bl	80101c6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011652:	4905      	ldr	r1, [pc, #20]	@ (8011668 <CDC_Init_FS+0x24>)
 8011654:	4803      	ldr	r0, [pc, #12]	@ (8011664 <CDC_Init_FS+0x20>)
 8011656:	f7fe fdd4 	bl	8010202 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801165a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801165c:	4618      	mov	r0, r3
 801165e:	bd80      	pop	{r7, pc}
 8011660:	20002b0c 	.word	0x20002b0c
 8011664:	2000243c 	.word	0x2000243c
 8011668:	2000270c 	.word	0x2000270c

0801166c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801166c:	b480      	push	{r7}
 801166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011670:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011672:	4618      	mov	r0, r3
 8011674:	46bd      	mov	sp, r7
 8011676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167a:	4770      	bx	lr

0801167c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801167c:	b480      	push	{r7}
 801167e:	b083      	sub	sp, #12
 8011680:	af00      	add	r7, sp, #0
 8011682:	4603      	mov	r3, r0
 8011684:	6039      	str	r1, [r7, #0]
 8011686:	71fb      	strb	r3, [r7, #7]
 8011688:	4613      	mov	r3, r2
 801168a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801168c:	79fb      	ldrb	r3, [r7, #7]
 801168e:	2b23      	cmp	r3, #35	@ 0x23
 8011690:	d84a      	bhi.n	8011728 <CDC_Control_FS+0xac>
 8011692:	a201      	add	r2, pc, #4	@ (adr r2, 8011698 <CDC_Control_FS+0x1c>)
 8011694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011698:	08011729 	.word	0x08011729
 801169c:	08011729 	.word	0x08011729
 80116a0:	08011729 	.word	0x08011729
 80116a4:	08011729 	.word	0x08011729
 80116a8:	08011729 	.word	0x08011729
 80116ac:	08011729 	.word	0x08011729
 80116b0:	08011729 	.word	0x08011729
 80116b4:	08011729 	.word	0x08011729
 80116b8:	08011729 	.word	0x08011729
 80116bc:	08011729 	.word	0x08011729
 80116c0:	08011729 	.word	0x08011729
 80116c4:	08011729 	.word	0x08011729
 80116c8:	08011729 	.word	0x08011729
 80116cc:	08011729 	.word	0x08011729
 80116d0:	08011729 	.word	0x08011729
 80116d4:	08011729 	.word	0x08011729
 80116d8:	08011729 	.word	0x08011729
 80116dc:	08011729 	.word	0x08011729
 80116e0:	08011729 	.word	0x08011729
 80116e4:	08011729 	.word	0x08011729
 80116e8:	08011729 	.word	0x08011729
 80116ec:	08011729 	.word	0x08011729
 80116f0:	08011729 	.word	0x08011729
 80116f4:	08011729 	.word	0x08011729
 80116f8:	08011729 	.word	0x08011729
 80116fc:	08011729 	.word	0x08011729
 8011700:	08011729 	.word	0x08011729
 8011704:	08011729 	.word	0x08011729
 8011708:	08011729 	.word	0x08011729
 801170c:	08011729 	.word	0x08011729
 8011710:	08011729 	.word	0x08011729
 8011714:	08011729 	.word	0x08011729
 8011718:	08011729 	.word	0x08011729
 801171c:	08011729 	.word	0x08011729
 8011720:	08011729 	.word	0x08011729
 8011724:	08011729 	.word	0x08011729
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011728:	bf00      	nop
  }

  return (USBD_OK);
 801172a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801172c:	4618      	mov	r0, r3
 801172e:	370c      	adds	r7, #12
 8011730:	46bd      	mov	sp, r7
 8011732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011736:	4770      	bx	lr

08011738 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b082      	sub	sp, #8
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011742:	6879      	ldr	r1, [r7, #4]
 8011744:	4805      	ldr	r0, [pc, #20]	@ (801175c <CDC_Receive_FS+0x24>)
 8011746:	f7fe fd5c 	bl	8010202 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801174a:	4804      	ldr	r0, [pc, #16]	@ (801175c <CDC_Receive_FS+0x24>)
 801174c:	f7fe fda2 	bl	8010294 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011750:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011752:	4618      	mov	r0, r3
 8011754:	3708      	adds	r7, #8
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	2000243c 	.word	0x2000243c

08011760 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b084      	sub	sp, #16
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
 8011768:	460b      	mov	r3, r1
 801176a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801176c:	2300      	movs	r3, #0
 801176e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011770:	4b0d      	ldr	r3, [pc, #52]	@ (80117a8 <CDC_Transmit_FS+0x48>)
 8011772:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011776:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801177e:	2b00      	cmp	r3, #0
 8011780:	d001      	beq.n	8011786 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011782:	2301      	movs	r3, #1
 8011784:	e00b      	b.n	801179e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011786:	887b      	ldrh	r3, [r7, #2]
 8011788:	461a      	mov	r2, r3
 801178a:	6879      	ldr	r1, [r7, #4]
 801178c:	4806      	ldr	r0, [pc, #24]	@ (80117a8 <CDC_Transmit_FS+0x48>)
 801178e:	f7fe fd1a 	bl	80101c6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011792:	4805      	ldr	r0, [pc, #20]	@ (80117a8 <CDC_Transmit_FS+0x48>)
 8011794:	f7fe fd4e 	bl	8010234 <USBD_CDC_TransmitPacket>
 8011798:	4603      	mov	r3, r0
 801179a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801179c:	7bfb      	ldrb	r3, [r7, #15]
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3710      	adds	r7, #16
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bd80      	pop	{r7, pc}
 80117a6:	bf00      	nop
 80117a8:	2000243c 	.word	0x2000243c

080117ac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80117ac:	b480      	push	{r7}
 80117ae:	b087      	sub	sp, #28
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	60f8      	str	r0, [r7, #12]
 80117b4:	60b9      	str	r1, [r7, #8]
 80117b6:	4613      	mov	r3, r2
 80117b8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80117ba:	2300      	movs	r3, #0
 80117bc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80117be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80117c2:	4618      	mov	r0, r3
 80117c4:	371c      	adds	r7, #28
 80117c6:	46bd      	mov	sp, r7
 80117c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117cc:	4770      	bx	lr
	...

080117d0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117d0:	b480      	push	{r7}
 80117d2:	b083      	sub	sp, #12
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	4603      	mov	r3, r0
 80117d8:	6039      	str	r1, [r7, #0]
 80117da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	2212      	movs	r2, #18
 80117e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80117e2:	4b03      	ldr	r3, [pc, #12]	@ (80117f0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80117e4:	4618      	mov	r0, r3
 80117e6:	370c      	adds	r7, #12
 80117e8:	46bd      	mov	sp, r7
 80117ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ee:	4770      	bx	lr
 80117f0:	2000016c 	.word	0x2000016c

080117f4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b083      	sub	sp, #12
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	4603      	mov	r3, r0
 80117fc:	6039      	str	r1, [r7, #0]
 80117fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011800:	683b      	ldr	r3, [r7, #0]
 8011802:	2204      	movs	r2, #4
 8011804:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011806:	4b03      	ldr	r3, [pc, #12]	@ (8011814 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8011808:	4618      	mov	r0, r3
 801180a:	370c      	adds	r7, #12
 801180c:	46bd      	mov	sp, r7
 801180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011812:	4770      	bx	lr
 8011814:	20000180 	.word	0x20000180

08011818 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b082      	sub	sp, #8
 801181c:	af00      	add	r7, sp, #0
 801181e:	4603      	mov	r3, r0
 8011820:	6039      	str	r1, [r7, #0]
 8011822:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011824:	79fb      	ldrb	r3, [r7, #7]
 8011826:	2b00      	cmp	r3, #0
 8011828:	d105      	bne.n	8011836 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801182a:	683a      	ldr	r2, [r7, #0]
 801182c:	4907      	ldr	r1, [pc, #28]	@ (801184c <USBD_CDC_ProductStrDescriptor+0x34>)
 801182e:	4808      	ldr	r0, [pc, #32]	@ (8011850 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011830:	f7ff fd9b 	bl	801136a <USBD_GetString>
 8011834:	e004      	b.n	8011840 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011836:	683a      	ldr	r2, [r7, #0]
 8011838:	4904      	ldr	r1, [pc, #16]	@ (801184c <USBD_CDC_ProductStrDescriptor+0x34>)
 801183a:	4805      	ldr	r0, [pc, #20]	@ (8011850 <USBD_CDC_ProductStrDescriptor+0x38>)
 801183c:	f7ff fd95 	bl	801136a <USBD_GetString>
  }
  return USBD_StrDesc;
 8011840:	4b02      	ldr	r3, [pc, #8]	@ (801184c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8011842:	4618      	mov	r0, r3
 8011844:	3708      	adds	r7, #8
 8011846:	46bd      	mov	sp, r7
 8011848:	bd80      	pop	{r7, pc}
 801184a:	bf00      	nop
 801184c:	20002f0c 	.word	0x20002f0c
 8011850:	08014ecc 	.word	0x08014ecc

08011854 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b082      	sub	sp, #8
 8011858:	af00      	add	r7, sp, #0
 801185a:	4603      	mov	r3, r0
 801185c:	6039      	str	r1, [r7, #0]
 801185e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011860:	683a      	ldr	r2, [r7, #0]
 8011862:	4904      	ldr	r1, [pc, #16]	@ (8011874 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8011864:	4804      	ldr	r0, [pc, #16]	@ (8011878 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8011866:	f7ff fd80 	bl	801136a <USBD_GetString>
  return USBD_StrDesc;
 801186a:	4b02      	ldr	r3, [pc, #8]	@ (8011874 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 801186c:	4618      	mov	r0, r3
 801186e:	3708      	adds	r7, #8
 8011870:	46bd      	mov	sp, r7
 8011872:	bd80      	pop	{r7, pc}
 8011874:	20002f0c 	.word	0x20002f0c
 8011878:	08014ee4 	.word	0x08014ee4

0801187c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b082      	sub	sp, #8
 8011880:	af00      	add	r7, sp, #0
 8011882:	4603      	mov	r3, r0
 8011884:	6039      	str	r1, [r7, #0]
 8011886:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	221a      	movs	r2, #26
 801188c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801188e:	f000 f843 	bl	8011918 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8011892:	4b02      	ldr	r3, [pc, #8]	@ (801189c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8011894:	4618      	mov	r0, r3
 8011896:	3708      	adds	r7, #8
 8011898:	46bd      	mov	sp, r7
 801189a:	bd80      	pop	{r7, pc}
 801189c:	20000184 	.word	0x20000184

080118a0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b082      	sub	sp, #8
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	4603      	mov	r3, r0
 80118a8:	6039      	str	r1, [r7, #0]
 80118aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80118ac:	79fb      	ldrb	r3, [r7, #7]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d105      	bne.n	80118be <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80118b2:	683a      	ldr	r2, [r7, #0]
 80118b4:	4907      	ldr	r1, [pc, #28]	@ (80118d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80118b6:	4808      	ldr	r0, [pc, #32]	@ (80118d8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80118b8:	f7ff fd57 	bl	801136a <USBD_GetString>
 80118bc:	e004      	b.n	80118c8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80118be:	683a      	ldr	r2, [r7, #0]
 80118c0:	4904      	ldr	r1, [pc, #16]	@ (80118d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80118c2:	4805      	ldr	r0, [pc, #20]	@ (80118d8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80118c4:	f7ff fd51 	bl	801136a <USBD_GetString>
  }
  return USBD_StrDesc;
 80118c8:	4b02      	ldr	r3, [pc, #8]	@ (80118d4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3708      	adds	r7, #8
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bd80      	pop	{r7, pc}
 80118d2:	bf00      	nop
 80118d4:	20002f0c 	.word	0x20002f0c
 80118d8:	08014ef8 	.word	0x08014ef8

080118dc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118dc:	b580      	push	{r7, lr}
 80118de:	b082      	sub	sp, #8
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	4603      	mov	r3, r0
 80118e4:	6039      	str	r1, [r7, #0]
 80118e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80118e8:	79fb      	ldrb	r3, [r7, #7]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d105      	bne.n	80118fa <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80118ee:	683a      	ldr	r2, [r7, #0]
 80118f0:	4907      	ldr	r1, [pc, #28]	@ (8011910 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80118f2:	4808      	ldr	r0, [pc, #32]	@ (8011914 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80118f4:	f7ff fd39 	bl	801136a <USBD_GetString>
 80118f8:	e004      	b.n	8011904 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80118fa:	683a      	ldr	r2, [r7, #0]
 80118fc:	4904      	ldr	r1, [pc, #16]	@ (8011910 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80118fe:	4805      	ldr	r0, [pc, #20]	@ (8011914 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011900:	f7ff fd33 	bl	801136a <USBD_GetString>
  }
  return USBD_StrDesc;
 8011904:	4b02      	ldr	r3, [pc, #8]	@ (8011910 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8011906:	4618      	mov	r0, r3
 8011908:	3708      	adds	r7, #8
 801190a:	46bd      	mov	sp, r7
 801190c:	bd80      	pop	{r7, pc}
 801190e:	bf00      	nop
 8011910:	20002f0c 	.word	0x20002f0c
 8011914:	08014f04 	.word	0x08014f04

08011918 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b084      	sub	sp, #16
 801191c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801191e:	4b0f      	ldr	r3, [pc, #60]	@ (801195c <Get_SerialNum+0x44>)
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011924:	4b0e      	ldr	r3, [pc, #56]	@ (8011960 <Get_SerialNum+0x48>)
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801192a:	4b0e      	ldr	r3, [pc, #56]	@ (8011964 <Get_SerialNum+0x4c>)
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011930:	68fa      	ldr	r2, [r7, #12]
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	4413      	add	r3, r2
 8011936:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d009      	beq.n	8011952 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801193e:	2208      	movs	r2, #8
 8011940:	4909      	ldr	r1, [pc, #36]	@ (8011968 <Get_SerialNum+0x50>)
 8011942:	68f8      	ldr	r0, [r7, #12]
 8011944:	f000 f814 	bl	8011970 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011948:	2204      	movs	r2, #4
 801194a:	4908      	ldr	r1, [pc, #32]	@ (801196c <Get_SerialNum+0x54>)
 801194c:	68b8      	ldr	r0, [r7, #8]
 801194e:	f000 f80f 	bl	8011970 <IntToUnicode>
  }
}
 8011952:	bf00      	nop
 8011954:	3710      	adds	r7, #16
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	1fff7590 	.word	0x1fff7590
 8011960:	1fff7594 	.word	0x1fff7594
 8011964:	1fff7598 	.word	0x1fff7598
 8011968:	20000186 	.word	0x20000186
 801196c:	20000196 	.word	0x20000196

08011970 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011970:	b480      	push	{r7}
 8011972:	b087      	sub	sp, #28
 8011974:	af00      	add	r7, sp, #0
 8011976:	60f8      	str	r0, [r7, #12]
 8011978:	60b9      	str	r1, [r7, #8]
 801197a:	4613      	mov	r3, r2
 801197c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801197e:	2300      	movs	r3, #0
 8011980:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011982:	2300      	movs	r3, #0
 8011984:	75fb      	strb	r3, [r7, #23]
 8011986:	e027      	b.n	80119d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	0f1b      	lsrs	r3, r3, #28
 801198c:	2b09      	cmp	r3, #9
 801198e:	d80b      	bhi.n	80119a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	0f1b      	lsrs	r3, r3, #28
 8011994:	b2da      	uxtb	r2, r3
 8011996:	7dfb      	ldrb	r3, [r7, #23]
 8011998:	005b      	lsls	r3, r3, #1
 801199a:	4619      	mov	r1, r3
 801199c:	68bb      	ldr	r3, [r7, #8]
 801199e:	440b      	add	r3, r1
 80119a0:	3230      	adds	r2, #48	@ 0x30
 80119a2:	b2d2      	uxtb	r2, r2
 80119a4:	701a      	strb	r2, [r3, #0]
 80119a6:	e00a      	b.n	80119be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	0f1b      	lsrs	r3, r3, #28
 80119ac:	b2da      	uxtb	r2, r3
 80119ae:	7dfb      	ldrb	r3, [r7, #23]
 80119b0:	005b      	lsls	r3, r3, #1
 80119b2:	4619      	mov	r1, r3
 80119b4:	68bb      	ldr	r3, [r7, #8]
 80119b6:	440b      	add	r3, r1
 80119b8:	3237      	adds	r2, #55	@ 0x37
 80119ba:	b2d2      	uxtb	r2, r2
 80119bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	011b      	lsls	r3, r3, #4
 80119c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80119c4:	7dfb      	ldrb	r3, [r7, #23]
 80119c6:	005b      	lsls	r3, r3, #1
 80119c8:	3301      	adds	r3, #1
 80119ca:	68ba      	ldr	r2, [r7, #8]
 80119cc:	4413      	add	r3, r2
 80119ce:	2200      	movs	r2, #0
 80119d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80119d2:	7dfb      	ldrb	r3, [r7, #23]
 80119d4:	3301      	adds	r3, #1
 80119d6:	75fb      	strb	r3, [r7, #23]
 80119d8:	7dfa      	ldrb	r2, [r7, #23]
 80119da:	79fb      	ldrb	r3, [r7, #7]
 80119dc:	429a      	cmp	r2, r3
 80119de:	d3d3      	bcc.n	8011988 <IntToUnicode+0x18>
  }
}
 80119e0:	bf00      	nop
 80119e2:	bf00      	nop
 80119e4:	371c      	adds	r7, #28
 80119e6:	46bd      	mov	sp, r7
 80119e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ec:	4770      	bx	lr
	...

080119f0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b094      	sub	sp, #80	@ 0x50
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80119f8:	f107 030c 	add.w	r3, r7, #12
 80119fc:	2244      	movs	r2, #68	@ 0x44
 80119fe:	2100      	movs	r1, #0
 8011a00:	4618      	mov	r0, r3
 8011a02:	f001 f8c6 	bl	8012b92 <memset>
  if(pcdHandle->Instance==USB)
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	4a15      	ldr	r2, [pc, #84]	@ (8011a60 <HAL_PCD_MspInit+0x70>)
 8011a0c:	4293      	cmp	r3, r2
 8011a0e:	d123      	bne.n	8011a58 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011a10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011a14:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011a16:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011a1a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8011a1c:	f107 030c 	add.w	r3, r7, #12
 8011a20:	4618      	mov	r0, r3
 8011a22:	f7fa fa8b 	bl	800bf3c <HAL_RCCEx_PeriphCLKConfig>
 8011a26:	4603      	mov	r3, r0
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d001      	beq.n	8011a30 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8011a2c:	f7f1 fec0 	bl	80037b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011a30:	4b0c      	ldr	r3, [pc, #48]	@ (8011a64 <HAL_PCD_MspInit+0x74>)
 8011a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a34:	4a0b      	ldr	r2, [pc, #44]	@ (8011a64 <HAL_PCD_MspInit+0x74>)
 8011a36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011a3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8011a3c:	4b09      	ldr	r3, [pc, #36]	@ (8011a64 <HAL_PCD_MspInit+0x74>)
 8011a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011a44:	60bb      	str	r3, [r7, #8]
 8011a46:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011a48:	2200      	movs	r2, #0
 8011a4a:	2100      	movs	r1, #0
 8011a4c:	2014      	movs	r0, #20
 8011a4e:	f7f6 f8b4 	bl	8007bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011a52:	2014      	movs	r0, #20
 8011a54:	f7f6 f8cb 	bl	8007bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011a58:	bf00      	nop
 8011a5a:	3750      	adds	r7, #80	@ 0x50
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}
 8011a60:	40005c00 	.word	0x40005c00
 8011a64:	40021000 	.word	0x40021000

08011a68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8011a7c:	4619      	mov	r1, r3
 8011a7e:	4610      	mov	r0, r2
 8011a80:	f7fe fcd4 	bl	801042c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8011a84:	bf00      	nop
 8011a86:	3708      	adds	r7, #8
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b082      	sub	sp, #8
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	460b      	mov	r3, r1
 8011a96:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011a9e:	78fa      	ldrb	r2, [r7, #3]
 8011aa0:	6879      	ldr	r1, [r7, #4]
 8011aa2:	4613      	mov	r3, r2
 8011aa4:	009b      	lsls	r3, r3, #2
 8011aa6:	4413      	add	r3, r2
 8011aa8:	00db      	lsls	r3, r3, #3
 8011aaa:	440b      	add	r3, r1
 8011aac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011ab0:	681a      	ldr	r2, [r3, #0]
 8011ab2:	78fb      	ldrb	r3, [r7, #3]
 8011ab4:	4619      	mov	r1, r3
 8011ab6:	f7fe fd0e 	bl	80104d6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8011aba:	bf00      	nop
 8011abc:	3708      	adds	r7, #8
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	bd80      	pop	{r7, pc}

08011ac2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ac2:	b580      	push	{r7, lr}
 8011ac4:	b082      	sub	sp, #8
 8011ac6:	af00      	add	r7, sp, #0
 8011ac8:	6078      	str	r0, [r7, #4]
 8011aca:	460b      	mov	r3, r1
 8011acc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011ad4:	78fa      	ldrb	r2, [r7, #3]
 8011ad6:	6879      	ldr	r1, [r7, #4]
 8011ad8:	4613      	mov	r3, r2
 8011ada:	009b      	lsls	r3, r3, #2
 8011adc:	4413      	add	r3, r2
 8011ade:	00db      	lsls	r3, r3, #3
 8011ae0:	440b      	add	r3, r1
 8011ae2:	3324      	adds	r3, #36	@ 0x24
 8011ae4:	681a      	ldr	r2, [r3, #0]
 8011ae6:	78fb      	ldrb	r3, [r7, #3]
 8011ae8:	4619      	mov	r1, r3
 8011aea:	f7fe fd57 	bl	801059c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8011aee:	bf00      	nop
 8011af0:	3708      	adds	r7, #8
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}

08011af6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011af6:	b580      	push	{r7, lr}
 8011af8:	b082      	sub	sp, #8
 8011afa:	af00      	add	r7, sp, #0
 8011afc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011b04:	4618      	mov	r0, r3
 8011b06:	f7fe fe6b 	bl	80107e0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8011b0a:	bf00      	nop
 8011b0c:	3708      	adds	r7, #8
 8011b0e:	46bd      	mov	sp, r7
 8011b10:	bd80      	pop	{r7, pc}

08011b12 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b12:	b580      	push	{r7, lr}
 8011b14:	b084      	sub	sp, #16
 8011b16:	af00      	add	r7, sp, #0
 8011b18:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011b1a:	2301      	movs	r3, #1
 8011b1c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	795b      	ldrb	r3, [r3, #5]
 8011b22:	2b02      	cmp	r3, #2
 8011b24:	d001      	beq.n	8011b2a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011b26:	f7f1 fe43 	bl	80037b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011b30:	7bfa      	ldrb	r2, [r7, #15]
 8011b32:	4611      	mov	r1, r2
 8011b34:	4618      	mov	r0, r3
 8011b36:	f7fe fe15 	bl	8010764 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7fe fdc1 	bl	80106c8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011b46:	bf00      	nop
 8011b48:	3710      	adds	r7, #16
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	bd80      	pop	{r7, pc}
	...

08011b50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	b082      	sub	sp, #8
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f7fe fe10 	bl	8010784 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	7a5b      	ldrb	r3, [r3, #9]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d005      	beq.n	8011b78 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b6c:	4b04      	ldr	r3, [pc, #16]	@ (8011b80 <HAL_PCD_SuspendCallback+0x30>)
 8011b6e:	691b      	ldr	r3, [r3, #16]
 8011b70:	4a03      	ldr	r2, [pc, #12]	@ (8011b80 <HAL_PCD_SuspendCallback+0x30>)
 8011b72:	f043 0306 	orr.w	r3, r3, #6
 8011b76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8011b78:	bf00      	nop
 8011b7a:	3708      	adds	r7, #8
 8011b7c:	46bd      	mov	sp, r7
 8011b7e:	bd80      	pop	{r7, pc}
 8011b80:	e000ed00 	.word	0xe000ed00

08011b84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b84:	b580      	push	{r7, lr}
 8011b86:	b082      	sub	sp, #8
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	7a5b      	ldrb	r3, [r3, #9]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d007      	beq.n	8011ba4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b94:	4b08      	ldr	r3, [pc, #32]	@ (8011bb8 <HAL_PCD_ResumeCallback+0x34>)
 8011b96:	691b      	ldr	r3, [r3, #16]
 8011b98:	4a07      	ldr	r2, [pc, #28]	@ (8011bb8 <HAL_PCD_ResumeCallback+0x34>)
 8011b9a:	f023 0306 	bic.w	r3, r3, #6
 8011b9e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8011ba0:	f000 f9f8 	bl	8011f94 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011baa:	4618      	mov	r0, r3
 8011bac:	f7fe fe00 	bl	80107b0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8011bb0:	bf00      	nop
 8011bb2:	3708      	adds	r7, #8
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	bd80      	pop	{r7, pc}
 8011bb8:	e000ed00 	.word	0xe000ed00

08011bbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b082      	sub	sp, #8
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	4a29      	ldr	r2, [pc, #164]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011bd4:	4b27      	ldr	r3, [pc, #156]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bd6:	4a28      	ldr	r2, [pc, #160]	@ (8011c78 <USBD_LL_Init+0xbc>)
 8011bd8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011bda:	4b26      	ldr	r3, [pc, #152]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bdc:	2208      	movs	r2, #8
 8011bde:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011be0:	4b24      	ldr	r3, [pc, #144]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011be2:	2202      	movs	r2, #2
 8011be4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011be6:	4b23      	ldr	r3, [pc, #140]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011be8:	2202      	movs	r2, #2
 8011bea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8011bec:	4b21      	ldr	r3, [pc, #132]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bee:	2200      	movs	r2, #0
 8011bf0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011bf2:	4b20      	ldr	r3, [pc, #128]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011c00:	2200      	movs	r2, #0
 8011c02:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011c04:	481b      	ldr	r0, [pc, #108]	@ (8011c74 <USBD_LL_Init+0xb8>)
 8011c06:	f7f7 feb6 	bl	8009976 <HAL_PCD_Init>
 8011c0a:	4603      	mov	r3, r0
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d001      	beq.n	8011c14 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8011c10:	f7f1 fdce 	bl	80037b0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c1a:	2318      	movs	r3, #24
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	2100      	movs	r1, #0
 8011c20:	f7f9 fb3d 	bl	800b29e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c2a:	2358      	movs	r3, #88	@ 0x58
 8011c2c:	2200      	movs	r2, #0
 8011c2e:	2180      	movs	r1, #128	@ 0x80
 8011c30:	f7f9 fb35 	bl	800b29e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c3a:	23c0      	movs	r3, #192	@ 0xc0
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	2181      	movs	r1, #129	@ 0x81
 8011c40:	f7f9 fb2d 	bl	800b29e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c4a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8011c4e:	2200      	movs	r2, #0
 8011c50:	2101      	movs	r1, #1
 8011c52:	f7f9 fb24 	bl	800b29e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011c60:	2200      	movs	r2, #0
 8011c62:	2182      	movs	r1, #130	@ 0x82
 8011c64:	f7f9 fb1b 	bl	800b29e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011c68:	2300      	movs	r3, #0
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3708      	adds	r7, #8
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}
 8011c72:	bf00      	nop
 8011c74:	2000310c 	.word	0x2000310c
 8011c78:	40005c00 	.word	0x40005c00

08011c7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b084      	sub	sp, #16
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c84:	2300      	movs	r3, #0
 8011c86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011c92:	4618      	mov	r0, r3
 8011c94:	f7f7 ff3d 	bl	8009b12 <HAL_PCD_Start>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c9c:	7bfb      	ldrb	r3, [r7, #15]
 8011c9e:	4618      	mov	r0, r3
 8011ca0:	f000 f97e 	bl	8011fa0 <USBD_Get_USB_Status>
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ca8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011caa:	4618      	mov	r0, r3
 8011cac:	3710      	adds	r7, #16
 8011cae:	46bd      	mov	sp, r7
 8011cb0:	bd80      	pop	{r7, pc}

08011cb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011cb2:	b580      	push	{r7, lr}
 8011cb4:	b084      	sub	sp, #16
 8011cb6:	af00      	add	r7, sp, #0
 8011cb8:	6078      	str	r0, [r7, #4]
 8011cba:	4608      	mov	r0, r1
 8011cbc:	4611      	mov	r1, r2
 8011cbe:	461a      	mov	r2, r3
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	70fb      	strb	r3, [r7, #3]
 8011cc4:	460b      	mov	r3, r1
 8011cc6:	70bb      	strb	r3, [r7, #2]
 8011cc8:	4613      	mov	r3, r2
 8011cca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011cda:	78bb      	ldrb	r3, [r7, #2]
 8011cdc:	883a      	ldrh	r2, [r7, #0]
 8011cde:	78f9      	ldrb	r1, [r7, #3]
 8011ce0:	f7f8 f884 	bl	8009dec <HAL_PCD_EP_Open>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ce8:	7bfb      	ldrb	r3, [r7, #15]
 8011cea:	4618      	mov	r0, r3
 8011cec:	f000 f958 	bl	8011fa0 <USBD_Get_USB_Status>
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011cf4:	7bbb      	ldrb	r3, [r7, #14]
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	3710      	adds	r7, #16
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}

08011cfe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011cfe:	b580      	push	{r7, lr}
 8011d00:	b084      	sub	sp, #16
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
 8011d06:	460b      	mov	r3, r1
 8011d08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011d18:	78fa      	ldrb	r2, [r7, #3]
 8011d1a:	4611      	mov	r1, r2
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f7f8 f8c4 	bl	8009eaa <HAL_PCD_EP_Close>
 8011d22:	4603      	mov	r3, r0
 8011d24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d26:	7bfb      	ldrb	r3, [r7, #15]
 8011d28:	4618      	mov	r0, r3
 8011d2a:	f000 f939 	bl	8011fa0 <USBD_Get_USB_Status>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d32:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3710      	adds	r7, #16
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b084      	sub	sp, #16
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	460b      	mov	r3, r1
 8011d46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d48:	2300      	movs	r3, #0
 8011d4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011d56:	78fa      	ldrb	r2, [r7, #3]
 8011d58:	4611      	mov	r1, r2
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	f7f8 f96d 	bl	800a03a <HAL_PCD_EP_SetStall>
 8011d60:	4603      	mov	r3, r0
 8011d62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d64:	7bfb      	ldrb	r3, [r7, #15]
 8011d66:	4618      	mov	r0, r3
 8011d68:	f000 f91a 	bl	8011fa0 <USBD_Get_USB_Status>
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d70:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d72:	4618      	mov	r0, r3
 8011d74:	3710      	adds	r7, #16
 8011d76:	46bd      	mov	sp, r7
 8011d78:	bd80      	pop	{r7, pc}

08011d7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d7a:	b580      	push	{r7, lr}
 8011d7c:	b084      	sub	sp, #16
 8011d7e:	af00      	add	r7, sp, #0
 8011d80:	6078      	str	r0, [r7, #4]
 8011d82:	460b      	mov	r3, r1
 8011d84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d86:	2300      	movs	r3, #0
 8011d88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011d94:	78fa      	ldrb	r2, [r7, #3]
 8011d96:	4611      	mov	r1, r2
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7f8 f9a0 	bl	800a0de <HAL_PCD_EP_ClrStall>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011da2:	7bfb      	ldrb	r3, [r7, #15]
 8011da4:	4618      	mov	r0, r3
 8011da6:	f000 f8fb 	bl	8011fa0 <USBD_Get_USB_Status>
 8011daa:	4603      	mov	r3, r0
 8011dac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dae:	7bbb      	ldrb	r3, [r7, #14]
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	3710      	adds	r7, #16
 8011db4:	46bd      	mov	sp, r7
 8011db6:	bd80      	pop	{r7, pc}

08011db8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011db8:	b480      	push	{r7}
 8011dba:	b085      	sub	sp, #20
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011dca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011dcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	da0b      	bge.n	8011dec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011dd4:	78fb      	ldrb	r3, [r7, #3]
 8011dd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011dda:	68f9      	ldr	r1, [r7, #12]
 8011ddc:	4613      	mov	r3, r2
 8011dde:	009b      	lsls	r3, r3, #2
 8011de0:	4413      	add	r3, r2
 8011de2:	00db      	lsls	r3, r3, #3
 8011de4:	440b      	add	r3, r1
 8011de6:	3312      	adds	r3, #18
 8011de8:	781b      	ldrb	r3, [r3, #0]
 8011dea:	e00b      	b.n	8011e04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011dec:	78fb      	ldrb	r3, [r7, #3]
 8011dee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011df2:	68f9      	ldr	r1, [r7, #12]
 8011df4:	4613      	mov	r3, r2
 8011df6:	009b      	lsls	r3, r3, #2
 8011df8:	4413      	add	r3, r2
 8011dfa:	00db      	lsls	r3, r3, #3
 8011dfc:	440b      	add	r3, r1
 8011dfe:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8011e02:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011e04:	4618      	mov	r0, r3
 8011e06:	3714      	adds	r7, #20
 8011e08:	46bd      	mov	sp, r7
 8011e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0e:	4770      	bx	lr

08011e10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011e10:	b580      	push	{r7, lr}
 8011e12:	b084      	sub	sp, #16
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
 8011e18:	460b      	mov	r3, r1
 8011e1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e20:	2300      	movs	r3, #0
 8011e22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e2a:	78fa      	ldrb	r2, [r7, #3]
 8011e2c:	4611      	mov	r1, r2
 8011e2e:	4618      	mov	r0, r3
 8011e30:	f7f7 ffb8 	bl	8009da4 <HAL_PCD_SetAddress>
 8011e34:	4603      	mov	r3, r0
 8011e36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e38:	7bfb      	ldrb	r3, [r7, #15]
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f000 f8b0 	bl	8011fa0 <USBD_Get_USB_Status>
 8011e40:	4603      	mov	r3, r0
 8011e42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e44:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e46:	4618      	mov	r0, r3
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}

08011e4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	b086      	sub	sp, #24
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	60f8      	str	r0, [r7, #12]
 8011e56:	607a      	str	r2, [r7, #4]
 8011e58:	603b      	str	r3, [r7, #0]
 8011e5a:	460b      	mov	r3, r1
 8011e5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5e:	2300      	movs	r3, #0
 8011e60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e62:	2300      	movs	r3, #0
 8011e64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011e6c:	7af9      	ldrb	r1, [r7, #11]
 8011e6e:	683b      	ldr	r3, [r7, #0]
 8011e70:	687a      	ldr	r2, [r7, #4]
 8011e72:	f7f8 f8ab 	bl	8009fcc <HAL_PCD_EP_Transmit>
 8011e76:	4603      	mov	r3, r0
 8011e78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e7a:	7dfb      	ldrb	r3, [r7, #23]
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	f000 f88f 	bl	8011fa0 <USBD_Get_USB_Status>
 8011e82:	4603      	mov	r3, r0
 8011e84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011e86:	7dbb      	ldrb	r3, [r7, #22]
}
 8011e88:	4618      	mov	r0, r3
 8011e8a:	3718      	adds	r7, #24
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bd80      	pop	{r7, pc}

08011e90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	b086      	sub	sp, #24
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	60f8      	str	r0, [r7, #12]
 8011e98:	607a      	str	r2, [r7, #4]
 8011e9a:	603b      	str	r3, [r7, #0]
 8011e9c:	460b      	mov	r3, r1
 8011e9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011eae:	7af9      	ldrb	r1, [r7, #11]
 8011eb0:	683b      	ldr	r3, [r7, #0]
 8011eb2:	687a      	ldr	r2, [r7, #4]
 8011eb4:	f7f8 f841 	bl	8009f3a <HAL_PCD_EP_Receive>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ebc:	7dfb      	ldrb	r3, [r7, #23]
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f000 f86e 	bl	8011fa0 <USBD_Get_USB_Status>
 8011ec4:	4603      	mov	r3, r0
 8011ec6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011ec8:	7dbb      	ldrb	r3, [r7, #22]
}
 8011eca:	4618      	mov	r0, r3
 8011ecc:	3718      	adds	r7, #24
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b082      	sub	sp, #8
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	6078      	str	r0, [r7, #4]
 8011eda:	460b      	mov	r3, r1
 8011edc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011ee4:	78fa      	ldrb	r2, [r7, #3]
 8011ee6:	4611      	mov	r1, r2
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7f8 f857 	bl	8009f9c <HAL_PCD_EP_GetRxCount>
 8011eee:	4603      	mov	r3, r0
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3708      	adds	r7, #8
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}

08011ef8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b082      	sub	sp, #8
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	460b      	mov	r3, r1
 8011f02:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8011f04:	78fb      	ldrb	r3, [r7, #3]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d002      	beq.n	8011f10 <HAL_PCDEx_LPM_Callback+0x18>
 8011f0a:	2b01      	cmp	r3, #1
 8011f0c:	d013      	beq.n	8011f36 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8011f0e:	e023      	b.n	8011f58 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	7a5b      	ldrb	r3, [r3, #9]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d007      	beq.n	8011f28 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011f18:	f000 f83c 	bl	8011f94 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011f1c:	4b10      	ldr	r3, [pc, #64]	@ (8011f60 <HAL_PCDEx_LPM_Callback+0x68>)
 8011f1e:	691b      	ldr	r3, [r3, #16]
 8011f20:	4a0f      	ldr	r2, [pc, #60]	@ (8011f60 <HAL_PCDEx_LPM_Callback+0x68>)
 8011f22:	f023 0306 	bic.w	r3, r3, #6
 8011f26:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011f2e:	4618      	mov	r0, r3
 8011f30:	f7fe fc3e 	bl	80107b0 <USBD_LL_Resume>
    break;
 8011f34:	e010      	b.n	8011f58 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	f7fe fc21 	bl	8010784 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	7a5b      	ldrb	r3, [r3, #9]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d005      	beq.n	8011f56 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011f4a:	4b05      	ldr	r3, [pc, #20]	@ (8011f60 <HAL_PCDEx_LPM_Callback+0x68>)
 8011f4c:	691b      	ldr	r3, [r3, #16]
 8011f4e:	4a04      	ldr	r2, [pc, #16]	@ (8011f60 <HAL_PCDEx_LPM_Callback+0x68>)
 8011f50:	f043 0306 	orr.w	r3, r3, #6
 8011f54:	6113      	str	r3, [r2, #16]
    break;
 8011f56:	bf00      	nop
}
 8011f58:	bf00      	nop
 8011f5a:	3708      	adds	r7, #8
 8011f5c:	46bd      	mov	sp, r7
 8011f5e:	bd80      	pop	{r7, pc}
 8011f60:	e000ed00 	.word	0xe000ed00

08011f64 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011f64:	b480      	push	{r7}
 8011f66:	b083      	sub	sp, #12
 8011f68:	af00      	add	r7, sp, #0
 8011f6a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011f6c:	4b03      	ldr	r3, [pc, #12]	@ (8011f7c <USBD_static_malloc+0x18>)
}
 8011f6e:	4618      	mov	r0, r3
 8011f70:	370c      	adds	r7, #12
 8011f72:	46bd      	mov	sp, r7
 8011f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f78:	4770      	bx	lr
 8011f7a:	bf00      	nop
 8011f7c:	200033e8 	.word	0x200033e8

08011f80 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011f80:	b480      	push	{r7}
 8011f82:	b083      	sub	sp, #12
 8011f84:	af00      	add	r7, sp, #0
 8011f86:	6078      	str	r0, [r7, #4]

}
 8011f88:	bf00      	nop
 8011f8a:	370c      	adds	r7, #12
 8011f8c:	46bd      	mov	sp, r7
 8011f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f92:	4770      	bx	lr

08011f94 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011f98:	f7f1 f966 	bl	8003268 <SystemClock_Config>
}
 8011f9c:	bf00      	nop
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011fa0:	b480      	push	{r7}
 8011fa2:	b085      	sub	sp, #20
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011faa:	2300      	movs	r3, #0
 8011fac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011fae:	79fb      	ldrb	r3, [r7, #7]
 8011fb0:	2b03      	cmp	r3, #3
 8011fb2:	d817      	bhi.n	8011fe4 <USBD_Get_USB_Status+0x44>
 8011fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8011fbc <USBD_Get_USB_Status+0x1c>)
 8011fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fba:	bf00      	nop
 8011fbc:	08011fcd 	.word	0x08011fcd
 8011fc0:	08011fd3 	.word	0x08011fd3
 8011fc4:	08011fd9 	.word	0x08011fd9
 8011fc8:	08011fdf 	.word	0x08011fdf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011fcc:	2300      	movs	r3, #0
 8011fce:	73fb      	strb	r3, [r7, #15]
    break;
 8011fd0:	e00b      	b.n	8011fea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011fd2:	2303      	movs	r3, #3
 8011fd4:	73fb      	strb	r3, [r7, #15]
    break;
 8011fd6:	e008      	b.n	8011fea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011fd8:	2301      	movs	r3, #1
 8011fda:	73fb      	strb	r3, [r7, #15]
    break;
 8011fdc:	e005      	b.n	8011fea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011fde:	2303      	movs	r3, #3
 8011fe0:	73fb      	strb	r3, [r7, #15]
    break;
 8011fe2:	e002      	b.n	8011fea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011fe4:	2303      	movs	r3, #3
 8011fe6:	73fb      	strb	r3, [r7, #15]
    break;
 8011fe8:	bf00      	nop
  }
  return usb_status;
 8011fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	3714      	adds	r7, #20
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff6:	4770      	bx	lr

08011ff8 <__cvt>:
 8011ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011ffc:	ec57 6b10 	vmov	r6, r7, d0
 8012000:	2f00      	cmp	r7, #0
 8012002:	460c      	mov	r4, r1
 8012004:	4619      	mov	r1, r3
 8012006:	463b      	mov	r3, r7
 8012008:	bfbb      	ittet	lt
 801200a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801200e:	461f      	movlt	r7, r3
 8012010:	2300      	movge	r3, #0
 8012012:	232d      	movlt	r3, #45	@ 0x2d
 8012014:	700b      	strb	r3, [r1, #0]
 8012016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012018:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801201c:	4691      	mov	r9, r2
 801201e:	f023 0820 	bic.w	r8, r3, #32
 8012022:	bfbc      	itt	lt
 8012024:	4632      	movlt	r2, r6
 8012026:	4616      	movlt	r6, r2
 8012028:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801202c:	d005      	beq.n	801203a <__cvt+0x42>
 801202e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012032:	d100      	bne.n	8012036 <__cvt+0x3e>
 8012034:	3401      	adds	r4, #1
 8012036:	2102      	movs	r1, #2
 8012038:	e000      	b.n	801203c <__cvt+0x44>
 801203a:	2103      	movs	r1, #3
 801203c:	ab03      	add	r3, sp, #12
 801203e:	9301      	str	r3, [sp, #4]
 8012040:	ab02      	add	r3, sp, #8
 8012042:	9300      	str	r3, [sp, #0]
 8012044:	ec47 6b10 	vmov	d0, r6, r7
 8012048:	4653      	mov	r3, sl
 801204a:	4622      	mov	r2, r4
 801204c:	f000 feb8 	bl	8012dc0 <_dtoa_r>
 8012050:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012054:	4605      	mov	r5, r0
 8012056:	d119      	bne.n	801208c <__cvt+0x94>
 8012058:	f019 0f01 	tst.w	r9, #1
 801205c:	d00e      	beq.n	801207c <__cvt+0x84>
 801205e:	eb00 0904 	add.w	r9, r0, r4
 8012062:	2200      	movs	r2, #0
 8012064:	2300      	movs	r3, #0
 8012066:	4630      	mov	r0, r6
 8012068:	4639      	mov	r1, r7
 801206a:	f7ee fd55 	bl	8000b18 <__aeabi_dcmpeq>
 801206e:	b108      	cbz	r0, 8012074 <__cvt+0x7c>
 8012070:	f8cd 900c 	str.w	r9, [sp, #12]
 8012074:	2230      	movs	r2, #48	@ 0x30
 8012076:	9b03      	ldr	r3, [sp, #12]
 8012078:	454b      	cmp	r3, r9
 801207a:	d31e      	bcc.n	80120ba <__cvt+0xc2>
 801207c:	9b03      	ldr	r3, [sp, #12]
 801207e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012080:	1b5b      	subs	r3, r3, r5
 8012082:	4628      	mov	r0, r5
 8012084:	6013      	str	r3, [r2, #0]
 8012086:	b004      	add	sp, #16
 8012088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801208c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012090:	eb00 0904 	add.w	r9, r0, r4
 8012094:	d1e5      	bne.n	8012062 <__cvt+0x6a>
 8012096:	7803      	ldrb	r3, [r0, #0]
 8012098:	2b30      	cmp	r3, #48	@ 0x30
 801209a:	d10a      	bne.n	80120b2 <__cvt+0xba>
 801209c:	2200      	movs	r2, #0
 801209e:	2300      	movs	r3, #0
 80120a0:	4630      	mov	r0, r6
 80120a2:	4639      	mov	r1, r7
 80120a4:	f7ee fd38 	bl	8000b18 <__aeabi_dcmpeq>
 80120a8:	b918      	cbnz	r0, 80120b2 <__cvt+0xba>
 80120aa:	f1c4 0401 	rsb	r4, r4, #1
 80120ae:	f8ca 4000 	str.w	r4, [sl]
 80120b2:	f8da 3000 	ldr.w	r3, [sl]
 80120b6:	4499      	add	r9, r3
 80120b8:	e7d3      	b.n	8012062 <__cvt+0x6a>
 80120ba:	1c59      	adds	r1, r3, #1
 80120bc:	9103      	str	r1, [sp, #12]
 80120be:	701a      	strb	r2, [r3, #0]
 80120c0:	e7d9      	b.n	8012076 <__cvt+0x7e>

080120c2 <__exponent>:
 80120c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80120c4:	2900      	cmp	r1, #0
 80120c6:	bfba      	itte	lt
 80120c8:	4249      	neglt	r1, r1
 80120ca:	232d      	movlt	r3, #45	@ 0x2d
 80120cc:	232b      	movge	r3, #43	@ 0x2b
 80120ce:	2909      	cmp	r1, #9
 80120d0:	7002      	strb	r2, [r0, #0]
 80120d2:	7043      	strb	r3, [r0, #1]
 80120d4:	dd29      	ble.n	801212a <__exponent+0x68>
 80120d6:	f10d 0307 	add.w	r3, sp, #7
 80120da:	461d      	mov	r5, r3
 80120dc:	270a      	movs	r7, #10
 80120de:	461a      	mov	r2, r3
 80120e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80120e4:	fb07 1416 	mls	r4, r7, r6, r1
 80120e8:	3430      	adds	r4, #48	@ 0x30
 80120ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80120ee:	460c      	mov	r4, r1
 80120f0:	2c63      	cmp	r4, #99	@ 0x63
 80120f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80120f6:	4631      	mov	r1, r6
 80120f8:	dcf1      	bgt.n	80120de <__exponent+0x1c>
 80120fa:	3130      	adds	r1, #48	@ 0x30
 80120fc:	1e94      	subs	r4, r2, #2
 80120fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012102:	1c41      	adds	r1, r0, #1
 8012104:	4623      	mov	r3, r4
 8012106:	42ab      	cmp	r3, r5
 8012108:	d30a      	bcc.n	8012120 <__exponent+0x5e>
 801210a:	f10d 0309 	add.w	r3, sp, #9
 801210e:	1a9b      	subs	r3, r3, r2
 8012110:	42ac      	cmp	r4, r5
 8012112:	bf88      	it	hi
 8012114:	2300      	movhi	r3, #0
 8012116:	3302      	adds	r3, #2
 8012118:	4403      	add	r3, r0
 801211a:	1a18      	subs	r0, r3, r0
 801211c:	b003      	add	sp, #12
 801211e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012120:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012124:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012128:	e7ed      	b.n	8012106 <__exponent+0x44>
 801212a:	2330      	movs	r3, #48	@ 0x30
 801212c:	3130      	adds	r1, #48	@ 0x30
 801212e:	7083      	strb	r3, [r0, #2]
 8012130:	70c1      	strb	r1, [r0, #3]
 8012132:	1d03      	adds	r3, r0, #4
 8012134:	e7f1      	b.n	801211a <__exponent+0x58>
	...

08012138 <_printf_float>:
 8012138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801213c:	b08d      	sub	sp, #52	@ 0x34
 801213e:	460c      	mov	r4, r1
 8012140:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012144:	4616      	mov	r6, r2
 8012146:	461f      	mov	r7, r3
 8012148:	4605      	mov	r5, r0
 801214a:	f000 fd2b 	bl	8012ba4 <_localeconv_r>
 801214e:	6803      	ldr	r3, [r0, #0]
 8012150:	9304      	str	r3, [sp, #16]
 8012152:	4618      	mov	r0, r3
 8012154:	f7ee f8b4 	bl	80002c0 <strlen>
 8012158:	2300      	movs	r3, #0
 801215a:	930a      	str	r3, [sp, #40]	@ 0x28
 801215c:	f8d8 3000 	ldr.w	r3, [r8]
 8012160:	9005      	str	r0, [sp, #20]
 8012162:	3307      	adds	r3, #7
 8012164:	f023 0307 	bic.w	r3, r3, #7
 8012168:	f103 0208 	add.w	r2, r3, #8
 801216c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012170:	f8d4 b000 	ldr.w	fp, [r4]
 8012174:	f8c8 2000 	str.w	r2, [r8]
 8012178:	e9d3 8900 	ldrd	r8, r9, [r3]
 801217c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012180:	9307      	str	r3, [sp, #28]
 8012182:	f8cd 8018 	str.w	r8, [sp, #24]
 8012186:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801218a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801218e:	4b9c      	ldr	r3, [pc, #624]	@ (8012400 <_printf_float+0x2c8>)
 8012190:	f04f 32ff 	mov.w	r2, #4294967295
 8012194:	f7ee fcf2 	bl	8000b7c <__aeabi_dcmpun>
 8012198:	bb70      	cbnz	r0, 80121f8 <_printf_float+0xc0>
 801219a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801219e:	4b98      	ldr	r3, [pc, #608]	@ (8012400 <_printf_float+0x2c8>)
 80121a0:	f04f 32ff 	mov.w	r2, #4294967295
 80121a4:	f7ee fccc 	bl	8000b40 <__aeabi_dcmple>
 80121a8:	bb30      	cbnz	r0, 80121f8 <_printf_float+0xc0>
 80121aa:	2200      	movs	r2, #0
 80121ac:	2300      	movs	r3, #0
 80121ae:	4640      	mov	r0, r8
 80121b0:	4649      	mov	r1, r9
 80121b2:	f7ee fcbb 	bl	8000b2c <__aeabi_dcmplt>
 80121b6:	b110      	cbz	r0, 80121be <_printf_float+0x86>
 80121b8:	232d      	movs	r3, #45	@ 0x2d
 80121ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80121be:	4a91      	ldr	r2, [pc, #580]	@ (8012404 <_printf_float+0x2cc>)
 80121c0:	4b91      	ldr	r3, [pc, #580]	@ (8012408 <_printf_float+0x2d0>)
 80121c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80121c6:	bf8c      	ite	hi
 80121c8:	4690      	movhi	r8, r2
 80121ca:	4698      	movls	r8, r3
 80121cc:	2303      	movs	r3, #3
 80121ce:	6123      	str	r3, [r4, #16]
 80121d0:	f02b 0304 	bic.w	r3, fp, #4
 80121d4:	6023      	str	r3, [r4, #0]
 80121d6:	f04f 0900 	mov.w	r9, #0
 80121da:	9700      	str	r7, [sp, #0]
 80121dc:	4633      	mov	r3, r6
 80121de:	aa0b      	add	r2, sp, #44	@ 0x2c
 80121e0:	4621      	mov	r1, r4
 80121e2:	4628      	mov	r0, r5
 80121e4:	f000 f9d2 	bl	801258c <_printf_common>
 80121e8:	3001      	adds	r0, #1
 80121ea:	f040 808d 	bne.w	8012308 <_printf_float+0x1d0>
 80121ee:	f04f 30ff 	mov.w	r0, #4294967295
 80121f2:	b00d      	add	sp, #52	@ 0x34
 80121f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121f8:	4642      	mov	r2, r8
 80121fa:	464b      	mov	r3, r9
 80121fc:	4640      	mov	r0, r8
 80121fe:	4649      	mov	r1, r9
 8012200:	f7ee fcbc 	bl	8000b7c <__aeabi_dcmpun>
 8012204:	b140      	cbz	r0, 8012218 <_printf_float+0xe0>
 8012206:	464b      	mov	r3, r9
 8012208:	2b00      	cmp	r3, #0
 801220a:	bfbc      	itt	lt
 801220c:	232d      	movlt	r3, #45	@ 0x2d
 801220e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012212:	4a7e      	ldr	r2, [pc, #504]	@ (801240c <_printf_float+0x2d4>)
 8012214:	4b7e      	ldr	r3, [pc, #504]	@ (8012410 <_printf_float+0x2d8>)
 8012216:	e7d4      	b.n	80121c2 <_printf_float+0x8a>
 8012218:	6863      	ldr	r3, [r4, #4]
 801221a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801221e:	9206      	str	r2, [sp, #24]
 8012220:	1c5a      	adds	r2, r3, #1
 8012222:	d13b      	bne.n	801229c <_printf_float+0x164>
 8012224:	2306      	movs	r3, #6
 8012226:	6063      	str	r3, [r4, #4]
 8012228:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801222c:	2300      	movs	r3, #0
 801222e:	6022      	str	r2, [r4, #0]
 8012230:	9303      	str	r3, [sp, #12]
 8012232:	ab0a      	add	r3, sp, #40	@ 0x28
 8012234:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012238:	ab09      	add	r3, sp, #36	@ 0x24
 801223a:	9300      	str	r3, [sp, #0]
 801223c:	6861      	ldr	r1, [r4, #4]
 801223e:	ec49 8b10 	vmov	d0, r8, r9
 8012242:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012246:	4628      	mov	r0, r5
 8012248:	f7ff fed6 	bl	8011ff8 <__cvt>
 801224c:	9b06      	ldr	r3, [sp, #24]
 801224e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012250:	2b47      	cmp	r3, #71	@ 0x47
 8012252:	4680      	mov	r8, r0
 8012254:	d129      	bne.n	80122aa <_printf_float+0x172>
 8012256:	1cc8      	adds	r0, r1, #3
 8012258:	db02      	blt.n	8012260 <_printf_float+0x128>
 801225a:	6863      	ldr	r3, [r4, #4]
 801225c:	4299      	cmp	r1, r3
 801225e:	dd41      	ble.n	80122e4 <_printf_float+0x1ac>
 8012260:	f1aa 0a02 	sub.w	sl, sl, #2
 8012264:	fa5f fa8a 	uxtb.w	sl, sl
 8012268:	3901      	subs	r1, #1
 801226a:	4652      	mov	r2, sl
 801226c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012270:	9109      	str	r1, [sp, #36]	@ 0x24
 8012272:	f7ff ff26 	bl	80120c2 <__exponent>
 8012276:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012278:	1813      	adds	r3, r2, r0
 801227a:	2a01      	cmp	r2, #1
 801227c:	4681      	mov	r9, r0
 801227e:	6123      	str	r3, [r4, #16]
 8012280:	dc02      	bgt.n	8012288 <_printf_float+0x150>
 8012282:	6822      	ldr	r2, [r4, #0]
 8012284:	07d2      	lsls	r2, r2, #31
 8012286:	d501      	bpl.n	801228c <_printf_float+0x154>
 8012288:	3301      	adds	r3, #1
 801228a:	6123      	str	r3, [r4, #16]
 801228c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012290:	2b00      	cmp	r3, #0
 8012292:	d0a2      	beq.n	80121da <_printf_float+0xa2>
 8012294:	232d      	movs	r3, #45	@ 0x2d
 8012296:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801229a:	e79e      	b.n	80121da <_printf_float+0xa2>
 801229c:	9a06      	ldr	r2, [sp, #24]
 801229e:	2a47      	cmp	r2, #71	@ 0x47
 80122a0:	d1c2      	bne.n	8012228 <_printf_float+0xf0>
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d1c0      	bne.n	8012228 <_printf_float+0xf0>
 80122a6:	2301      	movs	r3, #1
 80122a8:	e7bd      	b.n	8012226 <_printf_float+0xee>
 80122aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80122ae:	d9db      	bls.n	8012268 <_printf_float+0x130>
 80122b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80122b4:	d118      	bne.n	80122e8 <_printf_float+0x1b0>
 80122b6:	2900      	cmp	r1, #0
 80122b8:	6863      	ldr	r3, [r4, #4]
 80122ba:	dd0b      	ble.n	80122d4 <_printf_float+0x19c>
 80122bc:	6121      	str	r1, [r4, #16]
 80122be:	b913      	cbnz	r3, 80122c6 <_printf_float+0x18e>
 80122c0:	6822      	ldr	r2, [r4, #0]
 80122c2:	07d0      	lsls	r0, r2, #31
 80122c4:	d502      	bpl.n	80122cc <_printf_float+0x194>
 80122c6:	3301      	adds	r3, #1
 80122c8:	440b      	add	r3, r1
 80122ca:	6123      	str	r3, [r4, #16]
 80122cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80122ce:	f04f 0900 	mov.w	r9, #0
 80122d2:	e7db      	b.n	801228c <_printf_float+0x154>
 80122d4:	b913      	cbnz	r3, 80122dc <_printf_float+0x1a4>
 80122d6:	6822      	ldr	r2, [r4, #0]
 80122d8:	07d2      	lsls	r2, r2, #31
 80122da:	d501      	bpl.n	80122e0 <_printf_float+0x1a8>
 80122dc:	3302      	adds	r3, #2
 80122de:	e7f4      	b.n	80122ca <_printf_float+0x192>
 80122e0:	2301      	movs	r3, #1
 80122e2:	e7f2      	b.n	80122ca <_printf_float+0x192>
 80122e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80122e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122ea:	4299      	cmp	r1, r3
 80122ec:	db05      	blt.n	80122fa <_printf_float+0x1c2>
 80122ee:	6823      	ldr	r3, [r4, #0]
 80122f0:	6121      	str	r1, [r4, #16]
 80122f2:	07d8      	lsls	r0, r3, #31
 80122f4:	d5ea      	bpl.n	80122cc <_printf_float+0x194>
 80122f6:	1c4b      	adds	r3, r1, #1
 80122f8:	e7e7      	b.n	80122ca <_printf_float+0x192>
 80122fa:	2900      	cmp	r1, #0
 80122fc:	bfd4      	ite	le
 80122fe:	f1c1 0202 	rsble	r2, r1, #2
 8012302:	2201      	movgt	r2, #1
 8012304:	4413      	add	r3, r2
 8012306:	e7e0      	b.n	80122ca <_printf_float+0x192>
 8012308:	6823      	ldr	r3, [r4, #0]
 801230a:	055a      	lsls	r2, r3, #21
 801230c:	d407      	bmi.n	801231e <_printf_float+0x1e6>
 801230e:	6923      	ldr	r3, [r4, #16]
 8012310:	4642      	mov	r2, r8
 8012312:	4631      	mov	r1, r6
 8012314:	4628      	mov	r0, r5
 8012316:	47b8      	blx	r7
 8012318:	3001      	adds	r0, #1
 801231a:	d12b      	bne.n	8012374 <_printf_float+0x23c>
 801231c:	e767      	b.n	80121ee <_printf_float+0xb6>
 801231e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012322:	f240 80dd 	bls.w	80124e0 <_printf_float+0x3a8>
 8012326:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801232a:	2200      	movs	r2, #0
 801232c:	2300      	movs	r3, #0
 801232e:	f7ee fbf3 	bl	8000b18 <__aeabi_dcmpeq>
 8012332:	2800      	cmp	r0, #0
 8012334:	d033      	beq.n	801239e <_printf_float+0x266>
 8012336:	4a37      	ldr	r2, [pc, #220]	@ (8012414 <_printf_float+0x2dc>)
 8012338:	2301      	movs	r3, #1
 801233a:	4631      	mov	r1, r6
 801233c:	4628      	mov	r0, r5
 801233e:	47b8      	blx	r7
 8012340:	3001      	adds	r0, #1
 8012342:	f43f af54 	beq.w	80121ee <_printf_float+0xb6>
 8012346:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801234a:	4543      	cmp	r3, r8
 801234c:	db02      	blt.n	8012354 <_printf_float+0x21c>
 801234e:	6823      	ldr	r3, [r4, #0]
 8012350:	07d8      	lsls	r0, r3, #31
 8012352:	d50f      	bpl.n	8012374 <_printf_float+0x23c>
 8012354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012358:	4631      	mov	r1, r6
 801235a:	4628      	mov	r0, r5
 801235c:	47b8      	blx	r7
 801235e:	3001      	adds	r0, #1
 8012360:	f43f af45 	beq.w	80121ee <_printf_float+0xb6>
 8012364:	f04f 0900 	mov.w	r9, #0
 8012368:	f108 38ff 	add.w	r8, r8, #4294967295
 801236c:	f104 0a1a 	add.w	sl, r4, #26
 8012370:	45c8      	cmp	r8, r9
 8012372:	dc09      	bgt.n	8012388 <_printf_float+0x250>
 8012374:	6823      	ldr	r3, [r4, #0]
 8012376:	079b      	lsls	r3, r3, #30
 8012378:	f100 8103 	bmi.w	8012582 <_printf_float+0x44a>
 801237c:	68e0      	ldr	r0, [r4, #12]
 801237e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012380:	4298      	cmp	r0, r3
 8012382:	bfb8      	it	lt
 8012384:	4618      	movlt	r0, r3
 8012386:	e734      	b.n	80121f2 <_printf_float+0xba>
 8012388:	2301      	movs	r3, #1
 801238a:	4652      	mov	r2, sl
 801238c:	4631      	mov	r1, r6
 801238e:	4628      	mov	r0, r5
 8012390:	47b8      	blx	r7
 8012392:	3001      	adds	r0, #1
 8012394:	f43f af2b 	beq.w	80121ee <_printf_float+0xb6>
 8012398:	f109 0901 	add.w	r9, r9, #1
 801239c:	e7e8      	b.n	8012370 <_printf_float+0x238>
 801239e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	dc39      	bgt.n	8012418 <_printf_float+0x2e0>
 80123a4:	4a1b      	ldr	r2, [pc, #108]	@ (8012414 <_printf_float+0x2dc>)
 80123a6:	2301      	movs	r3, #1
 80123a8:	4631      	mov	r1, r6
 80123aa:	4628      	mov	r0, r5
 80123ac:	47b8      	blx	r7
 80123ae:	3001      	adds	r0, #1
 80123b0:	f43f af1d 	beq.w	80121ee <_printf_float+0xb6>
 80123b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80123b8:	ea59 0303 	orrs.w	r3, r9, r3
 80123bc:	d102      	bne.n	80123c4 <_printf_float+0x28c>
 80123be:	6823      	ldr	r3, [r4, #0]
 80123c0:	07d9      	lsls	r1, r3, #31
 80123c2:	d5d7      	bpl.n	8012374 <_printf_float+0x23c>
 80123c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123c8:	4631      	mov	r1, r6
 80123ca:	4628      	mov	r0, r5
 80123cc:	47b8      	blx	r7
 80123ce:	3001      	adds	r0, #1
 80123d0:	f43f af0d 	beq.w	80121ee <_printf_float+0xb6>
 80123d4:	f04f 0a00 	mov.w	sl, #0
 80123d8:	f104 0b1a 	add.w	fp, r4, #26
 80123dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123de:	425b      	negs	r3, r3
 80123e0:	4553      	cmp	r3, sl
 80123e2:	dc01      	bgt.n	80123e8 <_printf_float+0x2b0>
 80123e4:	464b      	mov	r3, r9
 80123e6:	e793      	b.n	8012310 <_printf_float+0x1d8>
 80123e8:	2301      	movs	r3, #1
 80123ea:	465a      	mov	r2, fp
 80123ec:	4631      	mov	r1, r6
 80123ee:	4628      	mov	r0, r5
 80123f0:	47b8      	blx	r7
 80123f2:	3001      	adds	r0, #1
 80123f4:	f43f aefb 	beq.w	80121ee <_printf_float+0xb6>
 80123f8:	f10a 0a01 	add.w	sl, sl, #1
 80123fc:	e7ee      	b.n	80123dc <_printf_float+0x2a4>
 80123fe:	bf00      	nop
 8012400:	7fefffff 	.word	0x7fefffff
 8012404:	08016a34 	.word	0x08016a34
 8012408:	08016a30 	.word	0x08016a30
 801240c:	08016a3c 	.word	0x08016a3c
 8012410:	08016a38 	.word	0x08016a38
 8012414:	08016a40 	.word	0x08016a40
 8012418:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801241a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801241e:	4553      	cmp	r3, sl
 8012420:	bfa8      	it	ge
 8012422:	4653      	movge	r3, sl
 8012424:	2b00      	cmp	r3, #0
 8012426:	4699      	mov	r9, r3
 8012428:	dc36      	bgt.n	8012498 <_printf_float+0x360>
 801242a:	f04f 0b00 	mov.w	fp, #0
 801242e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012432:	f104 021a 	add.w	r2, r4, #26
 8012436:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012438:	9306      	str	r3, [sp, #24]
 801243a:	eba3 0309 	sub.w	r3, r3, r9
 801243e:	455b      	cmp	r3, fp
 8012440:	dc31      	bgt.n	80124a6 <_printf_float+0x36e>
 8012442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012444:	459a      	cmp	sl, r3
 8012446:	dc3a      	bgt.n	80124be <_printf_float+0x386>
 8012448:	6823      	ldr	r3, [r4, #0]
 801244a:	07da      	lsls	r2, r3, #31
 801244c:	d437      	bmi.n	80124be <_printf_float+0x386>
 801244e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012450:	ebaa 0903 	sub.w	r9, sl, r3
 8012454:	9b06      	ldr	r3, [sp, #24]
 8012456:	ebaa 0303 	sub.w	r3, sl, r3
 801245a:	4599      	cmp	r9, r3
 801245c:	bfa8      	it	ge
 801245e:	4699      	movge	r9, r3
 8012460:	f1b9 0f00 	cmp.w	r9, #0
 8012464:	dc33      	bgt.n	80124ce <_printf_float+0x396>
 8012466:	f04f 0800 	mov.w	r8, #0
 801246a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801246e:	f104 0b1a 	add.w	fp, r4, #26
 8012472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012474:	ebaa 0303 	sub.w	r3, sl, r3
 8012478:	eba3 0309 	sub.w	r3, r3, r9
 801247c:	4543      	cmp	r3, r8
 801247e:	f77f af79 	ble.w	8012374 <_printf_float+0x23c>
 8012482:	2301      	movs	r3, #1
 8012484:	465a      	mov	r2, fp
 8012486:	4631      	mov	r1, r6
 8012488:	4628      	mov	r0, r5
 801248a:	47b8      	blx	r7
 801248c:	3001      	adds	r0, #1
 801248e:	f43f aeae 	beq.w	80121ee <_printf_float+0xb6>
 8012492:	f108 0801 	add.w	r8, r8, #1
 8012496:	e7ec      	b.n	8012472 <_printf_float+0x33a>
 8012498:	4642      	mov	r2, r8
 801249a:	4631      	mov	r1, r6
 801249c:	4628      	mov	r0, r5
 801249e:	47b8      	blx	r7
 80124a0:	3001      	adds	r0, #1
 80124a2:	d1c2      	bne.n	801242a <_printf_float+0x2f2>
 80124a4:	e6a3      	b.n	80121ee <_printf_float+0xb6>
 80124a6:	2301      	movs	r3, #1
 80124a8:	4631      	mov	r1, r6
 80124aa:	4628      	mov	r0, r5
 80124ac:	9206      	str	r2, [sp, #24]
 80124ae:	47b8      	blx	r7
 80124b0:	3001      	adds	r0, #1
 80124b2:	f43f ae9c 	beq.w	80121ee <_printf_float+0xb6>
 80124b6:	9a06      	ldr	r2, [sp, #24]
 80124b8:	f10b 0b01 	add.w	fp, fp, #1
 80124bc:	e7bb      	b.n	8012436 <_printf_float+0x2fe>
 80124be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124c2:	4631      	mov	r1, r6
 80124c4:	4628      	mov	r0, r5
 80124c6:	47b8      	blx	r7
 80124c8:	3001      	adds	r0, #1
 80124ca:	d1c0      	bne.n	801244e <_printf_float+0x316>
 80124cc:	e68f      	b.n	80121ee <_printf_float+0xb6>
 80124ce:	9a06      	ldr	r2, [sp, #24]
 80124d0:	464b      	mov	r3, r9
 80124d2:	4442      	add	r2, r8
 80124d4:	4631      	mov	r1, r6
 80124d6:	4628      	mov	r0, r5
 80124d8:	47b8      	blx	r7
 80124da:	3001      	adds	r0, #1
 80124dc:	d1c3      	bne.n	8012466 <_printf_float+0x32e>
 80124de:	e686      	b.n	80121ee <_printf_float+0xb6>
 80124e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80124e4:	f1ba 0f01 	cmp.w	sl, #1
 80124e8:	dc01      	bgt.n	80124ee <_printf_float+0x3b6>
 80124ea:	07db      	lsls	r3, r3, #31
 80124ec:	d536      	bpl.n	801255c <_printf_float+0x424>
 80124ee:	2301      	movs	r3, #1
 80124f0:	4642      	mov	r2, r8
 80124f2:	4631      	mov	r1, r6
 80124f4:	4628      	mov	r0, r5
 80124f6:	47b8      	blx	r7
 80124f8:	3001      	adds	r0, #1
 80124fa:	f43f ae78 	beq.w	80121ee <_printf_float+0xb6>
 80124fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012502:	4631      	mov	r1, r6
 8012504:	4628      	mov	r0, r5
 8012506:	47b8      	blx	r7
 8012508:	3001      	adds	r0, #1
 801250a:	f43f ae70 	beq.w	80121ee <_printf_float+0xb6>
 801250e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012512:	2200      	movs	r2, #0
 8012514:	2300      	movs	r3, #0
 8012516:	f10a 3aff 	add.w	sl, sl, #4294967295
 801251a:	f7ee fafd 	bl	8000b18 <__aeabi_dcmpeq>
 801251e:	b9c0      	cbnz	r0, 8012552 <_printf_float+0x41a>
 8012520:	4653      	mov	r3, sl
 8012522:	f108 0201 	add.w	r2, r8, #1
 8012526:	4631      	mov	r1, r6
 8012528:	4628      	mov	r0, r5
 801252a:	47b8      	blx	r7
 801252c:	3001      	adds	r0, #1
 801252e:	d10c      	bne.n	801254a <_printf_float+0x412>
 8012530:	e65d      	b.n	80121ee <_printf_float+0xb6>
 8012532:	2301      	movs	r3, #1
 8012534:	465a      	mov	r2, fp
 8012536:	4631      	mov	r1, r6
 8012538:	4628      	mov	r0, r5
 801253a:	47b8      	blx	r7
 801253c:	3001      	adds	r0, #1
 801253e:	f43f ae56 	beq.w	80121ee <_printf_float+0xb6>
 8012542:	f108 0801 	add.w	r8, r8, #1
 8012546:	45d0      	cmp	r8, sl
 8012548:	dbf3      	blt.n	8012532 <_printf_float+0x3fa>
 801254a:	464b      	mov	r3, r9
 801254c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012550:	e6df      	b.n	8012312 <_printf_float+0x1da>
 8012552:	f04f 0800 	mov.w	r8, #0
 8012556:	f104 0b1a 	add.w	fp, r4, #26
 801255a:	e7f4      	b.n	8012546 <_printf_float+0x40e>
 801255c:	2301      	movs	r3, #1
 801255e:	4642      	mov	r2, r8
 8012560:	e7e1      	b.n	8012526 <_printf_float+0x3ee>
 8012562:	2301      	movs	r3, #1
 8012564:	464a      	mov	r2, r9
 8012566:	4631      	mov	r1, r6
 8012568:	4628      	mov	r0, r5
 801256a:	47b8      	blx	r7
 801256c:	3001      	adds	r0, #1
 801256e:	f43f ae3e 	beq.w	80121ee <_printf_float+0xb6>
 8012572:	f108 0801 	add.w	r8, r8, #1
 8012576:	68e3      	ldr	r3, [r4, #12]
 8012578:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801257a:	1a5b      	subs	r3, r3, r1
 801257c:	4543      	cmp	r3, r8
 801257e:	dcf0      	bgt.n	8012562 <_printf_float+0x42a>
 8012580:	e6fc      	b.n	801237c <_printf_float+0x244>
 8012582:	f04f 0800 	mov.w	r8, #0
 8012586:	f104 0919 	add.w	r9, r4, #25
 801258a:	e7f4      	b.n	8012576 <_printf_float+0x43e>

0801258c <_printf_common>:
 801258c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012590:	4616      	mov	r6, r2
 8012592:	4698      	mov	r8, r3
 8012594:	688a      	ldr	r2, [r1, #8]
 8012596:	690b      	ldr	r3, [r1, #16]
 8012598:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801259c:	4293      	cmp	r3, r2
 801259e:	bfb8      	it	lt
 80125a0:	4613      	movlt	r3, r2
 80125a2:	6033      	str	r3, [r6, #0]
 80125a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80125a8:	4607      	mov	r7, r0
 80125aa:	460c      	mov	r4, r1
 80125ac:	b10a      	cbz	r2, 80125b2 <_printf_common+0x26>
 80125ae:	3301      	adds	r3, #1
 80125b0:	6033      	str	r3, [r6, #0]
 80125b2:	6823      	ldr	r3, [r4, #0]
 80125b4:	0699      	lsls	r1, r3, #26
 80125b6:	bf42      	ittt	mi
 80125b8:	6833      	ldrmi	r3, [r6, #0]
 80125ba:	3302      	addmi	r3, #2
 80125bc:	6033      	strmi	r3, [r6, #0]
 80125be:	6825      	ldr	r5, [r4, #0]
 80125c0:	f015 0506 	ands.w	r5, r5, #6
 80125c4:	d106      	bne.n	80125d4 <_printf_common+0x48>
 80125c6:	f104 0a19 	add.w	sl, r4, #25
 80125ca:	68e3      	ldr	r3, [r4, #12]
 80125cc:	6832      	ldr	r2, [r6, #0]
 80125ce:	1a9b      	subs	r3, r3, r2
 80125d0:	42ab      	cmp	r3, r5
 80125d2:	dc26      	bgt.n	8012622 <_printf_common+0x96>
 80125d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80125d8:	6822      	ldr	r2, [r4, #0]
 80125da:	3b00      	subs	r3, #0
 80125dc:	bf18      	it	ne
 80125de:	2301      	movne	r3, #1
 80125e0:	0692      	lsls	r2, r2, #26
 80125e2:	d42b      	bmi.n	801263c <_printf_common+0xb0>
 80125e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80125e8:	4641      	mov	r1, r8
 80125ea:	4638      	mov	r0, r7
 80125ec:	47c8      	blx	r9
 80125ee:	3001      	adds	r0, #1
 80125f0:	d01e      	beq.n	8012630 <_printf_common+0xa4>
 80125f2:	6823      	ldr	r3, [r4, #0]
 80125f4:	6922      	ldr	r2, [r4, #16]
 80125f6:	f003 0306 	and.w	r3, r3, #6
 80125fa:	2b04      	cmp	r3, #4
 80125fc:	bf02      	ittt	eq
 80125fe:	68e5      	ldreq	r5, [r4, #12]
 8012600:	6833      	ldreq	r3, [r6, #0]
 8012602:	1aed      	subeq	r5, r5, r3
 8012604:	68a3      	ldr	r3, [r4, #8]
 8012606:	bf0c      	ite	eq
 8012608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801260c:	2500      	movne	r5, #0
 801260e:	4293      	cmp	r3, r2
 8012610:	bfc4      	itt	gt
 8012612:	1a9b      	subgt	r3, r3, r2
 8012614:	18ed      	addgt	r5, r5, r3
 8012616:	2600      	movs	r6, #0
 8012618:	341a      	adds	r4, #26
 801261a:	42b5      	cmp	r5, r6
 801261c:	d11a      	bne.n	8012654 <_printf_common+0xc8>
 801261e:	2000      	movs	r0, #0
 8012620:	e008      	b.n	8012634 <_printf_common+0xa8>
 8012622:	2301      	movs	r3, #1
 8012624:	4652      	mov	r2, sl
 8012626:	4641      	mov	r1, r8
 8012628:	4638      	mov	r0, r7
 801262a:	47c8      	blx	r9
 801262c:	3001      	adds	r0, #1
 801262e:	d103      	bne.n	8012638 <_printf_common+0xac>
 8012630:	f04f 30ff 	mov.w	r0, #4294967295
 8012634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012638:	3501      	adds	r5, #1
 801263a:	e7c6      	b.n	80125ca <_printf_common+0x3e>
 801263c:	18e1      	adds	r1, r4, r3
 801263e:	1c5a      	adds	r2, r3, #1
 8012640:	2030      	movs	r0, #48	@ 0x30
 8012642:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012646:	4422      	add	r2, r4
 8012648:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801264c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012650:	3302      	adds	r3, #2
 8012652:	e7c7      	b.n	80125e4 <_printf_common+0x58>
 8012654:	2301      	movs	r3, #1
 8012656:	4622      	mov	r2, r4
 8012658:	4641      	mov	r1, r8
 801265a:	4638      	mov	r0, r7
 801265c:	47c8      	blx	r9
 801265e:	3001      	adds	r0, #1
 8012660:	d0e6      	beq.n	8012630 <_printf_common+0xa4>
 8012662:	3601      	adds	r6, #1
 8012664:	e7d9      	b.n	801261a <_printf_common+0x8e>
	...

08012668 <_printf_i>:
 8012668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801266c:	7e0f      	ldrb	r7, [r1, #24]
 801266e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012670:	2f78      	cmp	r7, #120	@ 0x78
 8012672:	4691      	mov	r9, r2
 8012674:	4680      	mov	r8, r0
 8012676:	460c      	mov	r4, r1
 8012678:	469a      	mov	sl, r3
 801267a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801267e:	d807      	bhi.n	8012690 <_printf_i+0x28>
 8012680:	2f62      	cmp	r7, #98	@ 0x62
 8012682:	d80a      	bhi.n	801269a <_printf_i+0x32>
 8012684:	2f00      	cmp	r7, #0
 8012686:	f000 80d1 	beq.w	801282c <_printf_i+0x1c4>
 801268a:	2f58      	cmp	r7, #88	@ 0x58
 801268c:	f000 80b8 	beq.w	8012800 <_printf_i+0x198>
 8012690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012694:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012698:	e03a      	b.n	8012710 <_printf_i+0xa8>
 801269a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801269e:	2b15      	cmp	r3, #21
 80126a0:	d8f6      	bhi.n	8012690 <_printf_i+0x28>
 80126a2:	a101      	add	r1, pc, #4	@ (adr r1, 80126a8 <_printf_i+0x40>)
 80126a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80126a8:	08012701 	.word	0x08012701
 80126ac:	08012715 	.word	0x08012715
 80126b0:	08012691 	.word	0x08012691
 80126b4:	08012691 	.word	0x08012691
 80126b8:	08012691 	.word	0x08012691
 80126bc:	08012691 	.word	0x08012691
 80126c0:	08012715 	.word	0x08012715
 80126c4:	08012691 	.word	0x08012691
 80126c8:	08012691 	.word	0x08012691
 80126cc:	08012691 	.word	0x08012691
 80126d0:	08012691 	.word	0x08012691
 80126d4:	08012813 	.word	0x08012813
 80126d8:	0801273f 	.word	0x0801273f
 80126dc:	080127cd 	.word	0x080127cd
 80126e0:	08012691 	.word	0x08012691
 80126e4:	08012691 	.word	0x08012691
 80126e8:	08012835 	.word	0x08012835
 80126ec:	08012691 	.word	0x08012691
 80126f0:	0801273f 	.word	0x0801273f
 80126f4:	08012691 	.word	0x08012691
 80126f8:	08012691 	.word	0x08012691
 80126fc:	080127d5 	.word	0x080127d5
 8012700:	6833      	ldr	r3, [r6, #0]
 8012702:	1d1a      	adds	r2, r3, #4
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	6032      	str	r2, [r6, #0]
 8012708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801270c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012710:	2301      	movs	r3, #1
 8012712:	e09c      	b.n	801284e <_printf_i+0x1e6>
 8012714:	6833      	ldr	r3, [r6, #0]
 8012716:	6820      	ldr	r0, [r4, #0]
 8012718:	1d19      	adds	r1, r3, #4
 801271a:	6031      	str	r1, [r6, #0]
 801271c:	0606      	lsls	r6, r0, #24
 801271e:	d501      	bpl.n	8012724 <_printf_i+0xbc>
 8012720:	681d      	ldr	r5, [r3, #0]
 8012722:	e003      	b.n	801272c <_printf_i+0xc4>
 8012724:	0645      	lsls	r5, r0, #25
 8012726:	d5fb      	bpl.n	8012720 <_printf_i+0xb8>
 8012728:	f9b3 5000 	ldrsh.w	r5, [r3]
 801272c:	2d00      	cmp	r5, #0
 801272e:	da03      	bge.n	8012738 <_printf_i+0xd0>
 8012730:	232d      	movs	r3, #45	@ 0x2d
 8012732:	426d      	negs	r5, r5
 8012734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012738:	4858      	ldr	r0, [pc, #352]	@ (801289c <_printf_i+0x234>)
 801273a:	230a      	movs	r3, #10
 801273c:	e011      	b.n	8012762 <_printf_i+0xfa>
 801273e:	6821      	ldr	r1, [r4, #0]
 8012740:	6833      	ldr	r3, [r6, #0]
 8012742:	0608      	lsls	r0, r1, #24
 8012744:	f853 5b04 	ldr.w	r5, [r3], #4
 8012748:	d402      	bmi.n	8012750 <_printf_i+0xe8>
 801274a:	0649      	lsls	r1, r1, #25
 801274c:	bf48      	it	mi
 801274e:	b2ad      	uxthmi	r5, r5
 8012750:	2f6f      	cmp	r7, #111	@ 0x6f
 8012752:	4852      	ldr	r0, [pc, #328]	@ (801289c <_printf_i+0x234>)
 8012754:	6033      	str	r3, [r6, #0]
 8012756:	bf14      	ite	ne
 8012758:	230a      	movne	r3, #10
 801275a:	2308      	moveq	r3, #8
 801275c:	2100      	movs	r1, #0
 801275e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012762:	6866      	ldr	r6, [r4, #4]
 8012764:	60a6      	str	r6, [r4, #8]
 8012766:	2e00      	cmp	r6, #0
 8012768:	db05      	blt.n	8012776 <_printf_i+0x10e>
 801276a:	6821      	ldr	r1, [r4, #0]
 801276c:	432e      	orrs	r6, r5
 801276e:	f021 0104 	bic.w	r1, r1, #4
 8012772:	6021      	str	r1, [r4, #0]
 8012774:	d04b      	beq.n	801280e <_printf_i+0x1a6>
 8012776:	4616      	mov	r6, r2
 8012778:	fbb5 f1f3 	udiv	r1, r5, r3
 801277c:	fb03 5711 	mls	r7, r3, r1, r5
 8012780:	5dc7      	ldrb	r7, [r0, r7]
 8012782:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012786:	462f      	mov	r7, r5
 8012788:	42bb      	cmp	r3, r7
 801278a:	460d      	mov	r5, r1
 801278c:	d9f4      	bls.n	8012778 <_printf_i+0x110>
 801278e:	2b08      	cmp	r3, #8
 8012790:	d10b      	bne.n	80127aa <_printf_i+0x142>
 8012792:	6823      	ldr	r3, [r4, #0]
 8012794:	07df      	lsls	r7, r3, #31
 8012796:	d508      	bpl.n	80127aa <_printf_i+0x142>
 8012798:	6923      	ldr	r3, [r4, #16]
 801279a:	6861      	ldr	r1, [r4, #4]
 801279c:	4299      	cmp	r1, r3
 801279e:	bfde      	ittt	le
 80127a0:	2330      	movle	r3, #48	@ 0x30
 80127a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80127a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80127aa:	1b92      	subs	r2, r2, r6
 80127ac:	6122      	str	r2, [r4, #16]
 80127ae:	f8cd a000 	str.w	sl, [sp]
 80127b2:	464b      	mov	r3, r9
 80127b4:	aa03      	add	r2, sp, #12
 80127b6:	4621      	mov	r1, r4
 80127b8:	4640      	mov	r0, r8
 80127ba:	f7ff fee7 	bl	801258c <_printf_common>
 80127be:	3001      	adds	r0, #1
 80127c0:	d14a      	bne.n	8012858 <_printf_i+0x1f0>
 80127c2:	f04f 30ff 	mov.w	r0, #4294967295
 80127c6:	b004      	add	sp, #16
 80127c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127cc:	6823      	ldr	r3, [r4, #0]
 80127ce:	f043 0320 	orr.w	r3, r3, #32
 80127d2:	6023      	str	r3, [r4, #0]
 80127d4:	4832      	ldr	r0, [pc, #200]	@ (80128a0 <_printf_i+0x238>)
 80127d6:	2778      	movs	r7, #120	@ 0x78
 80127d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80127dc:	6823      	ldr	r3, [r4, #0]
 80127de:	6831      	ldr	r1, [r6, #0]
 80127e0:	061f      	lsls	r7, r3, #24
 80127e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80127e6:	d402      	bmi.n	80127ee <_printf_i+0x186>
 80127e8:	065f      	lsls	r7, r3, #25
 80127ea:	bf48      	it	mi
 80127ec:	b2ad      	uxthmi	r5, r5
 80127ee:	6031      	str	r1, [r6, #0]
 80127f0:	07d9      	lsls	r1, r3, #31
 80127f2:	bf44      	itt	mi
 80127f4:	f043 0320 	orrmi.w	r3, r3, #32
 80127f8:	6023      	strmi	r3, [r4, #0]
 80127fa:	b11d      	cbz	r5, 8012804 <_printf_i+0x19c>
 80127fc:	2310      	movs	r3, #16
 80127fe:	e7ad      	b.n	801275c <_printf_i+0xf4>
 8012800:	4826      	ldr	r0, [pc, #152]	@ (801289c <_printf_i+0x234>)
 8012802:	e7e9      	b.n	80127d8 <_printf_i+0x170>
 8012804:	6823      	ldr	r3, [r4, #0]
 8012806:	f023 0320 	bic.w	r3, r3, #32
 801280a:	6023      	str	r3, [r4, #0]
 801280c:	e7f6      	b.n	80127fc <_printf_i+0x194>
 801280e:	4616      	mov	r6, r2
 8012810:	e7bd      	b.n	801278e <_printf_i+0x126>
 8012812:	6833      	ldr	r3, [r6, #0]
 8012814:	6825      	ldr	r5, [r4, #0]
 8012816:	6961      	ldr	r1, [r4, #20]
 8012818:	1d18      	adds	r0, r3, #4
 801281a:	6030      	str	r0, [r6, #0]
 801281c:	062e      	lsls	r6, r5, #24
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	d501      	bpl.n	8012826 <_printf_i+0x1be>
 8012822:	6019      	str	r1, [r3, #0]
 8012824:	e002      	b.n	801282c <_printf_i+0x1c4>
 8012826:	0668      	lsls	r0, r5, #25
 8012828:	d5fb      	bpl.n	8012822 <_printf_i+0x1ba>
 801282a:	8019      	strh	r1, [r3, #0]
 801282c:	2300      	movs	r3, #0
 801282e:	6123      	str	r3, [r4, #16]
 8012830:	4616      	mov	r6, r2
 8012832:	e7bc      	b.n	80127ae <_printf_i+0x146>
 8012834:	6833      	ldr	r3, [r6, #0]
 8012836:	1d1a      	adds	r2, r3, #4
 8012838:	6032      	str	r2, [r6, #0]
 801283a:	681e      	ldr	r6, [r3, #0]
 801283c:	6862      	ldr	r2, [r4, #4]
 801283e:	2100      	movs	r1, #0
 8012840:	4630      	mov	r0, r6
 8012842:	f7ed fced 	bl	8000220 <memchr>
 8012846:	b108      	cbz	r0, 801284c <_printf_i+0x1e4>
 8012848:	1b80      	subs	r0, r0, r6
 801284a:	6060      	str	r0, [r4, #4]
 801284c:	6863      	ldr	r3, [r4, #4]
 801284e:	6123      	str	r3, [r4, #16]
 8012850:	2300      	movs	r3, #0
 8012852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012856:	e7aa      	b.n	80127ae <_printf_i+0x146>
 8012858:	6923      	ldr	r3, [r4, #16]
 801285a:	4632      	mov	r2, r6
 801285c:	4649      	mov	r1, r9
 801285e:	4640      	mov	r0, r8
 8012860:	47d0      	blx	sl
 8012862:	3001      	adds	r0, #1
 8012864:	d0ad      	beq.n	80127c2 <_printf_i+0x15a>
 8012866:	6823      	ldr	r3, [r4, #0]
 8012868:	079b      	lsls	r3, r3, #30
 801286a:	d413      	bmi.n	8012894 <_printf_i+0x22c>
 801286c:	68e0      	ldr	r0, [r4, #12]
 801286e:	9b03      	ldr	r3, [sp, #12]
 8012870:	4298      	cmp	r0, r3
 8012872:	bfb8      	it	lt
 8012874:	4618      	movlt	r0, r3
 8012876:	e7a6      	b.n	80127c6 <_printf_i+0x15e>
 8012878:	2301      	movs	r3, #1
 801287a:	4632      	mov	r2, r6
 801287c:	4649      	mov	r1, r9
 801287e:	4640      	mov	r0, r8
 8012880:	47d0      	blx	sl
 8012882:	3001      	adds	r0, #1
 8012884:	d09d      	beq.n	80127c2 <_printf_i+0x15a>
 8012886:	3501      	adds	r5, #1
 8012888:	68e3      	ldr	r3, [r4, #12]
 801288a:	9903      	ldr	r1, [sp, #12]
 801288c:	1a5b      	subs	r3, r3, r1
 801288e:	42ab      	cmp	r3, r5
 8012890:	dcf2      	bgt.n	8012878 <_printf_i+0x210>
 8012892:	e7eb      	b.n	801286c <_printf_i+0x204>
 8012894:	2500      	movs	r5, #0
 8012896:	f104 0619 	add.w	r6, r4, #25
 801289a:	e7f5      	b.n	8012888 <_printf_i+0x220>
 801289c:	08016a42 	.word	0x08016a42
 80128a0:	08016a53 	.word	0x08016a53

080128a4 <std>:
 80128a4:	2300      	movs	r3, #0
 80128a6:	b510      	push	{r4, lr}
 80128a8:	4604      	mov	r4, r0
 80128aa:	e9c0 3300 	strd	r3, r3, [r0]
 80128ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80128b2:	6083      	str	r3, [r0, #8]
 80128b4:	8181      	strh	r1, [r0, #12]
 80128b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80128b8:	81c2      	strh	r2, [r0, #14]
 80128ba:	6183      	str	r3, [r0, #24]
 80128bc:	4619      	mov	r1, r3
 80128be:	2208      	movs	r2, #8
 80128c0:	305c      	adds	r0, #92	@ 0x5c
 80128c2:	f000 f966 	bl	8012b92 <memset>
 80128c6:	4b0d      	ldr	r3, [pc, #52]	@ (80128fc <std+0x58>)
 80128c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80128ca:	4b0d      	ldr	r3, [pc, #52]	@ (8012900 <std+0x5c>)
 80128cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80128ce:	4b0d      	ldr	r3, [pc, #52]	@ (8012904 <std+0x60>)
 80128d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80128d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012908 <std+0x64>)
 80128d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80128d6:	4b0d      	ldr	r3, [pc, #52]	@ (801290c <std+0x68>)
 80128d8:	6224      	str	r4, [r4, #32]
 80128da:	429c      	cmp	r4, r3
 80128dc:	d006      	beq.n	80128ec <std+0x48>
 80128de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80128e2:	4294      	cmp	r4, r2
 80128e4:	d002      	beq.n	80128ec <std+0x48>
 80128e6:	33d0      	adds	r3, #208	@ 0xd0
 80128e8:	429c      	cmp	r4, r3
 80128ea:	d105      	bne.n	80128f8 <std+0x54>
 80128ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80128f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128f4:	f000 b9ca 	b.w	8012c8c <__retarget_lock_init_recursive>
 80128f8:	bd10      	pop	{r4, pc}
 80128fa:	bf00      	nop
 80128fc:	08012ad9 	.word	0x08012ad9
 8012900:	08012afb 	.word	0x08012afb
 8012904:	08012b33 	.word	0x08012b33
 8012908:	08012b57 	.word	0x08012b57
 801290c:	20003608 	.word	0x20003608

08012910 <stdio_exit_handler>:
 8012910:	4a02      	ldr	r2, [pc, #8]	@ (801291c <stdio_exit_handler+0xc>)
 8012912:	4903      	ldr	r1, [pc, #12]	@ (8012920 <stdio_exit_handler+0x10>)
 8012914:	4803      	ldr	r0, [pc, #12]	@ (8012924 <stdio_exit_handler+0x14>)
 8012916:	f000 b869 	b.w	80129ec <_fwalk_sglue>
 801291a:	bf00      	nop
 801291c:	200001a0 	.word	0x200001a0
 8012920:	0801460d 	.word	0x0801460d
 8012924:	200001b0 	.word	0x200001b0

08012928 <cleanup_stdio>:
 8012928:	6841      	ldr	r1, [r0, #4]
 801292a:	4b0c      	ldr	r3, [pc, #48]	@ (801295c <cleanup_stdio+0x34>)
 801292c:	4299      	cmp	r1, r3
 801292e:	b510      	push	{r4, lr}
 8012930:	4604      	mov	r4, r0
 8012932:	d001      	beq.n	8012938 <cleanup_stdio+0x10>
 8012934:	f001 fe6a 	bl	801460c <_fflush_r>
 8012938:	68a1      	ldr	r1, [r4, #8]
 801293a:	4b09      	ldr	r3, [pc, #36]	@ (8012960 <cleanup_stdio+0x38>)
 801293c:	4299      	cmp	r1, r3
 801293e:	d002      	beq.n	8012946 <cleanup_stdio+0x1e>
 8012940:	4620      	mov	r0, r4
 8012942:	f001 fe63 	bl	801460c <_fflush_r>
 8012946:	68e1      	ldr	r1, [r4, #12]
 8012948:	4b06      	ldr	r3, [pc, #24]	@ (8012964 <cleanup_stdio+0x3c>)
 801294a:	4299      	cmp	r1, r3
 801294c:	d004      	beq.n	8012958 <cleanup_stdio+0x30>
 801294e:	4620      	mov	r0, r4
 8012950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012954:	f001 be5a 	b.w	801460c <_fflush_r>
 8012958:	bd10      	pop	{r4, pc}
 801295a:	bf00      	nop
 801295c:	20003608 	.word	0x20003608
 8012960:	20003670 	.word	0x20003670
 8012964:	200036d8 	.word	0x200036d8

08012968 <global_stdio_init.part.0>:
 8012968:	b510      	push	{r4, lr}
 801296a:	4b0b      	ldr	r3, [pc, #44]	@ (8012998 <global_stdio_init.part.0+0x30>)
 801296c:	4c0b      	ldr	r4, [pc, #44]	@ (801299c <global_stdio_init.part.0+0x34>)
 801296e:	4a0c      	ldr	r2, [pc, #48]	@ (80129a0 <global_stdio_init.part.0+0x38>)
 8012970:	601a      	str	r2, [r3, #0]
 8012972:	4620      	mov	r0, r4
 8012974:	2200      	movs	r2, #0
 8012976:	2104      	movs	r1, #4
 8012978:	f7ff ff94 	bl	80128a4 <std>
 801297c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012980:	2201      	movs	r2, #1
 8012982:	2109      	movs	r1, #9
 8012984:	f7ff ff8e 	bl	80128a4 <std>
 8012988:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801298c:	2202      	movs	r2, #2
 801298e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012992:	2112      	movs	r1, #18
 8012994:	f7ff bf86 	b.w	80128a4 <std>
 8012998:	20003740 	.word	0x20003740
 801299c:	20003608 	.word	0x20003608
 80129a0:	08012911 	.word	0x08012911

080129a4 <__sfp_lock_acquire>:
 80129a4:	4801      	ldr	r0, [pc, #4]	@ (80129ac <__sfp_lock_acquire+0x8>)
 80129a6:	f000 b972 	b.w	8012c8e <__retarget_lock_acquire_recursive>
 80129aa:	bf00      	nop
 80129ac:	20003749 	.word	0x20003749

080129b0 <__sfp_lock_release>:
 80129b0:	4801      	ldr	r0, [pc, #4]	@ (80129b8 <__sfp_lock_release+0x8>)
 80129b2:	f000 b96d 	b.w	8012c90 <__retarget_lock_release_recursive>
 80129b6:	bf00      	nop
 80129b8:	20003749 	.word	0x20003749

080129bc <__sinit>:
 80129bc:	b510      	push	{r4, lr}
 80129be:	4604      	mov	r4, r0
 80129c0:	f7ff fff0 	bl	80129a4 <__sfp_lock_acquire>
 80129c4:	6a23      	ldr	r3, [r4, #32]
 80129c6:	b11b      	cbz	r3, 80129d0 <__sinit+0x14>
 80129c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129cc:	f7ff bff0 	b.w	80129b0 <__sfp_lock_release>
 80129d0:	4b04      	ldr	r3, [pc, #16]	@ (80129e4 <__sinit+0x28>)
 80129d2:	6223      	str	r3, [r4, #32]
 80129d4:	4b04      	ldr	r3, [pc, #16]	@ (80129e8 <__sinit+0x2c>)
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d1f5      	bne.n	80129c8 <__sinit+0xc>
 80129dc:	f7ff ffc4 	bl	8012968 <global_stdio_init.part.0>
 80129e0:	e7f2      	b.n	80129c8 <__sinit+0xc>
 80129e2:	bf00      	nop
 80129e4:	08012929 	.word	0x08012929
 80129e8:	20003740 	.word	0x20003740

080129ec <_fwalk_sglue>:
 80129ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129f0:	4607      	mov	r7, r0
 80129f2:	4688      	mov	r8, r1
 80129f4:	4614      	mov	r4, r2
 80129f6:	2600      	movs	r6, #0
 80129f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80129fc:	f1b9 0901 	subs.w	r9, r9, #1
 8012a00:	d505      	bpl.n	8012a0e <_fwalk_sglue+0x22>
 8012a02:	6824      	ldr	r4, [r4, #0]
 8012a04:	2c00      	cmp	r4, #0
 8012a06:	d1f7      	bne.n	80129f8 <_fwalk_sglue+0xc>
 8012a08:	4630      	mov	r0, r6
 8012a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a0e:	89ab      	ldrh	r3, [r5, #12]
 8012a10:	2b01      	cmp	r3, #1
 8012a12:	d907      	bls.n	8012a24 <_fwalk_sglue+0x38>
 8012a14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012a18:	3301      	adds	r3, #1
 8012a1a:	d003      	beq.n	8012a24 <_fwalk_sglue+0x38>
 8012a1c:	4629      	mov	r1, r5
 8012a1e:	4638      	mov	r0, r7
 8012a20:	47c0      	blx	r8
 8012a22:	4306      	orrs	r6, r0
 8012a24:	3568      	adds	r5, #104	@ 0x68
 8012a26:	e7e9      	b.n	80129fc <_fwalk_sglue+0x10>

08012a28 <sniprintf>:
 8012a28:	b40c      	push	{r2, r3}
 8012a2a:	b530      	push	{r4, r5, lr}
 8012a2c:	4b18      	ldr	r3, [pc, #96]	@ (8012a90 <sniprintf+0x68>)
 8012a2e:	1e0c      	subs	r4, r1, #0
 8012a30:	681d      	ldr	r5, [r3, #0]
 8012a32:	b09d      	sub	sp, #116	@ 0x74
 8012a34:	da08      	bge.n	8012a48 <sniprintf+0x20>
 8012a36:	238b      	movs	r3, #139	@ 0x8b
 8012a38:	602b      	str	r3, [r5, #0]
 8012a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8012a3e:	b01d      	add	sp, #116	@ 0x74
 8012a40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012a44:	b002      	add	sp, #8
 8012a46:	4770      	bx	lr
 8012a48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012a4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012a50:	f04f 0300 	mov.w	r3, #0
 8012a54:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012a56:	bf14      	ite	ne
 8012a58:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012a5c:	4623      	moveq	r3, r4
 8012a5e:	9304      	str	r3, [sp, #16]
 8012a60:	9307      	str	r3, [sp, #28]
 8012a62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012a66:	9002      	str	r0, [sp, #8]
 8012a68:	9006      	str	r0, [sp, #24]
 8012a6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012a6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012a70:	ab21      	add	r3, sp, #132	@ 0x84
 8012a72:	a902      	add	r1, sp, #8
 8012a74:	4628      	mov	r0, r5
 8012a76:	9301      	str	r3, [sp, #4]
 8012a78:	f001 fc48 	bl	801430c <_svfiprintf_r>
 8012a7c:	1c43      	adds	r3, r0, #1
 8012a7e:	bfbc      	itt	lt
 8012a80:	238b      	movlt	r3, #139	@ 0x8b
 8012a82:	602b      	strlt	r3, [r5, #0]
 8012a84:	2c00      	cmp	r4, #0
 8012a86:	d0da      	beq.n	8012a3e <sniprintf+0x16>
 8012a88:	9b02      	ldr	r3, [sp, #8]
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	701a      	strb	r2, [r3, #0]
 8012a8e:	e7d6      	b.n	8012a3e <sniprintf+0x16>
 8012a90:	200001ac 	.word	0x200001ac

08012a94 <siprintf>:
 8012a94:	b40e      	push	{r1, r2, r3}
 8012a96:	b510      	push	{r4, lr}
 8012a98:	b09d      	sub	sp, #116	@ 0x74
 8012a9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012a9c:	9002      	str	r0, [sp, #8]
 8012a9e:	9006      	str	r0, [sp, #24]
 8012aa0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012aa4:	480a      	ldr	r0, [pc, #40]	@ (8012ad0 <siprintf+0x3c>)
 8012aa6:	9107      	str	r1, [sp, #28]
 8012aa8:	9104      	str	r1, [sp, #16]
 8012aaa:	490a      	ldr	r1, [pc, #40]	@ (8012ad4 <siprintf+0x40>)
 8012aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ab0:	9105      	str	r1, [sp, #20]
 8012ab2:	2400      	movs	r4, #0
 8012ab4:	a902      	add	r1, sp, #8
 8012ab6:	6800      	ldr	r0, [r0, #0]
 8012ab8:	9301      	str	r3, [sp, #4]
 8012aba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012abc:	f001 fc26 	bl	801430c <_svfiprintf_r>
 8012ac0:	9b02      	ldr	r3, [sp, #8]
 8012ac2:	701c      	strb	r4, [r3, #0]
 8012ac4:	b01d      	add	sp, #116	@ 0x74
 8012ac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012aca:	b003      	add	sp, #12
 8012acc:	4770      	bx	lr
 8012ace:	bf00      	nop
 8012ad0:	200001ac 	.word	0x200001ac
 8012ad4:	ffff0208 	.word	0xffff0208

08012ad8 <__sread>:
 8012ad8:	b510      	push	{r4, lr}
 8012ada:	460c      	mov	r4, r1
 8012adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ae0:	f000 f886 	bl	8012bf0 <_read_r>
 8012ae4:	2800      	cmp	r0, #0
 8012ae6:	bfab      	itete	ge
 8012ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012aea:	89a3      	ldrhlt	r3, [r4, #12]
 8012aec:	181b      	addge	r3, r3, r0
 8012aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012af2:	bfac      	ite	ge
 8012af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012af6:	81a3      	strhlt	r3, [r4, #12]
 8012af8:	bd10      	pop	{r4, pc}

08012afa <__swrite>:
 8012afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012afe:	461f      	mov	r7, r3
 8012b00:	898b      	ldrh	r3, [r1, #12]
 8012b02:	05db      	lsls	r3, r3, #23
 8012b04:	4605      	mov	r5, r0
 8012b06:	460c      	mov	r4, r1
 8012b08:	4616      	mov	r6, r2
 8012b0a:	d505      	bpl.n	8012b18 <__swrite+0x1e>
 8012b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b10:	2302      	movs	r3, #2
 8012b12:	2200      	movs	r2, #0
 8012b14:	f000 f85a 	bl	8012bcc <_lseek_r>
 8012b18:	89a3      	ldrh	r3, [r4, #12]
 8012b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012b22:	81a3      	strh	r3, [r4, #12]
 8012b24:	4632      	mov	r2, r6
 8012b26:	463b      	mov	r3, r7
 8012b28:	4628      	mov	r0, r5
 8012b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b2e:	f000 b871 	b.w	8012c14 <_write_r>

08012b32 <__sseek>:
 8012b32:	b510      	push	{r4, lr}
 8012b34:	460c      	mov	r4, r1
 8012b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b3a:	f000 f847 	bl	8012bcc <_lseek_r>
 8012b3e:	1c43      	adds	r3, r0, #1
 8012b40:	89a3      	ldrh	r3, [r4, #12]
 8012b42:	bf15      	itete	ne
 8012b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012b4e:	81a3      	strheq	r3, [r4, #12]
 8012b50:	bf18      	it	ne
 8012b52:	81a3      	strhne	r3, [r4, #12]
 8012b54:	bd10      	pop	{r4, pc}

08012b56 <__sclose>:
 8012b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b5a:	f000 b827 	b.w	8012bac <_close_r>

08012b5e <memmove>:
 8012b5e:	4288      	cmp	r0, r1
 8012b60:	b510      	push	{r4, lr}
 8012b62:	eb01 0402 	add.w	r4, r1, r2
 8012b66:	d902      	bls.n	8012b6e <memmove+0x10>
 8012b68:	4284      	cmp	r4, r0
 8012b6a:	4623      	mov	r3, r4
 8012b6c:	d807      	bhi.n	8012b7e <memmove+0x20>
 8012b6e:	1e43      	subs	r3, r0, #1
 8012b70:	42a1      	cmp	r1, r4
 8012b72:	d008      	beq.n	8012b86 <memmove+0x28>
 8012b74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012b78:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012b7c:	e7f8      	b.n	8012b70 <memmove+0x12>
 8012b7e:	4402      	add	r2, r0
 8012b80:	4601      	mov	r1, r0
 8012b82:	428a      	cmp	r2, r1
 8012b84:	d100      	bne.n	8012b88 <memmove+0x2a>
 8012b86:	bd10      	pop	{r4, pc}
 8012b88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012b8c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012b90:	e7f7      	b.n	8012b82 <memmove+0x24>

08012b92 <memset>:
 8012b92:	4402      	add	r2, r0
 8012b94:	4603      	mov	r3, r0
 8012b96:	4293      	cmp	r3, r2
 8012b98:	d100      	bne.n	8012b9c <memset+0xa>
 8012b9a:	4770      	bx	lr
 8012b9c:	f803 1b01 	strb.w	r1, [r3], #1
 8012ba0:	e7f9      	b.n	8012b96 <memset+0x4>
	...

08012ba4 <_localeconv_r>:
 8012ba4:	4800      	ldr	r0, [pc, #0]	@ (8012ba8 <_localeconv_r+0x4>)
 8012ba6:	4770      	bx	lr
 8012ba8:	200002ec 	.word	0x200002ec

08012bac <_close_r>:
 8012bac:	b538      	push	{r3, r4, r5, lr}
 8012bae:	4d06      	ldr	r5, [pc, #24]	@ (8012bc8 <_close_r+0x1c>)
 8012bb0:	2300      	movs	r3, #0
 8012bb2:	4604      	mov	r4, r0
 8012bb4:	4608      	mov	r0, r1
 8012bb6:	602b      	str	r3, [r5, #0]
 8012bb8:	f7f1 f92a 	bl	8003e10 <_close>
 8012bbc:	1c43      	adds	r3, r0, #1
 8012bbe:	d102      	bne.n	8012bc6 <_close_r+0x1a>
 8012bc0:	682b      	ldr	r3, [r5, #0]
 8012bc2:	b103      	cbz	r3, 8012bc6 <_close_r+0x1a>
 8012bc4:	6023      	str	r3, [r4, #0]
 8012bc6:	bd38      	pop	{r3, r4, r5, pc}
 8012bc8:	20003744 	.word	0x20003744

08012bcc <_lseek_r>:
 8012bcc:	b538      	push	{r3, r4, r5, lr}
 8012bce:	4d07      	ldr	r5, [pc, #28]	@ (8012bec <_lseek_r+0x20>)
 8012bd0:	4604      	mov	r4, r0
 8012bd2:	4608      	mov	r0, r1
 8012bd4:	4611      	mov	r1, r2
 8012bd6:	2200      	movs	r2, #0
 8012bd8:	602a      	str	r2, [r5, #0]
 8012bda:	461a      	mov	r2, r3
 8012bdc:	f7f1 f93f 	bl	8003e5e <_lseek>
 8012be0:	1c43      	adds	r3, r0, #1
 8012be2:	d102      	bne.n	8012bea <_lseek_r+0x1e>
 8012be4:	682b      	ldr	r3, [r5, #0]
 8012be6:	b103      	cbz	r3, 8012bea <_lseek_r+0x1e>
 8012be8:	6023      	str	r3, [r4, #0]
 8012bea:	bd38      	pop	{r3, r4, r5, pc}
 8012bec:	20003744 	.word	0x20003744

08012bf0 <_read_r>:
 8012bf0:	b538      	push	{r3, r4, r5, lr}
 8012bf2:	4d07      	ldr	r5, [pc, #28]	@ (8012c10 <_read_r+0x20>)
 8012bf4:	4604      	mov	r4, r0
 8012bf6:	4608      	mov	r0, r1
 8012bf8:	4611      	mov	r1, r2
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	602a      	str	r2, [r5, #0]
 8012bfe:	461a      	mov	r2, r3
 8012c00:	f7f1 f8cd 	bl	8003d9e <_read>
 8012c04:	1c43      	adds	r3, r0, #1
 8012c06:	d102      	bne.n	8012c0e <_read_r+0x1e>
 8012c08:	682b      	ldr	r3, [r5, #0]
 8012c0a:	b103      	cbz	r3, 8012c0e <_read_r+0x1e>
 8012c0c:	6023      	str	r3, [r4, #0]
 8012c0e:	bd38      	pop	{r3, r4, r5, pc}
 8012c10:	20003744 	.word	0x20003744

08012c14 <_write_r>:
 8012c14:	b538      	push	{r3, r4, r5, lr}
 8012c16:	4d07      	ldr	r5, [pc, #28]	@ (8012c34 <_write_r+0x20>)
 8012c18:	4604      	mov	r4, r0
 8012c1a:	4608      	mov	r0, r1
 8012c1c:	4611      	mov	r1, r2
 8012c1e:	2200      	movs	r2, #0
 8012c20:	602a      	str	r2, [r5, #0]
 8012c22:	461a      	mov	r2, r3
 8012c24:	f7f1 f8d8 	bl	8003dd8 <_write>
 8012c28:	1c43      	adds	r3, r0, #1
 8012c2a:	d102      	bne.n	8012c32 <_write_r+0x1e>
 8012c2c:	682b      	ldr	r3, [r5, #0]
 8012c2e:	b103      	cbz	r3, 8012c32 <_write_r+0x1e>
 8012c30:	6023      	str	r3, [r4, #0]
 8012c32:	bd38      	pop	{r3, r4, r5, pc}
 8012c34:	20003744 	.word	0x20003744

08012c38 <__errno>:
 8012c38:	4b01      	ldr	r3, [pc, #4]	@ (8012c40 <__errno+0x8>)
 8012c3a:	6818      	ldr	r0, [r3, #0]
 8012c3c:	4770      	bx	lr
 8012c3e:	bf00      	nop
 8012c40:	200001ac 	.word	0x200001ac

08012c44 <__libc_init_array>:
 8012c44:	b570      	push	{r4, r5, r6, lr}
 8012c46:	4d0d      	ldr	r5, [pc, #52]	@ (8012c7c <__libc_init_array+0x38>)
 8012c48:	4c0d      	ldr	r4, [pc, #52]	@ (8012c80 <__libc_init_array+0x3c>)
 8012c4a:	1b64      	subs	r4, r4, r5
 8012c4c:	10a4      	asrs	r4, r4, #2
 8012c4e:	2600      	movs	r6, #0
 8012c50:	42a6      	cmp	r6, r4
 8012c52:	d109      	bne.n	8012c68 <__libc_init_array+0x24>
 8012c54:	4d0b      	ldr	r5, [pc, #44]	@ (8012c84 <__libc_init_array+0x40>)
 8012c56:	4c0c      	ldr	r4, [pc, #48]	@ (8012c88 <__libc_init_array+0x44>)
 8012c58:	f002 f84e 	bl	8014cf8 <_init>
 8012c5c:	1b64      	subs	r4, r4, r5
 8012c5e:	10a4      	asrs	r4, r4, #2
 8012c60:	2600      	movs	r6, #0
 8012c62:	42a6      	cmp	r6, r4
 8012c64:	d105      	bne.n	8012c72 <__libc_init_array+0x2e>
 8012c66:	bd70      	pop	{r4, r5, r6, pc}
 8012c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c6c:	4798      	blx	r3
 8012c6e:	3601      	adds	r6, #1
 8012c70:	e7ee      	b.n	8012c50 <__libc_init_array+0xc>
 8012c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c76:	4798      	blx	r3
 8012c78:	3601      	adds	r6, #1
 8012c7a:	e7f2      	b.n	8012c62 <__libc_init_array+0x1e>
 8012c7c:	08016dac 	.word	0x08016dac
 8012c80:	08016dac 	.word	0x08016dac
 8012c84:	08016dac 	.word	0x08016dac
 8012c88:	08016db0 	.word	0x08016db0

08012c8c <__retarget_lock_init_recursive>:
 8012c8c:	4770      	bx	lr

08012c8e <__retarget_lock_acquire_recursive>:
 8012c8e:	4770      	bx	lr

08012c90 <__retarget_lock_release_recursive>:
 8012c90:	4770      	bx	lr

08012c92 <memcpy>:
 8012c92:	440a      	add	r2, r1
 8012c94:	4291      	cmp	r1, r2
 8012c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8012c9a:	d100      	bne.n	8012c9e <memcpy+0xc>
 8012c9c:	4770      	bx	lr
 8012c9e:	b510      	push	{r4, lr}
 8012ca0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012ca8:	4291      	cmp	r1, r2
 8012caa:	d1f9      	bne.n	8012ca0 <memcpy+0xe>
 8012cac:	bd10      	pop	{r4, pc}

08012cae <quorem>:
 8012cae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cb2:	6903      	ldr	r3, [r0, #16]
 8012cb4:	690c      	ldr	r4, [r1, #16]
 8012cb6:	42a3      	cmp	r3, r4
 8012cb8:	4607      	mov	r7, r0
 8012cba:	db7e      	blt.n	8012dba <quorem+0x10c>
 8012cbc:	3c01      	subs	r4, #1
 8012cbe:	f101 0814 	add.w	r8, r1, #20
 8012cc2:	00a3      	lsls	r3, r4, #2
 8012cc4:	f100 0514 	add.w	r5, r0, #20
 8012cc8:	9300      	str	r3, [sp, #0]
 8012cca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012cce:	9301      	str	r3, [sp, #4]
 8012cd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012cd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012cd8:	3301      	adds	r3, #1
 8012cda:	429a      	cmp	r2, r3
 8012cdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012ce0:	fbb2 f6f3 	udiv	r6, r2, r3
 8012ce4:	d32e      	bcc.n	8012d44 <quorem+0x96>
 8012ce6:	f04f 0a00 	mov.w	sl, #0
 8012cea:	46c4      	mov	ip, r8
 8012cec:	46ae      	mov	lr, r5
 8012cee:	46d3      	mov	fp, sl
 8012cf0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012cf4:	b298      	uxth	r0, r3
 8012cf6:	fb06 a000 	mla	r0, r6, r0, sl
 8012cfa:	0c02      	lsrs	r2, r0, #16
 8012cfc:	0c1b      	lsrs	r3, r3, #16
 8012cfe:	fb06 2303 	mla	r3, r6, r3, r2
 8012d02:	f8de 2000 	ldr.w	r2, [lr]
 8012d06:	b280      	uxth	r0, r0
 8012d08:	b292      	uxth	r2, r2
 8012d0a:	1a12      	subs	r2, r2, r0
 8012d0c:	445a      	add	r2, fp
 8012d0e:	f8de 0000 	ldr.w	r0, [lr]
 8012d12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012d1c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012d20:	b292      	uxth	r2, r2
 8012d22:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012d26:	45e1      	cmp	r9, ip
 8012d28:	f84e 2b04 	str.w	r2, [lr], #4
 8012d2c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012d30:	d2de      	bcs.n	8012cf0 <quorem+0x42>
 8012d32:	9b00      	ldr	r3, [sp, #0]
 8012d34:	58eb      	ldr	r3, [r5, r3]
 8012d36:	b92b      	cbnz	r3, 8012d44 <quorem+0x96>
 8012d38:	9b01      	ldr	r3, [sp, #4]
 8012d3a:	3b04      	subs	r3, #4
 8012d3c:	429d      	cmp	r5, r3
 8012d3e:	461a      	mov	r2, r3
 8012d40:	d32f      	bcc.n	8012da2 <quorem+0xf4>
 8012d42:	613c      	str	r4, [r7, #16]
 8012d44:	4638      	mov	r0, r7
 8012d46:	f001 f97d 	bl	8014044 <__mcmp>
 8012d4a:	2800      	cmp	r0, #0
 8012d4c:	db25      	blt.n	8012d9a <quorem+0xec>
 8012d4e:	4629      	mov	r1, r5
 8012d50:	2000      	movs	r0, #0
 8012d52:	f858 2b04 	ldr.w	r2, [r8], #4
 8012d56:	f8d1 c000 	ldr.w	ip, [r1]
 8012d5a:	fa1f fe82 	uxth.w	lr, r2
 8012d5e:	fa1f f38c 	uxth.w	r3, ip
 8012d62:	eba3 030e 	sub.w	r3, r3, lr
 8012d66:	4403      	add	r3, r0
 8012d68:	0c12      	lsrs	r2, r2, #16
 8012d6a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012d6e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012d72:	b29b      	uxth	r3, r3
 8012d74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012d78:	45c1      	cmp	r9, r8
 8012d7a:	f841 3b04 	str.w	r3, [r1], #4
 8012d7e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012d82:	d2e6      	bcs.n	8012d52 <quorem+0xa4>
 8012d84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d8c:	b922      	cbnz	r2, 8012d98 <quorem+0xea>
 8012d8e:	3b04      	subs	r3, #4
 8012d90:	429d      	cmp	r5, r3
 8012d92:	461a      	mov	r2, r3
 8012d94:	d30b      	bcc.n	8012dae <quorem+0x100>
 8012d96:	613c      	str	r4, [r7, #16]
 8012d98:	3601      	adds	r6, #1
 8012d9a:	4630      	mov	r0, r6
 8012d9c:	b003      	add	sp, #12
 8012d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012da2:	6812      	ldr	r2, [r2, #0]
 8012da4:	3b04      	subs	r3, #4
 8012da6:	2a00      	cmp	r2, #0
 8012da8:	d1cb      	bne.n	8012d42 <quorem+0x94>
 8012daa:	3c01      	subs	r4, #1
 8012dac:	e7c6      	b.n	8012d3c <quorem+0x8e>
 8012dae:	6812      	ldr	r2, [r2, #0]
 8012db0:	3b04      	subs	r3, #4
 8012db2:	2a00      	cmp	r2, #0
 8012db4:	d1ef      	bne.n	8012d96 <quorem+0xe8>
 8012db6:	3c01      	subs	r4, #1
 8012db8:	e7ea      	b.n	8012d90 <quorem+0xe2>
 8012dba:	2000      	movs	r0, #0
 8012dbc:	e7ee      	b.n	8012d9c <quorem+0xee>
	...

08012dc0 <_dtoa_r>:
 8012dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dc4:	69c7      	ldr	r7, [r0, #28]
 8012dc6:	b097      	sub	sp, #92	@ 0x5c
 8012dc8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012dcc:	ec55 4b10 	vmov	r4, r5, d0
 8012dd0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012dd2:	9107      	str	r1, [sp, #28]
 8012dd4:	4681      	mov	r9, r0
 8012dd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8012dd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8012dda:	b97f      	cbnz	r7, 8012dfc <_dtoa_r+0x3c>
 8012ddc:	2010      	movs	r0, #16
 8012dde:	f000 fe09 	bl	80139f4 <malloc>
 8012de2:	4602      	mov	r2, r0
 8012de4:	f8c9 001c 	str.w	r0, [r9, #28]
 8012de8:	b920      	cbnz	r0, 8012df4 <_dtoa_r+0x34>
 8012dea:	4ba9      	ldr	r3, [pc, #676]	@ (8013090 <_dtoa_r+0x2d0>)
 8012dec:	21ef      	movs	r1, #239	@ 0xef
 8012dee:	48a9      	ldr	r0, [pc, #676]	@ (8013094 <_dtoa_r+0x2d4>)
 8012df0:	f001 fc44 	bl	801467c <__assert_func>
 8012df4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012df8:	6007      	str	r7, [r0, #0]
 8012dfa:	60c7      	str	r7, [r0, #12]
 8012dfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012e00:	6819      	ldr	r1, [r3, #0]
 8012e02:	b159      	cbz	r1, 8012e1c <_dtoa_r+0x5c>
 8012e04:	685a      	ldr	r2, [r3, #4]
 8012e06:	604a      	str	r2, [r1, #4]
 8012e08:	2301      	movs	r3, #1
 8012e0a:	4093      	lsls	r3, r2
 8012e0c:	608b      	str	r3, [r1, #8]
 8012e0e:	4648      	mov	r0, r9
 8012e10:	f000 fee6 	bl	8013be0 <_Bfree>
 8012e14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012e18:	2200      	movs	r2, #0
 8012e1a:	601a      	str	r2, [r3, #0]
 8012e1c:	1e2b      	subs	r3, r5, #0
 8012e1e:	bfb9      	ittee	lt
 8012e20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012e24:	9305      	strlt	r3, [sp, #20]
 8012e26:	2300      	movge	r3, #0
 8012e28:	6033      	strge	r3, [r6, #0]
 8012e2a:	9f05      	ldr	r7, [sp, #20]
 8012e2c:	4b9a      	ldr	r3, [pc, #616]	@ (8013098 <_dtoa_r+0x2d8>)
 8012e2e:	bfbc      	itt	lt
 8012e30:	2201      	movlt	r2, #1
 8012e32:	6032      	strlt	r2, [r6, #0]
 8012e34:	43bb      	bics	r3, r7
 8012e36:	d112      	bne.n	8012e5e <_dtoa_r+0x9e>
 8012e38:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012e3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012e3e:	6013      	str	r3, [r2, #0]
 8012e40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012e44:	4323      	orrs	r3, r4
 8012e46:	f000 855a 	beq.w	80138fe <_dtoa_r+0xb3e>
 8012e4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012e4c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80130ac <_dtoa_r+0x2ec>
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	f000 855c 	beq.w	801390e <_dtoa_r+0xb4e>
 8012e56:	f10a 0303 	add.w	r3, sl, #3
 8012e5a:	f000 bd56 	b.w	801390a <_dtoa_r+0xb4a>
 8012e5e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012e62:	2200      	movs	r2, #0
 8012e64:	ec51 0b17 	vmov	r0, r1, d7
 8012e68:	2300      	movs	r3, #0
 8012e6a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012e6e:	f7ed fe53 	bl	8000b18 <__aeabi_dcmpeq>
 8012e72:	4680      	mov	r8, r0
 8012e74:	b158      	cbz	r0, 8012e8e <_dtoa_r+0xce>
 8012e76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012e78:	2301      	movs	r3, #1
 8012e7a:	6013      	str	r3, [r2, #0]
 8012e7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012e7e:	b113      	cbz	r3, 8012e86 <_dtoa_r+0xc6>
 8012e80:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012e82:	4b86      	ldr	r3, [pc, #536]	@ (801309c <_dtoa_r+0x2dc>)
 8012e84:	6013      	str	r3, [r2, #0]
 8012e86:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80130b0 <_dtoa_r+0x2f0>
 8012e8a:	f000 bd40 	b.w	801390e <_dtoa_r+0xb4e>
 8012e8e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012e92:	aa14      	add	r2, sp, #80	@ 0x50
 8012e94:	a915      	add	r1, sp, #84	@ 0x54
 8012e96:	4648      	mov	r0, r9
 8012e98:	f001 f984 	bl	80141a4 <__d2b>
 8012e9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012ea0:	9002      	str	r0, [sp, #8]
 8012ea2:	2e00      	cmp	r6, #0
 8012ea4:	d078      	beq.n	8012f98 <_dtoa_r+0x1d8>
 8012ea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ea8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012eb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012eb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012eb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012ebc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012ec0:	4619      	mov	r1, r3
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	4b76      	ldr	r3, [pc, #472]	@ (80130a0 <_dtoa_r+0x2e0>)
 8012ec6:	f7ed fa07 	bl	80002d8 <__aeabi_dsub>
 8012eca:	a36b      	add	r3, pc, #428	@ (adr r3, 8013078 <_dtoa_r+0x2b8>)
 8012ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ed0:	f7ed fbba 	bl	8000648 <__aeabi_dmul>
 8012ed4:	a36a      	add	r3, pc, #424	@ (adr r3, 8013080 <_dtoa_r+0x2c0>)
 8012ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eda:	f7ed f9ff 	bl	80002dc <__adddf3>
 8012ede:	4604      	mov	r4, r0
 8012ee0:	4630      	mov	r0, r6
 8012ee2:	460d      	mov	r5, r1
 8012ee4:	f7ed fb46 	bl	8000574 <__aeabi_i2d>
 8012ee8:	a367      	add	r3, pc, #412	@ (adr r3, 8013088 <_dtoa_r+0x2c8>)
 8012eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eee:	f7ed fbab 	bl	8000648 <__aeabi_dmul>
 8012ef2:	4602      	mov	r2, r0
 8012ef4:	460b      	mov	r3, r1
 8012ef6:	4620      	mov	r0, r4
 8012ef8:	4629      	mov	r1, r5
 8012efa:	f7ed f9ef 	bl	80002dc <__adddf3>
 8012efe:	4604      	mov	r4, r0
 8012f00:	460d      	mov	r5, r1
 8012f02:	f7ed fe51 	bl	8000ba8 <__aeabi_d2iz>
 8012f06:	2200      	movs	r2, #0
 8012f08:	4607      	mov	r7, r0
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	4620      	mov	r0, r4
 8012f0e:	4629      	mov	r1, r5
 8012f10:	f7ed fe0c 	bl	8000b2c <__aeabi_dcmplt>
 8012f14:	b140      	cbz	r0, 8012f28 <_dtoa_r+0x168>
 8012f16:	4638      	mov	r0, r7
 8012f18:	f7ed fb2c 	bl	8000574 <__aeabi_i2d>
 8012f1c:	4622      	mov	r2, r4
 8012f1e:	462b      	mov	r3, r5
 8012f20:	f7ed fdfa 	bl	8000b18 <__aeabi_dcmpeq>
 8012f24:	b900      	cbnz	r0, 8012f28 <_dtoa_r+0x168>
 8012f26:	3f01      	subs	r7, #1
 8012f28:	2f16      	cmp	r7, #22
 8012f2a:	d852      	bhi.n	8012fd2 <_dtoa_r+0x212>
 8012f2c:	4b5d      	ldr	r3, [pc, #372]	@ (80130a4 <_dtoa_r+0x2e4>)
 8012f2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012f3a:	f7ed fdf7 	bl	8000b2c <__aeabi_dcmplt>
 8012f3e:	2800      	cmp	r0, #0
 8012f40:	d049      	beq.n	8012fd6 <_dtoa_r+0x216>
 8012f42:	3f01      	subs	r7, #1
 8012f44:	2300      	movs	r3, #0
 8012f46:	9310      	str	r3, [sp, #64]	@ 0x40
 8012f48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012f4a:	1b9b      	subs	r3, r3, r6
 8012f4c:	1e5a      	subs	r2, r3, #1
 8012f4e:	bf45      	ittet	mi
 8012f50:	f1c3 0301 	rsbmi	r3, r3, #1
 8012f54:	9300      	strmi	r3, [sp, #0]
 8012f56:	2300      	movpl	r3, #0
 8012f58:	2300      	movmi	r3, #0
 8012f5a:	9206      	str	r2, [sp, #24]
 8012f5c:	bf54      	ite	pl
 8012f5e:	9300      	strpl	r3, [sp, #0]
 8012f60:	9306      	strmi	r3, [sp, #24]
 8012f62:	2f00      	cmp	r7, #0
 8012f64:	db39      	blt.n	8012fda <_dtoa_r+0x21a>
 8012f66:	9b06      	ldr	r3, [sp, #24]
 8012f68:	970d      	str	r7, [sp, #52]	@ 0x34
 8012f6a:	443b      	add	r3, r7
 8012f6c:	9306      	str	r3, [sp, #24]
 8012f6e:	2300      	movs	r3, #0
 8012f70:	9308      	str	r3, [sp, #32]
 8012f72:	9b07      	ldr	r3, [sp, #28]
 8012f74:	2b09      	cmp	r3, #9
 8012f76:	d863      	bhi.n	8013040 <_dtoa_r+0x280>
 8012f78:	2b05      	cmp	r3, #5
 8012f7a:	bfc4      	itt	gt
 8012f7c:	3b04      	subgt	r3, #4
 8012f7e:	9307      	strgt	r3, [sp, #28]
 8012f80:	9b07      	ldr	r3, [sp, #28]
 8012f82:	f1a3 0302 	sub.w	r3, r3, #2
 8012f86:	bfcc      	ite	gt
 8012f88:	2400      	movgt	r4, #0
 8012f8a:	2401      	movle	r4, #1
 8012f8c:	2b03      	cmp	r3, #3
 8012f8e:	d863      	bhi.n	8013058 <_dtoa_r+0x298>
 8012f90:	e8df f003 	tbb	[pc, r3]
 8012f94:	2b375452 	.word	0x2b375452
 8012f98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012f9c:	441e      	add	r6, r3
 8012f9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012fa2:	2b20      	cmp	r3, #32
 8012fa4:	bfc1      	itttt	gt
 8012fa6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012faa:	409f      	lslgt	r7, r3
 8012fac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012fb0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012fb4:	bfd6      	itet	le
 8012fb6:	f1c3 0320 	rsble	r3, r3, #32
 8012fba:	ea47 0003 	orrgt.w	r0, r7, r3
 8012fbe:	fa04 f003 	lslle.w	r0, r4, r3
 8012fc2:	f7ed fac7 	bl	8000554 <__aeabi_ui2d>
 8012fc6:	2201      	movs	r2, #1
 8012fc8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012fcc:	3e01      	subs	r6, #1
 8012fce:	9212      	str	r2, [sp, #72]	@ 0x48
 8012fd0:	e776      	b.n	8012ec0 <_dtoa_r+0x100>
 8012fd2:	2301      	movs	r3, #1
 8012fd4:	e7b7      	b.n	8012f46 <_dtoa_r+0x186>
 8012fd6:	9010      	str	r0, [sp, #64]	@ 0x40
 8012fd8:	e7b6      	b.n	8012f48 <_dtoa_r+0x188>
 8012fda:	9b00      	ldr	r3, [sp, #0]
 8012fdc:	1bdb      	subs	r3, r3, r7
 8012fde:	9300      	str	r3, [sp, #0]
 8012fe0:	427b      	negs	r3, r7
 8012fe2:	9308      	str	r3, [sp, #32]
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	930d      	str	r3, [sp, #52]	@ 0x34
 8012fe8:	e7c3      	b.n	8012f72 <_dtoa_r+0x1b2>
 8012fea:	2301      	movs	r3, #1
 8012fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ff0:	eb07 0b03 	add.w	fp, r7, r3
 8012ff4:	f10b 0301 	add.w	r3, fp, #1
 8012ff8:	2b01      	cmp	r3, #1
 8012ffa:	9303      	str	r3, [sp, #12]
 8012ffc:	bfb8      	it	lt
 8012ffe:	2301      	movlt	r3, #1
 8013000:	e006      	b.n	8013010 <_dtoa_r+0x250>
 8013002:	2301      	movs	r3, #1
 8013004:	9309      	str	r3, [sp, #36]	@ 0x24
 8013006:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013008:	2b00      	cmp	r3, #0
 801300a:	dd28      	ble.n	801305e <_dtoa_r+0x29e>
 801300c:	469b      	mov	fp, r3
 801300e:	9303      	str	r3, [sp, #12]
 8013010:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013014:	2100      	movs	r1, #0
 8013016:	2204      	movs	r2, #4
 8013018:	f102 0514 	add.w	r5, r2, #20
 801301c:	429d      	cmp	r5, r3
 801301e:	d926      	bls.n	801306e <_dtoa_r+0x2ae>
 8013020:	6041      	str	r1, [r0, #4]
 8013022:	4648      	mov	r0, r9
 8013024:	f000 fd9c 	bl	8013b60 <_Balloc>
 8013028:	4682      	mov	sl, r0
 801302a:	2800      	cmp	r0, #0
 801302c:	d142      	bne.n	80130b4 <_dtoa_r+0x2f4>
 801302e:	4b1e      	ldr	r3, [pc, #120]	@ (80130a8 <_dtoa_r+0x2e8>)
 8013030:	4602      	mov	r2, r0
 8013032:	f240 11af 	movw	r1, #431	@ 0x1af
 8013036:	e6da      	b.n	8012dee <_dtoa_r+0x2e>
 8013038:	2300      	movs	r3, #0
 801303a:	e7e3      	b.n	8013004 <_dtoa_r+0x244>
 801303c:	2300      	movs	r3, #0
 801303e:	e7d5      	b.n	8012fec <_dtoa_r+0x22c>
 8013040:	2401      	movs	r4, #1
 8013042:	2300      	movs	r3, #0
 8013044:	9307      	str	r3, [sp, #28]
 8013046:	9409      	str	r4, [sp, #36]	@ 0x24
 8013048:	f04f 3bff 	mov.w	fp, #4294967295
 801304c:	2200      	movs	r2, #0
 801304e:	f8cd b00c 	str.w	fp, [sp, #12]
 8013052:	2312      	movs	r3, #18
 8013054:	920c      	str	r2, [sp, #48]	@ 0x30
 8013056:	e7db      	b.n	8013010 <_dtoa_r+0x250>
 8013058:	2301      	movs	r3, #1
 801305a:	9309      	str	r3, [sp, #36]	@ 0x24
 801305c:	e7f4      	b.n	8013048 <_dtoa_r+0x288>
 801305e:	f04f 0b01 	mov.w	fp, #1
 8013062:	f8cd b00c 	str.w	fp, [sp, #12]
 8013066:	465b      	mov	r3, fp
 8013068:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801306c:	e7d0      	b.n	8013010 <_dtoa_r+0x250>
 801306e:	3101      	adds	r1, #1
 8013070:	0052      	lsls	r2, r2, #1
 8013072:	e7d1      	b.n	8013018 <_dtoa_r+0x258>
 8013074:	f3af 8000 	nop.w
 8013078:	636f4361 	.word	0x636f4361
 801307c:	3fd287a7 	.word	0x3fd287a7
 8013080:	8b60c8b3 	.word	0x8b60c8b3
 8013084:	3fc68a28 	.word	0x3fc68a28
 8013088:	509f79fb 	.word	0x509f79fb
 801308c:	3fd34413 	.word	0x3fd34413
 8013090:	08016a71 	.word	0x08016a71
 8013094:	08016a88 	.word	0x08016a88
 8013098:	7ff00000 	.word	0x7ff00000
 801309c:	08016a41 	.word	0x08016a41
 80130a0:	3ff80000 	.word	0x3ff80000
 80130a4:	08016bd8 	.word	0x08016bd8
 80130a8:	08016ae0 	.word	0x08016ae0
 80130ac:	08016a6d 	.word	0x08016a6d
 80130b0:	08016a40 	.word	0x08016a40
 80130b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80130b8:	6018      	str	r0, [r3, #0]
 80130ba:	9b03      	ldr	r3, [sp, #12]
 80130bc:	2b0e      	cmp	r3, #14
 80130be:	f200 80a1 	bhi.w	8013204 <_dtoa_r+0x444>
 80130c2:	2c00      	cmp	r4, #0
 80130c4:	f000 809e 	beq.w	8013204 <_dtoa_r+0x444>
 80130c8:	2f00      	cmp	r7, #0
 80130ca:	dd33      	ble.n	8013134 <_dtoa_r+0x374>
 80130cc:	4b9c      	ldr	r3, [pc, #624]	@ (8013340 <_dtoa_r+0x580>)
 80130ce:	f007 020f 	and.w	r2, r7, #15
 80130d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80130d6:	ed93 7b00 	vldr	d7, [r3]
 80130da:	05f8      	lsls	r0, r7, #23
 80130dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80130e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80130e4:	d516      	bpl.n	8013114 <_dtoa_r+0x354>
 80130e6:	4b97      	ldr	r3, [pc, #604]	@ (8013344 <_dtoa_r+0x584>)
 80130e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80130ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80130f0:	f7ed fbd4 	bl	800089c <__aeabi_ddiv>
 80130f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80130f8:	f004 040f 	and.w	r4, r4, #15
 80130fc:	2603      	movs	r6, #3
 80130fe:	4d91      	ldr	r5, [pc, #580]	@ (8013344 <_dtoa_r+0x584>)
 8013100:	b954      	cbnz	r4, 8013118 <_dtoa_r+0x358>
 8013102:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013106:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801310a:	f7ed fbc7 	bl	800089c <__aeabi_ddiv>
 801310e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013112:	e028      	b.n	8013166 <_dtoa_r+0x3a6>
 8013114:	2602      	movs	r6, #2
 8013116:	e7f2      	b.n	80130fe <_dtoa_r+0x33e>
 8013118:	07e1      	lsls	r1, r4, #31
 801311a:	d508      	bpl.n	801312e <_dtoa_r+0x36e>
 801311c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013120:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013124:	f7ed fa90 	bl	8000648 <__aeabi_dmul>
 8013128:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801312c:	3601      	adds	r6, #1
 801312e:	1064      	asrs	r4, r4, #1
 8013130:	3508      	adds	r5, #8
 8013132:	e7e5      	b.n	8013100 <_dtoa_r+0x340>
 8013134:	f000 80af 	beq.w	8013296 <_dtoa_r+0x4d6>
 8013138:	427c      	negs	r4, r7
 801313a:	4b81      	ldr	r3, [pc, #516]	@ (8013340 <_dtoa_r+0x580>)
 801313c:	4d81      	ldr	r5, [pc, #516]	@ (8013344 <_dtoa_r+0x584>)
 801313e:	f004 020f 	and.w	r2, r4, #15
 8013142:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801314a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801314e:	f7ed fa7b 	bl	8000648 <__aeabi_dmul>
 8013152:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013156:	1124      	asrs	r4, r4, #4
 8013158:	2300      	movs	r3, #0
 801315a:	2602      	movs	r6, #2
 801315c:	2c00      	cmp	r4, #0
 801315e:	f040 808f 	bne.w	8013280 <_dtoa_r+0x4c0>
 8013162:	2b00      	cmp	r3, #0
 8013164:	d1d3      	bne.n	801310e <_dtoa_r+0x34e>
 8013166:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013168:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801316c:	2b00      	cmp	r3, #0
 801316e:	f000 8094 	beq.w	801329a <_dtoa_r+0x4da>
 8013172:	4b75      	ldr	r3, [pc, #468]	@ (8013348 <_dtoa_r+0x588>)
 8013174:	2200      	movs	r2, #0
 8013176:	4620      	mov	r0, r4
 8013178:	4629      	mov	r1, r5
 801317a:	f7ed fcd7 	bl	8000b2c <__aeabi_dcmplt>
 801317e:	2800      	cmp	r0, #0
 8013180:	f000 808b 	beq.w	801329a <_dtoa_r+0x4da>
 8013184:	9b03      	ldr	r3, [sp, #12]
 8013186:	2b00      	cmp	r3, #0
 8013188:	f000 8087 	beq.w	801329a <_dtoa_r+0x4da>
 801318c:	f1bb 0f00 	cmp.w	fp, #0
 8013190:	dd34      	ble.n	80131fc <_dtoa_r+0x43c>
 8013192:	4620      	mov	r0, r4
 8013194:	4b6d      	ldr	r3, [pc, #436]	@ (801334c <_dtoa_r+0x58c>)
 8013196:	2200      	movs	r2, #0
 8013198:	4629      	mov	r1, r5
 801319a:	f7ed fa55 	bl	8000648 <__aeabi_dmul>
 801319e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80131a2:	f107 38ff 	add.w	r8, r7, #4294967295
 80131a6:	3601      	adds	r6, #1
 80131a8:	465c      	mov	r4, fp
 80131aa:	4630      	mov	r0, r6
 80131ac:	f7ed f9e2 	bl	8000574 <__aeabi_i2d>
 80131b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80131b4:	f7ed fa48 	bl	8000648 <__aeabi_dmul>
 80131b8:	4b65      	ldr	r3, [pc, #404]	@ (8013350 <_dtoa_r+0x590>)
 80131ba:	2200      	movs	r2, #0
 80131bc:	f7ed f88e 	bl	80002dc <__adddf3>
 80131c0:	4605      	mov	r5, r0
 80131c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80131c6:	2c00      	cmp	r4, #0
 80131c8:	d16a      	bne.n	80132a0 <_dtoa_r+0x4e0>
 80131ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131ce:	4b61      	ldr	r3, [pc, #388]	@ (8013354 <_dtoa_r+0x594>)
 80131d0:	2200      	movs	r2, #0
 80131d2:	f7ed f881 	bl	80002d8 <__aeabi_dsub>
 80131d6:	4602      	mov	r2, r0
 80131d8:	460b      	mov	r3, r1
 80131da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80131de:	462a      	mov	r2, r5
 80131e0:	4633      	mov	r3, r6
 80131e2:	f7ed fcc1 	bl	8000b68 <__aeabi_dcmpgt>
 80131e6:	2800      	cmp	r0, #0
 80131e8:	f040 8298 	bne.w	801371c <_dtoa_r+0x95c>
 80131ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131f0:	462a      	mov	r2, r5
 80131f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80131f6:	f7ed fc99 	bl	8000b2c <__aeabi_dcmplt>
 80131fa:	bb38      	cbnz	r0, 801324c <_dtoa_r+0x48c>
 80131fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013200:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013204:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013206:	2b00      	cmp	r3, #0
 8013208:	f2c0 8157 	blt.w	80134ba <_dtoa_r+0x6fa>
 801320c:	2f0e      	cmp	r7, #14
 801320e:	f300 8154 	bgt.w	80134ba <_dtoa_r+0x6fa>
 8013212:	4b4b      	ldr	r3, [pc, #300]	@ (8013340 <_dtoa_r+0x580>)
 8013214:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013218:	ed93 7b00 	vldr	d7, [r3]
 801321c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801321e:	2b00      	cmp	r3, #0
 8013220:	ed8d 7b00 	vstr	d7, [sp]
 8013224:	f280 80e5 	bge.w	80133f2 <_dtoa_r+0x632>
 8013228:	9b03      	ldr	r3, [sp, #12]
 801322a:	2b00      	cmp	r3, #0
 801322c:	f300 80e1 	bgt.w	80133f2 <_dtoa_r+0x632>
 8013230:	d10c      	bne.n	801324c <_dtoa_r+0x48c>
 8013232:	4b48      	ldr	r3, [pc, #288]	@ (8013354 <_dtoa_r+0x594>)
 8013234:	2200      	movs	r2, #0
 8013236:	ec51 0b17 	vmov	r0, r1, d7
 801323a:	f7ed fa05 	bl	8000648 <__aeabi_dmul>
 801323e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013242:	f7ed fc87 	bl	8000b54 <__aeabi_dcmpge>
 8013246:	2800      	cmp	r0, #0
 8013248:	f000 8266 	beq.w	8013718 <_dtoa_r+0x958>
 801324c:	2400      	movs	r4, #0
 801324e:	4625      	mov	r5, r4
 8013250:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013252:	4656      	mov	r6, sl
 8013254:	ea6f 0803 	mvn.w	r8, r3
 8013258:	2700      	movs	r7, #0
 801325a:	4621      	mov	r1, r4
 801325c:	4648      	mov	r0, r9
 801325e:	f000 fcbf 	bl	8013be0 <_Bfree>
 8013262:	2d00      	cmp	r5, #0
 8013264:	f000 80bd 	beq.w	80133e2 <_dtoa_r+0x622>
 8013268:	b12f      	cbz	r7, 8013276 <_dtoa_r+0x4b6>
 801326a:	42af      	cmp	r7, r5
 801326c:	d003      	beq.n	8013276 <_dtoa_r+0x4b6>
 801326e:	4639      	mov	r1, r7
 8013270:	4648      	mov	r0, r9
 8013272:	f000 fcb5 	bl	8013be0 <_Bfree>
 8013276:	4629      	mov	r1, r5
 8013278:	4648      	mov	r0, r9
 801327a:	f000 fcb1 	bl	8013be0 <_Bfree>
 801327e:	e0b0      	b.n	80133e2 <_dtoa_r+0x622>
 8013280:	07e2      	lsls	r2, r4, #31
 8013282:	d505      	bpl.n	8013290 <_dtoa_r+0x4d0>
 8013284:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013288:	f7ed f9de 	bl	8000648 <__aeabi_dmul>
 801328c:	3601      	adds	r6, #1
 801328e:	2301      	movs	r3, #1
 8013290:	1064      	asrs	r4, r4, #1
 8013292:	3508      	adds	r5, #8
 8013294:	e762      	b.n	801315c <_dtoa_r+0x39c>
 8013296:	2602      	movs	r6, #2
 8013298:	e765      	b.n	8013166 <_dtoa_r+0x3a6>
 801329a:	9c03      	ldr	r4, [sp, #12]
 801329c:	46b8      	mov	r8, r7
 801329e:	e784      	b.n	80131aa <_dtoa_r+0x3ea>
 80132a0:	4b27      	ldr	r3, [pc, #156]	@ (8013340 <_dtoa_r+0x580>)
 80132a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80132a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80132a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80132ac:	4454      	add	r4, sl
 80132ae:	2900      	cmp	r1, #0
 80132b0:	d054      	beq.n	801335c <_dtoa_r+0x59c>
 80132b2:	4929      	ldr	r1, [pc, #164]	@ (8013358 <_dtoa_r+0x598>)
 80132b4:	2000      	movs	r0, #0
 80132b6:	f7ed faf1 	bl	800089c <__aeabi_ddiv>
 80132ba:	4633      	mov	r3, r6
 80132bc:	462a      	mov	r2, r5
 80132be:	f7ed f80b 	bl	80002d8 <__aeabi_dsub>
 80132c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80132c6:	4656      	mov	r6, sl
 80132c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132cc:	f7ed fc6c 	bl	8000ba8 <__aeabi_d2iz>
 80132d0:	4605      	mov	r5, r0
 80132d2:	f7ed f94f 	bl	8000574 <__aeabi_i2d>
 80132d6:	4602      	mov	r2, r0
 80132d8:	460b      	mov	r3, r1
 80132da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132de:	f7ec fffb 	bl	80002d8 <__aeabi_dsub>
 80132e2:	3530      	adds	r5, #48	@ 0x30
 80132e4:	4602      	mov	r2, r0
 80132e6:	460b      	mov	r3, r1
 80132e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80132ec:	f806 5b01 	strb.w	r5, [r6], #1
 80132f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80132f4:	f7ed fc1a 	bl	8000b2c <__aeabi_dcmplt>
 80132f8:	2800      	cmp	r0, #0
 80132fa:	d172      	bne.n	80133e2 <_dtoa_r+0x622>
 80132fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013300:	4911      	ldr	r1, [pc, #68]	@ (8013348 <_dtoa_r+0x588>)
 8013302:	2000      	movs	r0, #0
 8013304:	f7ec ffe8 	bl	80002d8 <__aeabi_dsub>
 8013308:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801330c:	f7ed fc0e 	bl	8000b2c <__aeabi_dcmplt>
 8013310:	2800      	cmp	r0, #0
 8013312:	f040 80b4 	bne.w	801347e <_dtoa_r+0x6be>
 8013316:	42a6      	cmp	r6, r4
 8013318:	f43f af70 	beq.w	80131fc <_dtoa_r+0x43c>
 801331c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013320:	4b0a      	ldr	r3, [pc, #40]	@ (801334c <_dtoa_r+0x58c>)
 8013322:	2200      	movs	r2, #0
 8013324:	f7ed f990 	bl	8000648 <__aeabi_dmul>
 8013328:	4b08      	ldr	r3, [pc, #32]	@ (801334c <_dtoa_r+0x58c>)
 801332a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801332e:	2200      	movs	r2, #0
 8013330:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013334:	f7ed f988 	bl	8000648 <__aeabi_dmul>
 8013338:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801333c:	e7c4      	b.n	80132c8 <_dtoa_r+0x508>
 801333e:	bf00      	nop
 8013340:	08016bd8 	.word	0x08016bd8
 8013344:	08016bb0 	.word	0x08016bb0
 8013348:	3ff00000 	.word	0x3ff00000
 801334c:	40240000 	.word	0x40240000
 8013350:	401c0000 	.word	0x401c0000
 8013354:	40140000 	.word	0x40140000
 8013358:	3fe00000 	.word	0x3fe00000
 801335c:	4631      	mov	r1, r6
 801335e:	4628      	mov	r0, r5
 8013360:	f7ed f972 	bl	8000648 <__aeabi_dmul>
 8013364:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013368:	9413      	str	r4, [sp, #76]	@ 0x4c
 801336a:	4656      	mov	r6, sl
 801336c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013370:	f7ed fc1a 	bl	8000ba8 <__aeabi_d2iz>
 8013374:	4605      	mov	r5, r0
 8013376:	f7ed f8fd 	bl	8000574 <__aeabi_i2d>
 801337a:	4602      	mov	r2, r0
 801337c:	460b      	mov	r3, r1
 801337e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013382:	f7ec ffa9 	bl	80002d8 <__aeabi_dsub>
 8013386:	3530      	adds	r5, #48	@ 0x30
 8013388:	f806 5b01 	strb.w	r5, [r6], #1
 801338c:	4602      	mov	r2, r0
 801338e:	460b      	mov	r3, r1
 8013390:	42a6      	cmp	r6, r4
 8013392:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013396:	f04f 0200 	mov.w	r2, #0
 801339a:	d124      	bne.n	80133e6 <_dtoa_r+0x626>
 801339c:	4baf      	ldr	r3, [pc, #700]	@ (801365c <_dtoa_r+0x89c>)
 801339e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80133a2:	f7ec ff9b 	bl	80002dc <__adddf3>
 80133a6:	4602      	mov	r2, r0
 80133a8:	460b      	mov	r3, r1
 80133aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80133ae:	f7ed fbdb 	bl	8000b68 <__aeabi_dcmpgt>
 80133b2:	2800      	cmp	r0, #0
 80133b4:	d163      	bne.n	801347e <_dtoa_r+0x6be>
 80133b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80133ba:	49a8      	ldr	r1, [pc, #672]	@ (801365c <_dtoa_r+0x89c>)
 80133bc:	2000      	movs	r0, #0
 80133be:	f7ec ff8b 	bl	80002d8 <__aeabi_dsub>
 80133c2:	4602      	mov	r2, r0
 80133c4:	460b      	mov	r3, r1
 80133c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80133ca:	f7ed fbaf 	bl	8000b2c <__aeabi_dcmplt>
 80133ce:	2800      	cmp	r0, #0
 80133d0:	f43f af14 	beq.w	80131fc <_dtoa_r+0x43c>
 80133d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80133d6:	1e73      	subs	r3, r6, #1
 80133d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80133da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80133de:	2b30      	cmp	r3, #48	@ 0x30
 80133e0:	d0f8      	beq.n	80133d4 <_dtoa_r+0x614>
 80133e2:	4647      	mov	r7, r8
 80133e4:	e03b      	b.n	801345e <_dtoa_r+0x69e>
 80133e6:	4b9e      	ldr	r3, [pc, #632]	@ (8013660 <_dtoa_r+0x8a0>)
 80133e8:	f7ed f92e 	bl	8000648 <__aeabi_dmul>
 80133ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80133f0:	e7bc      	b.n	801336c <_dtoa_r+0x5ac>
 80133f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80133f6:	4656      	mov	r6, sl
 80133f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133fc:	4620      	mov	r0, r4
 80133fe:	4629      	mov	r1, r5
 8013400:	f7ed fa4c 	bl	800089c <__aeabi_ddiv>
 8013404:	f7ed fbd0 	bl	8000ba8 <__aeabi_d2iz>
 8013408:	4680      	mov	r8, r0
 801340a:	f7ed f8b3 	bl	8000574 <__aeabi_i2d>
 801340e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013412:	f7ed f919 	bl	8000648 <__aeabi_dmul>
 8013416:	4602      	mov	r2, r0
 8013418:	460b      	mov	r3, r1
 801341a:	4620      	mov	r0, r4
 801341c:	4629      	mov	r1, r5
 801341e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013422:	f7ec ff59 	bl	80002d8 <__aeabi_dsub>
 8013426:	f806 4b01 	strb.w	r4, [r6], #1
 801342a:	9d03      	ldr	r5, [sp, #12]
 801342c:	eba6 040a 	sub.w	r4, r6, sl
 8013430:	42a5      	cmp	r5, r4
 8013432:	4602      	mov	r2, r0
 8013434:	460b      	mov	r3, r1
 8013436:	d133      	bne.n	80134a0 <_dtoa_r+0x6e0>
 8013438:	f7ec ff50 	bl	80002dc <__adddf3>
 801343c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013440:	4604      	mov	r4, r0
 8013442:	460d      	mov	r5, r1
 8013444:	f7ed fb90 	bl	8000b68 <__aeabi_dcmpgt>
 8013448:	b9c0      	cbnz	r0, 801347c <_dtoa_r+0x6bc>
 801344a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801344e:	4620      	mov	r0, r4
 8013450:	4629      	mov	r1, r5
 8013452:	f7ed fb61 	bl	8000b18 <__aeabi_dcmpeq>
 8013456:	b110      	cbz	r0, 801345e <_dtoa_r+0x69e>
 8013458:	f018 0f01 	tst.w	r8, #1
 801345c:	d10e      	bne.n	801347c <_dtoa_r+0x6bc>
 801345e:	9902      	ldr	r1, [sp, #8]
 8013460:	4648      	mov	r0, r9
 8013462:	f000 fbbd 	bl	8013be0 <_Bfree>
 8013466:	2300      	movs	r3, #0
 8013468:	7033      	strb	r3, [r6, #0]
 801346a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801346c:	3701      	adds	r7, #1
 801346e:	601f      	str	r7, [r3, #0]
 8013470:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013472:	2b00      	cmp	r3, #0
 8013474:	f000 824b 	beq.w	801390e <_dtoa_r+0xb4e>
 8013478:	601e      	str	r6, [r3, #0]
 801347a:	e248      	b.n	801390e <_dtoa_r+0xb4e>
 801347c:	46b8      	mov	r8, r7
 801347e:	4633      	mov	r3, r6
 8013480:	461e      	mov	r6, r3
 8013482:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013486:	2a39      	cmp	r2, #57	@ 0x39
 8013488:	d106      	bne.n	8013498 <_dtoa_r+0x6d8>
 801348a:	459a      	cmp	sl, r3
 801348c:	d1f8      	bne.n	8013480 <_dtoa_r+0x6c0>
 801348e:	2230      	movs	r2, #48	@ 0x30
 8013490:	f108 0801 	add.w	r8, r8, #1
 8013494:	f88a 2000 	strb.w	r2, [sl]
 8013498:	781a      	ldrb	r2, [r3, #0]
 801349a:	3201      	adds	r2, #1
 801349c:	701a      	strb	r2, [r3, #0]
 801349e:	e7a0      	b.n	80133e2 <_dtoa_r+0x622>
 80134a0:	4b6f      	ldr	r3, [pc, #444]	@ (8013660 <_dtoa_r+0x8a0>)
 80134a2:	2200      	movs	r2, #0
 80134a4:	f7ed f8d0 	bl	8000648 <__aeabi_dmul>
 80134a8:	2200      	movs	r2, #0
 80134aa:	2300      	movs	r3, #0
 80134ac:	4604      	mov	r4, r0
 80134ae:	460d      	mov	r5, r1
 80134b0:	f7ed fb32 	bl	8000b18 <__aeabi_dcmpeq>
 80134b4:	2800      	cmp	r0, #0
 80134b6:	d09f      	beq.n	80133f8 <_dtoa_r+0x638>
 80134b8:	e7d1      	b.n	801345e <_dtoa_r+0x69e>
 80134ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80134bc:	2a00      	cmp	r2, #0
 80134be:	f000 80ea 	beq.w	8013696 <_dtoa_r+0x8d6>
 80134c2:	9a07      	ldr	r2, [sp, #28]
 80134c4:	2a01      	cmp	r2, #1
 80134c6:	f300 80cd 	bgt.w	8013664 <_dtoa_r+0x8a4>
 80134ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80134cc:	2a00      	cmp	r2, #0
 80134ce:	f000 80c1 	beq.w	8013654 <_dtoa_r+0x894>
 80134d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80134d6:	9c08      	ldr	r4, [sp, #32]
 80134d8:	9e00      	ldr	r6, [sp, #0]
 80134da:	9a00      	ldr	r2, [sp, #0]
 80134dc:	441a      	add	r2, r3
 80134de:	9200      	str	r2, [sp, #0]
 80134e0:	9a06      	ldr	r2, [sp, #24]
 80134e2:	2101      	movs	r1, #1
 80134e4:	441a      	add	r2, r3
 80134e6:	4648      	mov	r0, r9
 80134e8:	9206      	str	r2, [sp, #24]
 80134ea:	f000 fc2d 	bl	8013d48 <__i2b>
 80134ee:	4605      	mov	r5, r0
 80134f0:	b166      	cbz	r6, 801350c <_dtoa_r+0x74c>
 80134f2:	9b06      	ldr	r3, [sp, #24]
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	dd09      	ble.n	801350c <_dtoa_r+0x74c>
 80134f8:	42b3      	cmp	r3, r6
 80134fa:	9a00      	ldr	r2, [sp, #0]
 80134fc:	bfa8      	it	ge
 80134fe:	4633      	movge	r3, r6
 8013500:	1ad2      	subs	r2, r2, r3
 8013502:	9200      	str	r2, [sp, #0]
 8013504:	9a06      	ldr	r2, [sp, #24]
 8013506:	1af6      	subs	r6, r6, r3
 8013508:	1ad3      	subs	r3, r2, r3
 801350a:	9306      	str	r3, [sp, #24]
 801350c:	9b08      	ldr	r3, [sp, #32]
 801350e:	b30b      	cbz	r3, 8013554 <_dtoa_r+0x794>
 8013510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013512:	2b00      	cmp	r3, #0
 8013514:	f000 80c6 	beq.w	80136a4 <_dtoa_r+0x8e4>
 8013518:	2c00      	cmp	r4, #0
 801351a:	f000 80c0 	beq.w	801369e <_dtoa_r+0x8de>
 801351e:	4629      	mov	r1, r5
 8013520:	4622      	mov	r2, r4
 8013522:	4648      	mov	r0, r9
 8013524:	f000 fcc8 	bl	8013eb8 <__pow5mult>
 8013528:	9a02      	ldr	r2, [sp, #8]
 801352a:	4601      	mov	r1, r0
 801352c:	4605      	mov	r5, r0
 801352e:	4648      	mov	r0, r9
 8013530:	f000 fc20 	bl	8013d74 <__multiply>
 8013534:	9902      	ldr	r1, [sp, #8]
 8013536:	4680      	mov	r8, r0
 8013538:	4648      	mov	r0, r9
 801353a:	f000 fb51 	bl	8013be0 <_Bfree>
 801353e:	9b08      	ldr	r3, [sp, #32]
 8013540:	1b1b      	subs	r3, r3, r4
 8013542:	9308      	str	r3, [sp, #32]
 8013544:	f000 80b1 	beq.w	80136aa <_dtoa_r+0x8ea>
 8013548:	9a08      	ldr	r2, [sp, #32]
 801354a:	4641      	mov	r1, r8
 801354c:	4648      	mov	r0, r9
 801354e:	f000 fcb3 	bl	8013eb8 <__pow5mult>
 8013552:	9002      	str	r0, [sp, #8]
 8013554:	2101      	movs	r1, #1
 8013556:	4648      	mov	r0, r9
 8013558:	f000 fbf6 	bl	8013d48 <__i2b>
 801355c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801355e:	4604      	mov	r4, r0
 8013560:	2b00      	cmp	r3, #0
 8013562:	f000 81d8 	beq.w	8013916 <_dtoa_r+0xb56>
 8013566:	461a      	mov	r2, r3
 8013568:	4601      	mov	r1, r0
 801356a:	4648      	mov	r0, r9
 801356c:	f000 fca4 	bl	8013eb8 <__pow5mult>
 8013570:	9b07      	ldr	r3, [sp, #28]
 8013572:	2b01      	cmp	r3, #1
 8013574:	4604      	mov	r4, r0
 8013576:	f300 809f 	bgt.w	80136b8 <_dtoa_r+0x8f8>
 801357a:	9b04      	ldr	r3, [sp, #16]
 801357c:	2b00      	cmp	r3, #0
 801357e:	f040 8097 	bne.w	80136b0 <_dtoa_r+0x8f0>
 8013582:	9b05      	ldr	r3, [sp, #20]
 8013584:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013588:	2b00      	cmp	r3, #0
 801358a:	f040 8093 	bne.w	80136b4 <_dtoa_r+0x8f4>
 801358e:	9b05      	ldr	r3, [sp, #20]
 8013590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013594:	0d1b      	lsrs	r3, r3, #20
 8013596:	051b      	lsls	r3, r3, #20
 8013598:	b133      	cbz	r3, 80135a8 <_dtoa_r+0x7e8>
 801359a:	9b00      	ldr	r3, [sp, #0]
 801359c:	3301      	adds	r3, #1
 801359e:	9300      	str	r3, [sp, #0]
 80135a0:	9b06      	ldr	r3, [sp, #24]
 80135a2:	3301      	adds	r3, #1
 80135a4:	9306      	str	r3, [sp, #24]
 80135a6:	2301      	movs	r3, #1
 80135a8:	9308      	str	r3, [sp, #32]
 80135aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	f000 81b8 	beq.w	8013922 <_dtoa_r+0xb62>
 80135b2:	6923      	ldr	r3, [r4, #16]
 80135b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80135b8:	6918      	ldr	r0, [r3, #16]
 80135ba:	f000 fb79 	bl	8013cb0 <__hi0bits>
 80135be:	f1c0 0020 	rsb	r0, r0, #32
 80135c2:	9b06      	ldr	r3, [sp, #24]
 80135c4:	4418      	add	r0, r3
 80135c6:	f010 001f 	ands.w	r0, r0, #31
 80135ca:	f000 8082 	beq.w	80136d2 <_dtoa_r+0x912>
 80135ce:	f1c0 0320 	rsb	r3, r0, #32
 80135d2:	2b04      	cmp	r3, #4
 80135d4:	dd73      	ble.n	80136be <_dtoa_r+0x8fe>
 80135d6:	9b00      	ldr	r3, [sp, #0]
 80135d8:	f1c0 001c 	rsb	r0, r0, #28
 80135dc:	4403      	add	r3, r0
 80135de:	9300      	str	r3, [sp, #0]
 80135e0:	9b06      	ldr	r3, [sp, #24]
 80135e2:	4403      	add	r3, r0
 80135e4:	4406      	add	r6, r0
 80135e6:	9306      	str	r3, [sp, #24]
 80135e8:	9b00      	ldr	r3, [sp, #0]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	dd05      	ble.n	80135fa <_dtoa_r+0x83a>
 80135ee:	9902      	ldr	r1, [sp, #8]
 80135f0:	461a      	mov	r2, r3
 80135f2:	4648      	mov	r0, r9
 80135f4:	f000 fcba 	bl	8013f6c <__lshift>
 80135f8:	9002      	str	r0, [sp, #8]
 80135fa:	9b06      	ldr	r3, [sp, #24]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	dd05      	ble.n	801360c <_dtoa_r+0x84c>
 8013600:	4621      	mov	r1, r4
 8013602:	461a      	mov	r2, r3
 8013604:	4648      	mov	r0, r9
 8013606:	f000 fcb1 	bl	8013f6c <__lshift>
 801360a:	4604      	mov	r4, r0
 801360c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801360e:	2b00      	cmp	r3, #0
 8013610:	d061      	beq.n	80136d6 <_dtoa_r+0x916>
 8013612:	9802      	ldr	r0, [sp, #8]
 8013614:	4621      	mov	r1, r4
 8013616:	f000 fd15 	bl	8014044 <__mcmp>
 801361a:	2800      	cmp	r0, #0
 801361c:	da5b      	bge.n	80136d6 <_dtoa_r+0x916>
 801361e:	2300      	movs	r3, #0
 8013620:	9902      	ldr	r1, [sp, #8]
 8013622:	220a      	movs	r2, #10
 8013624:	4648      	mov	r0, r9
 8013626:	f000 fafd 	bl	8013c24 <__multadd>
 801362a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801362c:	9002      	str	r0, [sp, #8]
 801362e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013632:	2b00      	cmp	r3, #0
 8013634:	f000 8177 	beq.w	8013926 <_dtoa_r+0xb66>
 8013638:	4629      	mov	r1, r5
 801363a:	2300      	movs	r3, #0
 801363c:	220a      	movs	r2, #10
 801363e:	4648      	mov	r0, r9
 8013640:	f000 faf0 	bl	8013c24 <__multadd>
 8013644:	f1bb 0f00 	cmp.w	fp, #0
 8013648:	4605      	mov	r5, r0
 801364a:	dc6f      	bgt.n	801372c <_dtoa_r+0x96c>
 801364c:	9b07      	ldr	r3, [sp, #28]
 801364e:	2b02      	cmp	r3, #2
 8013650:	dc49      	bgt.n	80136e6 <_dtoa_r+0x926>
 8013652:	e06b      	b.n	801372c <_dtoa_r+0x96c>
 8013654:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013656:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801365a:	e73c      	b.n	80134d6 <_dtoa_r+0x716>
 801365c:	3fe00000 	.word	0x3fe00000
 8013660:	40240000 	.word	0x40240000
 8013664:	9b03      	ldr	r3, [sp, #12]
 8013666:	1e5c      	subs	r4, r3, #1
 8013668:	9b08      	ldr	r3, [sp, #32]
 801366a:	42a3      	cmp	r3, r4
 801366c:	db09      	blt.n	8013682 <_dtoa_r+0x8c2>
 801366e:	1b1c      	subs	r4, r3, r4
 8013670:	9b03      	ldr	r3, [sp, #12]
 8013672:	2b00      	cmp	r3, #0
 8013674:	f6bf af30 	bge.w	80134d8 <_dtoa_r+0x718>
 8013678:	9b00      	ldr	r3, [sp, #0]
 801367a:	9a03      	ldr	r2, [sp, #12]
 801367c:	1a9e      	subs	r6, r3, r2
 801367e:	2300      	movs	r3, #0
 8013680:	e72b      	b.n	80134da <_dtoa_r+0x71a>
 8013682:	9b08      	ldr	r3, [sp, #32]
 8013684:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013686:	9408      	str	r4, [sp, #32]
 8013688:	1ae3      	subs	r3, r4, r3
 801368a:	441a      	add	r2, r3
 801368c:	9e00      	ldr	r6, [sp, #0]
 801368e:	9b03      	ldr	r3, [sp, #12]
 8013690:	920d      	str	r2, [sp, #52]	@ 0x34
 8013692:	2400      	movs	r4, #0
 8013694:	e721      	b.n	80134da <_dtoa_r+0x71a>
 8013696:	9c08      	ldr	r4, [sp, #32]
 8013698:	9e00      	ldr	r6, [sp, #0]
 801369a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801369c:	e728      	b.n	80134f0 <_dtoa_r+0x730>
 801369e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80136a2:	e751      	b.n	8013548 <_dtoa_r+0x788>
 80136a4:	9a08      	ldr	r2, [sp, #32]
 80136a6:	9902      	ldr	r1, [sp, #8]
 80136a8:	e750      	b.n	801354c <_dtoa_r+0x78c>
 80136aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80136ae:	e751      	b.n	8013554 <_dtoa_r+0x794>
 80136b0:	2300      	movs	r3, #0
 80136b2:	e779      	b.n	80135a8 <_dtoa_r+0x7e8>
 80136b4:	9b04      	ldr	r3, [sp, #16]
 80136b6:	e777      	b.n	80135a8 <_dtoa_r+0x7e8>
 80136b8:	2300      	movs	r3, #0
 80136ba:	9308      	str	r3, [sp, #32]
 80136bc:	e779      	b.n	80135b2 <_dtoa_r+0x7f2>
 80136be:	d093      	beq.n	80135e8 <_dtoa_r+0x828>
 80136c0:	9a00      	ldr	r2, [sp, #0]
 80136c2:	331c      	adds	r3, #28
 80136c4:	441a      	add	r2, r3
 80136c6:	9200      	str	r2, [sp, #0]
 80136c8:	9a06      	ldr	r2, [sp, #24]
 80136ca:	441a      	add	r2, r3
 80136cc:	441e      	add	r6, r3
 80136ce:	9206      	str	r2, [sp, #24]
 80136d0:	e78a      	b.n	80135e8 <_dtoa_r+0x828>
 80136d2:	4603      	mov	r3, r0
 80136d4:	e7f4      	b.n	80136c0 <_dtoa_r+0x900>
 80136d6:	9b03      	ldr	r3, [sp, #12]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	46b8      	mov	r8, r7
 80136dc:	dc20      	bgt.n	8013720 <_dtoa_r+0x960>
 80136de:	469b      	mov	fp, r3
 80136e0:	9b07      	ldr	r3, [sp, #28]
 80136e2:	2b02      	cmp	r3, #2
 80136e4:	dd1e      	ble.n	8013724 <_dtoa_r+0x964>
 80136e6:	f1bb 0f00 	cmp.w	fp, #0
 80136ea:	f47f adb1 	bne.w	8013250 <_dtoa_r+0x490>
 80136ee:	4621      	mov	r1, r4
 80136f0:	465b      	mov	r3, fp
 80136f2:	2205      	movs	r2, #5
 80136f4:	4648      	mov	r0, r9
 80136f6:	f000 fa95 	bl	8013c24 <__multadd>
 80136fa:	4601      	mov	r1, r0
 80136fc:	4604      	mov	r4, r0
 80136fe:	9802      	ldr	r0, [sp, #8]
 8013700:	f000 fca0 	bl	8014044 <__mcmp>
 8013704:	2800      	cmp	r0, #0
 8013706:	f77f ada3 	ble.w	8013250 <_dtoa_r+0x490>
 801370a:	4656      	mov	r6, sl
 801370c:	2331      	movs	r3, #49	@ 0x31
 801370e:	f806 3b01 	strb.w	r3, [r6], #1
 8013712:	f108 0801 	add.w	r8, r8, #1
 8013716:	e59f      	b.n	8013258 <_dtoa_r+0x498>
 8013718:	9c03      	ldr	r4, [sp, #12]
 801371a:	46b8      	mov	r8, r7
 801371c:	4625      	mov	r5, r4
 801371e:	e7f4      	b.n	801370a <_dtoa_r+0x94a>
 8013720:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013726:	2b00      	cmp	r3, #0
 8013728:	f000 8101 	beq.w	801392e <_dtoa_r+0xb6e>
 801372c:	2e00      	cmp	r6, #0
 801372e:	dd05      	ble.n	801373c <_dtoa_r+0x97c>
 8013730:	4629      	mov	r1, r5
 8013732:	4632      	mov	r2, r6
 8013734:	4648      	mov	r0, r9
 8013736:	f000 fc19 	bl	8013f6c <__lshift>
 801373a:	4605      	mov	r5, r0
 801373c:	9b08      	ldr	r3, [sp, #32]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d05c      	beq.n	80137fc <_dtoa_r+0xa3c>
 8013742:	6869      	ldr	r1, [r5, #4]
 8013744:	4648      	mov	r0, r9
 8013746:	f000 fa0b 	bl	8013b60 <_Balloc>
 801374a:	4606      	mov	r6, r0
 801374c:	b928      	cbnz	r0, 801375a <_dtoa_r+0x99a>
 801374e:	4b82      	ldr	r3, [pc, #520]	@ (8013958 <_dtoa_r+0xb98>)
 8013750:	4602      	mov	r2, r0
 8013752:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013756:	f7ff bb4a 	b.w	8012dee <_dtoa_r+0x2e>
 801375a:	692a      	ldr	r2, [r5, #16]
 801375c:	3202      	adds	r2, #2
 801375e:	0092      	lsls	r2, r2, #2
 8013760:	f105 010c 	add.w	r1, r5, #12
 8013764:	300c      	adds	r0, #12
 8013766:	f7ff fa94 	bl	8012c92 <memcpy>
 801376a:	2201      	movs	r2, #1
 801376c:	4631      	mov	r1, r6
 801376e:	4648      	mov	r0, r9
 8013770:	f000 fbfc 	bl	8013f6c <__lshift>
 8013774:	f10a 0301 	add.w	r3, sl, #1
 8013778:	9300      	str	r3, [sp, #0]
 801377a:	eb0a 030b 	add.w	r3, sl, fp
 801377e:	9308      	str	r3, [sp, #32]
 8013780:	9b04      	ldr	r3, [sp, #16]
 8013782:	f003 0301 	and.w	r3, r3, #1
 8013786:	462f      	mov	r7, r5
 8013788:	9306      	str	r3, [sp, #24]
 801378a:	4605      	mov	r5, r0
 801378c:	9b00      	ldr	r3, [sp, #0]
 801378e:	9802      	ldr	r0, [sp, #8]
 8013790:	4621      	mov	r1, r4
 8013792:	f103 3bff 	add.w	fp, r3, #4294967295
 8013796:	f7ff fa8a 	bl	8012cae <quorem>
 801379a:	4603      	mov	r3, r0
 801379c:	3330      	adds	r3, #48	@ 0x30
 801379e:	9003      	str	r0, [sp, #12]
 80137a0:	4639      	mov	r1, r7
 80137a2:	9802      	ldr	r0, [sp, #8]
 80137a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80137a6:	f000 fc4d 	bl	8014044 <__mcmp>
 80137aa:	462a      	mov	r2, r5
 80137ac:	9004      	str	r0, [sp, #16]
 80137ae:	4621      	mov	r1, r4
 80137b0:	4648      	mov	r0, r9
 80137b2:	f000 fc63 	bl	801407c <__mdiff>
 80137b6:	68c2      	ldr	r2, [r0, #12]
 80137b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137ba:	4606      	mov	r6, r0
 80137bc:	bb02      	cbnz	r2, 8013800 <_dtoa_r+0xa40>
 80137be:	4601      	mov	r1, r0
 80137c0:	9802      	ldr	r0, [sp, #8]
 80137c2:	f000 fc3f 	bl	8014044 <__mcmp>
 80137c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137c8:	4602      	mov	r2, r0
 80137ca:	4631      	mov	r1, r6
 80137cc:	4648      	mov	r0, r9
 80137ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80137d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80137d2:	f000 fa05 	bl	8013be0 <_Bfree>
 80137d6:	9b07      	ldr	r3, [sp, #28]
 80137d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80137da:	9e00      	ldr	r6, [sp, #0]
 80137dc:	ea42 0103 	orr.w	r1, r2, r3
 80137e0:	9b06      	ldr	r3, [sp, #24]
 80137e2:	4319      	orrs	r1, r3
 80137e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137e6:	d10d      	bne.n	8013804 <_dtoa_r+0xa44>
 80137e8:	2b39      	cmp	r3, #57	@ 0x39
 80137ea:	d027      	beq.n	801383c <_dtoa_r+0xa7c>
 80137ec:	9a04      	ldr	r2, [sp, #16]
 80137ee:	2a00      	cmp	r2, #0
 80137f0:	dd01      	ble.n	80137f6 <_dtoa_r+0xa36>
 80137f2:	9b03      	ldr	r3, [sp, #12]
 80137f4:	3331      	adds	r3, #49	@ 0x31
 80137f6:	f88b 3000 	strb.w	r3, [fp]
 80137fa:	e52e      	b.n	801325a <_dtoa_r+0x49a>
 80137fc:	4628      	mov	r0, r5
 80137fe:	e7b9      	b.n	8013774 <_dtoa_r+0x9b4>
 8013800:	2201      	movs	r2, #1
 8013802:	e7e2      	b.n	80137ca <_dtoa_r+0xa0a>
 8013804:	9904      	ldr	r1, [sp, #16]
 8013806:	2900      	cmp	r1, #0
 8013808:	db04      	blt.n	8013814 <_dtoa_r+0xa54>
 801380a:	9807      	ldr	r0, [sp, #28]
 801380c:	4301      	orrs	r1, r0
 801380e:	9806      	ldr	r0, [sp, #24]
 8013810:	4301      	orrs	r1, r0
 8013812:	d120      	bne.n	8013856 <_dtoa_r+0xa96>
 8013814:	2a00      	cmp	r2, #0
 8013816:	ddee      	ble.n	80137f6 <_dtoa_r+0xa36>
 8013818:	9902      	ldr	r1, [sp, #8]
 801381a:	9300      	str	r3, [sp, #0]
 801381c:	2201      	movs	r2, #1
 801381e:	4648      	mov	r0, r9
 8013820:	f000 fba4 	bl	8013f6c <__lshift>
 8013824:	4621      	mov	r1, r4
 8013826:	9002      	str	r0, [sp, #8]
 8013828:	f000 fc0c 	bl	8014044 <__mcmp>
 801382c:	2800      	cmp	r0, #0
 801382e:	9b00      	ldr	r3, [sp, #0]
 8013830:	dc02      	bgt.n	8013838 <_dtoa_r+0xa78>
 8013832:	d1e0      	bne.n	80137f6 <_dtoa_r+0xa36>
 8013834:	07da      	lsls	r2, r3, #31
 8013836:	d5de      	bpl.n	80137f6 <_dtoa_r+0xa36>
 8013838:	2b39      	cmp	r3, #57	@ 0x39
 801383a:	d1da      	bne.n	80137f2 <_dtoa_r+0xa32>
 801383c:	2339      	movs	r3, #57	@ 0x39
 801383e:	f88b 3000 	strb.w	r3, [fp]
 8013842:	4633      	mov	r3, r6
 8013844:	461e      	mov	r6, r3
 8013846:	3b01      	subs	r3, #1
 8013848:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801384c:	2a39      	cmp	r2, #57	@ 0x39
 801384e:	d04e      	beq.n	80138ee <_dtoa_r+0xb2e>
 8013850:	3201      	adds	r2, #1
 8013852:	701a      	strb	r2, [r3, #0]
 8013854:	e501      	b.n	801325a <_dtoa_r+0x49a>
 8013856:	2a00      	cmp	r2, #0
 8013858:	dd03      	ble.n	8013862 <_dtoa_r+0xaa2>
 801385a:	2b39      	cmp	r3, #57	@ 0x39
 801385c:	d0ee      	beq.n	801383c <_dtoa_r+0xa7c>
 801385e:	3301      	adds	r3, #1
 8013860:	e7c9      	b.n	80137f6 <_dtoa_r+0xa36>
 8013862:	9a00      	ldr	r2, [sp, #0]
 8013864:	9908      	ldr	r1, [sp, #32]
 8013866:	f802 3c01 	strb.w	r3, [r2, #-1]
 801386a:	428a      	cmp	r2, r1
 801386c:	d028      	beq.n	80138c0 <_dtoa_r+0xb00>
 801386e:	9902      	ldr	r1, [sp, #8]
 8013870:	2300      	movs	r3, #0
 8013872:	220a      	movs	r2, #10
 8013874:	4648      	mov	r0, r9
 8013876:	f000 f9d5 	bl	8013c24 <__multadd>
 801387a:	42af      	cmp	r7, r5
 801387c:	9002      	str	r0, [sp, #8]
 801387e:	f04f 0300 	mov.w	r3, #0
 8013882:	f04f 020a 	mov.w	r2, #10
 8013886:	4639      	mov	r1, r7
 8013888:	4648      	mov	r0, r9
 801388a:	d107      	bne.n	801389c <_dtoa_r+0xadc>
 801388c:	f000 f9ca 	bl	8013c24 <__multadd>
 8013890:	4607      	mov	r7, r0
 8013892:	4605      	mov	r5, r0
 8013894:	9b00      	ldr	r3, [sp, #0]
 8013896:	3301      	adds	r3, #1
 8013898:	9300      	str	r3, [sp, #0]
 801389a:	e777      	b.n	801378c <_dtoa_r+0x9cc>
 801389c:	f000 f9c2 	bl	8013c24 <__multadd>
 80138a0:	4629      	mov	r1, r5
 80138a2:	4607      	mov	r7, r0
 80138a4:	2300      	movs	r3, #0
 80138a6:	220a      	movs	r2, #10
 80138a8:	4648      	mov	r0, r9
 80138aa:	f000 f9bb 	bl	8013c24 <__multadd>
 80138ae:	4605      	mov	r5, r0
 80138b0:	e7f0      	b.n	8013894 <_dtoa_r+0xad4>
 80138b2:	f1bb 0f00 	cmp.w	fp, #0
 80138b6:	bfcc      	ite	gt
 80138b8:	465e      	movgt	r6, fp
 80138ba:	2601      	movle	r6, #1
 80138bc:	4456      	add	r6, sl
 80138be:	2700      	movs	r7, #0
 80138c0:	9902      	ldr	r1, [sp, #8]
 80138c2:	9300      	str	r3, [sp, #0]
 80138c4:	2201      	movs	r2, #1
 80138c6:	4648      	mov	r0, r9
 80138c8:	f000 fb50 	bl	8013f6c <__lshift>
 80138cc:	4621      	mov	r1, r4
 80138ce:	9002      	str	r0, [sp, #8]
 80138d0:	f000 fbb8 	bl	8014044 <__mcmp>
 80138d4:	2800      	cmp	r0, #0
 80138d6:	dcb4      	bgt.n	8013842 <_dtoa_r+0xa82>
 80138d8:	d102      	bne.n	80138e0 <_dtoa_r+0xb20>
 80138da:	9b00      	ldr	r3, [sp, #0]
 80138dc:	07db      	lsls	r3, r3, #31
 80138de:	d4b0      	bmi.n	8013842 <_dtoa_r+0xa82>
 80138e0:	4633      	mov	r3, r6
 80138e2:	461e      	mov	r6, r3
 80138e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80138e8:	2a30      	cmp	r2, #48	@ 0x30
 80138ea:	d0fa      	beq.n	80138e2 <_dtoa_r+0xb22>
 80138ec:	e4b5      	b.n	801325a <_dtoa_r+0x49a>
 80138ee:	459a      	cmp	sl, r3
 80138f0:	d1a8      	bne.n	8013844 <_dtoa_r+0xa84>
 80138f2:	2331      	movs	r3, #49	@ 0x31
 80138f4:	f108 0801 	add.w	r8, r8, #1
 80138f8:	f88a 3000 	strb.w	r3, [sl]
 80138fc:	e4ad      	b.n	801325a <_dtoa_r+0x49a>
 80138fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013900:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801395c <_dtoa_r+0xb9c>
 8013904:	b11b      	cbz	r3, 801390e <_dtoa_r+0xb4e>
 8013906:	f10a 0308 	add.w	r3, sl, #8
 801390a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801390c:	6013      	str	r3, [r2, #0]
 801390e:	4650      	mov	r0, sl
 8013910:	b017      	add	sp, #92	@ 0x5c
 8013912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013916:	9b07      	ldr	r3, [sp, #28]
 8013918:	2b01      	cmp	r3, #1
 801391a:	f77f ae2e 	ble.w	801357a <_dtoa_r+0x7ba>
 801391e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013920:	9308      	str	r3, [sp, #32]
 8013922:	2001      	movs	r0, #1
 8013924:	e64d      	b.n	80135c2 <_dtoa_r+0x802>
 8013926:	f1bb 0f00 	cmp.w	fp, #0
 801392a:	f77f aed9 	ble.w	80136e0 <_dtoa_r+0x920>
 801392e:	4656      	mov	r6, sl
 8013930:	9802      	ldr	r0, [sp, #8]
 8013932:	4621      	mov	r1, r4
 8013934:	f7ff f9bb 	bl	8012cae <quorem>
 8013938:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801393c:	f806 3b01 	strb.w	r3, [r6], #1
 8013940:	eba6 020a 	sub.w	r2, r6, sl
 8013944:	4593      	cmp	fp, r2
 8013946:	ddb4      	ble.n	80138b2 <_dtoa_r+0xaf2>
 8013948:	9902      	ldr	r1, [sp, #8]
 801394a:	2300      	movs	r3, #0
 801394c:	220a      	movs	r2, #10
 801394e:	4648      	mov	r0, r9
 8013950:	f000 f968 	bl	8013c24 <__multadd>
 8013954:	9002      	str	r0, [sp, #8]
 8013956:	e7eb      	b.n	8013930 <_dtoa_r+0xb70>
 8013958:	08016ae0 	.word	0x08016ae0
 801395c:	08016a64 	.word	0x08016a64

08013960 <_free_r>:
 8013960:	b538      	push	{r3, r4, r5, lr}
 8013962:	4605      	mov	r5, r0
 8013964:	2900      	cmp	r1, #0
 8013966:	d041      	beq.n	80139ec <_free_r+0x8c>
 8013968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801396c:	1f0c      	subs	r4, r1, #4
 801396e:	2b00      	cmp	r3, #0
 8013970:	bfb8      	it	lt
 8013972:	18e4      	addlt	r4, r4, r3
 8013974:	f000 f8e8 	bl	8013b48 <__malloc_lock>
 8013978:	4a1d      	ldr	r2, [pc, #116]	@ (80139f0 <_free_r+0x90>)
 801397a:	6813      	ldr	r3, [r2, #0]
 801397c:	b933      	cbnz	r3, 801398c <_free_r+0x2c>
 801397e:	6063      	str	r3, [r4, #4]
 8013980:	6014      	str	r4, [r2, #0]
 8013982:	4628      	mov	r0, r5
 8013984:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013988:	f000 b8e4 	b.w	8013b54 <__malloc_unlock>
 801398c:	42a3      	cmp	r3, r4
 801398e:	d908      	bls.n	80139a2 <_free_r+0x42>
 8013990:	6820      	ldr	r0, [r4, #0]
 8013992:	1821      	adds	r1, r4, r0
 8013994:	428b      	cmp	r3, r1
 8013996:	bf01      	itttt	eq
 8013998:	6819      	ldreq	r1, [r3, #0]
 801399a:	685b      	ldreq	r3, [r3, #4]
 801399c:	1809      	addeq	r1, r1, r0
 801399e:	6021      	streq	r1, [r4, #0]
 80139a0:	e7ed      	b.n	801397e <_free_r+0x1e>
 80139a2:	461a      	mov	r2, r3
 80139a4:	685b      	ldr	r3, [r3, #4]
 80139a6:	b10b      	cbz	r3, 80139ac <_free_r+0x4c>
 80139a8:	42a3      	cmp	r3, r4
 80139aa:	d9fa      	bls.n	80139a2 <_free_r+0x42>
 80139ac:	6811      	ldr	r1, [r2, #0]
 80139ae:	1850      	adds	r0, r2, r1
 80139b0:	42a0      	cmp	r0, r4
 80139b2:	d10b      	bne.n	80139cc <_free_r+0x6c>
 80139b4:	6820      	ldr	r0, [r4, #0]
 80139b6:	4401      	add	r1, r0
 80139b8:	1850      	adds	r0, r2, r1
 80139ba:	4283      	cmp	r3, r0
 80139bc:	6011      	str	r1, [r2, #0]
 80139be:	d1e0      	bne.n	8013982 <_free_r+0x22>
 80139c0:	6818      	ldr	r0, [r3, #0]
 80139c2:	685b      	ldr	r3, [r3, #4]
 80139c4:	6053      	str	r3, [r2, #4]
 80139c6:	4408      	add	r0, r1
 80139c8:	6010      	str	r0, [r2, #0]
 80139ca:	e7da      	b.n	8013982 <_free_r+0x22>
 80139cc:	d902      	bls.n	80139d4 <_free_r+0x74>
 80139ce:	230c      	movs	r3, #12
 80139d0:	602b      	str	r3, [r5, #0]
 80139d2:	e7d6      	b.n	8013982 <_free_r+0x22>
 80139d4:	6820      	ldr	r0, [r4, #0]
 80139d6:	1821      	adds	r1, r4, r0
 80139d8:	428b      	cmp	r3, r1
 80139da:	bf04      	itt	eq
 80139dc:	6819      	ldreq	r1, [r3, #0]
 80139de:	685b      	ldreq	r3, [r3, #4]
 80139e0:	6063      	str	r3, [r4, #4]
 80139e2:	bf04      	itt	eq
 80139e4:	1809      	addeq	r1, r1, r0
 80139e6:	6021      	streq	r1, [r4, #0]
 80139e8:	6054      	str	r4, [r2, #4]
 80139ea:	e7ca      	b.n	8013982 <_free_r+0x22>
 80139ec:	bd38      	pop	{r3, r4, r5, pc}
 80139ee:	bf00      	nop
 80139f0:	20003750 	.word	0x20003750

080139f4 <malloc>:
 80139f4:	4b02      	ldr	r3, [pc, #8]	@ (8013a00 <malloc+0xc>)
 80139f6:	4601      	mov	r1, r0
 80139f8:	6818      	ldr	r0, [r3, #0]
 80139fa:	f000 b825 	b.w	8013a48 <_malloc_r>
 80139fe:	bf00      	nop
 8013a00:	200001ac 	.word	0x200001ac

08013a04 <sbrk_aligned>:
 8013a04:	b570      	push	{r4, r5, r6, lr}
 8013a06:	4e0f      	ldr	r6, [pc, #60]	@ (8013a44 <sbrk_aligned+0x40>)
 8013a08:	460c      	mov	r4, r1
 8013a0a:	6831      	ldr	r1, [r6, #0]
 8013a0c:	4605      	mov	r5, r0
 8013a0e:	b911      	cbnz	r1, 8013a16 <sbrk_aligned+0x12>
 8013a10:	f000 fe24 	bl	801465c <_sbrk_r>
 8013a14:	6030      	str	r0, [r6, #0]
 8013a16:	4621      	mov	r1, r4
 8013a18:	4628      	mov	r0, r5
 8013a1a:	f000 fe1f 	bl	801465c <_sbrk_r>
 8013a1e:	1c43      	adds	r3, r0, #1
 8013a20:	d103      	bne.n	8013a2a <sbrk_aligned+0x26>
 8013a22:	f04f 34ff 	mov.w	r4, #4294967295
 8013a26:	4620      	mov	r0, r4
 8013a28:	bd70      	pop	{r4, r5, r6, pc}
 8013a2a:	1cc4      	adds	r4, r0, #3
 8013a2c:	f024 0403 	bic.w	r4, r4, #3
 8013a30:	42a0      	cmp	r0, r4
 8013a32:	d0f8      	beq.n	8013a26 <sbrk_aligned+0x22>
 8013a34:	1a21      	subs	r1, r4, r0
 8013a36:	4628      	mov	r0, r5
 8013a38:	f000 fe10 	bl	801465c <_sbrk_r>
 8013a3c:	3001      	adds	r0, #1
 8013a3e:	d1f2      	bne.n	8013a26 <sbrk_aligned+0x22>
 8013a40:	e7ef      	b.n	8013a22 <sbrk_aligned+0x1e>
 8013a42:	bf00      	nop
 8013a44:	2000374c 	.word	0x2000374c

08013a48 <_malloc_r>:
 8013a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a4c:	1ccd      	adds	r5, r1, #3
 8013a4e:	f025 0503 	bic.w	r5, r5, #3
 8013a52:	3508      	adds	r5, #8
 8013a54:	2d0c      	cmp	r5, #12
 8013a56:	bf38      	it	cc
 8013a58:	250c      	movcc	r5, #12
 8013a5a:	2d00      	cmp	r5, #0
 8013a5c:	4606      	mov	r6, r0
 8013a5e:	db01      	blt.n	8013a64 <_malloc_r+0x1c>
 8013a60:	42a9      	cmp	r1, r5
 8013a62:	d904      	bls.n	8013a6e <_malloc_r+0x26>
 8013a64:	230c      	movs	r3, #12
 8013a66:	6033      	str	r3, [r6, #0]
 8013a68:	2000      	movs	r0, #0
 8013a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013b44 <_malloc_r+0xfc>
 8013a72:	f000 f869 	bl	8013b48 <__malloc_lock>
 8013a76:	f8d8 3000 	ldr.w	r3, [r8]
 8013a7a:	461c      	mov	r4, r3
 8013a7c:	bb44      	cbnz	r4, 8013ad0 <_malloc_r+0x88>
 8013a7e:	4629      	mov	r1, r5
 8013a80:	4630      	mov	r0, r6
 8013a82:	f7ff ffbf 	bl	8013a04 <sbrk_aligned>
 8013a86:	1c43      	adds	r3, r0, #1
 8013a88:	4604      	mov	r4, r0
 8013a8a:	d158      	bne.n	8013b3e <_malloc_r+0xf6>
 8013a8c:	f8d8 4000 	ldr.w	r4, [r8]
 8013a90:	4627      	mov	r7, r4
 8013a92:	2f00      	cmp	r7, #0
 8013a94:	d143      	bne.n	8013b1e <_malloc_r+0xd6>
 8013a96:	2c00      	cmp	r4, #0
 8013a98:	d04b      	beq.n	8013b32 <_malloc_r+0xea>
 8013a9a:	6823      	ldr	r3, [r4, #0]
 8013a9c:	4639      	mov	r1, r7
 8013a9e:	4630      	mov	r0, r6
 8013aa0:	eb04 0903 	add.w	r9, r4, r3
 8013aa4:	f000 fdda 	bl	801465c <_sbrk_r>
 8013aa8:	4581      	cmp	r9, r0
 8013aaa:	d142      	bne.n	8013b32 <_malloc_r+0xea>
 8013aac:	6821      	ldr	r1, [r4, #0]
 8013aae:	1a6d      	subs	r5, r5, r1
 8013ab0:	4629      	mov	r1, r5
 8013ab2:	4630      	mov	r0, r6
 8013ab4:	f7ff ffa6 	bl	8013a04 <sbrk_aligned>
 8013ab8:	3001      	adds	r0, #1
 8013aba:	d03a      	beq.n	8013b32 <_malloc_r+0xea>
 8013abc:	6823      	ldr	r3, [r4, #0]
 8013abe:	442b      	add	r3, r5
 8013ac0:	6023      	str	r3, [r4, #0]
 8013ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8013ac6:	685a      	ldr	r2, [r3, #4]
 8013ac8:	bb62      	cbnz	r2, 8013b24 <_malloc_r+0xdc>
 8013aca:	f8c8 7000 	str.w	r7, [r8]
 8013ace:	e00f      	b.n	8013af0 <_malloc_r+0xa8>
 8013ad0:	6822      	ldr	r2, [r4, #0]
 8013ad2:	1b52      	subs	r2, r2, r5
 8013ad4:	d420      	bmi.n	8013b18 <_malloc_r+0xd0>
 8013ad6:	2a0b      	cmp	r2, #11
 8013ad8:	d917      	bls.n	8013b0a <_malloc_r+0xc2>
 8013ada:	1961      	adds	r1, r4, r5
 8013adc:	42a3      	cmp	r3, r4
 8013ade:	6025      	str	r5, [r4, #0]
 8013ae0:	bf18      	it	ne
 8013ae2:	6059      	strne	r1, [r3, #4]
 8013ae4:	6863      	ldr	r3, [r4, #4]
 8013ae6:	bf08      	it	eq
 8013ae8:	f8c8 1000 	streq.w	r1, [r8]
 8013aec:	5162      	str	r2, [r4, r5]
 8013aee:	604b      	str	r3, [r1, #4]
 8013af0:	4630      	mov	r0, r6
 8013af2:	f000 f82f 	bl	8013b54 <__malloc_unlock>
 8013af6:	f104 000b 	add.w	r0, r4, #11
 8013afa:	1d23      	adds	r3, r4, #4
 8013afc:	f020 0007 	bic.w	r0, r0, #7
 8013b00:	1ac2      	subs	r2, r0, r3
 8013b02:	bf1c      	itt	ne
 8013b04:	1a1b      	subne	r3, r3, r0
 8013b06:	50a3      	strne	r3, [r4, r2]
 8013b08:	e7af      	b.n	8013a6a <_malloc_r+0x22>
 8013b0a:	6862      	ldr	r2, [r4, #4]
 8013b0c:	42a3      	cmp	r3, r4
 8013b0e:	bf0c      	ite	eq
 8013b10:	f8c8 2000 	streq.w	r2, [r8]
 8013b14:	605a      	strne	r2, [r3, #4]
 8013b16:	e7eb      	b.n	8013af0 <_malloc_r+0xa8>
 8013b18:	4623      	mov	r3, r4
 8013b1a:	6864      	ldr	r4, [r4, #4]
 8013b1c:	e7ae      	b.n	8013a7c <_malloc_r+0x34>
 8013b1e:	463c      	mov	r4, r7
 8013b20:	687f      	ldr	r7, [r7, #4]
 8013b22:	e7b6      	b.n	8013a92 <_malloc_r+0x4a>
 8013b24:	461a      	mov	r2, r3
 8013b26:	685b      	ldr	r3, [r3, #4]
 8013b28:	42a3      	cmp	r3, r4
 8013b2a:	d1fb      	bne.n	8013b24 <_malloc_r+0xdc>
 8013b2c:	2300      	movs	r3, #0
 8013b2e:	6053      	str	r3, [r2, #4]
 8013b30:	e7de      	b.n	8013af0 <_malloc_r+0xa8>
 8013b32:	230c      	movs	r3, #12
 8013b34:	6033      	str	r3, [r6, #0]
 8013b36:	4630      	mov	r0, r6
 8013b38:	f000 f80c 	bl	8013b54 <__malloc_unlock>
 8013b3c:	e794      	b.n	8013a68 <_malloc_r+0x20>
 8013b3e:	6005      	str	r5, [r0, #0]
 8013b40:	e7d6      	b.n	8013af0 <_malloc_r+0xa8>
 8013b42:	bf00      	nop
 8013b44:	20003750 	.word	0x20003750

08013b48 <__malloc_lock>:
 8013b48:	4801      	ldr	r0, [pc, #4]	@ (8013b50 <__malloc_lock+0x8>)
 8013b4a:	f7ff b8a0 	b.w	8012c8e <__retarget_lock_acquire_recursive>
 8013b4e:	bf00      	nop
 8013b50:	20003748 	.word	0x20003748

08013b54 <__malloc_unlock>:
 8013b54:	4801      	ldr	r0, [pc, #4]	@ (8013b5c <__malloc_unlock+0x8>)
 8013b56:	f7ff b89b 	b.w	8012c90 <__retarget_lock_release_recursive>
 8013b5a:	bf00      	nop
 8013b5c:	20003748 	.word	0x20003748

08013b60 <_Balloc>:
 8013b60:	b570      	push	{r4, r5, r6, lr}
 8013b62:	69c6      	ldr	r6, [r0, #28]
 8013b64:	4604      	mov	r4, r0
 8013b66:	460d      	mov	r5, r1
 8013b68:	b976      	cbnz	r6, 8013b88 <_Balloc+0x28>
 8013b6a:	2010      	movs	r0, #16
 8013b6c:	f7ff ff42 	bl	80139f4 <malloc>
 8013b70:	4602      	mov	r2, r0
 8013b72:	61e0      	str	r0, [r4, #28]
 8013b74:	b920      	cbnz	r0, 8013b80 <_Balloc+0x20>
 8013b76:	4b18      	ldr	r3, [pc, #96]	@ (8013bd8 <_Balloc+0x78>)
 8013b78:	4818      	ldr	r0, [pc, #96]	@ (8013bdc <_Balloc+0x7c>)
 8013b7a:	216b      	movs	r1, #107	@ 0x6b
 8013b7c:	f000 fd7e 	bl	801467c <__assert_func>
 8013b80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013b84:	6006      	str	r6, [r0, #0]
 8013b86:	60c6      	str	r6, [r0, #12]
 8013b88:	69e6      	ldr	r6, [r4, #28]
 8013b8a:	68f3      	ldr	r3, [r6, #12]
 8013b8c:	b183      	cbz	r3, 8013bb0 <_Balloc+0x50>
 8013b8e:	69e3      	ldr	r3, [r4, #28]
 8013b90:	68db      	ldr	r3, [r3, #12]
 8013b92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013b96:	b9b8      	cbnz	r0, 8013bc8 <_Balloc+0x68>
 8013b98:	2101      	movs	r1, #1
 8013b9a:	fa01 f605 	lsl.w	r6, r1, r5
 8013b9e:	1d72      	adds	r2, r6, #5
 8013ba0:	0092      	lsls	r2, r2, #2
 8013ba2:	4620      	mov	r0, r4
 8013ba4:	f000 fd88 	bl	80146b8 <_calloc_r>
 8013ba8:	b160      	cbz	r0, 8013bc4 <_Balloc+0x64>
 8013baa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013bae:	e00e      	b.n	8013bce <_Balloc+0x6e>
 8013bb0:	2221      	movs	r2, #33	@ 0x21
 8013bb2:	2104      	movs	r1, #4
 8013bb4:	4620      	mov	r0, r4
 8013bb6:	f000 fd7f 	bl	80146b8 <_calloc_r>
 8013bba:	69e3      	ldr	r3, [r4, #28]
 8013bbc:	60f0      	str	r0, [r6, #12]
 8013bbe:	68db      	ldr	r3, [r3, #12]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d1e4      	bne.n	8013b8e <_Balloc+0x2e>
 8013bc4:	2000      	movs	r0, #0
 8013bc6:	bd70      	pop	{r4, r5, r6, pc}
 8013bc8:	6802      	ldr	r2, [r0, #0]
 8013bca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013bce:	2300      	movs	r3, #0
 8013bd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013bd4:	e7f7      	b.n	8013bc6 <_Balloc+0x66>
 8013bd6:	bf00      	nop
 8013bd8:	08016a71 	.word	0x08016a71
 8013bdc:	08016af1 	.word	0x08016af1

08013be0 <_Bfree>:
 8013be0:	b570      	push	{r4, r5, r6, lr}
 8013be2:	69c6      	ldr	r6, [r0, #28]
 8013be4:	4605      	mov	r5, r0
 8013be6:	460c      	mov	r4, r1
 8013be8:	b976      	cbnz	r6, 8013c08 <_Bfree+0x28>
 8013bea:	2010      	movs	r0, #16
 8013bec:	f7ff ff02 	bl	80139f4 <malloc>
 8013bf0:	4602      	mov	r2, r0
 8013bf2:	61e8      	str	r0, [r5, #28]
 8013bf4:	b920      	cbnz	r0, 8013c00 <_Bfree+0x20>
 8013bf6:	4b09      	ldr	r3, [pc, #36]	@ (8013c1c <_Bfree+0x3c>)
 8013bf8:	4809      	ldr	r0, [pc, #36]	@ (8013c20 <_Bfree+0x40>)
 8013bfa:	218f      	movs	r1, #143	@ 0x8f
 8013bfc:	f000 fd3e 	bl	801467c <__assert_func>
 8013c00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c04:	6006      	str	r6, [r0, #0]
 8013c06:	60c6      	str	r6, [r0, #12]
 8013c08:	b13c      	cbz	r4, 8013c1a <_Bfree+0x3a>
 8013c0a:	69eb      	ldr	r3, [r5, #28]
 8013c0c:	6862      	ldr	r2, [r4, #4]
 8013c0e:	68db      	ldr	r3, [r3, #12]
 8013c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013c14:	6021      	str	r1, [r4, #0]
 8013c16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013c1a:	bd70      	pop	{r4, r5, r6, pc}
 8013c1c:	08016a71 	.word	0x08016a71
 8013c20:	08016af1 	.word	0x08016af1

08013c24 <__multadd>:
 8013c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c28:	690d      	ldr	r5, [r1, #16]
 8013c2a:	4607      	mov	r7, r0
 8013c2c:	460c      	mov	r4, r1
 8013c2e:	461e      	mov	r6, r3
 8013c30:	f101 0c14 	add.w	ip, r1, #20
 8013c34:	2000      	movs	r0, #0
 8013c36:	f8dc 3000 	ldr.w	r3, [ip]
 8013c3a:	b299      	uxth	r1, r3
 8013c3c:	fb02 6101 	mla	r1, r2, r1, r6
 8013c40:	0c1e      	lsrs	r6, r3, #16
 8013c42:	0c0b      	lsrs	r3, r1, #16
 8013c44:	fb02 3306 	mla	r3, r2, r6, r3
 8013c48:	b289      	uxth	r1, r1
 8013c4a:	3001      	adds	r0, #1
 8013c4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013c50:	4285      	cmp	r5, r0
 8013c52:	f84c 1b04 	str.w	r1, [ip], #4
 8013c56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013c5a:	dcec      	bgt.n	8013c36 <__multadd+0x12>
 8013c5c:	b30e      	cbz	r6, 8013ca2 <__multadd+0x7e>
 8013c5e:	68a3      	ldr	r3, [r4, #8]
 8013c60:	42ab      	cmp	r3, r5
 8013c62:	dc19      	bgt.n	8013c98 <__multadd+0x74>
 8013c64:	6861      	ldr	r1, [r4, #4]
 8013c66:	4638      	mov	r0, r7
 8013c68:	3101      	adds	r1, #1
 8013c6a:	f7ff ff79 	bl	8013b60 <_Balloc>
 8013c6e:	4680      	mov	r8, r0
 8013c70:	b928      	cbnz	r0, 8013c7e <__multadd+0x5a>
 8013c72:	4602      	mov	r2, r0
 8013c74:	4b0c      	ldr	r3, [pc, #48]	@ (8013ca8 <__multadd+0x84>)
 8013c76:	480d      	ldr	r0, [pc, #52]	@ (8013cac <__multadd+0x88>)
 8013c78:	21ba      	movs	r1, #186	@ 0xba
 8013c7a:	f000 fcff 	bl	801467c <__assert_func>
 8013c7e:	6922      	ldr	r2, [r4, #16]
 8013c80:	3202      	adds	r2, #2
 8013c82:	f104 010c 	add.w	r1, r4, #12
 8013c86:	0092      	lsls	r2, r2, #2
 8013c88:	300c      	adds	r0, #12
 8013c8a:	f7ff f802 	bl	8012c92 <memcpy>
 8013c8e:	4621      	mov	r1, r4
 8013c90:	4638      	mov	r0, r7
 8013c92:	f7ff ffa5 	bl	8013be0 <_Bfree>
 8013c96:	4644      	mov	r4, r8
 8013c98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013c9c:	3501      	adds	r5, #1
 8013c9e:	615e      	str	r6, [r3, #20]
 8013ca0:	6125      	str	r5, [r4, #16]
 8013ca2:	4620      	mov	r0, r4
 8013ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ca8:	08016ae0 	.word	0x08016ae0
 8013cac:	08016af1 	.word	0x08016af1

08013cb0 <__hi0bits>:
 8013cb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013cb4:	4603      	mov	r3, r0
 8013cb6:	bf36      	itet	cc
 8013cb8:	0403      	lslcc	r3, r0, #16
 8013cba:	2000      	movcs	r0, #0
 8013cbc:	2010      	movcc	r0, #16
 8013cbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013cc2:	bf3c      	itt	cc
 8013cc4:	021b      	lslcc	r3, r3, #8
 8013cc6:	3008      	addcc	r0, #8
 8013cc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013ccc:	bf3c      	itt	cc
 8013cce:	011b      	lslcc	r3, r3, #4
 8013cd0:	3004      	addcc	r0, #4
 8013cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013cd6:	bf3c      	itt	cc
 8013cd8:	009b      	lslcc	r3, r3, #2
 8013cda:	3002      	addcc	r0, #2
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	db05      	blt.n	8013cec <__hi0bits+0x3c>
 8013ce0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013ce4:	f100 0001 	add.w	r0, r0, #1
 8013ce8:	bf08      	it	eq
 8013cea:	2020      	moveq	r0, #32
 8013cec:	4770      	bx	lr

08013cee <__lo0bits>:
 8013cee:	6803      	ldr	r3, [r0, #0]
 8013cf0:	4602      	mov	r2, r0
 8013cf2:	f013 0007 	ands.w	r0, r3, #7
 8013cf6:	d00b      	beq.n	8013d10 <__lo0bits+0x22>
 8013cf8:	07d9      	lsls	r1, r3, #31
 8013cfa:	d421      	bmi.n	8013d40 <__lo0bits+0x52>
 8013cfc:	0798      	lsls	r0, r3, #30
 8013cfe:	bf49      	itett	mi
 8013d00:	085b      	lsrmi	r3, r3, #1
 8013d02:	089b      	lsrpl	r3, r3, #2
 8013d04:	2001      	movmi	r0, #1
 8013d06:	6013      	strmi	r3, [r2, #0]
 8013d08:	bf5c      	itt	pl
 8013d0a:	6013      	strpl	r3, [r2, #0]
 8013d0c:	2002      	movpl	r0, #2
 8013d0e:	4770      	bx	lr
 8013d10:	b299      	uxth	r1, r3
 8013d12:	b909      	cbnz	r1, 8013d18 <__lo0bits+0x2a>
 8013d14:	0c1b      	lsrs	r3, r3, #16
 8013d16:	2010      	movs	r0, #16
 8013d18:	b2d9      	uxtb	r1, r3
 8013d1a:	b909      	cbnz	r1, 8013d20 <__lo0bits+0x32>
 8013d1c:	3008      	adds	r0, #8
 8013d1e:	0a1b      	lsrs	r3, r3, #8
 8013d20:	0719      	lsls	r1, r3, #28
 8013d22:	bf04      	itt	eq
 8013d24:	091b      	lsreq	r3, r3, #4
 8013d26:	3004      	addeq	r0, #4
 8013d28:	0799      	lsls	r1, r3, #30
 8013d2a:	bf04      	itt	eq
 8013d2c:	089b      	lsreq	r3, r3, #2
 8013d2e:	3002      	addeq	r0, #2
 8013d30:	07d9      	lsls	r1, r3, #31
 8013d32:	d403      	bmi.n	8013d3c <__lo0bits+0x4e>
 8013d34:	085b      	lsrs	r3, r3, #1
 8013d36:	f100 0001 	add.w	r0, r0, #1
 8013d3a:	d003      	beq.n	8013d44 <__lo0bits+0x56>
 8013d3c:	6013      	str	r3, [r2, #0]
 8013d3e:	4770      	bx	lr
 8013d40:	2000      	movs	r0, #0
 8013d42:	4770      	bx	lr
 8013d44:	2020      	movs	r0, #32
 8013d46:	4770      	bx	lr

08013d48 <__i2b>:
 8013d48:	b510      	push	{r4, lr}
 8013d4a:	460c      	mov	r4, r1
 8013d4c:	2101      	movs	r1, #1
 8013d4e:	f7ff ff07 	bl	8013b60 <_Balloc>
 8013d52:	4602      	mov	r2, r0
 8013d54:	b928      	cbnz	r0, 8013d62 <__i2b+0x1a>
 8013d56:	4b05      	ldr	r3, [pc, #20]	@ (8013d6c <__i2b+0x24>)
 8013d58:	4805      	ldr	r0, [pc, #20]	@ (8013d70 <__i2b+0x28>)
 8013d5a:	f240 1145 	movw	r1, #325	@ 0x145
 8013d5e:	f000 fc8d 	bl	801467c <__assert_func>
 8013d62:	2301      	movs	r3, #1
 8013d64:	6144      	str	r4, [r0, #20]
 8013d66:	6103      	str	r3, [r0, #16]
 8013d68:	bd10      	pop	{r4, pc}
 8013d6a:	bf00      	nop
 8013d6c:	08016ae0 	.word	0x08016ae0
 8013d70:	08016af1 	.word	0x08016af1

08013d74 <__multiply>:
 8013d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d78:	4617      	mov	r7, r2
 8013d7a:	690a      	ldr	r2, [r1, #16]
 8013d7c:	693b      	ldr	r3, [r7, #16]
 8013d7e:	429a      	cmp	r2, r3
 8013d80:	bfa8      	it	ge
 8013d82:	463b      	movge	r3, r7
 8013d84:	4689      	mov	r9, r1
 8013d86:	bfa4      	itt	ge
 8013d88:	460f      	movge	r7, r1
 8013d8a:	4699      	movge	r9, r3
 8013d8c:	693d      	ldr	r5, [r7, #16]
 8013d8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	6879      	ldr	r1, [r7, #4]
 8013d96:	eb05 060a 	add.w	r6, r5, sl
 8013d9a:	42b3      	cmp	r3, r6
 8013d9c:	b085      	sub	sp, #20
 8013d9e:	bfb8      	it	lt
 8013da0:	3101      	addlt	r1, #1
 8013da2:	f7ff fedd 	bl	8013b60 <_Balloc>
 8013da6:	b930      	cbnz	r0, 8013db6 <__multiply+0x42>
 8013da8:	4602      	mov	r2, r0
 8013daa:	4b41      	ldr	r3, [pc, #260]	@ (8013eb0 <__multiply+0x13c>)
 8013dac:	4841      	ldr	r0, [pc, #260]	@ (8013eb4 <__multiply+0x140>)
 8013dae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013db2:	f000 fc63 	bl	801467c <__assert_func>
 8013db6:	f100 0414 	add.w	r4, r0, #20
 8013dba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013dbe:	4623      	mov	r3, r4
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	4573      	cmp	r3, lr
 8013dc4:	d320      	bcc.n	8013e08 <__multiply+0x94>
 8013dc6:	f107 0814 	add.w	r8, r7, #20
 8013dca:	f109 0114 	add.w	r1, r9, #20
 8013dce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013dd2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013dd6:	9302      	str	r3, [sp, #8]
 8013dd8:	1beb      	subs	r3, r5, r7
 8013dda:	3b15      	subs	r3, #21
 8013ddc:	f023 0303 	bic.w	r3, r3, #3
 8013de0:	3304      	adds	r3, #4
 8013de2:	3715      	adds	r7, #21
 8013de4:	42bd      	cmp	r5, r7
 8013de6:	bf38      	it	cc
 8013de8:	2304      	movcc	r3, #4
 8013dea:	9301      	str	r3, [sp, #4]
 8013dec:	9b02      	ldr	r3, [sp, #8]
 8013dee:	9103      	str	r1, [sp, #12]
 8013df0:	428b      	cmp	r3, r1
 8013df2:	d80c      	bhi.n	8013e0e <__multiply+0x9a>
 8013df4:	2e00      	cmp	r6, #0
 8013df6:	dd03      	ble.n	8013e00 <__multiply+0x8c>
 8013df8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d055      	beq.n	8013eac <__multiply+0x138>
 8013e00:	6106      	str	r6, [r0, #16]
 8013e02:	b005      	add	sp, #20
 8013e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e08:	f843 2b04 	str.w	r2, [r3], #4
 8013e0c:	e7d9      	b.n	8013dc2 <__multiply+0x4e>
 8013e0e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013e12:	f1ba 0f00 	cmp.w	sl, #0
 8013e16:	d01f      	beq.n	8013e58 <__multiply+0xe4>
 8013e18:	46c4      	mov	ip, r8
 8013e1a:	46a1      	mov	r9, r4
 8013e1c:	2700      	movs	r7, #0
 8013e1e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013e22:	f8d9 3000 	ldr.w	r3, [r9]
 8013e26:	fa1f fb82 	uxth.w	fp, r2
 8013e2a:	b29b      	uxth	r3, r3
 8013e2c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013e30:	443b      	add	r3, r7
 8013e32:	f8d9 7000 	ldr.w	r7, [r9]
 8013e36:	0c12      	lsrs	r2, r2, #16
 8013e38:	0c3f      	lsrs	r7, r7, #16
 8013e3a:	fb0a 7202 	mla	r2, sl, r2, r7
 8013e3e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013e42:	b29b      	uxth	r3, r3
 8013e44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013e48:	4565      	cmp	r5, ip
 8013e4a:	f849 3b04 	str.w	r3, [r9], #4
 8013e4e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013e52:	d8e4      	bhi.n	8013e1e <__multiply+0xaa>
 8013e54:	9b01      	ldr	r3, [sp, #4]
 8013e56:	50e7      	str	r7, [r4, r3]
 8013e58:	9b03      	ldr	r3, [sp, #12]
 8013e5a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013e5e:	3104      	adds	r1, #4
 8013e60:	f1b9 0f00 	cmp.w	r9, #0
 8013e64:	d020      	beq.n	8013ea8 <__multiply+0x134>
 8013e66:	6823      	ldr	r3, [r4, #0]
 8013e68:	4647      	mov	r7, r8
 8013e6a:	46a4      	mov	ip, r4
 8013e6c:	f04f 0a00 	mov.w	sl, #0
 8013e70:	f8b7 b000 	ldrh.w	fp, [r7]
 8013e74:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013e78:	fb09 220b 	mla	r2, r9, fp, r2
 8013e7c:	4452      	add	r2, sl
 8013e7e:	b29b      	uxth	r3, r3
 8013e80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013e84:	f84c 3b04 	str.w	r3, [ip], #4
 8013e88:	f857 3b04 	ldr.w	r3, [r7], #4
 8013e8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013e90:	f8bc 3000 	ldrh.w	r3, [ip]
 8013e94:	fb09 330a 	mla	r3, r9, sl, r3
 8013e98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013e9c:	42bd      	cmp	r5, r7
 8013e9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013ea2:	d8e5      	bhi.n	8013e70 <__multiply+0xfc>
 8013ea4:	9a01      	ldr	r2, [sp, #4]
 8013ea6:	50a3      	str	r3, [r4, r2]
 8013ea8:	3404      	adds	r4, #4
 8013eaa:	e79f      	b.n	8013dec <__multiply+0x78>
 8013eac:	3e01      	subs	r6, #1
 8013eae:	e7a1      	b.n	8013df4 <__multiply+0x80>
 8013eb0:	08016ae0 	.word	0x08016ae0
 8013eb4:	08016af1 	.word	0x08016af1

08013eb8 <__pow5mult>:
 8013eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ebc:	4615      	mov	r5, r2
 8013ebe:	f012 0203 	ands.w	r2, r2, #3
 8013ec2:	4607      	mov	r7, r0
 8013ec4:	460e      	mov	r6, r1
 8013ec6:	d007      	beq.n	8013ed8 <__pow5mult+0x20>
 8013ec8:	4c25      	ldr	r4, [pc, #148]	@ (8013f60 <__pow5mult+0xa8>)
 8013eca:	3a01      	subs	r2, #1
 8013ecc:	2300      	movs	r3, #0
 8013ece:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013ed2:	f7ff fea7 	bl	8013c24 <__multadd>
 8013ed6:	4606      	mov	r6, r0
 8013ed8:	10ad      	asrs	r5, r5, #2
 8013eda:	d03d      	beq.n	8013f58 <__pow5mult+0xa0>
 8013edc:	69fc      	ldr	r4, [r7, #28]
 8013ede:	b97c      	cbnz	r4, 8013f00 <__pow5mult+0x48>
 8013ee0:	2010      	movs	r0, #16
 8013ee2:	f7ff fd87 	bl	80139f4 <malloc>
 8013ee6:	4602      	mov	r2, r0
 8013ee8:	61f8      	str	r0, [r7, #28]
 8013eea:	b928      	cbnz	r0, 8013ef8 <__pow5mult+0x40>
 8013eec:	4b1d      	ldr	r3, [pc, #116]	@ (8013f64 <__pow5mult+0xac>)
 8013eee:	481e      	ldr	r0, [pc, #120]	@ (8013f68 <__pow5mult+0xb0>)
 8013ef0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013ef4:	f000 fbc2 	bl	801467c <__assert_func>
 8013ef8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013efc:	6004      	str	r4, [r0, #0]
 8013efe:	60c4      	str	r4, [r0, #12]
 8013f00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013f04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013f08:	b94c      	cbnz	r4, 8013f1e <__pow5mult+0x66>
 8013f0a:	f240 2171 	movw	r1, #625	@ 0x271
 8013f0e:	4638      	mov	r0, r7
 8013f10:	f7ff ff1a 	bl	8013d48 <__i2b>
 8013f14:	2300      	movs	r3, #0
 8013f16:	f8c8 0008 	str.w	r0, [r8, #8]
 8013f1a:	4604      	mov	r4, r0
 8013f1c:	6003      	str	r3, [r0, #0]
 8013f1e:	f04f 0900 	mov.w	r9, #0
 8013f22:	07eb      	lsls	r3, r5, #31
 8013f24:	d50a      	bpl.n	8013f3c <__pow5mult+0x84>
 8013f26:	4631      	mov	r1, r6
 8013f28:	4622      	mov	r2, r4
 8013f2a:	4638      	mov	r0, r7
 8013f2c:	f7ff ff22 	bl	8013d74 <__multiply>
 8013f30:	4631      	mov	r1, r6
 8013f32:	4680      	mov	r8, r0
 8013f34:	4638      	mov	r0, r7
 8013f36:	f7ff fe53 	bl	8013be0 <_Bfree>
 8013f3a:	4646      	mov	r6, r8
 8013f3c:	106d      	asrs	r5, r5, #1
 8013f3e:	d00b      	beq.n	8013f58 <__pow5mult+0xa0>
 8013f40:	6820      	ldr	r0, [r4, #0]
 8013f42:	b938      	cbnz	r0, 8013f54 <__pow5mult+0x9c>
 8013f44:	4622      	mov	r2, r4
 8013f46:	4621      	mov	r1, r4
 8013f48:	4638      	mov	r0, r7
 8013f4a:	f7ff ff13 	bl	8013d74 <__multiply>
 8013f4e:	6020      	str	r0, [r4, #0]
 8013f50:	f8c0 9000 	str.w	r9, [r0]
 8013f54:	4604      	mov	r4, r0
 8013f56:	e7e4      	b.n	8013f22 <__pow5mult+0x6a>
 8013f58:	4630      	mov	r0, r6
 8013f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f5e:	bf00      	nop
 8013f60:	08016ba4 	.word	0x08016ba4
 8013f64:	08016a71 	.word	0x08016a71
 8013f68:	08016af1 	.word	0x08016af1

08013f6c <__lshift>:
 8013f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f70:	460c      	mov	r4, r1
 8013f72:	6849      	ldr	r1, [r1, #4]
 8013f74:	6923      	ldr	r3, [r4, #16]
 8013f76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013f7a:	68a3      	ldr	r3, [r4, #8]
 8013f7c:	4607      	mov	r7, r0
 8013f7e:	4691      	mov	r9, r2
 8013f80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013f84:	f108 0601 	add.w	r6, r8, #1
 8013f88:	42b3      	cmp	r3, r6
 8013f8a:	db0b      	blt.n	8013fa4 <__lshift+0x38>
 8013f8c:	4638      	mov	r0, r7
 8013f8e:	f7ff fde7 	bl	8013b60 <_Balloc>
 8013f92:	4605      	mov	r5, r0
 8013f94:	b948      	cbnz	r0, 8013faa <__lshift+0x3e>
 8013f96:	4602      	mov	r2, r0
 8013f98:	4b28      	ldr	r3, [pc, #160]	@ (801403c <__lshift+0xd0>)
 8013f9a:	4829      	ldr	r0, [pc, #164]	@ (8014040 <__lshift+0xd4>)
 8013f9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013fa0:	f000 fb6c 	bl	801467c <__assert_func>
 8013fa4:	3101      	adds	r1, #1
 8013fa6:	005b      	lsls	r3, r3, #1
 8013fa8:	e7ee      	b.n	8013f88 <__lshift+0x1c>
 8013faa:	2300      	movs	r3, #0
 8013fac:	f100 0114 	add.w	r1, r0, #20
 8013fb0:	f100 0210 	add.w	r2, r0, #16
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	4553      	cmp	r3, sl
 8013fb8:	db33      	blt.n	8014022 <__lshift+0xb6>
 8013fba:	6920      	ldr	r0, [r4, #16]
 8013fbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013fc0:	f104 0314 	add.w	r3, r4, #20
 8013fc4:	f019 091f 	ands.w	r9, r9, #31
 8013fc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013fcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013fd0:	d02b      	beq.n	801402a <__lshift+0xbe>
 8013fd2:	f1c9 0e20 	rsb	lr, r9, #32
 8013fd6:	468a      	mov	sl, r1
 8013fd8:	2200      	movs	r2, #0
 8013fda:	6818      	ldr	r0, [r3, #0]
 8013fdc:	fa00 f009 	lsl.w	r0, r0, r9
 8013fe0:	4310      	orrs	r0, r2
 8013fe2:	f84a 0b04 	str.w	r0, [sl], #4
 8013fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013fea:	459c      	cmp	ip, r3
 8013fec:	fa22 f20e 	lsr.w	r2, r2, lr
 8013ff0:	d8f3      	bhi.n	8013fda <__lshift+0x6e>
 8013ff2:	ebac 0304 	sub.w	r3, ip, r4
 8013ff6:	3b15      	subs	r3, #21
 8013ff8:	f023 0303 	bic.w	r3, r3, #3
 8013ffc:	3304      	adds	r3, #4
 8013ffe:	f104 0015 	add.w	r0, r4, #21
 8014002:	4560      	cmp	r0, ip
 8014004:	bf88      	it	hi
 8014006:	2304      	movhi	r3, #4
 8014008:	50ca      	str	r2, [r1, r3]
 801400a:	b10a      	cbz	r2, 8014010 <__lshift+0xa4>
 801400c:	f108 0602 	add.w	r6, r8, #2
 8014010:	3e01      	subs	r6, #1
 8014012:	4638      	mov	r0, r7
 8014014:	612e      	str	r6, [r5, #16]
 8014016:	4621      	mov	r1, r4
 8014018:	f7ff fde2 	bl	8013be0 <_Bfree>
 801401c:	4628      	mov	r0, r5
 801401e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014022:	f842 0f04 	str.w	r0, [r2, #4]!
 8014026:	3301      	adds	r3, #1
 8014028:	e7c5      	b.n	8013fb6 <__lshift+0x4a>
 801402a:	3904      	subs	r1, #4
 801402c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014030:	f841 2f04 	str.w	r2, [r1, #4]!
 8014034:	459c      	cmp	ip, r3
 8014036:	d8f9      	bhi.n	801402c <__lshift+0xc0>
 8014038:	e7ea      	b.n	8014010 <__lshift+0xa4>
 801403a:	bf00      	nop
 801403c:	08016ae0 	.word	0x08016ae0
 8014040:	08016af1 	.word	0x08016af1

08014044 <__mcmp>:
 8014044:	690a      	ldr	r2, [r1, #16]
 8014046:	4603      	mov	r3, r0
 8014048:	6900      	ldr	r0, [r0, #16]
 801404a:	1a80      	subs	r0, r0, r2
 801404c:	b530      	push	{r4, r5, lr}
 801404e:	d10e      	bne.n	801406e <__mcmp+0x2a>
 8014050:	3314      	adds	r3, #20
 8014052:	3114      	adds	r1, #20
 8014054:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014058:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801405c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014060:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014064:	4295      	cmp	r5, r2
 8014066:	d003      	beq.n	8014070 <__mcmp+0x2c>
 8014068:	d205      	bcs.n	8014076 <__mcmp+0x32>
 801406a:	f04f 30ff 	mov.w	r0, #4294967295
 801406e:	bd30      	pop	{r4, r5, pc}
 8014070:	42a3      	cmp	r3, r4
 8014072:	d3f3      	bcc.n	801405c <__mcmp+0x18>
 8014074:	e7fb      	b.n	801406e <__mcmp+0x2a>
 8014076:	2001      	movs	r0, #1
 8014078:	e7f9      	b.n	801406e <__mcmp+0x2a>
	...

0801407c <__mdiff>:
 801407c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014080:	4689      	mov	r9, r1
 8014082:	4606      	mov	r6, r0
 8014084:	4611      	mov	r1, r2
 8014086:	4648      	mov	r0, r9
 8014088:	4614      	mov	r4, r2
 801408a:	f7ff ffdb 	bl	8014044 <__mcmp>
 801408e:	1e05      	subs	r5, r0, #0
 8014090:	d112      	bne.n	80140b8 <__mdiff+0x3c>
 8014092:	4629      	mov	r1, r5
 8014094:	4630      	mov	r0, r6
 8014096:	f7ff fd63 	bl	8013b60 <_Balloc>
 801409a:	4602      	mov	r2, r0
 801409c:	b928      	cbnz	r0, 80140aa <__mdiff+0x2e>
 801409e:	4b3f      	ldr	r3, [pc, #252]	@ (801419c <__mdiff+0x120>)
 80140a0:	f240 2137 	movw	r1, #567	@ 0x237
 80140a4:	483e      	ldr	r0, [pc, #248]	@ (80141a0 <__mdiff+0x124>)
 80140a6:	f000 fae9 	bl	801467c <__assert_func>
 80140aa:	2301      	movs	r3, #1
 80140ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80140b0:	4610      	mov	r0, r2
 80140b2:	b003      	add	sp, #12
 80140b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140b8:	bfbc      	itt	lt
 80140ba:	464b      	movlt	r3, r9
 80140bc:	46a1      	movlt	r9, r4
 80140be:	4630      	mov	r0, r6
 80140c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80140c4:	bfba      	itte	lt
 80140c6:	461c      	movlt	r4, r3
 80140c8:	2501      	movlt	r5, #1
 80140ca:	2500      	movge	r5, #0
 80140cc:	f7ff fd48 	bl	8013b60 <_Balloc>
 80140d0:	4602      	mov	r2, r0
 80140d2:	b918      	cbnz	r0, 80140dc <__mdiff+0x60>
 80140d4:	4b31      	ldr	r3, [pc, #196]	@ (801419c <__mdiff+0x120>)
 80140d6:	f240 2145 	movw	r1, #581	@ 0x245
 80140da:	e7e3      	b.n	80140a4 <__mdiff+0x28>
 80140dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80140e0:	6926      	ldr	r6, [r4, #16]
 80140e2:	60c5      	str	r5, [r0, #12]
 80140e4:	f109 0310 	add.w	r3, r9, #16
 80140e8:	f109 0514 	add.w	r5, r9, #20
 80140ec:	f104 0e14 	add.w	lr, r4, #20
 80140f0:	f100 0b14 	add.w	fp, r0, #20
 80140f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80140f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80140fc:	9301      	str	r3, [sp, #4]
 80140fe:	46d9      	mov	r9, fp
 8014100:	f04f 0c00 	mov.w	ip, #0
 8014104:	9b01      	ldr	r3, [sp, #4]
 8014106:	f85e 0b04 	ldr.w	r0, [lr], #4
 801410a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801410e:	9301      	str	r3, [sp, #4]
 8014110:	fa1f f38a 	uxth.w	r3, sl
 8014114:	4619      	mov	r1, r3
 8014116:	b283      	uxth	r3, r0
 8014118:	1acb      	subs	r3, r1, r3
 801411a:	0c00      	lsrs	r0, r0, #16
 801411c:	4463      	add	r3, ip
 801411e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014122:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014126:	b29b      	uxth	r3, r3
 8014128:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801412c:	4576      	cmp	r6, lr
 801412e:	f849 3b04 	str.w	r3, [r9], #4
 8014132:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014136:	d8e5      	bhi.n	8014104 <__mdiff+0x88>
 8014138:	1b33      	subs	r3, r6, r4
 801413a:	3b15      	subs	r3, #21
 801413c:	f023 0303 	bic.w	r3, r3, #3
 8014140:	3415      	adds	r4, #21
 8014142:	3304      	adds	r3, #4
 8014144:	42a6      	cmp	r6, r4
 8014146:	bf38      	it	cc
 8014148:	2304      	movcc	r3, #4
 801414a:	441d      	add	r5, r3
 801414c:	445b      	add	r3, fp
 801414e:	461e      	mov	r6, r3
 8014150:	462c      	mov	r4, r5
 8014152:	4544      	cmp	r4, r8
 8014154:	d30e      	bcc.n	8014174 <__mdiff+0xf8>
 8014156:	f108 0103 	add.w	r1, r8, #3
 801415a:	1b49      	subs	r1, r1, r5
 801415c:	f021 0103 	bic.w	r1, r1, #3
 8014160:	3d03      	subs	r5, #3
 8014162:	45a8      	cmp	r8, r5
 8014164:	bf38      	it	cc
 8014166:	2100      	movcc	r1, #0
 8014168:	440b      	add	r3, r1
 801416a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801416e:	b191      	cbz	r1, 8014196 <__mdiff+0x11a>
 8014170:	6117      	str	r7, [r2, #16]
 8014172:	e79d      	b.n	80140b0 <__mdiff+0x34>
 8014174:	f854 1b04 	ldr.w	r1, [r4], #4
 8014178:	46e6      	mov	lr, ip
 801417a:	0c08      	lsrs	r0, r1, #16
 801417c:	fa1c fc81 	uxtah	ip, ip, r1
 8014180:	4471      	add	r1, lr
 8014182:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014186:	b289      	uxth	r1, r1
 8014188:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801418c:	f846 1b04 	str.w	r1, [r6], #4
 8014190:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014194:	e7dd      	b.n	8014152 <__mdiff+0xd6>
 8014196:	3f01      	subs	r7, #1
 8014198:	e7e7      	b.n	801416a <__mdiff+0xee>
 801419a:	bf00      	nop
 801419c:	08016ae0 	.word	0x08016ae0
 80141a0:	08016af1 	.word	0x08016af1

080141a4 <__d2b>:
 80141a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80141a8:	460f      	mov	r7, r1
 80141aa:	2101      	movs	r1, #1
 80141ac:	ec59 8b10 	vmov	r8, r9, d0
 80141b0:	4616      	mov	r6, r2
 80141b2:	f7ff fcd5 	bl	8013b60 <_Balloc>
 80141b6:	4604      	mov	r4, r0
 80141b8:	b930      	cbnz	r0, 80141c8 <__d2b+0x24>
 80141ba:	4602      	mov	r2, r0
 80141bc:	4b23      	ldr	r3, [pc, #140]	@ (801424c <__d2b+0xa8>)
 80141be:	4824      	ldr	r0, [pc, #144]	@ (8014250 <__d2b+0xac>)
 80141c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80141c4:	f000 fa5a 	bl	801467c <__assert_func>
 80141c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80141cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80141d0:	b10d      	cbz	r5, 80141d6 <__d2b+0x32>
 80141d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80141d6:	9301      	str	r3, [sp, #4]
 80141d8:	f1b8 0300 	subs.w	r3, r8, #0
 80141dc:	d023      	beq.n	8014226 <__d2b+0x82>
 80141de:	4668      	mov	r0, sp
 80141e0:	9300      	str	r3, [sp, #0]
 80141e2:	f7ff fd84 	bl	8013cee <__lo0bits>
 80141e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80141ea:	b1d0      	cbz	r0, 8014222 <__d2b+0x7e>
 80141ec:	f1c0 0320 	rsb	r3, r0, #32
 80141f0:	fa02 f303 	lsl.w	r3, r2, r3
 80141f4:	430b      	orrs	r3, r1
 80141f6:	40c2      	lsrs	r2, r0
 80141f8:	6163      	str	r3, [r4, #20]
 80141fa:	9201      	str	r2, [sp, #4]
 80141fc:	9b01      	ldr	r3, [sp, #4]
 80141fe:	61a3      	str	r3, [r4, #24]
 8014200:	2b00      	cmp	r3, #0
 8014202:	bf0c      	ite	eq
 8014204:	2201      	moveq	r2, #1
 8014206:	2202      	movne	r2, #2
 8014208:	6122      	str	r2, [r4, #16]
 801420a:	b1a5      	cbz	r5, 8014236 <__d2b+0x92>
 801420c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014210:	4405      	add	r5, r0
 8014212:	603d      	str	r5, [r7, #0]
 8014214:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014218:	6030      	str	r0, [r6, #0]
 801421a:	4620      	mov	r0, r4
 801421c:	b003      	add	sp, #12
 801421e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014222:	6161      	str	r1, [r4, #20]
 8014224:	e7ea      	b.n	80141fc <__d2b+0x58>
 8014226:	a801      	add	r0, sp, #4
 8014228:	f7ff fd61 	bl	8013cee <__lo0bits>
 801422c:	9b01      	ldr	r3, [sp, #4]
 801422e:	6163      	str	r3, [r4, #20]
 8014230:	3020      	adds	r0, #32
 8014232:	2201      	movs	r2, #1
 8014234:	e7e8      	b.n	8014208 <__d2b+0x64>
 8014236:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801423a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801423e:	6038      	str	r0, [r7, #0]
 8014240:	6918      	ldr	r0, [r3, #16]
 8014242:	f7ff fd35 	bl	8013cb0 <__hi0bits>
 8014246:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801424a:	e7e5      	b.n	8014218 <__d2b+0x74>
 801424c:	08016ae0 	.word	0x08016ae0
 8014250:	08016af1 	.word	0x08016af1

08014254 <__ssputs_r>:
 8014254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014258:	688e      	ldr	r6, [r1, #8]
 801425a:	461f      	mov	r7, r3
 801425c:	42be      	cmp	r6, r7
 801425e:	680b      	ldr	r3, [r1, #0]
 8014260:	4682      	mov	sl, r0
 8014262:	460c      	mov	r4, r1
 8014264:	4690      	mov	r8, r2
 8014266:	d82d      	bhi.n	80142c4 <__ssputs_r+0x70>
 8014268:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801426c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014270:	d026      	beq.n	80142c0 <__ssputs_r+0x6c>
 8014272:	6965      	ldr	r5, [r4, #20]
 8014274:	6909      	ldr	r1, [r1, #16]
 8014276:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801427a:	eba3 0901 	sub.w	r9, r3, r1
 801427e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014282:	1c7b      	adds	r3, r7, #1
 8014284:	444b      	add	r3, r9
 8014286:	106d      	asrs	r5, r5, #1
 8014288:	429d      	cmp	r5, r3
 801428a:	bf38      	it	cc
 801428c:	461d      	movcc	r5, r3
 801428e:	0553      	lsls	r3, r2, #21
 8014290:	d527      	bpl.n	80142e2 <__ssputs_r+0x8e>
 8014292:	4629      	mov	r1, r5
 8014294:	f7ff fbd8 	bl	8013a48 <_malloc_r>
 8014298:	4606      	mov	r6, r0
 801429a:	b360      	cbz	r0, 80142f6 <__ssputs_r+0xa2>
 801429c:	6921      	ldr	r1, [r4, #16]
 801429e:	464a      	mov	r2, r9
 80142a0:	f7fe fcf7 	bl	8012c92 <memcpy>
 80142a4:	89a3      	ldrh	r3, [r4, #12]
 80142a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80142aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80142ae:	81a3      	strh	r3, [r4, #12]
 80142b0:	6126      	str	r6, [r4, #16]
 80142b2:	6165      	str	r5, [r4, #20]
 80142b4:	444e      	add	r6, r9
 80142b6:	eba5 0509 	sub.w	r5, r5, r9
 80142ba:	6026      	str	r6, [r4, #0]
 80142bc:	60a5      	str	r5, [r4, #8]
 80142be:	463e      	mov	r6, r7
 80142c0:	42be      	cmp	r6, r7
 80142c2:	d900      	bls.n	80142c6 <__ssputs_r+0x72>
 80142c4:	463e      	mov	r6, r7
 80142c6:	6820      	ldr	r0, [r4, #0]
 80142c8:	4632      	mov	r2, r6
 80142ca:	4641      	mov	r1, r8
 80142cc:	f7fe fc47 	bl	8012b5e <memmove>
 80142d0:	68a3      	ldr	r3, [r4, #8]
 80142d2:	1b9b      	subs	r3, r3, r6
 80142d4:	60a3      	str	r3, [r4, #8]
 80142d6:	6823      	ldr	r3, [r4, #0]
 80142d8:	4433      	add	r3, r6
 80142da:	6023      	str	r3, [r4, #0]
 80142dc:	2000      	movs	r0, #0
 80142de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142e2:	462a      	mov	r2, r5
 80142e4:	f000 fa0e 	bl	8014704 <_realloc_r>
 80142e8:	4606      	mov	r6, r0
 80142ea:	2800      	cmp	r0, #0
 80142ec:	d1e0      	bne.n	80142b0 <__ssputs_r+0x5c>
 80142ee:	6921      	ldr	r1, [r4, #16]
 80142f0:	4650      	mov	r0, sl
 80142f2:	f7ff fb35 	bl	8013960 <_free_r>
 80142f6:	230c      	movs	r3, #12
 80142f8:	f8ca 3000 	str.w	r3, [sl]
 80142fc:	89a3      	ldrh	r3, [r4, #12]
 80142fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014302:	81a3      	strh	r3, [r4, #12]
 8014304:	f04f 30ff 	mov.w	r0, #4294967295
 8014308:	e7e9      	b.n	80142de <__ssputs_r+0x8a>
	...

0801430c <_svfiprintf_r>:
 801430c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014310:	4698      	mov	r8, r3
 8014312:	898b      	ldrh	r3, [r1, #12]
 8014314:	061b      	lsls	r3, r3, #24
 8014316:	b09d      	sub	sp, #116	@ 0x74
 8014318:	4607      	mov	r7, r0
 801431a:	460d      	mov	r5, r1
 801431c:	4614      	mov	r4, r2
 801431e:	d510      	bpl.n	8014342 <_svfiprintf_r+0x36>
 8014320:	690b      	ldr	r3, [r1, #16]
 8014322:	b973      	cbnz	r3, 8014342 <_svfiprintf_r+0x36>
 8014324:	2140      	movs	r1, #64	@ 0x40
 8014326:	f7ff fb8f 	bl	8013a48 <_malloc_r>
 801432a:	6028      	str	r0, [r5, #0]
 801432c:	6128      	str	r0, [r5, #16]
 801432e:	b930      	cbnz	r0, 801433e <_svfiprintf_r+0x32>
 8014330:	230c      	movs	r3, #12
 8014332:	603b      	str	r3, [r7, #0]
 8014334:	f04f 30ff 	mov.w	r0, #4294967295
 8014338:	b01d      	add	sp, #116	@ 0x74
 801433a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801433e:	2340      	movs	r3, #64	@ 0x40
 8014340:	616b      	str	r3, [r5, #20]
 8014342:	2300      	movs	r3, #0
 8014344:	9309      	str	r3, [sp, #36]	@ 0x24
 8014346:	2320      	movs	r3, #32
 8014348:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801434c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014350:	2330      	movs	r3, #48	@ 0x30
 8014352:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80144f0 <_svfiprintf_r+0x1e4>
 8014356:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801435a:	f04f 0901 	mov.w	r9, #1
 801435e:	4623      	mov	r3, r4
 8014360:	469a      	mov	sl, r3
 8014362:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014366:	b10a      	cbz	r2, 801436c <_svfiprintf_r+0x60>
 8014368:	2a25      	cmp	r2, #37	@ 0x25
 801436a:	d1f9      	bne.n	8014360 <_svfiprintf_r+0x54>
 801436c:	ebba 0b04 	subs.w	fp, sl, r4
 8014370:	d00b      	beq.n	801438a <_svfiprintf_r+0x7e>
 8014372:	465b      	mov	r3, fp
 8014374:	4622      	mov	r2, r4
 8014376:	4629      	mov	r1, r5
 8014378:	4638      	mov	r0, r7
 801437a:	f7ff ff6b 	bl	8014254 <__ssputs_r>
 801437e:	3001      	adds	r0, #1
 8014380:	f000 80a7 	beq.w	80144d2 <_svfiprintf_r+0x1c6>
 8014384:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014386:	445a      	add	r2, fp
 8014388:	9209      	str	r2, [sp, #36]	@ 0x24
 801438a:	f89a 3000 	ldrb.w	r3, [sl]
 801438e:	2b00      	cmp	r3, #0
 8014390:	f000 809f 	beq.w	80144d2 <_svfiprintf_r+0x1c6>
 8014394:	2300      	movs	r3, #0
 8014396:	f04f 32ff 	mov.w	r2, #4294967295
 801439a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801439e:	f10a 0a01 	add.w	sl, sl, #1
 80143a2:	9304      	str	r3, [sp, #16]
 80143a4:	9307      	str	r3, [sp, #28]
 80143a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80143aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80143ac:	4654      	mov	r4, sl
 80143ae:	2205      	movs	r2, #5
 80143b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143b4:	484e      	ldr	r0, [pc, #312]	@ (80144f0 <_svfiprintf_r+0x1e4>)
 80143b6:	f7eb ff33 	bl	8000220 <memchr>
 80143ba:	9a04      	ldr	r2, [sp, #16]
 80143bc:	b9d8      	cbnz	r0, 80143f6 <_svfiprintf_r+0xea>
 80143be:	06d0      	lsls	r0, r2, #27
 80143c0:	bf44      	itt	mi
 80143c2:	2320      	movmi	r3, #32
 80143c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80143c8:	0711      	lsls	r1, r2, #28
 80143ca:	bf44      	itt	mi
 80143cc:	232b      	movmi	r3, #43	@ 0x2b
 80143ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80143d2:	f89a 3000 	ldrb.w	r3, [sl]
 80143d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80143d8:	d015      	beq.n	8014406 <_svfiprintf_r+0xfa>
 80143da:	9a07      	ldr	r2, [sp, #28]
 80143dc:	4654      	mov	r4, sl
 80143de:	2000      	movs	r0, #0
 80143e0:	f04f 0c0a 	mov.w	ip, #10
 80143e4:	4621      	mov	r1, r4
 80143e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80143ea:	3b30      	subs	r3, #48	@ 0x30
 80143ec:	2b09      	cmp	r3, #9
 80143ee:	d94b      	bls.n	8014488 <_svfiprintf_r+0x17c>
 80143f0:	b1b0      	cbz	r0, 8014420 <_svfiprintf_r+0x114>
 80143f2:	9207      	str	r2, [sp, #28]
 80143f4:	e014      	b.n	8014420 <_svfiprintf_r+0x114>
 80143f6:	eba0 0308 	sub.w	r3, r0, r8
 80143fa:	fa09 f303 	lsl.w	r3, r9, r3
 80143fe:	4313      	orrs	r3, r2
 8014400:	9304      	str	r3, [sp, #16]
 8014402:	46a2      	mov	sl, r4
 8014404:	e7d2      	b.n	80143ac <_svfiprintf_r+0xa0>
 8014406:	9b03      	ldr	r3, [sp, #12]
 8014408:	1d19      	adds	r1, r3, #4
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	9103      	str	r1, [sp, #12]
 801440e:	2b00      	cmp	r3, #0
 8014410:	bfbb      	ittet	lt
 8014412:	425b      	neglt	r3, r3
 8014414:	f042 0202 	orrlt.w	r2, r2, #2
 8014418:	9307      	strge	r3, [sp, #28]
 801441a:	9307      	strlt	r3, [sp, #28]
 801441c:	bfb8      	it	lt
 801441e:	9204      	strlt	r2, [sp, #16]
 8014420:	7823      	ldrb	r3, [r4, #0]
 8014422:	2b2e      	cmp	r3, #46	@ 0x2e
 8014424:	d10a      	bne.n	801443c <_svfiprintf_r+0x130>
 8014426:	7863      	ldrb	r3, [r4, #1]
 8014428:	2b2a      	cmp	r3, #42	@ 0x2a
 801442a:	d132      	bne.n	8014492 <_svfiprintf_r+0x186>
 801442c:	9b03      	ldr	r3, [sp, #12]
 801442e:	1d1a      	adds	r2, r3, #4
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	9203      	str	r2, [sp, #12]
 8014434:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014438:	3402      	adds	r4, #2
 801443a:	9305      	str	r3, [sp, #20]
 801443c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014500 <_svfiprintf_r+0x1f4>
 8014440:	7821      	ldrb	r1, [r4, #0]
 8014442:	2203      	movs	r2, #3
 8014444:	4650      	mov	r0, sl
 8014446:	f7eb feeb 	bl	8000220 <memchr>
 801444a:	b138      	cbz	r0, 801445c <_svfiprintf_r+0x150>
 801444c:	9b04      	ldr	r3, [sp, #16]
 801444e:	eba0 000a 	sub.w	r0, r0, sl
 8014452:	2240      	movs	r2, #64	@ 0x40
 8014454:	4082      	lsls	r2, r0
 8014456:	4313      	orrs	r3, r2
 8014458:	3401      	adds	r4, #1
 801445a:	9304      	str	r3, [sp, #16]
 801445c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014460:	4824      	ldr	r0, [pc, #144]	@ (80144f4 <_svfiprintf_r+0x1e8>)
 8014462:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014466:	2206      	movs	r2, #6
 8014468:	f7eb feda 	bl	8000220 <memchr>
 801446c:	2800      	cmp	r0, #0
 801446e:	d036      	beq.n	80144de <_svfiprintf_r+0x1d2>
 8014470:	4b21      	ldr	r3, [pc, #132]	@ (80144f8 <_svfiprintf_r+0x1ec>)
 8014472:	bb1b      	cbnz	r3, 80144bc <_svfiprintf_r+0x1b0>
 8014474:	9b03      	ldr	r3, [sp, #12]
 8014476:	3307      	adds	r3, #7
 8014478:	f023 0307 	bic.w	r3, r3, #7
 801447c:	3308      	adds	r3, #8
 801447e:	9303      	str	r3, [sp, #12]
 8014480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014482:	4433      	add	r3, r6
 8014484:	9309      	str	r3, [sp, #36]	@ 0x24
 8014486:	e76a      	b.n	801435e <_svfiprintf_r+0x52>
 8014488:	fb0c 3202 	mla	r2, ip, r2, r3
 801448c:	460c      	mov	r4, r1
 801448e:	2001      	movs	r0, #1
 8014490:	e7a8      	b.n	80143e4 <_svfiprintf_r+0xd8>
 8014492:	2300      	movs	r3, #0
 8014494:	3401      	adds	r4, #1
 8014496:	9305      	str	r3, [sp, #20]
 8014498:	4619      	mov	r1, r3
 801449a:	f04f 0c0a 	mov.w	ip, #10
 801449e:	4620      	mov	r0, r4
 80144a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80144a4:	3a30      	subs	r2, #48	@ 0x30
 80144a6:	2a09      	cmp	r2, #9
 80144a8:	d903      	bls.n	80144b2 <_svfiprintf_r+0x1a6>
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d0c6      	beq.n	801443c <_svfiprintf_r+0x130>
 80144ae:	9105      	str	r1, [sp, #20]
 80144b0:	e7c4      	b.n	801443c <_svfiprintf_r+0x130>
 80144b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80144b6:	4604      	mov	r4, r0
 80144b8:	2301      	movs	r3, #1
 80144ba:	e7f0      	b.n	801449e <_svfiprintf_r+0x192>
 80144bc:	ab03      	add	r3, sp, #12
 80144be:	9300      	str	r3, [sp, #0]
 80144c0:	462a      	mov	r2, r5
 80144c2:	4b0e      	ldr	r3, [pc, #56]	@ (80144fc <_svfiprintf_r+0x1f0>)
 80144c4:	a904      	add	r1, sp, #16
 80144c6:	4638      	mov	r0, r7
 80144c8:	f7fd fe36 	bl	8012138 <_printf_float>
 80144cc:	1c42      	adds	r2, r0, #1
 80144ce:	4606      	mov	r6, r0
 80144d0:	d1d6      	bne.n	8014480 <_svfiprintf_r+0x174>
 80144d2:	89ab      	ldrh	r3, [r5, #12]
 80144d4:	065b      	lsls	r3, r3, #25
 80144d6:	f53f af2d 	bmi.w	8014334 <_svfiprintf_r+0x28>
 80144da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80144dc:	e72c      	b.n	8014338 <_svfiprintf_r+0x2c>
 80144de:	ab03      	add	r3, sp, #12
 80144e0:	9300      	str	r3, [sp, #0]
 80144e2:	462a      	mov	r2, r5
 80144e4:	4b05      	ldr	r3, [pc, #20]	@ (80144fc <_svfiprintf_r+0x1f0>)
 80144e6:	a904      	add	r1, sp, #16
 80144e8:	4638      	mov	r0, r7
 80144ea:	f7fe f8bd 	bl	8012668 <_printf_i>
 80144ee:	e7ed      	b.n	80144cc <_svfiprintf_r+0x1c0>
 80144f0:	08016b4a 	.word	0x08016b4a
 80144f4:	08016b54 	.word	0x08016b54
 80144f8:	08012139 	.word	0x08012139
 80144fc:	08014255 	.word	0x08014255
 8014500:	08016b50 	.word	0x08016b50

08014504 <__sflush_r>:
 8014504:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801450c:	0716      	lsls	r6, r2, #28
 801450e:	4605      	mov	r5, r0
 8014510:	460c      	mov	r4, r1
 8014512:	d454      	bmi.n	80145be <__sflush_r+0xba>
 8014514:	684b      	ldr	r3, [r1, #4]
 8014516:	2b00      	cmp	r3, #0
 8014518:	dc02      	bgt.n	8014520 <__sflush_r+0x1c>
 801451a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801451c:	2b00      	cmp	r3, #0
 801451e:	dd48      	ble.n	80145b2 <__sflush_r+0xae>
 8014520:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014522:	2e00      	cmp	r6, #0
 8014524:	d045      	beq.n	80145b2 <__sflush_r+0xae>
 8014526:	2300      	movs	r3, #0
 8014528:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801452c:	682f      	ldr	r7, [r5, #0]
 801452e:	6a21      	ldr	r1, [r4, #32]
 8014530:	602b      	str	r3, [r5, #0]
 8014532:	d030      	beq.n	8014596 <__sflush_r+0x92>
 8014534:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014536:	89a3      	ldrh	r3, [r4, #12]
 8014538:	0759      	lsls	r1, r3, #29
 801453a:	d505      	bpl.n	8014548 <__sflush_r+0x44>
 801453c:	6863      	ldr	r3, [r4, #4]
 801453e:	1ad2      	subs	r2, r2, r3
 8014540:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014542:	b10b      	cbz	r3, 8014548 <__sflush_r+0x44>
 8014544:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014546:	1ad2      	subs	r2, r2, r3
 8014548:	2300      	movs	r3, #0
 801454a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801454c:	6a21      	ldr	r1, [r4, #32]
 801454e:	4628      	mov	r0, r5
 8014550:	47b0      	blx	r6
 8014552:	1c43      	adds	r3, r0, #1
 8014554:	89a3      	ldrh	r3, [r4, #12]
 8014556:	d106      	bne.n	8014566 <__sflush_r+0x62>
 8014558:	6829      	ldr	r1, [r5, #0]
 801455a:	291d      	cmp	r1, #29
 801455c:	d82b      	bhi.n	80145b6 <__sflush_r+0xb2>
 801455e:	4a2a      	ldr	r2, [pc, #168]	@ (8014608 <__sflush_r+0x104>)
 8014560:	40ca      	lsrs	r2, r1
 8014562:	07d6      	lsls	r6, r2, #31
 8014564:	d527      	bpl.n	80145b6 <__sflush_r+0xb2>
 8014566:	2200      	movs	r2, #0
 8014568:	6062      	str	r2, [r4, #4]
 801456a:	04d9      	lsls	r1, r3, #19
 801456c:	6922      	ldr	r2, [r4, #16]
 801456e:	6022      	str	r2, [r4, #0]
 8014570:	d504      	bpl.n	801457c <__sflush_r+0x78>
 8014572:	1c42      	adds	r2, r0, #1
 8014574:	d101      	bne.n	801457a <__sflush_r+0x76>
 8014576:	682b      	ldr	r3, [r5, #0]
 8014578:	b903      	cbnz	r3, 801457c <__sflush_r+0x78>
 801457a:	6560      	str	r0, [r4, #84]	@ 0x54
 801457c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801457e:	602f      	str	r7, [r5, #0]
 8014580:	b1b9      	cbz	r1, 80145b2 <__sflush_r+0xae>
 8014582:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014586:	4299      	cmp	r1, r3
 8014588:	d002      	beq.n	8014590 <__sflush_r+0x8c>
 801458a:	4628      	mov	r0, r5
 801458c:	f7ff f9e8 	bl	8013960 <_free_r>
 8014590:	2300      	movs	r3, #0
 8014592:	6363      	str	r3, [r4, #52]	@ 0x34
 8014594:	e00d      	b.n	80145b2 <__sflush_r+0xae>
 8014596:	2301      	movs	r3, #1
 8014598:	4628      	mov	r0, r5
 801459a:	47b0      	blx	r6
 801459c:	4602      	mov	r2, r0
 801459e:	1c50      	adds	r0, r2, #1
 80145a0:	d1c9      	bne.n	8014536 <__sflush_r+0x32>
 80145a2:	682b      	ldr	r3, [r5, #0]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d0c6      	beq.n	8014536 <__sflush_r+0x32>
 80145a8:	2b1d      	cmp	r3, #29
 80145aa:	d001      	beq.n	80145b0 <__sflush_r+0xac>
 80145ac:	2b16      	cmp	r3, #22
 80145ae:	d11e      	bne.n	80145ee <__sflush_r+0xea>
 80145b0:	602f      	str	r7, [r5, #0]
 80145b2:	2000      	movs	r0, #0
 80145b4:	e022      	b.n	80145fc <__sflush_r+0xf8>
 80145b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145ba:	b21b      	sxth	r3, r3
 80145bc:	e01b      	b.n	80145f6 <__sflush_r+0xf2>
 80145be:	690f      	ldr	r7, [r1, #16]
 80145c0:	2f00      	cmp	r7, #0
 80145c2:	d0f6      	beq.n	80145b2 <__sflush_r+0xae>
 80145c4:	0793      	lsls	r3, r2, #30
 80145c6:	680e      	ldr	r6, [r1, #0]
 80145c8:	bf08      	it	eq
 80145ca:	694b      	ldreq	r3, [r1, #20]
 80145cc:	600f      	str	r7, [r1, #0]
 80145ce:	bf18      	it	ne
 80145d0:	2300      	movne	r3, #0
 80145d2:	eba6 0807 	sub.w	r8, r6, r7
 80145d6:	608b      	str	r3, [r1, #8]
 80145d8:	f1b8 0f00 	cmp.w	r8, #0
 80145dc:	dde9      	ble.n	80145b2 <__sflush_r+0xae>
 80145de:	6a21      	ldr	r1, [r4, #32]
 80145e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80145e2:	4643      	mov	r3, r8
 80145e4:	463a      	mov	r2, r7
 80145e6:	4628      	mov	r0, r5
 80145e8:	47b0      	blx	r6
 80145ea:	2800      	cmp	r0, #0
 80145ec:	dc08      	bgt.n	8014600 <__sflush_r+0xfc>
 80145ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80145f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145f6:	81a3      	strh	r3, [r4, #12]
 80145f8:	f04f 30ff 	mov.w	r0, #4294967295
 80145fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014600:	4407      	add	r7, r0
 8014602:	eba8 0800 	sub.w	r8, r8, r0
 8014606:	e7e7      	b.n	80145d8 <__sflush_r+0xd4>
 8014608:	20400001 	.word	0x20400001

0801460c <_fflush_r>:
 801460c:	b538      	push	{r3, r4, r5, lr}
 801460e:	690b      	ldr	r3, [r1, #16]
 8014610:	4605      	mov	r5, r0
 8014612:	460c      	mov	r4, r1
 8014614:	b913      	cbnz	r3, 801461c <_fflush_r+0x10>
 8014616:	2500      	movs	r5, #0
 8014618:	4628      	mov	r0, r5
 801461a:	bd38      	pop	{r3, r4, r5, pc}
 801461c:	b118      	cbz	r0, 8014626 <_fflush_r+0x1a>
 801461e:	6a03      	ldr	r3, [r0, #32]
 8014620:	b90b      	cbnz	r3, 8014626 <_fflush_r+0x1a>
 8014622:	f7fe f9cb 	bl	80129bc <__sinit>
 8014626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801462a:	2b00      	cmp	r3, #0
 801462c:	d0f3      	beq.n	8014616 <_fflush_r+0xa>
 801462e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014630:	07d0      	lsls	r0, r2, #31
 8014632:	d404      	bmi.n	801463e <_fflush_r+0x32>
 8014634:	0599      	lsls	r1, r3, #22
 8014636:	d402      	bmi.n	801463e <_fflush_r+0x32>
 8014638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801463a:	f7fe fb28 	bl	8012c8e <__retarget_lock_acquire_recursive>
 801463e:	4628      	mov	r0, r5
 8014640:	4621      	mov	r1, r4
 8014642:	f7ff ff5f 	bl	8014504 <__sflush_r>
 8014646:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014648:	07da      	lsls	r2, r3, #31
 801464a:	4605      	mov	r5, r0
 801464c:	d4e4      	bmi.n	8014618 <_fflush_r+0xc>
 801464e:	89a3      	ldrh	r3, [r4, #12]
 8014650:	059b      	lsls	r3, r3, #22
 8014652:	d4e1      	bmi.n	8014618 <_fflush_r+0xc>
 8014654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014656:	f7fe fb1b 	bl	8012c90 <__retarget_lock_release_recursive>
 801465a:	e7dd      	b.n	8014618 <_fflush_r+0xc>

0801465c <_sbrk_r>:
 801465c:	b538      	push	{r3, r4, r5, lr}
 801465e:	4d06      	ldr	r5, [pc, #24]	@ (8014678 <_sbrk_r+0x1c>)
 8014660:	2300      	movs	r3, #0
 8014662:	4604      	mov	r4, r0
 8014664:	4608      	mov	r0, r1
 8014666:	602b      	str	r3, [r5, #0]
 8014668:	f7ef fc06 	bl	8003e78 <_sbrk>
 801466c:	1c43      	adds	r3, r0, #1
 801466e:	d102      	bne.n	8014676 <_sbrk_r+0x1a>
 8014670:	682b      	ldr	r3, [r5, #0]
 8014672:	b103      	cbz	r3, 8014676 <_sbrk_r+0x1a>
 8014674:	6023      	str	r3, [r4, #0]
 8014676:	bd38      	pop	{r3, r4, r5, pc}
 8014678:	20003744 	.word	0x20003744

0801467c <__assert_func>:
 801467c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801467e:	4614      	mov	r4, r2
 8014680:	461a      	mov	r2, r3
 8014682:	4b09      	ldr	r3, [pc, #36]	@ (80146a8 <__assert_func+0x2c>)
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	4605      	mov	r5, r0
 8014688:	68d8      	ldr	r0, [r3, #12]
 801468a:	b14c      	cbz	r4, 80146a0 <__assert_func+0x24>
 801468c:	4b07      	ldr	r3, [pc, #28]	@ (80146ac <__assert_func+0x30>)
 801468e:	9100      	str	r1, [sp, #0]
 8014690:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014694:	4906      	ldr	r1, [pc, #24]	@ (80146b0 <__assert_func+0x34>)
 8014696:	462b      	mov	r3, r5
 8014698:	f000 f870 	bl	801477c <fiprintf>
 801469c:	f000 f880 	bl	80147a0 <abort>
 80146a0:	4b04      	ldr	r3, [pc, #16]	@ (80146b4 <__assert_func+0x38>)
 80146a2:	461c      	mov	r4, r3
 80146a4:	e7f3      	b.n	801468e <__assert_func+0x12>
 80146a6:	bf00      	nop
 80146a8:	200001ac 	.word	0x200001ac
 80146ac:	08016b65 	.word	0x08016b65
 80146b0:	08016b72 	.word	0x08016b72
 80146b4:	08016ba0 	.word	0x08016ba0

080146b8 <_calloc_r>:
 80146b8:	b570      	push	{r4, r5, r6, lr}
 80146ba:	fba1 5402 	umull	r5, r4, r1, r2
 80146be:	b934      	cbnz	r4, 80146ce <_calloc_r+0x16>
 80146c0:	4629      	mov	r1, r5
 80146c2:	f7ff f9c1 	bl	8013a48 <_malloc_r>
 80146c6:	4606      	mov	r6, r0
 80146c8:	b928      	cbnz	r0, 80146d6 <_calloc_r+0x1e>
 80146ca:	4630      	mov	r0, r6
 80146cc:	bd70      	pop	{r4, r5, r6, pc}
 80146ce:	220c      	movs	r2, #12
 80146d0:	6002      	str	r2, [r0, #0]
 80146d2:	2600      	movs	r6, #0
 80146d4:	e7f9      	b.n	80146ca <_calloc_r+0x12>
 80146d6:	462a      	mov	r2, r5
 80146d8:	4621      	mov	r1, r4
 80146da:	f7fe fa5a 	bl	8012b92 <memset>
 80146de:	e7f4      	b.n	80146ca <_calloc_r+0x12>

080146e0 <__ascii_mbtowc>:
 80146e0:	b082      	sub	sp, #8
 80146e2:	b901      	cbnz	r1, 80146e6 <__ascii_mbtowc+0x6>
 80146e4:	a901      	add	r1, sp, #4
 80146e6:	b142      	cbz	r2, 80146fa <__ascii_mbtowc+0x1a>
 80146e8:	b14b      	cbz	r3, 80146fe <__ascii_mbtowc+0x1e>
 80146ea:	7813      	ldrb	r3, [r2, #0]
 80146ec:	600b      	str	r3, [r1, #0]
 80146ee:	7812      	ldrb	r2, [r2, #0]
 80146f0:	1e10      	subs	r0, r2, #0
 80146f2:	bf18      	it	ne
 80146f4:	2001      	movne	r0, #1
 80146f6:	b002      	add	sp, #8
 80146f8:	4770      	bx	lr
 80146fa:	4610      	mov	r0, r2
 80146fc:	e7fb      	b.n	80146f6 <__ascii_mbtowc+0x16>
 80146fe:	f06f 0001 	mvn.w	r0, #1
 8014702:	e7f8      	b.n	80146f6 <__ascii_mbtowc+0x16>

08014704 <_realloc_r>:
 8014704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014708:	4607      	mov	r7, r0
 801470a:	4614      	mov	r4, r2
 801470c:	460d      	mov	r5, r1
 801470e:	b921      	cbnz	r1, 801471a <_realloc_r+0x16>
 8014710:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014714:	4611      	mov	r1, r2
 8014716:	f7ff b997 	b.w	8013a48 <_malloc_r>
 801471a:	b92a      	cbnz	r2, 8014728 <_realloc_r+0x24>
 801471c:	f7ff f920 	bl	8013960 <_free_r>
 8014720:	4625      	mov	r5, r4
 8014722:	4628      	mov	r0, r5
 8014724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014728:	f000 f841 	bl	80147ae <_malloc_usable_size_r>
 801472c:	4284      	cmp	r4, r0
 801472e:	4606      	mov	r6, r0
 8014730:	d802      	bhi.n	8014738 <_realloc_r+0x34>
 8014732:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014736:	d8f4      	bhi.n	8014722 <_realloc_r+0x1e>
 8014738:	4621      	mov	r1, r4
 801473a:	4638      	mov	r0, r7
 801473c:	f7ff f984 	bl	8013a48 <_malloc_r>
 8014740:	4680      	mov	r8, r0
 8014742:	b908      	cbnz	r0, 8014748 <_realloc_r+0x44>
 8014744:	4645      	mov	r5, r8
 8014746:	e7ec      	b.n	8014722 <_realloc_r+0x1e>
 8014748:	42b4      	cmp	r4, r6
 801474a:	4622      	mov	r2, r4
 801474c:	4629      	mov	r1, r5
 801474e:	bf28      	it	cs
 8014750:	4632      	movcs	r2, r6
 8014752:	f7fe fa9e 	bl	8012c92 <memcpy>
 8014756:	4629      	mov	r1, r5
 8014758:	4638      	mov	r0, r7
 801475a:	f7ff f901 	bl	8013960 <_free_r>
 801475e:	e7f1      	b.n	8014744 <_realloc_r+0x40>

08014760 <__ascii_wctomb>:
 8014760:	4603      	mov	r3, r0
 8014762:	4608      	mov	r0, r1
 8014764:	b141      	cbz	r1, 8014778 <__ascii_wctomb+0x18>
 8014766:	2aff      	cmp	r2, #255	@ 0xff
 8014768:	d904      	bls.n	8014774 <__ascii_wctomb+0x14>
 801476a:	228a      	movs	r2, #138	@ 0x8a
 801476c:	601a      	str	r2, [r3, #0]
 801476e:	f04f 30ff 	mov.w	r0, #4294967295
 8014772:	4770      	bx	lr
 8014774:	700a      	strb	r2, [r1, #0]
 8014776:	2001      	movs	r0, #1
 8014778:	4770      	bx	lr
	...

0801477c <fiprintf>:
 801477c:	b40e      	push	{r1, r2, r3}
 801477e:	b503      	push	{r0, r1, lr}
 8014780:	4601      	mov	r1, r0
 8014782:	ab03      	add	r3, sp, #12
 8014784:	4805      	ldr	r0, [pc, #20]	@ (801479c <fiprintf+0x20>)
 8014786:	f853 2b04 	ldr.w	r2, [r3], #4
 801478a:	6800      	ldr	r0, [r0, #0]
 801478c:	9301      	str	r3, [sp, #4]
 801478e:	f000 f83f 	bl	8014810 <_vfiprintf_r>
 8014792:	b002      	add	sp, #8
 8014794:	f85d eb04 	ldr.w	lr, [sp], #4
 8014798:	b003      	add	sp, #12
 801479a:	4770      	bx	lr
 801479c:	200001ac 	.word	0x200001ac

080147a0 <abort>:
 80147a0:	b508      	push	{r3, lr}
 80147a2:	2006      	movs	r0, #6
 80147a4:	f000 fa08 	bl	8014bb8 <raise>
 80147a8:	2001      	movs	r0, #1
 80147aa:	f7ef faed 	bl	8003d88 <_exit>

080147ae <_malloc_usable_size_r>:
 80147ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80147b2:	1f18      	subs	r0, r3, #4
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	bfbc      	itt	lt
 80147b8:	580b      	ldrlt	r3, [r1, r0]
 80147ba:	18c0      	addlt	r0, r0, r3
 80147bc:	4770      	bx	lr

080147be <__sfputc_r>:
 80147be:	6893      	ldr	r3, [r2, #8]
 80147c0:	3b01      	subs	r3, #1
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	b410      	push	{r4}
 80147c6:	6093      	str	r3, [r2, #8]
 80147c8:	da08      	bge.n	80147dc <__sfputc_r+0x1e>
 80147ca:	6994      	ldr	r4, [r2, #24]
 80147cc:	42a3      	cmp	r3, r4
 80147ce:	db01      	blt.n	80147d4 <__sfputc_r+0x16>
 80147d0:	290a      	cmp	r1, #10
 80147d2:	d103      	bne.n	80147dc <__sfputc_r+0x1e>
 80147d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80147d8:	f000 b932 	b.w	8014a40 <__swbuf_r>
 80147dc:	6813      	ldr	r3, [r2, #0]
 80147de:	1c58      	adds	r0, r3, #1
 80147e0:	6010      	str	r0, [r2, #0]
 80147e2:	7019      	strb	r1, [r3, #0]
 80147e4:	4608      	mov	r0, r1
 80147e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80147ea:	4770      	bx	lr

080147ec <__sfputs_r>:
 80147ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147ee:	4606      	mov	r6, r0
 80147f0:	460f      	mov	r7, r1
 80147f2:	4614      	mov	r4, r2
 80147f4:	18d5      	adds	r5, r2, r3
 80147f6:	42ac      	cmp	r4, r5
 80147f8:	d101      	bne.n	80147fe <__sfputs_r+0x12>
 80147fa:	2000      	movs	r0, #0
 80147fc:	e007      	b.n	801480e <__sfputs_r+0x22>
 80147fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014802:	463a      	mov	r2, r7
 8014804:	4630      	mov	r0, r6
 8014806:	f7ff ffda 	bl	80147be <__sfputc_r>
 801480a:	1c43      	adds	r3, r0, #1
 801480c:	d1f3      	bne.n	80147f6 <__sfputs_r+0xa>
 801480e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014810 <_vfiprintf_r>:
 8014810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014814:	460d      	mov	r5, r1
 8014816:	b09d      	sub	sp, #116	@ 0x74
 8014818:	4614      	mov	r4, r2
 801481a:	4698      	mov	r8, r3
 801481c:	4606      	mov	r6, r0
 801481e:	b118      	cbz	r0, 8014828 <_vfiprintf_r+0x18>
 8014820:	6a03      	ldr	r3, [r0, #32]
 8014822:	b90b      	cbnz	r3, 8014828 <_vfiprintf_r+0x18>
 8014824:	f7fe f8ca 	bl	80129bc <__sinit>
 8014828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801482a:	07d9      	lsls	r1, r3, #31
 801482c:	d405      	bmi.n	801483a <_vfiprintf_r+0x2a>
 801482e:	89ab      	ldrh	r3, [r5, #12]
 8014830:	059a      	lsls	r2, r3, #22
 8014832:	d402      	bmi.n	801483a <_vfiprintf_r+0x2a>
 8014834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014836:	f7fe fa2a 	bl	8012c8e <__retarget_lock_acquire_recursive>
 801483a:	89ab      	ldrh	r3, [r5, #12]
 801483c:	071b      	lsls	r3, r3, #28
 801483e:	d501      	bpl.n	8014844 <_vfiprintf_r+0x34>
 8014840:	692b      	ldr	r3, [r5, #16]
 8014842:	b99b      	cbnz	r3, 801486c <_vfiprintf_r+0x5c>
 8014844:	4629      	mov	r1, r5
 8014846:	4630      	mov	r0, r6
 8014848:	f000 f938 	bl	8014abc <__swsetup_r>
 801484c:	b170      	cbz	r0, 801486c <_vfiprintf_r+0x5c>
 801484e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014850:	07dc      	lsls	r4, r3, #31
 8014852:	d504      	bpl.n	801485e <_vfiprintf_r+0x4e>
 8014854:	f04f 30ff 	mov.w	r0, #4294967295
 8014858:	b01d      	add	sp, #116	@ 0x74
 801485a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801485e:	89ab      	ldrh	r3, [r5, #12]
 8014860:	0598      	lsls	r0, r3, #22
 8014862:	d4f7      	bmi.n	8014854 <_vfiprintf_r+0x44>
 8014864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014866:	f7fe fa13 	bl	8012c90 <__retarget_lock_release_recursive>
 801486a:	e7f3      	b.n	8014854 <_vfiprintf_r+0x44>
 801486c:	2300      	movs	r3, #0
 801486e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014870:	2320      	movs	r3, #32
 8014872:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014876:	f8cd 800c 	str.w	r8, [sp, #12]
 801487a:	2330      	movs	r3, #48	@ 0x30
 801487c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014a2c <_vfiprintf_r+0x21c>
 8014880:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014884:	f04f 0901 	mov.w	r9, #1
 8014888:	4623      	mov	r3, r4
 801488a:	469a      	mov	sl, r3
 801488c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014890:	b10a      	cbz	r2, 8014896 <_vfiprintf_r+0x86>
 8014892:	2a25      	cmp	r2, #37	@ 0x25
 8014894:	d1f9      	bne.n	801488a <_vfiprintf_r+0x7a>
 8014896:	ebba 0b04 	subs.w	fp, sl, r4
 801489a:	d00b      	beq.n	80148b4 <_vfiprintf_r+0xa4>
 801489c:	465b      	mov	r3, fp
 801489e:	4622      	mov	r2, r4
 80148a0:	4629      	mov	r1, r5
 80148a2:	4630      	mov	r0, r6
 80148a4:	f7ff ffa2 	bl	80147ec <__sfputs_r>
 80148a8:	3001      	adds	r0, #1
 80148aa:	f000 80a7 	beq.w	80149fc <_vfiprintf_r+0x1ec>
 80148ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80148b0:	445a      	add	r2, fp
 80148b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80148b4:	f89a 3000 	ldrb.w	r3, [sl]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	f000 809f 	beq.w	80149fc <_vfiprintf_r+0x1ec>
 80148be:	2300      	movs	r3, #0
 80148c0:	f04f 32ff 	mov.w	r2, #4294967295
 80148c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80148c8:	f10a 0a01 	add.w	sl, sl, #1
 80148cc:	9304      	str	r3, [sp, #16]
 80148ce:	9307      	str	r3, [sp, #28]
 80148d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80148d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80148d6:	4654      	mov	r4, sl
 80148d8:	2205      	movs	r2, #5
 80148da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148de:	4853      	ldr	r0, [pc, #332]	@ (8014a2c <_vfiprintf_r+0x21c>)
 80148e0:	f7eb fc9e 	bl	8000220 <memchr>
 80148e4:	9a04      	ldr	r2, [sp, #16]
 80148e6:	b9d8      	cbnz	r0, 8014920 <_vfiprintf_r+0x110>
 80148e8:	06d1      	lsls	r1, r2, #27
 80148ea:	bf44      	itt	mi
 80148ec:	2320      	movmi	r3, #32
 80148ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148f2:	0713      	lsls	r3, r2, #28
 80148f4:	bf44      	itt	mi
 80148f6:	232b      	movmi	r3, #43	@ 0x2b
 80148f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148fc:	f89a 3000 	ldrb.w	r3, [sl]
 8014900:	2b2a      	cmp	r3, #42	@ 0x2a
 8014902:	d015      	beq.n	8014930 <_vfiprintf_r+0x120>
 8014904:	9a07      	ldr	r2, [sp, #28]
 8014906:	4654      	mov	r4, sl
 8014908:	2000      	movs	r0, #0
 801490a:	f04f 0c0a 	mov.w	ip, #10
 801490e:	4621      	mov	r1, r4
 8014910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014914:	3b30      	subs	r3, #48	@ 0x30
 8014916:	2b09      	cmp	r3, #9
 8014918:	d94b      	bls.n	80149b2 <_vfiprintf_r+0x1a2>
 801491a:	b1b0      	cbz	r0, 801494a <_vfiprintf_r+0x13a>
 801491c:	9207      	str	r2, [sp, #28]
 801491e:	e014      	b.n	801494a <_vfiprintf_r+0x13a>
 8014920:	eba0 0308 	sub.w	r3, r0, r8
 8014924:	fa09 f303 	lsl.w	r3, r9, r3
 8014928:	4313      	orrs	r3, r2
 801492a:	9304      	str	r3, [sp, #16]
 801492c:	46a2      	mov	sl, r4
 801492e:	e7d2      	b.n	80148d6 <_vfiprintf_r+0xc6>
 8014930:	9b03      	ldr	r3, [sp, #12]
 8014932:	1d19      	adds	r1, r3, #4
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	9103      	str	r1, [sp, #12]
 8014938:	2b00      	cmp	r3, #0
 801493a:	bfbb      	ittet	lt
 801493c:	425b      	neglt	r3, r3
 801493e:	f042 0202 	orrlt.w	r2, r2, #2
 8014942:	9307      	strge	r3, [sp, #28]
 8014944:	9307      	strlt	r3, [sp, #28]
 8014946:	bfb8      	it	lt
 8014948:	9204      	strlt	r2, [sp, #16]
 801494a:	7823      	ldrb	r3, [r4, #0]
 801494c:	2b2e      	cmp	r3, #46	@ 0x2e
 801494e:	d10a      	bne.n	8014966 <_vfiprintf_r+0x156>
 8014950:	7863      	ldrb	r3, [r4, #1]
 8014952:	2b2a      	cmp	r3, #42	@ 0x2a
 8014954:	d132      	bne.n	80149bc <_vfiprintf_r+0x1ac>
 8014956:	9b03      	ldr	r3, [sp, #12]
 8014958:	1d1a      	adds	r2, r3, #4
 801495a:	681b      	ldr	r3, [r3, #0]
 801495c:	9203      	str	r2, [sp, #12]
 801495e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014962:	3402      	adds	r4, #2
 8014964:	9305      	str	r3, [sp, #20]
 8014966:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014a3c <_vfiprintf_r+0x22c>
 801496a:	7821      	ldrb	r1, [r4, #0]
 801496c:	2203      	movs	r2, #3
 801496e:	4650      	mov	r0, sl
 8014970:	f7eb fc56 	bl	8000220 <memchr>
 8014974:	b138      	cbz	r0, 8014986 <_vfiprintf_r+0x176>
 8014976:	9b04      	ldr	r3, [sp, #16]
 8014978:	eba0 000a 	sub.w	r0, r0, sl
 801497c:	2240      	movs	r2, #64	@ 0x40
 801497e:	4082      	lsls	r2, r0
 8014980:	4313      	orrs	r3, r2
 8014982:	3401      	adds	r4, #1
 8014984:	9304      	str	r3, [sp, #16]
 8014986:	f814 1b01 	ldrb.w	r1, [r4], #1
 801498a:	4829      	ldr	r0, [pc, #164]	@ (8014a30 <_vfiprintf_r+0x220>)
 801498c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014990:	2206      	movs	r2, #6
 8014992:	f7eb fc45 	bl	8000220 <memchr>
 8014996:	2800      	cmp	r0, #0
 8014998:	d03f      	beq.n	8014a1a <_vfiprintf_r+0x20a>
 801499a:	4b26      	ldr	r3, [pc, #152]	@ (8014a34 <_vfiprintf_r+0x224>)
 801499c:	bb1b      	cbnz	r3, 80149e6 <_vfiprintf_r+0x1d6>
 801499e:	9b03      	ldr	r3, [sp, #12]
 80149a0:	3307      	adds	r3, #7
 80149a2:	f023 0307 	bic.w	r3, r3, #7
 80149a6:	3308      	adds	r3, #8
 80149a8:	9303      	str	r3, [sp, #12]
 80149aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149ac:	443b      	add	r3, r7
 80149ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80149b0:	e76a      	b.n	8014888 <_vfiprintf_r+0x78>
 80149b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80149b6:	460c      	mov	r4, r1
 80149b8:	2001      	movs	r0, #1
 80149ba:	e7a8      	b.n	801490e <_vfiprintf_r+0xfe>
 80149bc:	2300      	movs	r3, #0
 80149be:	3401      	adds	r4, #1
 80149c0:	9305      	str	r3, [sp, #20]
 80149c2:	4619      	mov	r1, r3
 80149c4:	f04f 0c0a 	mov.w	ip, #10
 80149c8:	4620      	mov	r0, r4
 80149ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80149ce:	3a30      	subs	r2, #48	@ 0x30
 80149d0:	2a09      	cmp	r2, #9
 80149d2:	d903      	bls.n	80149dc <_vfiprintf_r+0x1cc>
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d0c6      	beq.n	8014966 <_vfiprintf_r+0x156>
 80149d8:	9105      	str	r1, [sp, #20]
 80149da:	e7c4      	b.n	8014966 <_vfiprintf_r+0x156>
 80149dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80149e0:	4604      	mov	r4, r0
 80149e2:	2301      	movs	r3, #1
 80149e4:	e7f0      	b.n	80149c8 <_vfiprintf_r+0x1b8>
 80149e6:	ab03      	add	r3, sp, #12
 80149e8:	9300      	str	r3, [sp, #0]
 80149ea:	462a      	mov	r2, r5
 80149ec:	4b12      	ldr	r3, [pc, #72]	@ (8014a38 <_vfiprintf_r+0x228>)
 80149ee:	a904      	add	r1, sp, #16
 80149f0:	4630      	mov	r0, r6
 80149f2:	f7fd fba1 	bl	8012138 <_printf_float>
 80149f6:	4607      	mov	r7, r0
 80149f8:	1c78      	adds	r0, r7, #1
 80149fa:	d1d6      	bne.n	80149aa <_vfiprintf_r+0x19a>
 80149fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80149fe:	07d9      	lsls	r1, r3, #31
 8014a00:	d405      	bmi.n	8014a0e <_vfiprintf_r+0x1fe>
 8014a02:	89ab      	ldrh	r3, [r5, #12]
 8014a04:	059a      	lsls	r2, r3, #22
 8014a06:	d402      	bmi.n	8014a0e <_vfiprintf_r+0x1fe>
 8014a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014a0a:	f7fe f941 	bl	8012c90 <__retarget_lock_release_recursive>
 8014a0e:	89ab      	ldrh	r3, [r5, #12]
 8014a10:	065b      	lsls	r3, r3, #25
 8014a12:	f53f af1f 	bmi.w	8014854 <_vfiprintf_r+0x44>
 8014a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014a18:	e71e      	b.n	8014858 <_vfiprintf_r+0x48>
 8014a1a:	ab03      	add	r3, sp, #12
 8014a1c:	9300      	str	r3, [sp, #0]
 8014a1e:	462a      	mov	r2, r5
 8014a20:	4b05      	ldr	r3, [pc, #20]	@ (8014a38 <_vfiprintf_r+0x228>)
 8014a22:	a904      	add	r1, sp, #16
 8014a24:	4630      	mov	r0, r6
 8014a26:	f7fd fe1f 	bl	8012668 <_printf_i>
 8014a2a:	e7e4      	b.n	80149f6 <_vfiprintf_r+0x1e6>
 8014a2c:	08016b4a 	.word	0x08016b4a
 8014a30:	08016b54 	.word	0x08016b54
 8014a34:	08012139 	.word	0x08012139
 8014a38:	080147ed 	.word	0x080147ed
 8014a3c:	08016b50 	.word	0x08016b50

08014a40 <__swbuf_r>:
 8014a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a42:	460e      	mov	r6, r1
 8014a44:	4614      	mov	r4, r2
 8014a46:	4605      	mov	r5, r0
 8014a48:	b118      	cbz	r0, 8014a52 <__swbuf_r+0x12>
 8014a4a:	6a03      	ldr	r3, [r0, #32]
 8014a4c:	b90b      	cbnz	r3, 8014a52 <__swbuf_r+0x12>
 8014a4e:	f7fd ffb5 	bl	80129bc <__sinit>
 8014a52:	69a3      	ldr	r3, [r4, #24]
 8014a54:	60a3      	str	r3, [r4, #8]
 8014a56:	89a3      	ldrh	r3, [r4, #12]
 8014a58:	071a      	lsls	r2, r3, #28
 8014a5a:	d501      	bpl.n	8014a60 <__swbuf_r+0x20>
 8014a5c:	6923      	ldr	r3, [r4, #16]
 8014a5e:	b943      	cbnz	r3, 8014a72 <__swbuf_r+0x32>
 8014a60:	4621      	mov	r1, r4
 8014a62:	4628      	mov	r0, r5
 8014a64:	f000 f82a 	bl	8014abc <__swsetup_r>
 8014a68:	b118      	cbz	r0, 8014a72 <__swbuf_r+0x32>
 8014a6a:	f04f 37ff 	mov.w	r7, #4294967295
 8014a6e:	4638      	mov	r0, r7
 8014a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a72:	6823      	ldr	r3, [r4, #0]
 8014a74:	6922      	ldr	r2, [r4, #16]
 8014a76:	1a98      	subs	r0, r3, r2
 8014a78:	6963      	ldr	r3, [r4, #20]
 8014a7a:	b2f6      	uxtb	r6, r6
 8014a7c:	4283      	cmp	r3, r0
 8014a7e:	4637      	mov	r7, r6
 8014a80:	dc05      	bgt.n	8014a8e <__swbuf_r+0x4e>
 8014a82:	4621      	mov	r1, r4
 8014a84:	4628      	mov	r0, r5
 8014a86:	f7ff fdc1 	bl	801460c <_fflush_r>
 8014a8a:	2800      	cmp	r0, #0
 8014a8c:	d1ed      	bne.n	8014a6a <__swbuf_r+0x2a>
 8014a8e:	68a3      	ldr	r3, [r4, #8]
 8014a90:	3b01      	subs	r3, #1
 8014a92:	60a3      	str	r3, [r4, #8]
 8014a94:	6823      	ldr	r3, [r4, #0]
 8014a96:	1c5a      	adds	r2, r3, #1
 8014a98:	6022      	str	r2, [r4, #0]
 8014a9a:	701e      	strb	r6, [r3, #0]
 8014a9c:	6962      	ldr	r2, [r4, #20]
 8014a9e:	1c43      	adds	r3, r0, #1
 8014aa0:	429a      	cmp	r2, r3
 8014aa2:	d004      	beq.n	8014aae <__swbuf_r+0x6e>
 8014aa4:	89a3      	ldrh	r3, [r4, #12]
 8014aa6:	07db      	lsls	r3, r3, #31
 8014aa8:	d5e1      	bpl.n	8014a6e <__swbuf_r+0x2e>
 8014aaa:	2e0a      	cmp	r6, #10
 8014aac:	d1df      	bne.n	8014a6e <__swbuf_r+0x2e>
 8014aae:	4621      	mov	r1, r4
 8014ab0:	4628      	mov	r0, r5
 8014ab2:	f7ff fdab 	bl	801460c <_fflush_r>
 8014ab6:	2800      	cmp	r0, #0
 8014ab8:	d0d9      	beq.n	8014a6e <__swbuf_r+0x2e>
 8014aba:	e7d6      	b.n	8014a6a <__swbuf_r+0x2a>

08014abc <__swsetup_r>:
 8014abc:	b538      	push	{r3, r4, r5, lr}
 8014abe:	4b29      	ldr	r3, [pc, #164]	@ (8014b64 <__swsetup_r+0xa8>)
 8014ac0:	4605      	mov	r5, r0
 8014ac2:	6818      	ldr	r0, [r3, #0]
 8014ac4:	460c      	mov	r4, r1
 8014ac6:	b118      	cbz	r0, 8014ad0 <__swsetup_r+0x14>
 8014ac8:	6a03      	ldr	r3, [r0, #32]
 8014aca:	b90b      	cbnz	r3, 8014ad0 <__swsetup_r+0x14>
 8014acc:	f7fd ff76 	bl	80129bc <__sinit>
 8014ad0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ad4:	0719      	lsls	r1, r3, #28
 8014ad6:	d422      	bmi.n	8014b1e <__swsetup_r+0x62>
 8014ad8:	06da      	lsls	r2, r3, #27
 8014ada:	d407      	bmi.n	8014aec <__swsetup_r+0x30>
 8014adc:	2209      	movs	r2, #9
 8014ade:	602a      	str	r2, [r5, #0]
 8014ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ae4:	81a3      	strh	r3, [r4, #12]
 8014ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8014aea:	e033      	b.n	8014b54 <__swsetup_r+0x98>
 8014aec:	0758      	lsls	r0, r3, #29
 8014aee:	d512      	bpl.n	8014b16 <__swsetup_r+0x5a>
 8014af0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014af2:	b141      	cbz	r1, 8014b06 <__swsetup_r+0x4a>
 8014af4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014af8:	4299      	cmp	r1, r3
 8014afa:	d002      	beq.n	8014b02 <__swsetup_r+0x46>
 8014afc:	4628      	mov	r0, r5
 8014afe:	f7fe ff2f 	bl	8013960 <_free_r>
 8014b02:	2300      	movs	r3, #0
 8014b04:	6363      	str	r3, [r4, #52]	@ 0x34
 8014b06:	89a3      	ldrh	r3, [r4, #12]
 8014b08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014b0c:	81a3      	strh	r3, [r4, #12]
 8014b0e:	2300      	movs	r3, #0
 8014b10:	6063      	str	r3, [r4, #4]
 8014b12:	6923      	ldr	r3, [r4, #16]
 8014b14:	6023      	str	r3, [r4, #0]
 8014b16:	89a3      	ldrh	r3, [r4, #12]
 8014b18:	f043 0308 	orr.w	r3, r3, #8
 8014b1c:	81a3      	strh	r3, [r4, #12]
 8014b1e:	6923      	ldr	r3, [r4, #16]
 8014b20:	b94b      	cbnz	r3, 8014b36 <__swsetup_r+0x7a>
 8014b22:	89a3      	ldrh	r3, [r4, #12]
 8014b24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014b2c:	d003      	beq.n	8014b36 <__swsetup_r+0x7a>
 8014b2e:	4621      	mov	r1, r4
 8014b30:	4628      	mov	r0, r5
 8014b32:	f000 f883 	bl	8014c3c <__smakebuf_r>
 8014b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b3a:	f013 0201 	ands.w	r2, r3, #1
 8014b3e:	d00a      	beq.n	8014b56 <__swsetup_r+0x9a>
 8014b40:	2200      	movs	r2, #0
 8014b42:	60a2      	str	r2, [r4, #8]
 8014b44:	6962      	ldr	r2, [r4, #20]
 8014b46:	4252      	negs	r2, r2
 8014b48:	61a2      	str	r2, [r4, #24]
 8014b4a:	6922      	ldr	r2, [r4, #16]
 8014b4c:	b942      	cbnz	r2, 8014b60 <__swsetup_r+0xa4>
 8014b4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014b52:	d1c5      	bne.n	8014ae0 <__swsetup_r+0x24>
 8014b54:	bd38      	pop	{r3, r4, r5, pc}
 8014b56:	0799      	lsls	r1, r3, #30
 8014b58:	bf58      	it	pl
 8014b5a:	6962      	ldrpl	r2, [r4, #20]
 8014b5c:	60a2      	str	r2, [r4, #8]
 8014b5e:	e7f4      	b.n	8014b4a <__swsetup_r+0x8e>
 8014b60:	2000      	movs	r0, #0
 8014b62:	e7f7      	b.n	8014b54 <__swsetup_r+0x98>
 8014b64:	200001ac 	.word	0x200001ac

08014b68 <_raise_r>:
 8014b68:	291f      	cmp	r1, #31
 8014b6a:	b538      	push	{r3, r4, r5, lr}
 8014b6c:	4605      	mov	r5, r0
 8014b6e:	460c      	mov	r4, r1
 8014b70:	d904      	bls.n	8014b7c <_raise_r+0x14>
 8014b72:	2316      	movs	r3, #22
 8014b74:	6003      	str	r3, [r0, #0]
 8014b76:	f04f 30ff 	mov.w	r0, #4294967295
 8014b7a:	bd38      	pop	{r3, r4, r5, pc}
 8014b7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014b7e:	b112      	cbz	r2, 8014b86 <_raise_r+0x1e>
 8014b80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014b84:	b94b      	cbnz	r3, 8014b9a <_raise_r+0x32>
 8014b86:	4628      	mov	r0, r5
 8014b88:	f000 f830 	bl	8014bec <_getpid_r>
 8014b8c:	4622      	mov	r2, r4
 8014b8e:	4601      	mov	r1, r0
 8014b90:	4628      	mov	r0, r5
 8014b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014b96:	f000 b817 	b.w	8014bc8 <_kill_r>
 8014b9a:	2b01      	cmp	r3, #1
 8014b9c:	d00a      	beq.n	8014bb4 <_raise_r+0x4c>
 8014b9e:	1c59      	adds	r1, r3, #1
 8014ba0:	d103      	bne.n	8014baa <_raise_r+0x42>
 8014ba2:	2316      	movs	r3, #22
 8014ba4:	6003      	str	r3, [r0, #0]
 8014ba6:	2001      	movs	r0, #1
 8014ba8:	e7e7      	b.n	8014b7a <_raise_r+0x12>
 8014baa:	2100      	movs	r1, #0
 8014bac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014bb0:	4620      	mov	r0, r4
 8014bb2:	4798      	blx	r3
 8014bb4:	2000      	movs	r0, #0
 8014bb6:	e7e0      	b.n	8014b7a <_raise_r+0x12>

08014bb8 <raise>:
 8014bb8:	4b02      	ldr	r3, [pc, #8]	@ (8014bc4 <raise+0xc>)
 8014bba:	4601      	mov	r1, r0
 8014bbc:	6818      	ldr	r0, [r3, #0]
 8014bbe:	f7ff bfd3 	b.w	8014b68 <_raise_r>
 8014bc2:	bf00      	nop
 8014bc4:	200001ac 	.word	0x200001ac

08014bc8 <_kill_r>:
 8014bc8:	b538      	push	{r3, r4, r5, lr}
 8014bca:	4d07      	ldr	r5, [pc, #28]	@ (8014be8 <_kill_r+0x20>)
 8014bcc:	2300      	movs	r3, #0
 8014bce:	4604      	mov	r4, r0
 8014bd0:	4608      	mov	r0, r1
 8014bd2:	4611      	mov	r1, r2
 8014bd4:	602b      	str	r3, [r5, #0]
 8014bd6:	f7ef f8c7 	bl	8003d68 <_kill>
 8014bda:	1c43      	adds	r3, r0, #1
 8014bdc:	d102      	bne.n	8014be4 <_kill_r+0x1c>
 8014bde:	682b      	ldr	r3, [r5, #0]
 8014be0:	b103      	cbz	r3, 8014be4 <_kill_r+0x1c>
 8014be2:	6023      	str	r3, [r4, #0]
 8014be4:	bd38      	pop	{r3, r4, r5, pc}
 8014be6:	bf00      	nop
 8014be8:	20003744 	.word	0x20003744

08014bec <_getpid_r>:
 8014bec:	f7ef b8b4 	b.w	8003d58 <_getpid>

08014bf0 <__swhatbuf_r>:
 8014bf0:	b570      	push	{r4, r5, r6, lr}
 8014bf2:	460c      	mov	r4, r1
 8014bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014bf8:	2900      	cmp	r1, #0
 8014bfa:	b096      	sub	sp, #88	@ 0x58
 8014bfc:	4615      	mov	r5, r2
 8014bfe:	461e      	mov	r6, r3
 8014c00:	da0d      	bge.n	8014c1e <__swhatbuf_r+0x2e>
 8014c02:	89a3      	ldrh	r3, [r4, #12]
 8014c04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014c08:	f04f 0100 	mov.w	r1, #0
 8014c0c:	bf14      	ite	ne
 8014c0e:	2340      	movne	r3, #64	@ 0x40
 8014c10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014c14:	2000      	movs	r0, #0
 8014c16:	6031      	str	r1, [r6, #0]
 8014c18:	602b      	str	r3, [r5, #0]
 8014c1a:	b016      	add	sp, #88	@ 0x58
 8014c1c:	bd70      	pop	{r4, r5, r6, pc}
 8014c1e:	466a      	mov	r2, sp
 8014c20:	f000 f848 	bl	8014cb4 <_fstat_r>
 8014c24:	2800      	cmp	r0, #0
 8014c26:	dbec      	blt.n	8014c02 <__swhatbuf_r+0x12>
 8014c28:	9901      	ldr	r1, [sp, #4]
 8014c2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014c2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014c32:	4259      	negs	r1, r3
 8014c34:	4159      	adcs	r1, r3
 8014c36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014c3a:	e7eb      	b.n	8014c14 <__swhatbuf_r+0x24>

08014c3c <__smakebuf_r>:
 8014c3c:	898b      	ldrh	r3, [r1, #12]
 8014c3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014c40:	079d      	lsls	r5, r3, #30
 8014c42:	4606      	mov	r6, r0
 8014c44:	460c      	mov	r4, r1
 8014c46:	d507      	bpl.n	8014c58 <__smakebuf_r+0x1c>
 8014c48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014c4c:	6023      	str	r3, [r4, #0]
 8014c4e:	6123      	str	r3, [r4, #16]
 8014c50:	2301      	movs	r3, #1
 8014c52:	6163      	str	r3, [r4, #20]
 8014c54:	b003      	add	sp, #12
 8014c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c58:	ab01      	add	r3, sp, #4
 8014c5a:	466a      	mov	r2, sp
 8014c5c:	f7ff ffc8 	bl	8014bf0 <__swhatbuf_r>
 8014c60:	9f00      	ldr	r7, [sp, #0]
 8014c62:	4605      	mov	r5, r0
 8014c64:	4639      	mov	r1, r7
 8014c66:	4630      	mov	r0, r6
 8014c68:	f7fe feee 	bl	8013a48 <_malloc_r>
 8014c6c:	b948      	cbnz	r0, 8014c82 <__smakebuf_r+0x46>
 8014c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c72:	059a      	lsls	r2, r3, #22
 8014c74:	d4ee      	bmi.n	8014c54 <__smakebuf_r+0x18>
 8014c76:	f023 0303 	bic.w	r3, r3, #3
 8014c7a:	f043 0302 	orr.w	r3, r3, #2
 8014c7e:	81a3      	strh	r3, [r4, #12]
 8014c80:	e7e2      	b.n	8014c48 <__smakebuf_r+0xc>
 8014c82:	89a3      	ldrh	r3, [r4, #12]
 8014c84:	6020      	str	r0, [r4, #0]
 8014c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014c8a:	81a3      	strh	r3, [r4, #12]
 8014c8c:	9b01      	ldr	r3, [sp, #4]
 8014c8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014c92:	b15b      	cbz	r3, 8014cac <__smakebuf_r+0x70>
 8014c94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014c98:	4630      	mov	r0, r6
 8014c9a:	f000 f81d 	bl	8014cd8 <_isatty_r>
 8014c9e:	b128      	cbz	r0, 8014cac <__smakebuf_r+0x70>
 8014ca0:	89a3      	ldrh	r3, [r4, #12]
 8014ca2:	f023 0303 	bic.w	r3, r3, #3
 8014ca6:	f043 0301 	orr.w	r3, r3, #1
 8014caa:	81a3      	strh	r3, [r4, #12]
 8014cac:	89a3      	ldrh	r3, [r4, #12]
 8014cae:	431d      	orrs	r5, r3
 8014cb0:	81a5      	strh	r5, [r4, #12]
 8014cb2:	e7cf      	b.n	8014c54 <__smakebuf_r+0x18>

08014cb4 <_fstat_r>:
 8014cb4:	b538      	push	{r3, r4, r5, lr}
 8014cb6:	4d07      	ldr	r5, [pc, #28]	@ (8014cd4 <_fstat_r+0x20>)
 8014cb8:	2300      	movs	r3, #0
 8014cba:	4604      	mov	r4, r0
 8014cbc:	4608      	mov	r0, r1
 8014cbe:	4611      	mov	r1, r2
 8014cc0:	602b      	str	r3, [r5, #0]
 8014cc2:	f7ef f8b1 	bl	8003e28 <_fstat>
 8014cc6:	1c43      	adds	r3, r0, #1
 8014cc8:	d102      	bne.n	8014cd0 <_fstat_r+0x1c>
 8014cca:	682b      	ldr	r3, [r5, #0]
 8014ccc:	b103      	cbz	r3, 8014cd0 <_fstat_r+0x1c>
 8014cce:	6023      	str	r3, [r4, #0]
 8014cd0:	bd38      	pop	{r3, r4, r5, pc}
 8014cd2:	bf00      	nop
 8014cd4:	20003744 	.word	0x20003744

08014cd8 <_isatty_r>:
 8014cd8:	b538      	push	{r3, r4, r5, lr}
 8014cda:	4d06      	ldr	r5, [pc, #24]	@ (8014cf4 <_isatty_r+0x1c>)
 8014cdc:	2300      	movs	r3, #0
 8014cde:	4604      	mov	r4, r0
 8014ce0:	4608      	mov	r0, r1
 8014ce2:	602b      	str	r3, [r5, #0]
 8014ce4:	f7ef f8b0 	bl	8003e48 <_isatty>
 8014ce8:	1c43      	adds	r3, r0, #1
 8014cea:	d102      	bne.n	8014cf2 <_isatty_r+0x1a>
 8014cec:	682b      	ldr	r3, [r5, #0]
 8014cee:	b103      	cbz	r3, 8014cf2 <_isatty_r+0x1a>
 8014cf0:	6023      	str	r3, [r4, #0]
 8014cf2:	bd38      	pop	{r3, r4, r5, pc}
 8014cf4:	20003744 	.word	0x20003744

08014cf8 <_init>:
 8014cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cfa:	bf00      	nop
 8014cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014cfe:	bc08      	pop	{r3}
 8014d00:	469e      	mov	lr, r3
 8014d02:	4770      	bx	lr

08014d04 <_fini>:
 8014d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d06:	bf00      	nop
 8014d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d0a:	bc08      	pop	{r3}
 8014d0c:	469e      	mov	lr, r3
 8014d0e:	4770      	bx	lr
