Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_simulation_behav xil_defaultlib.tb_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Shreesh Kulkarni/OneDrive/Desktop/Shreesh/project_1_demo/project_1_demo.srcs/sources_1/imports/Verilog_Image_Processing/image_read.v" Line 3. Module image_read doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Shreesh Kulkarni/OneDrive/Desktop/Shreesh/project_1_demo/project_1_demo.srcs/sources_1/imports/Verilog_Image_Processing/image_write.v" Line 2. Module image_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Shreesh Kulkarni/OneDrive/Desktop/Shreesh/project_1_demo/project_1_demo.srcs/sources_1/imports/Verilog_Image_Processing/image_read.v" Line 3. Module image_read doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Shreesh Kulkarni/OneDrive/Desktop/Shreesh/project_1_demo/project_1_demo.srcs/sources_1/imports/Verilog_Image_Processing/image_write.v" Line 2. Module image_write doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.image_read
Compiling module xil_defaultlib.image_write
Compiling module xil_defaultlib.tb_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_simulation_behav
