{
  "Top": "snn_infer",
  "RtlTop": "snn_infer",
  "RtlPrefix": "",
  "RtlSubPrefix": "snn_infer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top snn_infer -name snn_infer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "snn_infer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "23612",
    "Latency": "23611"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "snn_infer",
    "Version": "1.0",
    "DisplayName": "Snn_infer",
    "Revision": "2114132508",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_snn_infer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/neuron_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/snn_infer_fadd_32ns_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/snn_infer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/snn_infer_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29.vhd",
      "impl\/vhdl\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_infer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/snn_infer_fadd_32ns_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/snn_infer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/snn_infer_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29.v",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_infer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/snn_infer_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/snn_infer_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/snn_infer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "snn_infer_fadd_32ns_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name snn_infer_fadd_32ns_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "snn_infer_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name snn_infer_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "snn_infer",
      "Instances": [
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_2",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_21",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_22",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_23",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_24",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_25",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_26",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_27",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_28",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301"
        },
        {
          "ModuleName": "snn_infer_Pipeline_VITIS_LOOP_20_29",
          "InstanceName": "grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310"
        }
      ]
    },
    "Info": {
      "snn_infer_Pipeline_VITIS_LOOP_20_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "snn_infer_Pipeline_VITIS_LOOP_20_2": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_21": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_22": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_23": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_24": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_25": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_26": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_27": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_28": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer_Pipeline_VITIS_LOOP_20_29": {
        "Latency": {
          "LatencyBest": "2359",
          "LatencyAvg": "2359",
          "LatencyWorst": "2359",
          "PipelineII": "2359",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2",
            "TripCount": "784",
            "Latency": "2357",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "148",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "snn_infer": {
        "Latency": {
          "LatencyBest": "23611",
          "LatencyAvg": "23611",
          "LatencyWorst": "23611",
          "PipelineII": "23612",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1808",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3094",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-17 23:48:51 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
