

================================================================
== Vivado HLS Report for 'Blowfish_Decrypt'
================================================================
* Date:           Wed Dec  4 15:55:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72| 0.720 us | 0.720 us |   72|   72|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECRYPT_FEISTEL  |       64|       64|         4|          -|          -|    16|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:255->./../../blowfish/blowfish.cpp:105]   --->   Operation 13 'getelementptr' 'ciphertext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%ciphertext_load = load i8* %ciphertext_addr, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 14 'load' 'ciphertext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 15 'getelementptr' 'ciphertext_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%ciphertext_load_1 = load i8* %ciphertext_addr_1, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 16 'load' 'ciphertext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%ciphertext_load = load i8* %ciphertext_addr, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 17 'load' 'ciphertext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%ciphertext_load_1 = load i8* %ciphertext_addr_1, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 18 'load' 'ciphertext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 19 'getelementptr' 'ciphertext_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%ciphertext_load_2 = load i8* %ciphertext_addr_2, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 20 'load' 'ciphertext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 21 'getelementptr' 'ciphertext_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%ciphertext_load_3 = load i8* %ciphertext_addr_3, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 22 'load' 'ciphertext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%ciphertext_load_2 = load i8* %ciphertext_addr_2, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 23 'load' 'ciphertext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%ciphertext_load_3 = load i8* %ciphertext_addr_3, align 1" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 24 'load' 'ciphertext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 25 'getelementptr' 'ciphertext_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%ciphertext_load_4 = load i8* %ciphertext_addr_4, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 26 'load' 'ciphertext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 27 'getelementptr' 'ciphertext_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (2.32ns)   --->   "%ciphertext_load_5 = load i8* %ciphertext_addr_5, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 28 'load' 'ciphertext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%ciphertext_load_4 = load i8* %ciphertext_addr_4, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 29 'load' 'ciphertext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%ciphertext_load_5 = load i8* %ciphertext_addr_5, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 30 'load' 'ciphertext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 31 'getelementptr' 'ciphertext_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%ciphertext_load_6 = load i8* %ciphertext_addr_6, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 32 'load' 'ciphertext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 33 'getelementptr' 'ciphertext_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (2.32ns)   --->   "%ciphertext_load_7 = load i8* %ciphertext_addr_7, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 34 'load' 'ciphertext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%left = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %ciphertext_load, i8 %ciphertext_load_1, i8 %ciphertext_load_2, i8 %ciphertext_load_3)" [./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105]   --->   Operation 35 'bitconcatenate' 'left' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%ciphertext_load_6 = load i8* %ciphertext_addr_6, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 36 'load' 'ciphertext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 37 [1/2] (2.32ns)   --->   "%ciphertext_load_7 = load i8* %ciphertext_addr_7, align 1" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 37 'load' 'ciphertext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%right_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %ciphertext_load_4, i8 %ciphertext_load_5, i8 %ciphertext_load_6, i8 %ciphertext_load_7)" [./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105]   --->   Operation 38 'bitconcatenate' 'right_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:109]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%left_1 = phi i32 [ %right_1, %0 ], [ %left_4, %2 ]"   --->   Operation 40 'phi' 'left_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%right_2 = phi i32 [ %left, %0 ], [ %right, %2 ]"   --->   Operation 41 'phi' 'right_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ -15, %0 ], [ %i, %2 ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [./../../blowfish/blowfish.cpp:109]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln109 = icmp eq i4 %tmp, 0" [./../../blowfish/blowfish.cpp:109]   --->   Operation 44 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %3, label %2" [./../../blowfish/blowfish.cpp:109]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %i_0 to i64" [./../../blowfish/blowfish.cpp:110]   --->   Operation 47 'zext' 'zext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%P_addr = getelementptr [18 x i32]* @P, i64 0, i64 %zext_ln110" [./../../blowfish/blowfish.cpp:110]   --->   Operation 48 'getelementptr' 'P_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (3.25ns)   --->   "%P_load = load i32* %P_addr, align 4" [./../../blowfish/blowfish.cpp:110]   --->   Operation 49 'load' 'P_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 50 [1/1] (1.78ns)   --->   "%i = add i5 -1, %i_0" [./../../blowfish/blowfish.cpp:109]   --->   Operation 50 'add' 'i' <Predicate = (!icmp_ln109)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%decryptedtext_addr = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:261->./../../blowfish/blowfish.cpp:117]   --->   Operation 51 'getelementptr' 'decryptedtext_addr' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_1, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117]   --->   Operation 52 'partselect' 'trunc_ln262_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.99ns)   --->   "%xor_ln262 = xor i8 %trunc_ln262_1, -31" [./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117]   --->   Operation 53 'xor' 'xor_ln262' <Predicate = (icmp_ln109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (2.32ns)   --->   "store i8 %xor_ln262, i8* %decryptedtext_addr, align 1" [./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117]   --->   Operation 54 'store' <Predicate = (icmp_ln109)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln263_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_1, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:263->./../../blowfish/blowfish.cpp:117]   --->   Operation 55 'partselect' 'trunc_ln263_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.99ns)   --->   "%xor_ln263 = xor i8 %trunc_ln263_1, -96" [./../../blowfish/blowfish.cpp:263->./../../blowfish/blowfish.cpp:117]   --->   Operation 56 'xor' 'xor_ln263' <Predicate = (icmp_ln109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%decryptedtext_addr_1 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:263->./../../blowfish/blowfish.cpp:117]   --->   Operation 57 'getelementptr' 'decryptedtext_addr_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.32ns)   --->   "store i8 %xor_ln263, i8* %decryptedtext_addr_1, align 1" [./../../blowfish/blowfish.cpp:263->./../../blowfish/blowfish.cpp:117]   --->   Operation 58 'store' <Predicate = (icmp_ln109)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 7.54>
ST_7 : Operation 59 [1/2] (3.25ns)   --->   "%P_load = load i32* %P_addr, align 4" [./../../blowfish/blowfish.cpp:110]   --->   Operation 59 'load' 'P_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %P_load to i8" [./../../blowfish/blowfish.cpp:110]   --->   Operation 60 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i32 %right_2 to i8" [./../../blowfish/blowfish.cpp:110]   --->   Operation 61 'trunc' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i32 %right_2 to i24" [./../../blowfish/blowfish.cpp:110]   --->   Operation 62 'trunc' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i32 %P_load to i24" [./../../blowfish/blowfish.cpp:110]   --->   Operation 63 'trunc' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i32 %right_2 to i16" [./../../blowfish/blowfish.cpp:110]   --->   Operation 64 'trunc' 'trunc_ln110_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln110_5 = trunc i32 %P_load to i16" [./../../blowfish/blowfish.cpp:110]   --->   Operation 65 'trunc' 'trunc_ln110_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.99ns)   --->   "%left_4 = xor i32 %P_load, %right_2" [./../../blowfish/blowfish.cpp:110]   --->   Operation 66 'xor' 'left_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln110_1 = xor i16 %trunc_ln110_5, %trunc_ln110_4" [./../../blowfish/blowfish.cpp:110]   --->   Operation 67 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.03ns)   --->   "%xor_ln110_2 = xor i24 %trunc_ln110_3, %trunc_ln110_2" [./../../blowfish/blowfish.cpp:110]   --->   Operation 68 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_4, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:132->./../../blowfish/blowfish.cpp:111]   --->   Operation 69 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln110_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:133->./../../blowfish/blowfish.cpp:111]   --->   Operation 70 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln110_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:134->./../../blowfish/blowfish.cpp:111]   --->   Operation 71 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln110_1, %trunc_ln110" [./../../blowfish/blowfish.cpp:135->./../../blowfish/blowfish.cpp:111]   --->   Operation 72 'xor' 'd' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %a to i64" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 73 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* @S_0, i64 0, i64 %zext_ln140" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 74 'getelementptr' 'S_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 75 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i8 %b to i64" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 76 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* @S_1, i64 0, i64 %zext_ln140_1" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 77 'getelementptr' 'S_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 78 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i8 %c to i64" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 79 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* @S_2, i64 0, i64 %zext_ln140_2" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 80 'getelementptr' 'S_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 81 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i8 %d to i64" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 82 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* @S_3, i64 0, i64 %zext_ln140_3" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 83 'getelementptr' 'S_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 84 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 8.35>
ST_8 : Operation 85 [1/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 85 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 86 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln140 = add i32 %S_0_load, %S_1_load" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 87 'add' 'add_ln140' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 88 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_1)   --->   "%xor_ln140 = xor i32 %S_2_load, %add_ln140" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 89 'xor' 'xor_ln140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 90 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln140_1 = add i32 %S_3_load, %xor_ln140" [./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111]   --->   Operation 91 'add' 'add_ln140_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str18) nounwind" [./../../blowfish/blowfish.cpp:109]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.99ns)   --->   "%right = xor i32 %left_1, %add_ln140_1" [./../../blowfish/blowfish.cpp:111]   --->   Operation 93 'xor' 'right' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:109]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.31>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %left_1 to i8" [./../../blowfish/blowfish.cpp:116]   --->   Operation 95 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln264_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:264->./../../blowfish/blowfish.cpp:117]   --->   Operation 96 'partselect' 'trunc_ln264_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.99ns)   --->   "%xor_ln264 = xor i8 %trunc_ln264_1, 45" [./../../blowfish/blowfish.cpp:264->./../../blowfish/blowfish.cpp:117]   --->   Operation 97 'xor' 'xor_ln264' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%decryptedtext_addr_2 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:264->./../../blowfish/blowfish.cpp:117]   --->   Operation 98 'getelementptr' 'decryptedtext_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.32ns)   --->   "store i8 %xor_ln264, i8* %decryptedtext_addr_2, align 1" [./../../blowfish/blowfish.cpp:264->./../../blowfish/blowfish.cpp:117]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln265 = xor i8 %trunc_ln116, 12" [./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117]   --->   Operation 100 'xor' 'xor_ln265' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%decryptedtext_addr_3 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117]   --->   Operation 101 'getelementptr' 'decryptedtext_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (2.32ns)   --->   "store i8 %xor_ln265, i8* %decryptedtext_addr_3, align 1" [./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 11 <SV = 7> <Delay = 3.31>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %right_2 to i8" [./../../blowfish/blowfish.cpp:115]   --->   Operation 103 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln266_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_2, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117]   --->   Operation 104 'partselect' 'trunc_ln266_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.99ns)   --->   "%xor_ln266 = xor i8 %trunc_ln266_1, -25" [./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117]   --->   Operation 105 'xor' 'xor_ln266' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%decryptedtext_addr_4 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117]   --->   Operation 106 'getelementptr' 'decryptedtext_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (2.32ns)   --->   "store i8 %xor_ln266, i8* %decryptedtext_addr_4, align 1" [./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln267_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:267->./../../blowfish/blowfish.cpp:117]   --->   Operation 108 'partselect' 'trunc_ln267_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln267 = xor i8 %trunc_ln267_1, 97" [./../../blowfish/blowfish.cpp:267->./../../blowfish/blowfish.cpp:117]   --->   Operation 109 'xor' 'xor_ln267' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%decryptedtext_addr_5 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:267->./../../blowfish/blowfish.cpp:117]   --->   Operation 110 'getelementptr' 'decryptedtext_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.32ns)   --->   "store i8 %xor_ln267, i8* %decryptedtext_addr_5, align 1" [./../../blowfish/blowfish.cpp:267->./../../blowfish/blowfish.cpp:117]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_2, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117]   --->   Operation 112 'partselect' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.31>
ST_12 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln268 = xor i8 %trunc_ln268_1, 79" [./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117]   --->   Operation 113 'xor' 'xor_ln268' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%decryptedtext_addr_6 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117]   --->   Operation 114 'getelementptr' 'decryptedtext_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (2.32ns)   --->   "store i8 %xor_ln268, i8* %decryptedtext_addr_6, align 1" [./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 116 [1/1] (0.99ns)   --->   "%xor_ln269 = xor i8 %trunc_ln115, 77" [./../../blowfish/blowfish.cpp:269->./../../blowfish/blowfish.cpp:117]   --->   Operation 116 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%decryptedtext_addr_7 = getelementptr [8 x i8]* %decryptedtext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:269->./../../blowfish/blowfish.cpp:117]   --->   Operation 117 'getelementptr' 'decryptedtext_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (2.32ns)   --->   "store i8 %xor_ln269, i8* %decryptedtext_addr_7, align 1" [./../../blowfish/blowfish.cpp:269->./../../blowfish/blowfish.cpp:117]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [./../../blowfish/blowfish.cpp:118]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ciphertext_addr', ./../../blowfish/blowfish.cpp:255->./../../blowfish/blowfish.cpp:105) [13]  (0 ns)
	'load' operation ('ciphertext_load', ./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105) on array 'ciphertext' [14]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('ciphertext_load', ./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105) on array 'ciphertext' [14]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('ciphertext_load_2', ./../../blowfish/blowfish.cpp:256->./../../blowfish/blowfish.cpp:105) on array 'ciphertext' [18]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('ciphertext_load_4', ./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105) on array 'ciphertext' [23]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('ciphertext_load_6', ./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105) on array 'ciphertext' [27]  (2.32 ns)

 <State 6>: 3.31ns
The critical path consists of the following:
	'phi' operation ('left') with incoming values : ('right', ./../../blowfish/blowfish.cpp:257->./../../blowfish/blowfish.cpp:105) ('left', ./../../blowfish/blowfish.cpp:110) [33]  (0 ns)
	'xor' operation ('xor_ln262', ./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117) [81]  (0.99 ns)
	'store' operation ('store_ln262', ./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117) of variable 'xor_ln262', ./../../blowfish/blowfish.cpp:262->./../../blowfish/blowfish.cpp:117 on array 'decryptedtext' [82]  (2.32 ns)

 <State 7>: 7.54ns
The critical path consists of the following:
	'load' operation ('P_load', ./../../blowfish/blowfish.cpp:110) on array 'P' [44]  (3.25 ns)
	'xor' operation ('xor_ln110_2', ./../../blowfish/blowfish.cpp:110) [53]  (1.03 ns)
	'getelementptr' operation ('S_1_addr', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) [62]  (0 ns)
	'load' operation ('S_1_load', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) on array 'S_1' [63]  (3.25 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'load' operation ('S_0_load', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) on array 'S_0' [60]  (3.25 ns)
	'add' operation ('add_ln140', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) [64]  (2.55 ns)
	'xor' operation ('xor_ln140', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) [68]  (0 ns)
	'add' operation ('add_ln140_1', ./../../blowfish/blowfish.cpp:140->./../../blowfish/blowfish.cpp:111) [72]  (2.55 ns)

 <State 9>: 0.993ns
The critical path consists of the following:
	'xor' operation ('right', ./../../blowfish/blowfish.cpp:111) [73]  (0.993 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'xor' operation ('xor_ln265', ./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117) [91]  (0.99 ns)
	'store' operation ('store_ln265', ./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117) of variable 'xor_ln265', ./../../blowfish/blowfish.cpp:265->./../../blowfish/blowfish.cpp:117 on array 'decryptedtext' [93]  (2.32 ns)

 <State 11>: 3.31ns
The critical path consists of the following:
	'xor' operation ('xor_ln266', ./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117) [95]  (0.99 ns)
	'store' operation ('store_ln266', ./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117) of variable 'xor_ln266', ./../../blowfish/blowfish.cpp:266->./../../blowfish/blowfish.cpp:117 on array 'decryptedtext' [97]  (2.32 ns)

 <State 12>: 3.31ns
The critical path consists of the following:
	'xor' operation ('xor_ln268', ./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117) [103]  (0.99 ns)
	'store' operation ('store_ln268', ./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117) of variable 'xor_ln268', ./../../blowfish/blowfish.cpp:268->./../../blowfish/blowfish.cpp:117 on array 'decryptedtext' [105]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
