
*** Running vivado
    with args -log task1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source task1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source task1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/lori/digitaldesign/true_a3/true_a3.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top task1_wrapper -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 340.293 ; gain = 98.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'task1_wrapper' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sources_1/bd/task1/hdl/task1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'task1' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sources_1/bd/task1/synth/task1.v:13]
INFO: [Synth 8-638] synthesizing module 'task1_multiplexer41_1_0' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_multiplexer41_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_multiplexer41_1_0' (1#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_multiplexer41_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'task1_multiplexer41_0_0' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_multiplexer41_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_multiplexer41_0_0' (2#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_multiplexer41_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'task1_xlconstant_1_0' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_xlconstant_1_0' (3#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'task1_xlconstant_0_0' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_xlconstant_0_0' (4#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'task1_util_vector_logic_0_0' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_util_vector_logic_0_0' (5#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'task1_util_vector_logic_0_1' [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1_util_vector_logic_0_1' (6#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/realtime/task1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'task1' (7#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sources_1/bd/task1/synth/task1.v:13]
INFO: [Synth 8-256] done synthesizing module 'task1_wrapper' (8#1) [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sources_1/bd/task1/hdl/task1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 392.781 ; gain = 151.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 392.781 ; gain = 151.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp6/task1_multiplexer41_0_0_in_context.xdc] for cell 'task1_i/MUX41_2'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp6/task1_multiplexer41_0_0_in_context.xdc] for cell 'task1_i/MUX41_2'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp7/task1_multiplexer41_0_0_in_context.xdc] for cell 'task1_i/MUX41_1'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp7/task1_multiplexer41_0_0_in_context.xdc] for cell 'task1_i/MUX41_1'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp8/task1_util_vector_logic_0_0_in_context.xdc] for cell 'task1_i/not_gate_1'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp8/task1_util_vector_logic_0_0_in_context.xdc] for cell 'task1_i/not_gate_1'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp9/task1_util_vector_logic_0_0_in_context.xdc] for cell 'task1_i/not_gate_2'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp9/task1_util_vector_logic_0_0_in_context.xdc] for cell 'task1_i/not_gate_2'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp10/task1_xlconstant_0_0_in_context.xdc] for cell 'task1_i/const1'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp10/task1_xlconstant_0_0_in_context.xdc] for cell 'task1_i/const1'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp11/task1_xlconstant_1_0_in_context.xdc] for cell 'task1_i/const0'
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/.Xil/Vivado-10508-Diamond-lori/dcp11/task1_xlconstant_1_0_in_context.xdc] for cell 'task1_i/const0'
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/constrs_1/new/const_1.xdc]
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/constrs_1/new/const_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/constrs_1/new/const_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/task1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/task1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 668.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.043 ; gain = 426.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.043 ; gain = 426.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for task1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/MUX41_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/MUX41_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/const0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/const1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for task1_i/not_gate_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.043 ; gain = 426.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.043 ; gain = 426.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 668.043 ; gain = 426.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 721.313 ; gain = 479.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 721.313 ; gain = 479.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |task1_multiplexer41_1_0     |         1|
|2     |task1_multiplexer41_0_0     |         1|
|3     |task1_xlconstant_1_0        |         1|
|4     |task1_xlconstant_0_0        |         1|
|5     |task1_util_vector_logic_0_0 |         1|
|6     |task1_util_vector_logic_0_1 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |task1_multiplexer41_0_0     |     1|
|2     |task1_multiplexer41_1_0     |     1|
|3     |task1_util_vector_logic_0_0 |     1|
|4     |task1_util_vector_logic_0_1 |     1|
|5     |task1_xlconstant_0_0        |     1|
|6     |task1_xlconstant_1_0        |     1|
|7     |IBUF                        |     3|
|8     |OBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    11|
|2     |  task1_i |task1  |     6|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 730.840 ; gain = 489.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 730.840 ; gain = 214.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 730.840 ; gain = 489.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 740.195 ; gain = 510.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lori/DigitalDesign/True_A3/True_A3.runs/synth_1/task1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file task1_wrapper_utilization_synth.rpt -pb task1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 740.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 12:18:02 2019...
