#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd1f1409000 .scope module, "lfsr64b" "lfsr64b" 2 309;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "prngout"
P_0x7fd1f1405e70 .param/l "INITIAL_VAL" 0 2 310, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0x7fd1f141e050 .functor XOR 1, L_0x7fd1f141def0, L_0x7fd1f141df90, C4<0>, C4<0>;
L_0x7fd1f141e2a0 .functor XOR 1, L_0x7fd1f141e050, L_0x7fd1f141e180, C4<0>, C4<0>;
L_0x7fd1f141e440 .functor XOR 1, L_0x7fd1f141e2a0, L_0x7fd1f141e370, C4<0>, C4<0>;
L_0x7fd1f141e530 .functor NOT 1, L_0x7fd1f141e440, C4<0>, C4<0>, C4<0>;
v0x7fd1f140b600_0 .net *"_s10", 0 0, L_0x7fd1f141e2a0;  1 drivers
v0x7fd1f141b670_0 .net *"_s13", 0 0, L_0x7fd1f141e370;  1 drivers
v0x7fd1f141b710_0 .net *"_s14", 0 0, L_0x7fd1f141e440;  1 drivers
v0x7fd1f141b7c0_0 .net *"_s3", 0 0, L_0x7fd1f141def0;  1 drivers
v0x7fd1f141b870_0 .net *"_s5", 0 0, L_0x7fd1f141df90;  1 drivers
v0x7fd1f141b960_0 .net *"_s6", 0 0, L_0x7fd1f141e050;  1 drivers
v0x7fd1f141ba10_0 .net *"_s9", 0 0, L_0x7fd1f141e180;  1 drivers
o0x7fd1e8018158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd1f141bac0_0 .net "clk", 0 0, o0x7fd1e8018158;  0 drivers
v0x7fd1f141bb60_0 .net "feedback", 0 0, L_0x7fd1f141e530;  1 drivers
v0x7fd1f141bc70_0 .var "prngdata", 63 0;
v0x7fd1f141bd10_0 .net "prngout", 31 0, L_0x7fd1f141de50;  1 drivers
o0x7fd1e8018218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd1f141bdc0_0 .net "rst", 0 0, o0x7fd1e8018218;  0 drivers
E_0x7fd1f140b5d0 .event posedge, v0x7fd1f141bac0_0;
L_0x7fd1f141de50 .part v0x7fd1f141bc70_0, 0, 32;
L_0x7fd1f141def0 .part v0x7fd1f141bc70_0, 63, 1;
L_0x7fd1f141df90 .part v0x7fd1f141bc70_0, 62, 1;
L_0x7fd1f141e180 .part v0x7fd1f141bc70_0, 60, 1;
L_0x7fd1f141e370 .part v0x7fd1f141bc70_0, 59, 1;
S_0x7fd1f140af60 .scope module, "top" "top" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 11 "ledc"
    .port_info 2 /OUTPUT 3 "ledrgb"
P_0x7fd1f140b0c0 .param/l "blue" 0 2 53, C4<10>;
P_0x7fd1f140b100 .param/l "green" 0 2 52, C4<01>;
P_0x7fd1f140b140 .param/l "led_mapping" 0 2 57, C4<100100000110100100000110100100100100010010010010000110000110>;
P_0x7fd1f140b180 .param/l "led_mapping_size" 0 2 55, +C4<00000000000000000000000000001010>;
P_0x7fd1f140b1c0 .param/l "max_side_led_counter" 0 2 49, +C4<00000000000000000000000000001010>;
P_0x7fd1f140b200 .param/l "max_top_led_counter" 0 2 45, +C4<00000000000000000000000000000101>;
P_0x7fd1f140b240 .param/l "min_side_led_counter" 0 2 48, +C4<00000000000000000000000000000110>;
P_0x7fd1f140b280 .param/l "min_top_led_counter" 0 2 44, +C4<00000000000000000000000000000000>;
P_0x7fd1f140b2c0 .param/l "red" 0 2 51, C4<00>;
v0x7fd1f141cc40_0 .var/i "c", 31 0;
o0x7fd1e80182d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd1f141ccf0_0 .net "clk", 0 0, o0x7fd1e80182d8;  0 drivers
v0x7fd1f141cd90_0 .var "clkdiv", 20 0;
v0x7fd1f141ce20_0 .var "clkdiv_nxt", 20 0;
v0x7fd1f141cec0_0 .var "ctr", 23 0;
v0x7fd1f141cfb0_0 .var "ctr_nxt", 23 0;
v0x7fd1f141d060_0 .var "ctr_pulse", 0 0;
v0x7fd1f141d100_0 .var/i "l", 31 0;
v0x7fd1f141d1b0_0 .var "ledc", 10 0;
v0x7fd1f141d2c0_0 .var "ledc_nxt", 10 0;
v0x7fd1f141d370_0 .var "ledrgb", 2 0;
v0x7fd1f141d420_0 .var "ledrgb_nxt", 2 0;
v0x7fd1f141d4d0 .array "leds", 32 0, 7 0;
v0x7fd1f141d890 .array "leds_nxt", 32 0, 7 0;
v0x7fd1f141d930_0 .var/i "r", 31 0;
v0x7fd1f141d9e0_0 .net "rngno", 31 0, v0x7fd1f141c2f0_0;  1 drivers
v0x7fd1f141daa0_0 .var "rst_", 0 0;
v0x7fd1f141dc30_0 .var/i "s", 31 0;
v0x7fd1f141dcc0_0 .var "side_led_counter", 7 0;
v0x7fd1f141dd50_0 .var "top_led_counter", 7 0;
E_0x7fd1f141b900/0 .event edge, v0x7fd1f141cd90_0, v0x7fd1f141cec0_0, v0x7fd1f141c2f0_0, v0x7fd1f141d100_0;
v0x7fd1f141d4d0_0 .array/port v0x7fd1f141d4d0, 0;
v0x7fd1f141d4d0_1 .array/port v0x7fd1f141d4d0, 1;
E_0x7fd1f141b900/1 .event edge, v0x7fd1f141d060_0, v0x7fd1f141d930_0, v0x7fd1f141d4d0_0, v0x7fd1f141d4d0_1;
v0x7fd1f141d4d0_2 .array/port v0x7fd1f141d4d0, 2;
v0x7fd1f141d4d0_3 .array/port v0x7fd1f141d4d0, 3;
v0x7fd1f141d4d0_4 .array/port v0x7fd1f141d4d0, 4;
v0x7fd1f141d4d0_5 .array/port v0x7fd1f141d4d0, 5;
E_0x7fd1f141b900/2 .event edge, v0x7fd1f141d4d0_2, v0x7fd1f141d4d0_3, v0x7fd1f141d4d0_4, v0x7fd1f141d4d0_5;
v0x7fd1f141d4d0_6 .array/port v0x7fd1f141d4d0, 6;
v0x7fd1f141d4d0_7 .array/port v0x7fd1f141d4d0, 7;
v0x7fd1f141d4d0_8 .array/port v0x7fd1f141d4d0, 8;
v0x7fd1f141d4d0_9 .array/port v0x7fd1f141d4d0, 9;
E_0x7fd1f141b900/3 .event edge, v0x7fd1f141d4d0_6, v0x7fd1f141d4d0_7, v0x7fd1f141d4d0_8, v0x7fd1f141d4d0_9;
v0x7fd1f141d4d0_10 .array/port v0x7fd1f141d4d0, 10;
v0x7fd1f141d4d0_11 .array/port v0x7fd1f141d4d0, 11;
v0x7fd1f141d4d0_12 .array/port v0x7fd1f141d4d0, 12;
v0x7fd1f141d4d0_13 .array/port v0x7fd1f141d4d0, 13;
E_0x7fd1f141b900/4 .event edge, v0x7fd1f141d4d0_10, v0x7fd1f141d4d0_11, v0x7fd1f141d4d0_12, v0x7fd1f141d4d0_13;
v0x7fd1f141d4d0_14 .array/port v0x7fd1f141d4d0, 14;
v0x7fd1f141d4d0_15 .array/port v0x7fd1f141d4d0, 15;
v0x7fd1f141d4d0_16 .array/port v0x7fd1f141d4d0, 16;
v0x7fd1f141d4d0_17 .array/port v0x7fd1f141d4d0, 17;
E_0x7fd1f141b900/5 .event edge, v0x7fd1f141d4d0_14, v0x7fd1f141d4d0_15, v0x7fd1f141d4d0_16, v0x7fd1f141d4d0_17;
v0x7fd1f141d4d0_18 .array/port v0x7fd1f141d4d0, 18;
v0x7fd1f141d4d0_19 .array/port v0x7fd1f141d4d0, 19;
v0x7fd1f141d4d0_20 .array/port v0x7fd1f141d4d0, 20;
v0x7fd1f141d4d0_21 .array/port v0x7fd1f141d4d0, 21;
E_0x7fd1f141b900/6 .event edge, v0x7fd1f141d4d0_18, v0x7fd1f141d4d0_19, v0x7fd1f141d4d0_20, v0x7fd1f141d4d0_21;
v0x7fd1f141d4d0_22 .array/port v0x7fd1f141d4d0, 22;
v0x7fd1f141d4d0_23 .array/port v0x7fd1f141d4d0, 23;
v0x7fd1f141d4d0_24 .array/port v0x7fd1f141d4d0, 24;
v0x7fd1f141d4d0_25 .array/port v0x7fd1f141d4d0, 25;
E_0x7fd1f141b900/7 .event edge, v0x7fd1f141d4d0_22, v0x7fd1f141d4d0_23, v0x7fd1f141d4d0_24, v0x7fd1f141d4d0_25;
v0x7fd1f141d4d0_26 .array/port v0x7fd1f141d4d0, 26;
v0x7fd1f141d4d0_27 .array/port v0x7fd1f141d4d0, 27;
v0x7fd1f141d4d0_28 .array/port v0x7fd1f141d4d0, 28;
v0x7fd1f141d4d0_29 .array/port v0x7fd1f141d4d0, 29;
E_0x7fd1f141b900/8 .event edge, v0x7fd1f141d4d0_26, v0x7fd1f141d4d0_27, v0x7fd1f141d4d0_28, v0x7fd1f141d4d0_29;
v0x7fd1f141d4d0_30 .array/port v0x7fd1f141d4d0, 30;
v0x7fd1f141d4d0_31 .array/port v0x7fd1f141d4d0, 31;
v0x7fd1f141d4d0_32 .array/port v0x7fd1f141d4d0, 32;
E_0x7fd1f141b900/9 .event edge, v0x7fd1f141d4d0_30, v0x7fd1f141d4d0_31, v0x7fd1f141d4d0_32;
E_0x7fd1f141b900 .event/or E_0x7fd1f141b900/0, E_0x7fd1f141b900/1, E_0x7fd1f141b900/2, E_0x7fd1f141b900/3, E_0x7fd1f141b900/4, E_0x7fd1f141b900/5, E_0x7fd1f141b900/6, E_0x7fd1f141b900/7, E_0x7fd1f141b900/8, E_0x7fd1f141b900/9;
S_0x7fd1f141bff0 .scope module, "rng" "rng" 2 16, 2 291 0, S_0x7fd1f140af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /OUTPUT 32 "rngno"
v0x7fd1f141c240_0 .net "clk1", 0 0, o0x7fd1e80182d8;  alias, 0 drivers
v0x7fd1f141c2f0_0 .var "rngno", 31 0;
E_0x7fd1f141c1f0 .event posedge, v0x7fd1f141c240_0;
S_0x7fd1f141c3b0 .scope function, "save_led_color" "save_led_color" 2 99, 2 99 0, S_0x7fd1f140af60;
 .timescale 0 0;
v0x7fd1f141c560_0 .var "blue", 7 0;
v0x7fd1f141c610_0 .var "green", 7 0;
v0x7fd1f141c6c0_0 .var "idx_0", 5 0;
v0x7fd1f141c780_0 .var "idx_1", 5 0;
v0x7fd1f141c830_0 .var "idx_2", 5 0;
v0x7fd1f141c920_0 .var/i "led", 31 0;
v0x7fd1f141c9d0_0 .var "led_map", 5 0;
v0x7fd1f141ca80_0 .var "red", 7 0;
v0x7fd1f141cb30_0 .var "save_led_color", 0 0;
TD_top.save_led_color ;
    %pushi/vec4 2422802066, 0, 32;
    %concati/vec4 71901574, 0, 28;
    %load/vec4 v0x7fd1f141c920_0;
    %muli 6, 0, 32;
    %part/s 6;
    %store/vec4 v0x7fd1f141c9d0_0, 0, 6;
    %load/vec4 v0x7fd1f141c9d0_0;
    %parti/s 2, 0, 2;
    %pad/u 6;
    %store/vec4 v0x7fd1f141c830_0, 0, 6;
    %load/vec4 v0x7fd1f141c9d0_0;
    %parti/s 2, 2, 3;
    %pad/u 6;
    %store/vec4 v0x7fd1f141c780_0, 0, 6;
    %load/vec4 v0x7fd1f141c9d0_0;
    %parti/s 2, 4, 4;
    %pad/u 6;
    %store/vec4 v0x7fd1f141c780_0, 0, 6;
    %load/vec4 v0x7fd1f141ca80_0;
    %ix/getv 4, v0x7fd1f141c6c0_0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %load/vec4 v0x7fd1f141c610_0;
    %ix/getv 4, v0x7fd1f141c780_0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %load/vec4 v0x7fd1f141c560_0;
    %ix/getv 4, v0x7fd1f141c830_0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %end;
    .scope S_0x7fd1f1409000;
T_1 ;
    %wait E_0x7fd1f140b5d0;
    %load/vec4 v0x7fd1f141bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fd1f141bc70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd1f141bc70_0;
    %parti/s 63, 0, 2;
    %load/vec4 v0x7fd1f141bb60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd1f141bc70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd1f141bff0;
T_2 ;
    %wait E_0x7fd1f141c1f0;
    %load/vec4 v0x7fd1f141c2f0_0;
    %muli 153, 0, 32;
    %load/vec4 v0x7fd1f141c2f0_0;
    %muli 152, 0, 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141c2f0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd1f140af60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd1f141daa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd1f141dd50_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fd1f141dcc0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x7fd1f140af60;
T_4 ;
    %wait E_0x7fd1f141c1f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd1f141daa0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd1f140af60;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fd1f141d100_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141cc40_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fd1f141cc40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0x7fd1f141cc40_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %load/vec4 v0x7fd1f141cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141cc40_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x7fd1f141d100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd1f141d4d0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x7fd1f140af60;
T_6 ;
    %wait E_0x7fd1f141b900;
    %load/vec4 v0x7fd1f141cd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 767, 0, 21;
    %store/vec4 v0x7fd1f141ce20_0, 0, 21;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd1f141cd90_0;
    %subi 1, 0, 21;
    %store/vec4 v0x7fd1f141ce20_0, 0, 21;
T_6.1 ;
    %load/vec4 v0x7fd1f141cec0_0;
    %pad/u 32;
    %cmpi/e 8000000, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd1f141cfb0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd1f141d060_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fd1f141cec0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd1f141cfb0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd1f141d060_0, 0, 1;
T_6.3 ;
    %load/vec4 v0x7fd1f141cd90_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd1f141d420_0, 4, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd1f141d9e0_0;
    %parti/s 4, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fd1f141d930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
T_6.9 ;
    %load/vec4 v0x7fd1f141d100_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_6.10, 5;
    %load/vec4 v0x7fd1f141d060_0;
    %load/vec4 v0x7fd1f141d930_0;
    %load/vec4 v0x7fd1f141d100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x7fd1f141d9e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd1f141d930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
    %load/vec4 v0x7fd1f141d9e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fd1f141d930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 1, 0, 2;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
    %load/vec4 v0x7fd1f141d9e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fd1f141d930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 2, 0, 3;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd1f141d4d0, 4;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 1, 0, 2;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd1f141d4d0, 4;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 1, 0, 2;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 2, 0, 3;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd1f141d4d0, 4;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 2, 0, 3;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fd1f141d890, 4, 0;
T_6.12 ;
    %load/vec4 v0x7fd1f141cd90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0x7fd1f141cd90_0;
    %parti/s 2, 8, 5;
    %pad/u 4;
    %pad/u 37;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fd1f141d4d0, 4;
    %cmp/u;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x7fd1f141d100_0;
    %store/vec4 v0x7fd1f141d2c0_0, 4, 1;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fd1f141d100_0;
    %store/vec4 v0x7fd1f141d2c0_0, 4, 1;
T_6.14 ;
    %load/vec4 v0x7fd1f141d100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
    %jmp T_6.9;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd1f140af60;
T_7 ;
    %wait E_0x7fd1f141c1f0;
    %load/vec4 v0x7fd1f141ce20_0;
    %assign/vec4 v0x7fd1f141cd90_0, 0;
    %load/vec4 v0x7fd1f141cfb0_0;
    %assign/vec4 v0x7fd1f141cec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141dc30_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fd1f141dc30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fd1f141d420_0;
    %load/vec4 v0x7fd1f141dc30_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fd1f141dc30_0;
    %assign/vec4/off/d v0x7fd1f141d370_0, 4, 5;
    %load/vec4 v0x7fd1f141dc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141dc30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fd1f141d100_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x7fd1f141d2c0_0;
    %load/vec4 v0x7fd1f141d100_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fd1f141d100_0;
    %assign/vec4/off/d v0x7fd1f141d1b0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd1f141dc30_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fd1f141dc30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0x7fd1f141dc30_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd1f141d890, 4;
    %load/vec4 v0x7fd1f141d100_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0x7fd1f141dc30_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1f141d4d0, 0, 4;
    %load/vec4 v0x7fd1f141dc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141dc30_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v0x7fd1f141d100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd1f141d100_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v0x7fd1f141daa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 767, 0, 21;
    %assign/vec4 v0x7fd1f141cd90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fd1f141cec0_0, 0;
T_7.6 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "todd-v.v";
