// Seed: 3252267043
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input wand id_6,
    output wand id_7,
    output supply0 id_8,
    output wor id_9,
    input wor id_10,
    input tri0 id_11,
    input supply0 id_12
);
  always @(posedge 1 or posedge id_12) id_4 = id_11;
  tri id_14, id_15 = 1;
  assign id_9 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3
);
  assign id_0 = 1;
  module_0(
      id_2, id_2, id_0, id_2, id_0, id_3, id_2, id_0, id_0, id_0, id_1, id_1, id_1
  );
endmodule
