#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May  8 16:46:08 2021
# Process ID: 19696
# Current directory: C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1
# Command line: vivado.exe -log mux2_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mux2_top.tcl -notrace
# Log file: C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top.vdi
# Journal file: C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mux2_top.tcl -notrace
Command: link_design -top mux2_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.277 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:264]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc:265]
Finished Parsing XDC File [C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/constrs_1/new/basys3_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.277 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1016.277 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179438b94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1174.789 ; gain = 158.512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1379.852 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1379.852 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1379.852 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1379.852 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1379.852 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 179438b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1379.852 ; gain = 363.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1379.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mux2_top_drc_opted.rpt -pb mux2_top_drc_opted.pb -rpx mux2_top_drc_opted.rpx
Command: report_drc -file mux2_top_drc_opted.rpt -pb mux2_top_drc_opted.pb -rpx mux2_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.516 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c6aac7c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1381.516 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6aac7c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 174bef4fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.685 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 174bef4fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1390.719 ; gain = 9.203
Phase 1 Placer Initialization | Checksum: 174bef4fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 174bef4fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 12d2c5c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203
Phase 2 Global Placement | Checksum: 12d2c5c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d2c5c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be742316

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13bd2af8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13bd2af8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203
Phase 3 Detail Placement | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.719 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 180b9aa53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203
Ending Placer Task | Checksum: dcda3b4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.719 ; gain = 9.203
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1398.691 ; gain = 7.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mux2_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1398.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mux2_top_utilization_placed.rpt -pb mux2_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mux2_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1398.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1411.891 ; gain = 13.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9d18bc8a ConstDB: 0 ShapeSum: 3fc17ec3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a6337076

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.223 ; gain = 73.352
Post Restoration Checksum: NetGraph: bcce5eac NumContArr: e96511ca Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a6337076

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.234 ; gain = 79.363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a6337076

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.234 ; gain = 79.363
Phase 2 Router Initialization | Checksum: 1a6337076

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1507.605 ; gain = 80.734

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727
Phase 4 Rip-up And Reroute | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727
Phase 6 Post Hold Fix | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000797257 %
  Global Horizontal Routing Utilization  = 0.00104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.598 ; gain = 82.727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e668989

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.660 ; gain = 84.789

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fe82d725

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.660 ; gain = 84.789
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.660 ; gain = 84.789

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.660 ; gain = 99.770
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1521.508 ; gain = 9.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mux2_top_drc_routed.rpt -pb mux2_top_drc_routed.pb -rpx mux2_top_drc_routed.rpx
Command: report_drc -file mux2_top_drc_routed.rpt -pb mux2_top_drc_routed.pb -rpx mux2_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mux2_top_methodology_drc_routed.rpt -pb mux2_top_methodology_drc_routed.pb -rpx mux2_top_methodology_drc_routed.rpx
Command: report_methodology -file mux2_top_methodology_drc_routed.rpt -pb mux2_top_methodology_drc_routed.pb -rpx mux2_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.runs/impl_1/mux2_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mux2_top_power_routed.rpt -pb mux2_top_power_summary_routed.pb -rpx mux2_top_power_routed.rpx
Command: report_power -file mux2_top_power_routed.rpt -pb mux2_top_power_summary_routed.pb -rpx mux2_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 102 Warnings, 101 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mux2_top_route_status.rpt -pb mux2_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mux2_top_timing_summary_routed.rpt -pb mux2_top_timing_summary_routed.pb -rpx mux2_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mux2_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mux2_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mux2_top_bus_skew_routed.rpt -pb mux2_top_bus_skew_routed.pb -rpx mux2_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat May  8 16:47:03 2021...
