Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 16 19:41:30 2021
| Host         : DESKTOP-VFM2P2T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_wrapper_timing_summary_routed.rpt -pb demo_wrapper_timing_summary_routed.pb -rpx demo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (155)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (155)
--------------------------------
 There are 155 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.243        0.000                      0                  351        0.064        0.000                      0                  351        2.000        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
iClk                           {0.000 4.000}        8.000           125.000         
  clk_out1_demo_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_demo_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  clk_out1_demo_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_demo_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_demo_clk_wiz_0_0         25.243        0.000                      0                  351        0.224        0.000                      0                  351       19.500        0.000                       0                   157  
  clkfbout_demo_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_demo_clk_wiz_0_0_1       25.256        0.000                      0                  351        0.224        0.000                      0                  351       19.500        0.000                       0                   157  
  clkfbout_demo_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_demo_clk_wiz_0_0_1  clk_out1_demo_clk_wiz_0_0         25.243        0.000                      0                  351        0.064        0.000                      0                  351  
clk_out1_demo_clk_wiz_0_0    clk_out1_demo_clk_wiz_0_0_1       25.243        0.000                      0                  351        0.064        0.000                      0                  351  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_demo_clk_wiz_0_0
  To Clock:  clk_out1_demo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.243ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 4.456ns (31.814%)  route 9.550ns (68.186%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.645     9.930    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.124    10.054 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    10.728    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1_n_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I0_O)        0.124    10.852 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0/O
                         net (fo=2, routed)           1.016    11.868    demo_i/ScreenBufferMem_0/inst/iAddrB[6]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.992 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_5/O
                         net (fo=1, routed)           1.162    13.154    demo_i/ScreenBufferMem_0/inst/p_1_in[6]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                 25.243    

Slack (MET) :             25.541ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 4.624ns (34.251%)  route 8.876ns (65.749%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.587    10.106    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124    10.230 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.351    10.581    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1_n_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.705 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0/O
                         net (fo=2, routed)           1.095    11.800    demo_i/ScreenBufferMem_0/inst/iAddrB[9]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.152    11.952 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_2/O
                         net (fo=1, routed)           0.696    12.648    demo_i/ScreenBufferMem_0/inst/p_1_in[9]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 25.541    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 4.509ns (33.944%)  route 8.775ns (66.056%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.314    10.202    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.124    10.326 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0/O
                         net (fo=2, routed)           1.126    11.452    demo_i/ScreenBufferMem_0/inst/iAddrB[8]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.153    11.605 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_3/O
                         net (fo=1, routed)           0.826    12.431    demo_i/ScreenBufferMem_0/inst/p_1_in[8]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.799ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.242ns  (logic 4.481ns (33.839%)  route 8.761ns (66.161%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.150     7.706    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X113Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.830 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.830    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.231 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.231    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5_n_0
    SLICE_X113Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.565 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.969     9.533    demo_i/number_capture_4bit_0/inst/w_Position_next02_in[7]
    SLICE_X109Y96        LUT5 (Prop_lut5_I3_O)        0.303     9.836 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.526    10.362    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0/O
                         net (fo=2, routed)           0.964    11.450    demo_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.117    11.567 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_4/O
                         net (fo=1, routed)           0.822    12.390    demo_i/ScreenBufferMem_0/inst/p_1_in[7]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 25.799    

Slack (MET) :             26.097ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 4.104ns (31.205%)  route 9.048ns (68.795%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.004 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.408     8.412    demo_i/number_capture_4bit_0/inst/w_Position_next1[5]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.303     8.715 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6/O
                         net (fo=2, routed)           0.583     9.298    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6_n_0
    SLICE_X111Y95        LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.525     9.947    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0/O
                         net (fo=2, routed)           0.952    11.023    demo_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.147 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_6/O
                         net (fo=1, routed)           1.152    12.300    demo_i/ScreenBufferMem_0/inst/p_1_in[5]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 26.097    

Slack (MET) :             26.190ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 4.030ns (31.346%)  route 8.827ns (68.654%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.216     7.772    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.896    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.144 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.501     8.645    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[4]
    SLICE_X111Y96        LUT5 (Prop_lut5_I1_O)        0.302     8.947 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.471     9.418    demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0/O
                         net (fo=2, routed)           1.630    11.172    demo_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X106Y102       LUT3 (Prop_lut3_I0_O)        0.154    11.326 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_7/O
                         net (fo=1, routed)           0.678    12.004    demo_i/ScreenBufferMem_0/inst/p_1_in[4]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                 26.190    

Slack (MET) :             27.512ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.980ns (33.909%)  route 7.757ns (66.091%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          0.785     7.340    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.464    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.691 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.564     8.255    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[3]
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.303     8.558 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.487     9.046    demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I2_O)        0.124     9.170 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0/O
                         net (fo=2, routed)           0.579     9.749    demo_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124     9.873 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_8/O
                         net (fo=1, routed)           1.012    10.885    demo_i/ScreenBufferMem_0/inst/p_1_in[3]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.512    

Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 4.348ns (38.746%)  route 6.874ns (61.254%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.726    10.246    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.370 r  demo_i/number_capture_4bit_0/inst/r_Position_current[9]_i_1/O
                         net (fo=1, routed)           0.000    10.370    demo_i/number_capture_4bit_0/inst/p_0_out[9]
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.684    38.515    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/C
                         clock pessimism              0.608    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029    38.991    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 28.622    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 4.356ns (38.944%)  route 6.829ns (61.056%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.321    10.209    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  demo_i/number_capture_4bit_0/inst/r_Position_current[8]_i_1/O
                         net (fo=1, routed)           0.000    10.333    demo_i/number_capture_4bit_0/inst/p_0_out[8]
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.683    38.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X108Y95        FDRE (Setup_fdre_C_D)        0.077    39.038    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]
  -------------------------------------------------------------------
                         required time                         39.038    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 4.208ns (37.985%)  route 6.870ns (62.015%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.817    10.102    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  demo_i/number_capture_4bit_0/inst/r_Position_current[6]_i_1/O
                         net (fo=1, routed)           0.000    10.226    demo_i/number_capture_4bit_0/inst/p_0_out[6]
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.686    38.517    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/C
                         clock pessimism              0.567    39.084    
                         clock uncertainty           -0.160    38.923    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.031    38.954    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 28.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X107Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/Q
                         net (fo=23, routed)          0.174    -0.199    demo_i/number_capture_4bit_0/inst/r_FSM_current[1]
    SLICE_X108Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  demo_i/number_capture_4bit_0/inst/r_FSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    demo_i/number_capture_4bit_0/inst/w_FSM_next[2]
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.120    -0.378    demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.691    -0.540    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X103Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.333    demo_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X102Y101       LUT4 (Prop_lut4_I0_O)        0.045    -0.288 r  demo_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.221    demo_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X102Y101       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  demo_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.176    demo_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.965    -0.775    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.248    -0.527    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.120    -0.407    demo_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.636    -0.595    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.362    demo_i/ScreenBufferMem_0/inst/r_Counter_current[4]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.099    -0.263 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1_n_0
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.906    -0.834    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.503    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/Q
                         net (fo=13, routed)          0.170    -0.202    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[6]
    SLICE_X111Y103       LUT5 (Prop_lut5_I1_O)        0.043    -0.159 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    demo_i/VGA_timings_0/inst/w_CountV_Next[9]
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.994    -0.746    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.107    -0.406    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.216    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    demo_i/VGA_timings_0/inst/w_CountH_Next[5]
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.092    -0.421    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/Q
                         net (fo=5, routed)           0.175    -0.174    demo_i/ScreenBufferMem_0/inst/r_Counter_current[7]
    SLICE_X108Y100       LUT5 (Prop_lut5_I4_O)        0.043    -0.131 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1_n_0
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.131    -0.382    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.328%)  route 0.166ns (46.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.206    demo_i/number_capture_4bit_0/inst/r_Number_current[0]
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.049    -0.157 r  demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.104    -0.409    demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.539%)  route 0.193ns (50.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.179    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y102       LUT5 (Prop_lut5_I2_O)        0.048    -0.131 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/VGA_timings_0/inst/w_CountH_Next[4]
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/C
                         clock pessimism              0.251    -0.497    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.105    -0.392    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/Q
                         net (fo=8, routed)           0.187    -0.163    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[2]
    SLICE_X108Y103       LUT3 (Prop_lut3_I2_O)        0.043    -0.120 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    demo_i/VGA_timings_0/inst/w_CountV_Next[2]
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.133    -0.381    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.716    -0.515    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.256    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
    SLICE_X109Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.990    -0.750    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                         clock pessimism              0.235    -0.515    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.105    -0.410    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_demo_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X5Y40     demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     demo_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y22     demo_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X5Y40     demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   demo_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y107   demo_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y109   demo_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y109   demo_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   demo_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y108   demo_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y108   demo_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y112   demo_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y112   demo_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_demo_clk_wiz_0_0
  To Clock:  clkfbout_demo_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_demo_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   demo_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_demo_clk_wiz_0_0_1
  To Clock:  clk_out1_demo_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.256ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 4.456ns (31.814%)  route 9.550ns (68.186%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.645     9.930    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.124    10.054 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    10.728    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1_n_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I0_O)        0.124    10.852 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0/O
                         net (fo=2, routed)           1.016    11.868    demo_i/ScreenBufferMem_0/inst/iAddrB[6]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.992 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_5/O
                         net (fo=1, routed)           1.162    13.154    demo_i/ScreenBufferMem_0/inst/p_1_in[6]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    38.410    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                 25.256    

Slack (MET) :             25.554ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 4.624ns (34.251%)  route 8.876ns (65.749%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.587    10.106    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124    10.230 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.351    10.581    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1_n_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.705 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0/O
                         net (fo=2, routed)           1.095    11.800    demo_i/ScreenBufferMem_0/inst/iAddrB[9]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.152    11.952 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_2/O
                         net (fo=1, routed)           0.696    12.648    demo_i/ScreenBufferMem_0/inst/p_1_in[9]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    38.202    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.202    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.775ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 4.509ns (33.944%)  route 8.775ns (66.056%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.314    10.202    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.124    10.326 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0/O
                         net (fo=2, routed)           1.126    11.452    demo_i/ScreenBufferMem_0/inst/iAddrB[8]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.153    11.605 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_3/O
                         net (fo=1, routed)           0.826    12.431    demo_i/ScreenBufferMem_0/inst/p_1_in[8]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    38.207    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                 25.775    

Slack (MET) :             25.812ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.242ns  (logic 4.481ns (33.839%)  route 8.761ns (66.161%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.150     7.706    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X113Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.830 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.830    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.231 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.231    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5_n_0
    SLICE_X113Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.565 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.969     9.533    demo_i/number_capture_4bit_0/inst/w_Position_next02_in[7]
    SLICE_X109Y96        LUT5 (Prop_lut5_I3_O)        0.303     9.836 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.526    10.362    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0/O
                         net (fo=2, routed)           0.964    11.450    demo_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.117    11.567 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_4/O
                         net (fo=1, routed)           0.822    12.390    demo_i/ScreenBufferMem_0/inst/p_1_in[7]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    38.202    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.202    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 25.812    

Slack (MET) :             26.110ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 4.104ns (31.205%)  route 9.048ns (68.795%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.004 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.408     8.412    demo_i/number_capture_4bit_0/inst/w_Position_next1[5]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.303     8.715 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6/O
                         net (fo=2, routed)           0.583     9.298    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6_n_0
    SLICE_X111Y95        LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.525     9.947    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0/O
                         net (fo=2, routed)           0.952    11.023    demo_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.147 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_6/O
                         net (fo=1, routed)           1.152    12.300    demo_i/ScreenBufferMem_0/inst/p_1_in[5]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.410    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 26.110    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 4.030ns (31.346%)  route 8.827ns (68.654%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.216     7.772    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.896    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.144 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.501     8.645    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[4]
    SLICE_X111Y96        LUT5 (Prop_lut5_I1_O)        0.302     8.947 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.471     9.418    demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0/O
                         net (fo=2, routed)           1.630    11.172    demo_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X106Y102       LUT3 (Prop_lut3_I0_O)        0.154    11.326 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_7/O
                         net (fo=1, routed)           0.678    12.004    demo_i/ScreenBufferMem_0/inst/p_1_in[4]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769    38.207    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.980ns (33.909%)  route 7.757ns (66.091%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          0.785     7.340    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.464    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.691 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.564     8.255    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[3]
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.303     8.558 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.487     9.046    demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I2_O)        0.124     9.170 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0/O
                         net (fo=2, routed)           0.579     9.749    demo_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124     9.873 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_8/O
                         net (fo=1, routed)           1.012    10.885    demo_i/ScreenBufferMem_0/inst/p_1_in[3]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.147    38.976    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.410    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             28.635ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 4.348ns (38.746%)  route 6.874ns (61.254%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.726    10.246    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.370 r  demo_i/number_capture_4bit_0/inst/r_Position_current[9]_i_1/O
                         net (fo=1, routed)           0.000    10.370    demo_i/number_capture_4bit_0/inst/p_0_out[9]
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.684    38.515    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/C
                         clock pessimism              0.608    39.123    
                         clock uncertainty           -0.147    38.975    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029    39.004    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 28.635    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 4.356ns (38.944%)  route 6.829ns (61.056%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.321    10.209    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  demo_i/number_capture_4bit_0/inst/r_Position_current[8]_i_1/O
                         net (fo=1, routed)           0.000    10.333    demo_i/number_capture_4bit_0/inst/p_0_out[8]
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.683    38.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.147    38.974    
    SLICE_X108Y95        FDRE (Setup_fdre_C_D)        0.077    39.051    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 4.208ns (37.985%)  route 6.870ns (62.015%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.817    10.102    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  demo_i/number_capture_4bit_0/inst/r_Position_current[6]_i_1/O
                         net (fo=1, routed)           0.000    10.226    demo_i/number_capture_4bit_0/inst/p_0_out[6]
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.686    38.517    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/C
                         clock pessimism              0.567    39.084    
                         clock uncertainty           -0.147    38.936    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.031    38.967    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 28.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X107Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/Q
                         net (fo=23, routed)          0.174    -0.199    demo_i/number_capture_4bit_0/inst/r_FSM_current[1]
    SLICE_X108Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  demo_i/number_capture_4bit_0/inst/r_FSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    demo_i/number_capture_4bit_0/inst/w_FSM_next[2]
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.120    -0.378    demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.691    -0.540    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X103Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.333    demo_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X102Y101       LUT4 (Prop_lut4_I0_O)        0.045    -0.288 r  demo_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.221    demo_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X102Y101       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  demo_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.176    demo_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.965    -0.775    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.248    -0.527    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.120    -0.407    demo_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.636    -0.595    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.362    demo_i/ScreenBufferMem_0/inst/r_Counter_current[4]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.099    -0.263 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1_n_0
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.906    -0.834    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.503    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/Q
                         net (fo=13, routed)          0.170    -0.202    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[6]
    SLICE_X111Y103       LUT5 (Prop_lut5_I1_O)        0.043    -0.159 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    demo_i/VGA_timings_0/inst/w_CountV_Next[9]
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.994    -0.746    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.107    -0.406    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.216    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    demo_i/VGA_timings_0/inst/w_CountH_Next[5]
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.092    -0.421    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/Q
                         net (fo=5, routed)           0.175    -0.174    demo_i/ScreenBufferMem_0/inst/r_Counter_current[7]
    SLICE_X108Y100       LUT5 (Prop_lut5_I4_O)        0.043    -0.131 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1_n_0
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.131    -0.382    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.328%)  route 0.166ns (46.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.206    demo_i/number_capture_4bit_0/inst/r_Number_current[0]
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.049    -0.157 r  demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.104    -0.409    demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.539%)  route 0.193ns (50.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.179    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y102       LUT5 (Prop_lut5_I2_O)        0.048    -0.131 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/VGA_timings_0/inst/w_CountH_Next[4]
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/C
                         clock pessimism              0.251    -0.497    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.105    -0.392    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/Q
                         net (fo=8, routed)           0.187    -0.163    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[2]
    SLICE_X108Y103       LUT3 (Prop_lut3_I2_O)        0.043    -0.120 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    demo_i/VGA_timings_0/inst/w_CountV_Next[2]
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.133    -0.381    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.716    -0.515    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.256    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
    SLICE_X109Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.990    -0.750    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                         clock pessimism              0.235    -0.515    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.105    -0.410    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_demo_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X5Y40     demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     demo_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y22     demo_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X5Y40     demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   demo_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y107   demo_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y109   demo_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y109   demo_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   demo_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   demo_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y107   demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y108   demo_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y108   demo_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y112   demo_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y112   demo_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y99    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    demo_i/VGA_pattern_0/inst/r_Counter_current_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_demo_clk_wiz_0_0_1
  To Clock:  clkfbout_demo_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_demo_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   demo_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_demo_clk_wiz_0_0_1
  To Clock:  clk_out1_demo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.243ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 4.456ns (31.814%)  route 9.550ns (68.186%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.645     9.930    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.124    10.054 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    10.728    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1_n_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I0_O)        0.124    10.852 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0/O
                         net (fo=2, routed)           1.016    11.868    demo_i/ScreenBufferMem_0/inst/iAddrB[6]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.992 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_5/O
                         net (fo=1, routed)           1.162    13.154    demo_i/ScreenBufferMem_0/inst/p_1_in[6]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                 25.243    

Slack (MET) :             25.541ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 4.624ns (34.251%)  route 8.876ns (65.749%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.587    10.106    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124    10.230 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.351    10.581    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1_n_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.705 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0/O
                         net (fo=2, routed)           1.095    11.800    demo_i/ScreenBufferMem_0/inst/iAddrB[9]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.152    11.952 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_2/O
                         net (fo=1, routed)           0.696    12.648    demo_i/ScreenBufferMem_0/inst/p_1_in[9]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 25.541    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 4.509ns (33.944%)  route 8.775ns (66.056%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.314    10.202    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.124    10.326 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0/O
                         net (fo=2, routed)           1.126    11.452    demo_i/ScreenBufferMem_0/inst/iAddrB[8]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.153    11.605 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_3/O
                         net (fo=1, routed)           0.826    12.431    demo_i/ScreenBufferMem_0/inst/p_1_in[8]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.799ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.242ns  (logic 4.481ns (33.839%)  route 8.761ns (66.161%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.150     7.706    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X113Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.830 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.830    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.231 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.231    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5_n_0
    SLICE_X113Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.565 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.969     9.533    demo_i/number_capture_4bit_0/inst/w_Position_next02_in[7]
    SLICE_X109Y96        LUT5 (Prop_lut5_I3_O)        0.303     9.836 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.526    10.362    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0/O
                         net (fo=2, routed)           0.964    11.450    demo_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.117    11.567 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_4/O
                         net (fo=1, routed)           0.822    12.390    demo_i/ScreenBufferMem_0/inst/p_1_in[7]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 25.799    

Slack (MET) :             26.097ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 4.104ns (31.205%)  route 9.048ns (68.795%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.004 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.408     8.412    demo_i/number_capture_4bit_0/inst/w_Position_next1[5]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.303     8.715 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6/O
                         net (fo=2, routed)           0.583     9.298    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6_n_0
    SLICE_X111Y95        LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.525     9.947    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0/O
                         net (fo=2, routed)           0.952    11.023    demo_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.147 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_6/O
                         net (fo=1, routed)           1.152    12.300    demo_i/ScreenBufferMem_0/inst/p_1_in[5]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 26.097    

Slack (MET) :             26.190ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 4.030ns (31.346%)  route 8.827ns (68.654%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.216     7.772    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.896    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.144 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.501     8.645    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[4]
    SLICE_X111Y96        LUT5 (Prop_lut5_I1_O)        0.302     8.947 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.471     9.418    demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0/O
                         net (fo=2, routed)           1.630    11.172    demo_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X106Y102       LUT3 (Prop_lut3_I0_O)        0.154    11.326 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_7/O
                         net (fo=1, routed)           0.678    12.004    demo_i/ScreenBufferMem_0/inst/p_1_in[4]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                 26.190    

Slack (MET) :             27.512ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.980ns (33.909%)  route 7.757ns (66.091%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          0.785     7.340    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.464    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.691 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.564     8.255    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[3]
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.303     8.558 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.487     9.046    demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I2_O)        0.124     9.170 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0/O
                         net (fo=2, routed)           0.579     9.749    demo_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124     9.873 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_8/O
                         net (fo=1, routed)           1.012    10.885    demo_i/ScreenBufferMem_0/inst/p_1_in[3]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.512    

Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 4.348ns (38.746%)  route 6.874ns (61.254%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.726    10.246    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.370 r  demo_i/number_capture_4bit_0/inst/r_Position_current[9]_i_1/O
                         net (fo=1, routed)           0.000    10.370    demo_i/number_capture_4bit_0/inst/p_0_out[9]
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.684    38.515    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/C
                         clock pessimism              0.608    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029    38.991    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 28.622    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 4.356ns (38.944%)  route 6.829ns (61.056%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.321    10.209    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  demo_i/number_capture_4bit_0/inst/r_Position_current[8]_i_1/O
                         net (fo=1, routed)           0.000    10.333    demo_i/number_capture_4bit_0/inst/p_0_out[8]
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.683    38.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X108Y95        FDRE (Setup_fdre_C_D)        0.077    39.038    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]
  -------------------------------------------------------------------
                         required time                         39.038    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0 rise@40.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 4.208ns (37.985%)  route 6.870ns (62.015%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.817    10.102    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  demo_i/number_capture_4bit_0/inst/r_Position_current[6]_i_1/O
                         net (fo=1, routed)           0.000    10.226    demo_i/number_capture_4bit_0/inst/p_0_out[6]
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.686    38.517    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/C
                         clock pessimism              0.567    39.084    
                         clock uncertainty           -0.160    38.923    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.031    38.954    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 28.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X107Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/Q
                         net (fo=23, routed)          0.174    -0.199    demo_i/number_capture_4bit_0/inst/r_FSM_current[1]
    SLICE_X108Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  demo_i/number_capture_4bit_0/inst/r_FSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    demo_i/number_capture_4bit_0/inst/w_FSM_next[2]
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.160    -0.338    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.120    -0.218    demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.691    -0.540    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X103Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.333    demo_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X102Y101       LUT4 (Prop_lut4_I0_O)        0.045    -0.288 r  demo_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.221    demo_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X102Y101       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  demo_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.176    demo_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.965    -0.775    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.160    -0.367    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.120    -0.247    demo_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.636    -0.595    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.362    demo_i/ScreenBufferMem_0/inst/r_Counter_current[4]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.099    -0.263 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1_n_0
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.906    -0.834    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.343    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/Q
                         net (fo=13, routed)          0.170    -0.202    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[6]
    SLICE_X111Y103       LUT5 (Prop_lut5_I1_O)        0.043    -0.159 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    demo_i/VGA_timings_0/inst/w_CountV_Next[9]
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.994    -0.746    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.107    -0.246    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.216    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    demo_i/VGA_timings_0/inst/w_CountH_Next[5]
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.092    -0.261    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/Q
                         net (fo=5, routed)           0.175    -0.174    demo_i/ScreenBufferMem_0/inst/r_Counter_current[7]
    SLICE_X108Y100       LUT5 (Prop_lut5_I4_O)        0.043    -0.131 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1_n_0
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.131    -0.222    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.328%)  route 0.166ns (46.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.206    demo_i/number_capture_4bit_0/inst/r_Number_current[0]
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.049    -0.157 r  demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.104    -0.249    demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.539%)  route 0.193ns (50.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.179    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y102       LUT5 (Prop_lut5_I2_O)        0.048    -0.131 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/VGA_timings_0/inst/w_CountH_Next[4]
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/C
                         clock pessimism              0.251    -0.497    
                         clock uncertainty            0.160    -0.337    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.105    -0.232    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/Q
                         net (fo=8, routed)           0.187    -0.163    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[2]
    SLICE_X108Y103       LUT3 (Prop_lut3_I2_O)        0.043    -0.120 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    demo_i/VGA_timings_0/inst/w_CountV_Next[2]
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.160    -0.354    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.133    -0.221    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0 rise@0.000ns - clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.716    -0.515    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.256    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
    SLICE_X109Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.990    -0.750    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                         clock pessimism              0.235    -0.515    
                         clock uncertainty            0.160    -0.355    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.105    -0.250    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_demo_clk_wiz_0_0
  To Clock:  clk_out1_demo_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.243ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 4.456ns (31.814%)  route 9.550ns (68.186%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.645     9.930    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.124    10.054 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    10.728    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_1_n_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I0_O)        0.124    10.852 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0/O
                         net (fo=2, routed)           1.016    11.868    demo_i/ScreenBufferMem_0/inst/iAddrB[6]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.992 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_5/O
                         net (fo=1, routed)           1.162    13.154    demo_i/ScreenBufferMem_0/inst/p_1_in[6]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                 25.243    

Slack (MET) :             25.541ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 4.624ns (34.251%)  route 8.876ns (65.749%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.587    10.106    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124    10.230 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.351    10.581    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_1_n_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.705 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0/O
                         net (fo=2, routed)           1.095    11.800    demo_i/ScreenBufferMem_0/inst/iAddrB[9]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.152    11.952 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_2/O
                         net (fo=1, routed)           0.696    12.648    demo_i/ScreenBufferMem_0/inst/p_1_in[9]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 25.541    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 4.509ns (33.944%)  route 8.775ns (66.056%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.314    10.202    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.124    10.326 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0/O
                         net (fo=2, routed)           1.126    11.452    demo_i/ScreenBufferMem_0/inst/iAddrB[8]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.153    11.605 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_3/O
                         net (fo=1, routed)           0.826    12.431    demo_i/ScreenBufferMem_0/inst/p_1_in[8]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.799ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.242ns  (logic 4.481ns (33.839%)  route 8.761ns (66.161%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.150     7.706    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X113Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.830 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.830    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_12_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.231 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.231    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_5_n_0
    SLICE_X113Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.565 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.969     9.533    demo_i/number_capture_4bit_0/inst/w_Position_next02_in[7]
    SLICE_X109Y96        LUT5 (Prop_lut5_I3_O)        0.303     9.836 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.526    10.362    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_1_n_0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0/O
                         net (fo=2, routed)           0.964    11.450    demo_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.117    11.567 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_4/O
                         net (fo=1, routed)           0.822    12.390    demo_i/ScreenBufferMem_0/inst/p_1_in[7]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    38.189    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 25.799    

Slack (MET) :             26.097ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 4.104ns (31.205%)  route 9.048ns (68.795%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.004 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[1]
                         net (fo=1, routed)           0.408     8.412    demo_i/number_capture_4bit_0/inst/w_Position_next1[5]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.303     8.715 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6/O
                         net (fo=2, routed)           0.583     9.298    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_6_n_0
    SLICE_X111Y95        LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.525     9.947    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.071 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0/O
                         net (fo=2, routed)           0.952    11.023    demo_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124    11.147 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_6/O
                         net (fo=1, routed)           1.152    12.300    demo_i/ScreenBufferMem_0/inst/p_1_in[5]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 26.097    

Slack (MET) :             26.190ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 4.030ns (31.346%)  route 8.827ns (68.654%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          1.216     7.772    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.896    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_10_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.144 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.501     8.645    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[4]
    SLICE_X111Y96        LUT5 (Prop_lut5_I1_O)        0.302     8.947 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.471     9.418    demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0_i_1_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  demo_i/number_capture_4bit_0/inst/oAddr[4]_INST_0/O
                         net (fo=2, routed)           1.630    11.172    demo_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X106Y102       LUT3 (Prop_lut3_I0_O)        0.154    11.326 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_7/O
                         net (fo=1, routed)           0.678    12.004    demo_i/ScreenBufferMem_0/inst/p_1_in[4]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769    38.194    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                 26.190    

Slack (MET) :             27.512ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.980ns (33.909%)  route 7.757ns (66.091%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           0.569     6.246    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.310     6.556 r  demo_i/number_capture_4bit_0/inst/r_Position_current[3]_i_2/O
                         net (fo=12, routed)          0.785     7.340    demo_i/number_capture_4bit_0/inst/A[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.464    demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_11_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.691 r  demo_i/number_capture_4bit_0/inst/oAddr[5]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.564     8.255    demo_i/number_capture_4bit_0/inst/w_Position_next01_in[3]
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.303     8.558 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.487     9.046    demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0_i_3_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I2_O)        0.124     9.170 r  demo_i/number_capture_4bit_0/inst/oAddr[3]_INST_0/O
                         net (fo=2, routed)           0.579     9.749    demo_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X106Y100       LUT3 (Prop_lut3_I0_O)        0.124     9.873 r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2_i_8/O
                         net (fo=1, routed)           1.012    10.885    demo_i/ScreenBufferMem_0/inst/p_1_in[3]
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.826    38.657    demo_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X5Y40         RAMB18E1                                     r  demo_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
                         clock pessimism              0.466    39.123    
                         clock uncertainty           -0.160    38.963    
    RAMB18_X5Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    38.397    demo_i/ScreenBufferMem_0/inst/rMem_reg_2
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 27.512    

Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 4.348ns (38.746%)  route 6.874ns (61.254%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.408     9.216    demo_i/number_capture_4bit_0/inst/w_Position_next1[9]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.303     9.519 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10/O
                         net (fo=2, routed)           0.726    10.246    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_10_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I0_O)        0.124    10.370 r  demo_i/number_capture_4bit_0/inst/r_Position_current[9]_i_1/O
                         net (fo=1, routed)           0.000    10.370    demo_i/number_capture_4bit_0/inst/p_0_out[9]
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.684    38.515    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y97        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]/C
                         clock pessimism              0.608    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029    38.991    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 28.622    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 4.356ns (38.944%)  route 6.829ns (61.056%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.458     7.493    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.124     7.617 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.473     8.089    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_6_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.474 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.474    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_22/O[0]
                         net (fo=1, routed)           0.306     9.002    demo_i/number_capture_4bit_0/inst/w_Position_next1[8]
    SLICE_X109Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.301 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.462     9.764    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_4_n_0
    SLICE_X109Y97        LUT5 (Prop_lut5_I4_O)        0.124     9.888 r  demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.321    10.209    demo_i/number_capture_4bit_0/inst/oAddr[8]_INST_0_i_1_n_0
    SLICE_X108Y95        LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  demo_i/number_capture_4bit_0/inst/r_Position_current[8]_i_1/O
                         net (fo=1, routed)           0.000    10.333    demo_i/number_capture_4bit_0/inst/p_0_out[8]
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.683    38.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X108Y95        FDRE (Setup_fdre_C_D)        0.077    39.038    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[8]
  -------------------------------------------------------------------
                         required time                         39.038    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@40.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 4.208ns (37.985%)  route 6.870ns (62.015%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.864    -0.852    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y99        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.334 r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[0]/Q
                         net (fo=24, routed)          1.720     1.386    demo_i/number_capture_4bit_0/inst/r_Position_current[0]
    SLICE_X110Y93        LUT3 (Prop_lut3_I1_O)        0.152     1.538 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1/O
                         net (fo=1, routed)           0.344     1.882    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.469 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.469    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.782 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0/O[3]
                         net (fo=29, routed)          1.387     4.169    demo_i/number_capture_4bit_0/inst/w_Position_next3__0_carry__0_n_4
    SLICE_X113Y98        LUT5 (Prop_lut5_I2_O)        0.334     4.503 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9/O
                         net (fo=1, routed)           0.310     4.812    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_9_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I4_O)        0.326     5.138 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.138    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_i_6_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.676 r  demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0/CO[2]
                         net (fo=7, routed)           1.048     6.725    demo_i/number_capture_4bit_0/inst/w_Position_next3__27_carry__0_n_1
    SLICE_X113Y98        LUT6 (Prop_lut6_I5_O)        0.310     7.035 r  demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37/O
                         net (fo=9, routed)           0.618     7.653    demo_i/number_capture_4bit_0/inst/oAddr[9]_INST_0_i_37_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I3_O)        0.124     7.777 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.777    demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_11_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.357 r  demo_i/number_capture_4bit_0/inst/oAddr[7]_INST_0_i_5/O[2]
                         net (fo=1, routed)           0.625     8.982    demo_i/number_capture_4bit_0/inst/w_Position_next1[6]
    SLICE_X111Y96        LUT4 (Prop_lut4_I2_O)        0.302     9.284 r  demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.817    10.102    demo_i/number_capture_4bit_0/inst/oAddr[6]_INST_0_i_3_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  demo_i/number_capture_4bit_0/inst/r_Position_current[6]_i_1/O
                         net (fo=1, routed)           0.000    10.226    demo_i/number_capture_4bit_0/inst/p_0_out[6]
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.686    38.517    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X110Y94        FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]/C
                         clock pessimism              0.567    39.084    
                         clock uncertainty           -0.160    38.923    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.031    38.954    demo_i/number_capture_4bit_0/inst/r_Position_current_reg[6]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 28.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X107Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[1]/Q
                         net (fo=23, routed)          0.174    -0.199    demo_i/number_capture_4bit_0/inst/r_FSM_current[1]
    SLICE_X108Y104       LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  demo_i/number_capture_4bit_0/inst/r_FSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    demo_i/number_capture_4bit_0/inst/w_FSM_next[2]
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X108Y104       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.160    -0.338    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.120    -0.218    demo_i/number_capture_4bit_0/inst/r_FSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.691    -0.540    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X103Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  demo_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.333    demo_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X102Y101       LUT4 (Prop_lut4_I0_O)        0.045    -0.288 r  demo_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.221    demo_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X102Y101       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  demo_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.176    demo_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.965    -0.775    demo_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X102Y101       FDRE                                         r  demo_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.160    -0.367    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.120    -0.247    demo_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.636    -0.595    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.362    demo_i/ScreenBufferMem_0/inst/r_Counter_current[4]
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.099    -0.263 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    demo_i/ScreenBufferMem_0/inst/r_Counter_current[5]_i_1_n_0
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.906    -0.834    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X106Y99        FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.343    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[6]/Q
                         net (fo=13, routed)          0.170    -0.202    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[6]
    SLICE_X111Y103       LUT5 (Prop_lut5_I1_O)        0.043    -0.159 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    demo_i/VGA_timings_0/inst/w_CountV_Next[9]
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.994    -0.746    demo_i/VGA_timings_0/inst/iClk
    SLICE_X111Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.107    -0.246    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.216    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    demo_i/VGA_timings_0/inst/w_CountH_Next[5]
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.092    -0.261    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[7]/Q
                         net (fo=5, routed)           0.175    -0.174    demo_i/ScreenBufferMem_0/inst/r_Counter_current[7]
    SLICE_X108Y100       LUT5 (Prop_lut5_I4_O)        0.043    -0.131 r  demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/ScreenBufferMem_0/inst/r_Counter_current[8]_i_1_n_0
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/ScreenBufferMem_0/inst/iClk
    SLICE_X108Y100       FDRE                                         r  demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.131    -0.222    demo_i/ScreenBufferMem_0/inst/r_Counter_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.328%)  route 0.166ns (46.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.206    demo_i/number_capture_4bit_0/inst/r_Number_current[0]
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.049    -0.157 r  demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    demo_i/number_capture_4bit_0/inst/r_Number_current[3]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/number_capture_4bit_0/inst/iClk
    SLICE_X109Y100       FDRE                                         r  demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.160    -0.353    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.104    -0.249    demo_i/number_capture_4bit_0/inst/r_Number_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.539%)  route 0.193ns (50.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.718    -0.513    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y101       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.179    demo_i/VGA_timings_0/inst/Q[0]
    SLICE_X107Y102       LUT5 (Prop_lut5_I2_O)        0.048    -0.131 r  demo_i/VGA_timings_0/inst/r_CountH_Curr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    demo_i/VGA_timings_0/inst/w_CountH_Next[4]
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.992    -0.748    demo_i/VGA_timings_0/inst/iClk
    SLICE_X107Y102       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]/C
                         clock pessimism              0.251    -0.497    
                         clock uncertainty            0.160    -0.337    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.105    -0.232    demo_i/VGA_timings_0/inst/r_CountH_Curr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.717    -0.514    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/Q
                         net (fo=8, routed)           0.187    -0.163    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[9]_0[2]
    SLICE_X108Y103       LUT3 (Prop_lut3_I2_O)        0.043    -0.120 r  demo_i/VGA_timings_0/inst/r_CountV_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    demo_i/VGA_timings_0/inst/w_CountV_Next[2]
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.991    -0.749    demo_i/VGA_timings_0/inst/iClk
    SLICE_X108Y103       FDRE                                         r  demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.160    -0.354    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.133    -0.221    demo_i/VGA_timings_0/inst/r_CountV_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_demo_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_demo_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_demo_clk_wiz_0_0_1 rise@0.000ns - clk_out1_demo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_demo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.716    -0.515    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.256    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
    SLICE_X109Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    demo_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_demo_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    demo_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  demo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    demo_i/clk_wiz_0/inst/clk_in1_demo_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  demo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    demo_i/clk_wiz_0/inst/clk_out1_demo_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  demo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.990    -0.750    demo_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y107       FDRE                                         r  demo_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
                         clock pessimism              0.235    -0.515    
                         clock uncertainty            0.160    -0.355    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.105    -0.250    demo_i/Debounce_Switch_1/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.102    





