aag 1176 36 53 1 1087
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74 1
76 30
78 10
80 66
82 1457
84 56
86 52
88 1805
90 12
92 54
94 50
96 58
98 14
100 64
102 1823
104 48
106 62
108 16
110 46
112 18
114 68
116 44
118 20
120 72
122 60
124 42
126 22
128 2
130 1845
132 36
134 40
136 24
138 4
140 2025
142 2031
144 2037
146 2043
148 2049
150 6
152 2323
154 2329
156 2335
158 2341
160 2347
162 2353
164 38
166 26
168 34
170 547
172 28
174 8
176 32
178 70
1408
180 177 74
182 176 74
184 181 74
186 91 74
188 90 74
190 187 74
192 191 182
194 192 33
196 188 32
198 197 195
200 169 74
202 168 74
204 201 74
206 99 74
208 98 74
210 207 74
212 211 202
214 212 35
216 215 198
218 208 34
220 219 216
222 165 74
224 164 74
226 223 74
228 109 74
230 108 74
232 229 74
234 233 224
236 234 39
238 237 220
240 230 38
242 241 238
244 135 74
246 134 74
248 245 74
250 113 74
252 112 74
254 251 74
256 255 246
258 256 41
260 259 242
262 252 40
264 263 260
266 125 74
268 124 74
270 267 74
272 119 74
274 118 74
276 273 74
278 277 268
280 278 43
282 281 264
284 274 42
286 285 282
288 117 74
290 116 74
292 289 74
294 127 74
296 126 74
298 295 74
300 299 290
302 300 45
304 303 286
306 296 44
308 307 304
310 111 74
312 110 74
314 311 74
316 137 74
318 136 74
320 317 74
322 321 312
324 322 47
326 325 308
328 318 46
330 329 326
332 105 74
334 104 74
336 333 74
338 167 74
340 166 74
342 339 74
344 343 334
346 344 49
348 347 330
350 340 48
352 351 348
354 95 74
356 94 74
358 355 74
360 173 74
362 172 74
364 361 74
366 365 356
368 366 51
370 369 352
372 362 50
374 373 370
376 87 74
378 86 74
380 377 74
382 77 74
384 76 74
386 383 74
388 387 378
390 388 53
392 391 374
394 384 52
396 395 392
398 93 74
400 92 74
402 399 74
404 97 74
406 96 74
408 405 74
410 409 400
412 410 55
414 413 396
416 406 54
418 417 414
420 85 74
422 84 74
424 421 74
426 107 74
428 106 74
430 427 74
432 431 422
434 432 57
436 435 418
438 428 56
440 439 436
442 175 74
444 174 74
446 443 74
448 447 70
450 449 440
452 179 74
454 178 74
456 453 74
458 454 444
460 458 71
462 461 450
464 79 74
466 78 74
468 465 74
470 469 66
472 471 462
474 81 74
476 80 74
478 475 74
480 476 466
482 480 67
484 483 472
486 123 74
488 122 74
490 487 74
492 151 74
494 150 74
496 493 74
498 497 488
500 498 65
502 501 484
504 494 491
506 504 36
508 507 502
510 505 499
512 133 74
514 132 74
516 513 74
518 517 36
520 514 37
522 521 519
524 101 74
526 100 74
528 525 74
530 529 64
532 526 65
534 533 531
536 534 522
538 537 510
540 539 508
542 171 74
544 543 74
546 545 540
548 185 32
550 548 12
552 191 185
554 552 12
556 555 551
558 188 182
560 558 13
562 561 556
564 14 12
566 565 562
568 16 12
570 569 566
572 18 12
574 573 570
576 20 12
578 577 574
580 22 12
582 581 578
584 24 12
586 585 582
588 26 12
590 589 586
592 28 12
594 593 590
596 30 12
598 597 594
600 58 12
602 601 598
604 62 12
606 605 602
608 205 34
610 608 14
612 611 606
614 211 205
616 614 14
618 617 612
620 208 202
622 620 15
624 623 618
626 16 14
628 627 624
630 18 14
632 631 628
634 20 14
636 635 632
638 22 14
640 639 636
642 24 14
644 643 640
646 26 14
648 647 644
650 28 14
652 651 648
654 30 14
656 655 652
658 58 14
660 659 656
662 62 14
664 663 660
666 227 38
668 666 16
670 669 664
672 233 227
674 672 16
676 675 670
678 230 224
680 678 17
682 681 676
684 18 16
686 685 682
688 20 16
690 689 686
692 22 16
694 693 690
696 24 16
698 697 694
700 26 16
702 701 698
704 28 16
706 705 702
708 30 16
710 709 706
712 58 16
714 713 710
716 62 16
718 717 714
720 249 40
722 720 18
724 723 718
726 255 249
728 726 18
730 729 724
732 252 246
734 732 19
736 735 730
738 20 18
740 739 736
742 22 18
744 743 740
746 24 18
748 747 744
750 26 18
752 751 748
754 28 18
756 755 752
758 30 18
760 759 756
762 58 18
764 763 760
766 62 18
768 767 764
770 271 42
772 770 20
774 773 768
776 277 271
778 776 20
780 779 774
782 274 268
784 782 21
786 785 780
788 22 20
790 789 786
792 24 20
794 793 790
796 26 20
798 797 794
800 28 20
802 801 798
804 30 20
806 805 802
808 58 20
810 809 806
812 62 20
814 813 810
816 293 44
818 816 22
820 819 814
822 299 293
824 822 22
826 825 820
828 296 290
830 828 23
832 831 826
834 24 22
836 835 832
838 26 22
840 839 836
842 28 22
844 843 840
846 30 22
848 847 844
850 58 22
852 851 848
854 62 22
856 855 852
858 315 46
860 858 24
862 861 856
864 321 315
866 864 24
868 867 862
870 318 312
872 870 25
874 873 868
876 26 24
878 877 874
880 28 24
882 881 878
884 30 24
886 885 882
888 58 24
890 889 886
892 62 24
894 893 890
896 337 48
898 896 26
900 899 894
902 343 337
904 902 26
906 905 900
908 340 334
910 908 27
912 911 906
914 28 26
916 915 912
918 30 26
920 919 916
922 58 26
924 923 920
926 62 26
928 927 924
930 359 50
932 930 28
934 933 928
936 365 359
938 936 28
940 939 934
942 362 356
944 942 29
946 945 940
948 30 28
950 949 946
952 58 28
954 953 950
956 62 28
958 957 954
960 381 52
962 960 30
964 963 958
966 387 381
968 966 30
970 969 964
972 384 378
974 972 31
976 975 970
978 58 30
980 979 976
982 62 30
984 983 980
986 403 54
988 986 58
990 989 984
992 409 403
994 992 58
996 995 990
998 406 400
1000 998 59
1002 1001 996
1004 62 58
1006 1005 1002
1008 425 56
1010 1008 62
1012 1011 1006
1014 431 425
1016 1014 62
1018 1017 1012
1020 428 422
1022 1020 63
1024 1023 1018
1026 457 444
1028 1026 9
1030 1029 1024
1032 10 8
1034 1033 1030
1036 454 8
1038 1037 1034
1040 479 466
1042 1040 11
1044 1043 1038
1046 476 10
1048 1047 1044
1050 466 444
1052 1051 1048
1054 103 74
1056 102 74
1058 1055 74
1060 82 74
1062 1060 1056
1064 1062 444
1066 1065 1052
1068 1060 1059
1070 1068 466
1072 1071 1066
1074 191 12
1076 1074 61
1078 1077 1072
1080 73 69
1082 1080 3
1084 1082 5
1086 1085 1074
1088 1087 1078
1090 211 14
1092 1090 61
1094 1093 1088
1096 73 68
1098 1096 3
1100 1098 5
1102 1100 1091
1104 1101 1090
1106 1105 1103
1108 1106 1094
1110 233 16
1112 1110 61
1114 1113 1108
1116 72 69
1118 1116 3
1120 1118 5
1122 1120 1111
1124 1121 1110
1126 1125 1123
1128 1126 1114
1130 255 18
1132 1130 61
1134 1133 1128
1136 72 68
1138 1136 3
1140 1138 5
1142 1140 1131
1144 1141 1130
1146 1145 1143
1148 1146 1134
1150 277 20
1152 1150 61
1154 1153 1148
1156 1080 2
1158 1156 5
1160 1158 1151
1162 1159 1150
1164 1163 1161
1166 1164 1154
1168 299 22
1170 1168 61
1172 1171 1166
1174 1096 2
1176 1174 5
1178 1176 1169
1180 1177 1168
1182 1181 1179
1184 1182 1172
1186 321 24
1188 1186 61
1190 1189 1184
1192 1116 2
1194 1192 5
1196 1194 1187
1198 1195 1186
1200 1199 1197
1202 1200 1190
1204 343 26
1206 1204 61
1208 1207 1202
1210 1136 2
1212 1210 5
1214 1212 1205
1216 1213 1204
1218 1217 1215
1220 1218 1208
1222 365 28
1224 1222 61
1226 1225 1220
1228 1082 4
1230 1228 1223
1232 1229 1222
1234 1233 1231
1236 1234 1226
1238 387 30
1240 1238 61
1242 1241 1236
1244 1098 4
1246 1244 1239
1248 1245 1238
1250 1249 1247
1252 1250 1242
1254 409 58
1256 1254 61
1258 1257 1252
1260 1118 4
1262 1260 1255
1264 1261 1254
1266 1265 1263
1268 1266 1258
1270 431 62
1272 1270 61
1274 1273 1268
1276 1138 4
1278 1276 1271
1280 1277 1270
1282 1281 1279
1284 1282 1274
1286 1091 1075
1288 1286 1111
1290 1288 1131
1292 1290 1151
1294 1292 1169
1296 1294 1187
1298 1296 1205
1300 1298 1223
1302 1300 1239
1304 1302 1255
1306 1304 1271
1308 1306 60
1310 1309 1284
1312 454 71
1314 1312 7
1316 1315 1310
1318 476 67
1320 1318 7
1322 1321 1316
1324 1319 1313
1326 1324 6
1328 1327 1322
1330 36 7
1332 1330 60
1334 1333 1328
1336 65 6
1338 1337 1334
1340 163 74
1342 162 74
1344 1341 74
1346 161 74
1348 160 74
1350 1347 74
1352 159 74
1354 158 74
1356 1353 74
1358 157 74
1360 156 74
1362 1359 74
1364 155 74
1366 154 74
1368 1365 74
1370 153 74
1372 152 74
1374 1371 74
1376 1357 1351
1378 1376 1345
1380 1379 1344
1382 1380 1377
1384 1356 1348
1386 1385 1377
1388 1377 1345
1390 1376 1342
1392 1391 1389
1394 1373 1367
1396 1394 1361
1398 1396 1356
1400 1398 1386
1402 1400 1392
1404 1403 1383
1406 1404 1338
1408 1407 546
1410 1056 447
1412 1410 466
1414 1059 444
1416 1414 469
1418 1410 469
1420 1059 447
1422 1420 469
1424 1416 1413
1426 1425 1413
1428 1417 1413
1430 1428 1418
1432 1431 1426
1434 1428 1419
1436 1434 1422
1438 1437 1432
1440 1423 1060
1442 1441 1423
1444 1443 1419
1446 1445 1419
1448 1447 1417
1450 1448 1413
1452 1450 1439
1454 1438 1060
1456 1455 1453
1458 141 74
1460 140 74
1462 1459 74
1464 143 74
1466 142 74
1468 1465 74
1470 145 74
1472 144 74
1474 1471 74
1476 147 74
1478 146 74
1480 1477 74
1482 148 74
1484 1467 1461
1486 1484 1473
1488 1486 1479
1490 1488 1483
1492 33 12
1494 32 13
1496 1495 1493
1498 1496 1490
1500 1467 1462
1502 1500 1473
1504 1502 1479
1506 1504 1483
1508 35 14
1510 34 15
1512 1511 1509
1514 1512 1506
1516 1468 1461
1518 1516 1473
1520 1518 1479
1522 1520 1483
1524 39 16
1526 38 17
1528 1527 1525
1530 1528 1522
1532 1468 1462
1534 1532 1473
1536 1534 1479
1538 1536 1483
1540 41 18
1542 40 19
1544 1543 1541
1546 1544 1538
1548 1484 1474
1550 1548 1479
1552 1550 1483
1554 43 20
1556 42 21
1558 1557 1555
1560 1558 1552
1562 1500 1474
1564 1562 1479
1566 1564 1483
1568 45 22
1570 44 23
1572 1571 1569
1574 1572 1566
1576 1516 1474
1578 1576 1479
1580 1578 1483
1582 47 24
1584 46 25
1586 1585 1583
1588 1586 1580
1590 1532 1474
1592 1590 1479
1594 1592 1483
1596 49 26
1598 48 27
1600 1599 1597
1602 1600 1594
1604 1486 1480
1606 1604 1483
1608 51 28
1610 50 29
1612 1611 1609
1614 1612 1606
1616 1502 1480
1618 1616 1483
1620 53 30
1622 52 31
1624 1623 1621
1626 1624 1618
1628 1518 1480
1630 1628 1483
1632 58 55
1634 59 54
1636 1635 1633
1638 1636 1630
1640 1534 1480
1642 1640 1483
1644 62 57
1646 63 56
1648 1647 1645
1650 1648 1642
1652 1548 1480
1654 1652 1483
1656 131 74
1658 130 74
1660 1657 74
1662 1661 1654
1664 89 74
1666 88 74
1668 1665 74
1670 70 9
1672 71 8
1674 1673 1671
1676 1674 1669
1678 66 11
1680 67 10
1682 1681 1679
1684 1682 1666
1686 1514 1499
1688 1687 1499
1690 1515 1499
1692 1690 1530
1694 1693 1688
1696 1690 1531
1698 1696 1546
1700 1699 1694
1702 1696 1547
1704 1702 1560
1706 1705 1700
1708 1702 1561
1710 1708 1574
1712 1711 1706
1714 1708 1575
1716 1714 1588
1718 1717 1712
1720 1714 1589
1722 1720 1602
1724 1723 1718
1726 1720 1603
1728 1726 1614
1730 1729 1724
1732 1726 1615
1734 1732 1626
1736 1735 1730
1738 1732 1627
1740 1738 1638
1742 1741 1736
1744 1738 1639
1746 1744 1650
1748 1747 1742
1750 1744 1651
1752 1750 1662
1754 1753 1748
1756 1750 1663
1758 1756 1676
1760 1759 1754
1762 1756 1677
1764 1762 1684
1766 1765 1760
1768 1685 1666
1770 1768 1677
1772 1771 1677
1774 1773 1663
1776 1774 1651
1778 1776 1639
1780 1778 1627
1782 1780 1615
1784 1782 1603
1786 1784 1589
1788 1786 1575
1790 1788 1561
1792 1790 1547
1794 1792 1531
1796 1794 1515
1798 1796 1499
1800 1798 1767
1802 1766 1666
1804 1803 1801
1806 1423 1056
1808 1806 1419
1810 1809 1419
1812 1811 1417
1814 1813 1417
1816 1815 1413
1818 1816 1439
1820 1438 1056
1822 1821 1819
1824 1661 526
1826 1824 497
1828 1658 494
1830 1828 1827
1832 1831 1827
1834 1829 1658
1836 1834 1827
1838 1837 1827
1840 1839 1833
1842 1832 1658
1844 1843 1841
1846 1663 1460
1848 1846 1651
1850 1848 1639
1852 1851 1639
1854 1853 1627
1856 1854 1615
1858 1857 1615
1860 1859 1603
1862 1860 1589
1864 1863 1589
1866 1865 1575
1868 1866 1561
1870 1869 1561
1872 1871 1547
1874 1872 1531
1876 1875 1531
1878 1877 1515
1880 1878 1499
1882 1881 1499
1884 1663 1466
1886 1884 1651
1888 1886 1639
1890 1889 1639
1892 1891 1627
1894 1893 1627
1896 1895 1615
1898 1896 1603
1900 1898 1589
1902 1901 1589
1904 1903 1575
1906 1905 1575
1908 1907 1561
1910 1908 1547
1912 1910 1531
1914 1913 1531
1916 1915 1515
1918 1917 1515
1920 1919 1499
1922 1663 1472
1924 1922 1651
1926 1925 1651
1928 1927 1639
1930 1928 1627
1932 1930 1615
1934 1932 1603
1936 1934 1589
1938 1937 1589
1940 1939 1575
1942 1941 1575
1944 1943 1561
1946 1945 1561
1948 1947 1547
1950 1949 1547
1952 1951 1531
1954 1952 1515
1956 1954 1499
1958 1663 1478
1960 1958 1651
1962 1961 1651
1964 1963 1639
1966 1965 1639
1968 1967 1627
1970 1969 1627
1972 1971 1615
1974 1973 1615
1976 1975 1603
1978 1977 1603
1980 1979 1589
1982 1980 1575
1984 1982 1561
1986 1984 1547
1988 1986 1531
1990 1988 1515
1992 1990 1499
1994 1663 1482
1996 1994 1651
1998 1996 1639
2000 1998 1627
2002 2000 1615
2004 2002 1603
2006 2004 1589
2008 2006 1575
2010 2008 1561
2012 2010 1547
2014 2012 1531
2016 2014 1515
2018 2016 1499
2020 1883 1755
2022 1754 1460
2024 2023 2021
2026 1920 1755
2028 1754 1466
2030 2029 2027
2032 1956 1755
2034 1754 1472
2036 2035 2033
2038 1992 1755
2040 1754 1478
2042 2041 2039
2044 2018 1755
2046 1754 1482
2048 2047 2045
2050 1765 1754
2052 1684 1375
2054 1685 1372
2056 2055 2053
2058 1676 1372
2060 2057 1677
2062 2061 2059
2064 2063 1663
2066 2064 1651
2068 2066 1639
2070 2068 1627
2072 2070 1615
2074 2072 1603
2076 2074 1589
2078 2076 1575
2080 2078 1561
2082 2080 1547
2084 2082 1531
2086 2084 1515
2088 2086 1499
2090 1372 1369
2092 1373 1366
2094 2093 2091
2096 2095 1684
2098 1685 1366
2100 2099 2097
2102 1676 1366
2104 2101 1677
2106 2105 2103
2108 2107 1663
2110 2108 1651
2112 2110 1639
2114 2112 1627
2116 2114 1615
2118 2116 1603
2120 2118 1589
2122 2120 1575
2124 2122 1561
2126 2124 1547
2128 2126 1531
2130 2128 1515
2132 2130 1499
2134 1372 1366
2136 2134 1363
2138 2135 1360
2140 2139 2137
2142 2141 1684
2144 1685 1360
2146 2145 2143
2148 1676 1360
2150 2147 1677
2152 2151 2149
2154 2153 1663
2156 2154 1651
2158 2156 1639
2160 2158 1627
2162 2160 1615
2164 2162 1603
2166 2164 1589
2168 2166 1575
2170 2168 1561
2172 2170 1547
2174 2172 1531
2176 2174 1515
2178 2176 1499
2180 2134 1360
2182 2180 1357
2184 2181 1354
2186 2185 2183
2188 2187 1684
2190 1685 1354
2192 2191 2189
2194 1676 1354
2196 2193 1677
2198 2197 2195
2200 2199 1663
2202 2200 1651
2204 2202 1639
2206 2204 1627
2208 2206 1615
2210 2208 1603
2212 2210 1589
2214 2212 1575
2216 2214 1561
2218 2216 1547
2220 2218 1531
2222 2220 1515
2224 2222 1499
2226 2180 1354
2228 2226 1351
2230 2227 1348
2232 2231 2229
2234 2233 1684
2236 1685 1348
2238 2237 2235
2240 1676 1348
2242 2239 1677
2244 2243 2241
2246 2245 1663
2248 2246 1651
2250 2248 1639
2252 2250 1627
2254 2252 1615
2256 2254 1603
2258 2256 1589
2260 2258 1575
2262 2260 1561
2264 2262 1547
2266 2264 1531
2268 2266 1515
2270 2268 1499
2272 2226 1348
2274 2272 1345
2276 2273 1342
2278 2277 2275
2280 2279 1684
2282 1685 1342
2284 2283 2281
2286 1676 1342
2288 2285 1677
2290 2289 2287
2292 2291 1663
2294 2292 1651
2296 2294 1639
2298 2296 1627
2300 2298 1615
2302 2300 1603
2304 2302 1589
2306 2304 1575
2308 2306 1561
2310 2308 1547
2312 2310 1531
2314 2312 1515
2316 2314 1499
2318 2088 2051
2320 2050 1372
2322 2321 2319
2324 2132 2051
2326 2050 1366
2328 2327 2325
2330 2178 2051
2332 2050 1360
2334 2333 2331
2336 2224 2051
2338 2050 1354
2340 2339 2337
2342 2270 2051
2344 2050 1348
2346 2345 2343
2348 2316 2051
2350 2050 1342
2352 2351 2349
i0 controllable_SLC2
i1 controllable_SLC3
i2 controllable_DEQ
i3 controllable_BtoR_REQ0
i4 controllable_BtoR_REQ1
i5 controllable_BtoS_ACK0
i6 controllable_BtoS_ACK1
i7 controllable_BtoS_ACK2
i8 controllable_BtoS_ACK3
i9 controllable_BtoS_ACK4
i10 controllable_BtoS_ACK5
i11 controllable_BtoS_ACK6
i12 controllable_BtoS_ACK7
i13 controllable_BtoS_ACK8
i14 controllable_BtoS_ACK9
i15 i_StoB_REQ0
i16 i_StoB_REQ1
i17 i_FULL
i18 i_StoB_REQ2
i19 i_StoB_REQ3
i20 i_StoB_REQ4
i21 i_StoB_REQ5
i22 i_StoB_REQ6
i23 i_StoB_REQ7
i24 i_StoB_REQ8
i25 i_StoB_REQ9
i26 i_StoB_REQ10
i27 i_StoB_REQ11
i28 controllable_BtoS_ACK10
i29 controllable_ENQ
i30 controllable_BtoS_ACK11
i31 i_nEMPTY
i32 i_RtoB_ACK1
i33 controllable_SLC0
i34 i_RtoB_ACK0
i35 controllable_SLC1
l0 n75
l1 reg_controllable_BtoS_ACK9_out
l2 reg_controllable_BtoR_REQ1_out
l3 reg_i_RtoB_ACK1_out
l4 reg_stateG7_0_out
l5 reg_i_StoB_REQ11_out
l6 reg_i_StoB_REQ9_out
l7 next_env_fair_out
l8 reg_controllable_BtoS_ACK0_out
l9 reg_i_StoB_REQ10_out
l10 reg_i_StoB_REQ8_out
l11 reg_controllable_BtoS_ACK10_out
l12 reg_controllable_BtoS_ACK1_out
l13 reg_i_nEMPTY_out
l14 reg_nstateG7_1_out
l15 reg_i_StoB_REQ7_out
l16 reg_controllable_BtoS_ACK11_out
l17 reg_controllable_BtoS_ACK2_out
l18 reg_i_StoB_REQ6_out
l19 reg_controllable_BtoS_ACK3_out
l20 reg_controllable_SLC0_out
l21 reg_i_StoB_REQ5_out
l22 reg_controllable_BtoS_ACK4_out
l23 reg_controllable_SLC1_out
l24 reg_controllable_ENQ_out
l25 reg_i_StoB_REQ4_out
l26 reg_controllable_BtoS_ACK5_out
l27 reg_controllable_SLC2_out
l28 reg_stateG12_out
l29 reg_i_FULL_out
l30 reg_i_StoB_REQ3_out
l31 reg_controllable_BtoS_ACK6_out
l32 reg_controllable_SLC3_out
l33 next_sys_fair<0>_out
l34 next_sys_fair<1>_out
l35 next_sys_fair<2>_out
l36 next_sys_fair<3>_out
l37 next_sys_fair<4>_out
l38 reg_controllable_DEQ_out
l39 fair_cnt<0>_out
l40 fair_cnt<1>_out
l41 fair_cnt<2>_out
l42 fair_cnt<3>_out
l43 fair_cnt<4>_out
l44 fair_cnt<5>_out
l45 reg_i_StoB_REQ2_out
l46 reg_controllable_BtoS_ACK7_out
l47 reg_i_StoB_REQ1_out
l48 env_safe_err_happened_out
l49 reg_controllable_BtoS_ACK8_out
l50 reg_controllable_BtoR_REQ0_out
l51 reg_i_StoB_REQ0_out
l52 reg_i_RtoB_ACK0_out
o0 o_err
c
genbuf_12_new_40
This file was written by ABC on Tue May  5 16:58:11 2015
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv genbuf12c40.v   ---gives--> genbuf12c40.mv
> abc -c "read_blif_mv genbuf12c40.mv; write_aiger -s genbuf12c40n.aig"   ---gives--> genbuf12c40n.aig
> aigtoaig genbuf12c40n.aig genbuf12c40n.aag   ---gives--> genbuf12c40n.aag (this file)
Content of genbuf12c40.v:
module genbuf_12_new_40(
        o_err,
        i_clk,
        i_StoB_REQ0,
        controllable_BtoS_ACK0,
        i_StoB_REQ1,
        controllable_BtoS_ACK1,
        i_StoB_REQ2,
        controllable_BtoS_ACK2,
        i_StoB_REQ3,
        controllable_BtoS_ACK3,
        i_StoB_REQ4,
        controllable_BtoS_ACK4,
        i_StoB_REQ5,
        controllable_BtoS_ACK5,
        i_StoB_REQ6,
        controllable_BtoS_ACK6,
        i_StoB_REQ7,
        controllable_BtoS_ACK7,
        i_StoB_REQ8,
        controllable_BtoS_ACK8,
        i_StoB_REQ9,
        controllable_BtoS_ACK9,
        i_StoB_REQ10,
        controllable_BtoS_ACK10,
        i_StoB_REQ11,
        controllable_BtoS_ACK11,
        i_RtoB_ACK0,
        controllable_BtoR_REQ0,
        i_RtoB_ACK1,
        controllable_BtoR_REQ1,
        i_FULL,
        i_nEMPTY,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC0,
        controllable_SLC1,
        controllable_SLC2,
        controllable_SLC3);

input i_clk;
input i_StoB_REQ0;
input controllable_BtoS_ACK0;
input i_StoB_REQ1;
input controllable_BtoS_ACK1;
input i_StoB_REQ2;
input controllable_BtoS_ACK2;
input i_StoB_REQ3;
input controllable_BtoS_ACK3;
input i_StoB_REQ4;
input controllable_BtoS_ACK4;
input i_StoB_REQ5;
input controllable_BtoS_ACK5;
input i_StoB_REQ6;
input controllable_BtoS_ACK6;
input i_StoB_REQ7;
input controllable_BtoS_ACK7;
input i_StoB_REQ8;
input controllable_BtoS_ACK8;
input i_StoB_REQ9;
input controllable_BtoS_ACK9;
input i_StoB_REQ10;
input controllable_BtoS_ACK10;
input i_StoB_REQ11;
input controllable_BtoS_ACK11;
input i_RtoB_ACK0;
input controllable_BtoR_REQ0;
input i_RtoB_ACK1;
input controllable_BtoR_REQ1;
input i_FULL;
input i_nEMPTY;
input controllable_ENQ;
input controllable_DEQ;
input controllable_SLC0;
input controllable_SLC1;
input controllable_SLC2;
input controllable_SLC3;
output o_err;

reg reg_i_StoB_REQ0;
reg reg_controllable_BtoS_ACK0;
reg reg_i_StoB_REQ1;
reg reg_controllable_BtoS_ACK1;
reg reg_i_StoB_REQ2;
reg reg_controllable_BtoS_ACK2;
reg reg_i_StoB_REQ3;
reg reg_controllable_BtoS_ACK3;
reg reg_i_StoB_REQ4;
reg reg_controllable_BtoS_ACK4;
reg reg_i_StoB_REQ5;
reg reg_controllable_BtoS_ACK5;
reg reg_i_StoB_REQ6;
reg reg_controllable_BtoS_ACK6;
reg reg_i_StoB_REQ7;
reg reg_controllable_BtoS_ACK7;
reg reg_i_StoB_REQ8;
reg reg_controllable_BtoS_ACK8;
reg reg_i_StoB_REQ9;
reg reg_controllable_BtoS_ACK9;
reg reg_i_StoB_REQ10;
reg reg_controllable_BtoS_ACK10;
reg reg_i_StoB_REQ11;
reg reg_controllable_BtoS_ACK11;
reg reg_i_RtoB_ACK0;
reg reg_controllable_BtoR_REQ0;
reg reg_i_RtoB_ACK1;
reg reg_controllable_BtoR_REQ1;
reg reg_i_FULL;
reg reg_i_nEMPTY;
reg reg_controllable_ENQ;
reg reg_controllable_DEQ;
reg reg_controllable_SLC0;
reg reg_controllable_SLC1;
reg reg_controllable_SLC2;
reg reg_controllable_SLC3;
reg reg_stateG7_0;
reg reg_nstateG7_1;
reg reg_stateG12;
reg env_safe_err_happened;
reg next_env_fair;
reg [5:0] fair_cnt;
reg [4:0] next_sys_fair;

wire env_safe_err0;
wire env_safe_err1;
wire env_safe_err2;
wire env_safe_err3;
wire env_safe_err4;
wire env_safe_err5;
wire env_safe_err6;
wire env_safe_err7;
wire env_safe_err8;
wire env_safe_err9;
wire env_safe_err10;
wire env_safe_err11;
wire env_safe_err12;
wire env_safe_err13;
wire env_safe_err14;
wire env_safe_err15;
wire env_safe_err16;
wire env_safe_err17;
wire env_safe_err18;
wire env_safe_err19;
wire env_safe_err20;
wire env_safe_err21;
wire env_safe_err22;
wire env_safe_err23;
wire env_safe_err24;
wire env_safe_err25;
wire env_safe_err26;
wire env_safe_err27;
wire env_safe_err28;
wire env_safe_err29;
wire env_safe_err30;
wire env_safe_err;

wire sys_safe_err0;
wire sys_safe_err1;
wire sys_safe_err2;
wire sys_safe_err3;
wire sys_safe_err4;
wire sys_safe_err5;
wire sys_safe_err6;
wire sys_safe_err7;
wire sys_safe_err8;
wire sys_safe_err9;
wire sys_safe_err10;
wire sys_safe_err11;
wire sys_safe_err12;
wire sys_safe_err13;
wire sys_safe_err14;
wire sys_safe_err15;
wire sys_safe_err16;
wire sys_safe_err17;
wire sys_safe_err18;
wire sys_safe_err19;
wire sys_safe_err20;
wire sys_safe_err21;
wire sys_safe_err22;
wire sys_safe_err23;
wire sys_safe_err24;
wire sys_safe_err25;
wire sys_safe_err26;
wire sys_safe_err27;
wire sys_safe_err28;
wire sys_safe_err29;
wire sys_safe_err30;
wire sys_safe_err31;
wire sys_safe_err32;
wire sys_safe_err33;
wire sys_safe_err34;
wire sys_safe_err35;
wire sys_safe_err36;
wire sys_safe_err37;
wire sys_safe_err38;
wire sys_safe_err39;
wire sys_safe_err40;
wire sys_safe_err41;
wire sys_safe_err42;
wire sys_safe_err43;
wire sys_safe_err44;
wire sys_safe_err45;
wire sys_safe_err46;
wire sys_safe_err47;
wire sys_safe_err48;
wire sys_safe_err49;
wire sys_safe_err50;
wire sys_safe_err51;
wire sys_safe_err52;
wire sys_safe_err53;
wire sys_safe_err54;
wire sys_safe_err55;
wire sys_safe_err56;
wire sys_safe_err57;
wire sys_safe_err58;
wire sys_safe_err59;
wire sys_safe_err60;
wire sys_safe_err61;
wire sys_safe_err62;
wire sys_safe_err63;
wire sys_safe_err64;
wire sys_safe_err65;
wire sys_safe_err66;
wire sys_safe_err67;
wire sys_safe_err68;
wire sys_safe_err69;
wire sys_safe_err70;
wire sys_safe_err71;
wire sys_safe_err72;
wire sys_safe_err73;
wire sys_safe_err74;
wire sys_safe_err75;
wire sys_safe_err76;
wire sys_safe_err77;
wire sys_safe_err78;
wire sys_safe_err79;
wire sys_safe_err80;
wire sys_safe_err81;
wire sys_safe_err82;
wire sys_safe_err83;
wire sys_safe_err84;
wire sys_safe_err85;
wire sys_safe_err86;
wire sys_safe_err87;
wire sys_safe_err88;
wire sys_safe_err89;
wire sys_safe_err90;
wire sys_safe_err91;
wire sys_safe_err92;
wire sys_safe_err93;
wire sys_safe_err94;
wire sys_safe_err95;
wire sys_safe_err96;
wire sys_safe_err97;
wire sys_safe_err98;
wire sys_safe_err99;
wire sys_safe_err100;
wire sys_safe_err101;
wire sys_safe_err102;
wire sys_safe_err103;
wire sys_safe_err104;
wire sys_safe_err105;
wire sys_safe_err106;
wire sys_safe_err107;
wire sys_safe_err108;
wire sys_safe_err109;
wire sys_safe_err110;
wire sys_safe_err111;
wire sys_safe_err112;
wire sys_safe_err113;
wire sys_safe_err114;
wire sys_safe_err115;
wire sys_safe_err116;
wire sys_safe_err117;
wire sys_safe_err118;
wire sys_safe_err119;
wire sys_safe_err120;
wire sys_safe_err121;
wire sys_safe_err122;
wire sys_safe_err123;
wire sys_safe_err124;
wire sys_safe_err125;
wire sys_safe_err126;
wire sys_safe_err127;
wire sys_safe_err128;
wire sys_safe_err129;
wire sys_safe_err130;
wire sys_safe_err131;
wire sys_safe_err132;
wire sys_safe_err133;
wire sys_safe_err134;
wire sys_safe_err135;
wire sys_safe_err136;
wire sys_safe_err137;
wire sys_safe_err138;
wire sys_safe_err139;
wire sys_safe_err;

wire env_fair0;
wire env_fair1;

wire sys_fair0;
wire sys_fair1;
wire sys_fair2;
wire sys_fair3;
wire sys_fair4;
wire sys_fair5;
wire sys_fair6;
wire sys_fair7;
wire sys_fair8;
wire sys_fair9;
wire sys_fair10;
wire sys_fair11;
wire sys_fair12;
wire fair_err;
wire o_err;

// =============================================================
//                        ENV_TRANSITION:
// =============================================================
// G((StoB_REQ0=1 * BtoS_ACK0=0) -> X(StoB_REQ0=1));	#A1
assign env_safe_err0 = ~((~(reg_i_StoB_REQ0 & ~reg_controllable_BtoS_ACK0)) | i_StoB_REQ0);

// G(BtoS_ACK0=1 -> X(StoB_REQ0=0));	#A1
assign env_safe_err1 = ~((~(reg_controllable_BtoS_ACK0)) | ~i_StoB_REQ0);

// G((StoB_REQ1=1 * BtoS_ACK1=0) -> X(StoB_REQ1=1));	#A1
assign env_safe_err2 = ~((~(reg_i_StoB_REQ1 & ~reg_controllable_BtoS_ACK1)) | i_StoB_REQ1);

// G(BtoS_ACK1=1 -> X(StoB_REQ1=0));	#A1
assign env_safe_err3 = ~((~(reg_controllable_BtoS_ACK1)) | ~i_StoB_REQ1);

// G((StoB_REQ2=1 * BtoS_ACK2=0) -> X(StoB_REQ2=1));	#A1
assign env_safe_err4 = ~((~(reg_i_StoB_REQ2 & ~reg_controllable_BtoS_ACK2)) | i_StoB_REQ2);

// G(BtoS_ACK2=1 -> X(StoB_REQ2=0));	#A1
assign env_safe_err5 = ~((~(reg_controllable_BtoS_ACK2)) | ~i_StoB_REQ2);

// G((StoB_REQ3=1 * BtoS_ACK3=0) -> X(StoB_REQ3=1));	#A1
assign env_safe_err6 = ~((~(reg_i_StoB_REQ3 & ~reg_controllable_BtoS_ACK3)) | i_StoB_REQ3);

// G(BtoS_ACK3=1 -> X(StoB_REQ3=0));	#A1
assign env_safe_err7 = ~((~(reg_controllable_BtoS_ACK3)) | ~i_StoB_REQ3);

// G((StoB_REQ4=1 * BtoS_ACK4=0) -> X(StoB_REQ4=1));	#A1
assign env_safe_err8 = ~((~(reg_i_StoB_REQ4 & ~reg_controllable_BtoS_ACK4)) | i_StoB_REQ4);

// G(BtoS_ACK4=1 -> X(StoB_REQ4=0));	#A1
assign env_safe_err9 = ~((~(reg_controllable_BtoS_ACK4)) | ~i_StoB_REQ4);

// G((StoB_REQ5=1 * BtoS_ACK5=0) -> X(StoB_REQ5=1));	#A1
assign env_safe_err10 = ~((~(reg_i_StoB_REQ5 & ~reg_controllable_BtoS_ACK5)) | i_StoB_REQ5);

// G(BtoS_ACK5=1 -> X(StoB_REQ5=0));	#A1
assign env_safe_err11 = ~((~(reg_controllable_BtoS_ACK5)) | ~i_StoB_REQ5);

// G((StoB_REQ6=1 * BtoS_ACK6=0) -> X(StoB_REQ6=1));	#A1
assign env_safe_err12 = ~((~(reg_i_StoB_REQ6 & ~reg_controllable_BtoS_ACK6)) | i_StoB_REQ6);

// G(BtoS_ACK6=1 -> X(StoB_REQ6=0));	#A1
assign env_safe_err13 = ~((~(reg_controllable_BtoS_ACK6)) | ~i_StoB_REQ6);

// G((StoB_REQ7=1 * BtoS_ACK7=0) -> X(StoB_REQ7=1));	#A1
assign env_safe_err14 = ~((~(reg_i_StoB_REQ7 & ~reg_controllable_BtoS_ACK7)) | i_StoB_REQ7);

// G(BtoS_ACK7=1 -> X(StoB_REQ7=0));	#A1
assign env_safe_err15 = ~((~(reg_controllable_BtoS_ACK7)) | ~i_StoB_REQ7);

// G((StoB_REQ8=1 * BtoS_ACK8=0) -> X(StoB_REQ8=1));	#A1
assign env_safe_err16 = ~((~(reg_i_StoB_REQ8 & ~reg_controllable_BtoS_ACK8)) | i_StoB_REQ8);

// G(BtoS_ACK8=1 -> X(StoB_REQ8=0));	#A1
assign env_safe_err17 = ~((~(reg_controllable_BtoS_ACK8)) | ~i_StoB_REQ8);

// G((StoB_REQ9=1 * BtoS_ACK9=0) -> X(StoB_REQ9=1));	#A1
assign env_safe_err18 = ~((~(reg_i_StoB_REQ9 & ~reg_controllable_BtoS_ACK9)) | i_StoB_REQ9);

// G(BtoS_ACK9=1 -> X(StoB_REQ9=0));	#A1
assign env_safe_err19 = ~((~(reg_controllable_BtoS_ACK9)) | ~i_StoB_REQ9);

// G((StoB_REQ10=1 * BtoS_ACK10=0) -> X(StoB_REQ10=1));	#A1
assign env_safe_err20 = ~((~(reg_i_StoB_REQ10 & ~reg_controllable_BtoS_ACK10)) | i_StoB_REQ10);

// G(BtoS_ACK10=1 -> X(StoB_REQ10=0));	#A1
assign env_safe_err21 = ~((~(reg_controllable_BtoS_ACK10)) | ~i_StoB_REQ10);

// G((StoB_REQ11=1 * BtoS_ACK11=0) -> X(StoB_REQ11=1));	#A1
assign env_safe_err22 = ~((~(reg_i_StoB_REQ11 & ~reg_controllable_BtoS_ACK11)) | i_StoB_REQ11);

// G(BtoS_ACK11=1 -> X(StoB_REQ11=0));	#A1
assign env_safe_err23 = ~((~(reg_controllable_BtoS_ACK11)) | ~i_StoB_REQ11);

// G(BtoR_REQ0=0 -> X(RtoB_ACK0=0));	#A3
assign env_safe_err24 = ~(reg_controllable_BtoR_REQ0 | ~i_RtoB_ACK0);

// G((BtoR_REQ0=1 * RtoB_ACK0=1) -> X(RtoB_ACK0=1));	#A4
assign env_safe_err25 = ~((~(reg_controllable_BtoR_REQ0 & reg_i_RtoB_ACK0)) | i_RtoB_ACK0);

// G(BtoR_REQ1=0 -> X(RtoB_ACK1=0));	#A3
assign env_safe_err26 = ~(reg_controllable_BtoR_REQ1 | ~i_RtoB_ACK1);

// G((BtoR_REQ1=1 * RtoB_ACK1=1) -> X(RtoB_ACK1=1));	#A4
assign env_safe_err27 = ~((~(reg_controllable_BtoR_REQ1 & reg_i_RtoB_ACK1)) | i_RtoB_ACK1);

// G((ENQ=1 * DEQ=0) -> X(EMPTY=0));	#A4
assign env_safe_err28 = ~(~(reg_controllable_ENQ & ~reg_controllable_DEQ) | i_nEMPTY);

// G((DEQ=1 * ENQ=0) -> X(FULL=0));	#A4
assign env_safe_err29 = ~(~(reg_controllable_DEQ & ~reg_controllable_ENQ) | ~i_FULL);

// G((ENQ=1 <-> DEQ=1) -> ((FULL=1 <-> X(FULL=1)) *
//                         (EMPTY=1 <-> X(EMPTY=1))));	#A4
assign env_safe_err30 = ~(~(reg_controllable_ENQ ^~ reg_controllable_DEQ) | ((reg_i_FULL ^~ i_FULL) &  (reg_i_nEMPTY ^~ i_nEMPTY)) );

// collecting together the safety error bits:
assign env_safe_err = env_safe_err0 |
                      env_safe_err1 |
                      env_safe_err2 |
                      env_safe_err3 |
                      env_safe_err4 |
                      env_safe_err5 |
                      env_safe_err6 |
                      env_safe_err7 |
                      env_safe_err8 |
                      env_safe_err9 |
                      env_safe_err10 |
                      env_safe_err11 |
                      env_safe_err12 |
                      env_safe_err13 |
                      env_safe_err14 |
                      env_safe_err15 |
                      env_safe_err16 |
                      env_safe_err17 |
                      env_safe_err18 |
                      env_safe_err19 |
                      env_safe_err20 |
                      env_safe_err21 |
                      env_safe_err22 |
                      env_safe_err23 |
                      env_safe_err24 |
                      env_safe_err25 |
                      env_safe_err26 |
                      env_safe_err27 |
                      env_safe_err28 |
                      env_safe_err29 |
                      env_safe_err30;

// =============================================================
//                        SYS_TRANSITION:
// =============================================================
// G((StoB_REQ0=0 * X(StoB_REQ0=1)) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err0 = ~((~(~reg_i_StoB_REQ0 & i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=0 * StoB_REQ0=0) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err1 = ~((~(~reg_controllable_BtoS_ACK0 & ~reg_i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=1 * StoB_REQ0=1) -> X(BtoS_ACK0=1));	#G4
assign sys_safe_err2 = ~((~(reg_controllable_BtoS_ACK0 & reg_i_StoB_REQ0 )) | controllable_BtoS_ACK0);

// G((BtoS_ACK0=0) + (BtoS_ACK1=0));	#G5
assign sys_safe_err3 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK1);

// G((BtoS_ACK0=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err4 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK0=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err5 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK0=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err6 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK0=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err7 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK0=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err8 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK0=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err9 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK0=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err10 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK0=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err11 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK0=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err12 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK0=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err13 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK11);

// G((StoB_REQ1=0 * X(StoB_REQ1=1)) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err14 = ~((~(~reg_i_StoB_REQ1 & i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=0 * StoB_REQ1=0) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err15 = ~((~(~reg_controllable_BtoS_ACK1 & ~reg_i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=1 * StoB_REQ1=1) -> X(BtoS_ACK1=1));	#G4
assign sys_safe_err16 = ~((~(reg_controllable_BtoS_ACK1 & reg_i_StoB_REQ1 )) | controllable_BtoS_ACK1);

// G((BtoS_ACK1=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err17 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK1=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err18 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK1=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err19 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK1=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err20 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK1=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err21 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK1=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err22 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK1=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err23 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK1=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err24 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK1=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err25 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK1=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err26 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK11);

// G((StoB_REQ2=0 * X(StoB_REQ2=1)) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err27 = ~((~(~reg_i_StoB_REQ2 & i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=0 * StoB_REQ2=0) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err28 = ~((~(~reg_controllable_BtoS_ACK2 & ~reg_i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=1 * StoB_REQ2=1) -> X(BtoS_ACK2=1));	#G4
assign sys_safe_err29 = ~((~(reg_controllable_BtoS_ACK2 & reg_i_StoB_REQ2 )) | controllable_BtoS_ACK2);

// G((BtoS_ACK2=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err30 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK2=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err31 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK2=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err32 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK2=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err33 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK2=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err34 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK2=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err35 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK2=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err36 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK2=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err37 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK2=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err38 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK11);

// G((StoB_REQ3=0 * X(StoB_REQ3=1)) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err39 = ~((~(~reg_i_StoB_REQ3 & i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=0 * StoB_REQ3=0) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err40 = ~((~(~reg_controllable_BtoS_ACK3 & ~reg_i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=1 * StoB_REQ3=1) -> X(BtoS_ACK3=1));	#G4
assign sys_safe_err41 = ~((~(reg_controllable_BtoS_ACK3 & reg_i_StoB_REQ3 )) | controllable_BtoS_ACK3);

// G((BtoS_ACK3=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err42 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK3=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err43 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK3=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err44 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK3=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err45 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK3=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err46 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK3=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err47 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK3=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err48 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK3=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err49 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK11);

// G((StoB_REQ4=0 * X(StoB_REQ4=1)) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err50 = ~((~(~reg_i_StoB_REQ4 & i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=0 * StoB_REQ4=0) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err51 = ~((~(~reg_controllable_BtoS_ACK4 & ~reg_i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=1 * StoB_REQ4=1) -> X(BtoS_ACK4=1));	#G4
assign sys_safe_err52 = ~((~(reg_controllable_BtoS_ACK4 & reg_i_StoB_REQ4 )) | controllable_BtoS_ACK4);

// G((BtoS_ACK4=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err53 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK4=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err54 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK4=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err55 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK4=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err56 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK4=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err57 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK4=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err58 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK4=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err59 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK11);

// G((StoB_REQ5=0 * X(StoB_REQ5=1)) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err60 = ~((~(~reg_i_StoB_REQ5 & i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=0 * StoB_REQ5=0) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err61 = ~((~(~reg_controllable_BtoS_ACK5 & ~reg_i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=1 * StoB_REQ5=1) -> X(BtoS_ACK5=1));	#G4
assign sys_safe_err62 = ~((~(reg_controllable_BtoS_ACK5 & reg_i_StoB_REQ5 )) | controllable_BtoS_ACK5);

// G((BtoS_ACK5=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err63 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK5=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err64 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK5=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err65 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK5=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err66 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK5=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err67 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK5=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err68 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK11);

// G((StoB_REQ6=0 * X(StoB_REQ6=1)) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err69 = ~((~(~reg_i_StoB_REQ6 & i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=0 * StoB_REQ6=0) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err70 = ~((~(~reg_controllable_BtoS_ACK6 & ~reg_i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=1 * StoB_REQ6=1) -> X(BtoS_ACK6=1));	#G4
assign sys_safe_err71 = ~((~(reg_controllable_BtoS_ACK6 & reg_i_StoB_REQ6 )) | controllable_BtoS_ACK6);

// G((BtoS_ACK6=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err72 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK6=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err73 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK6=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err74 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK6=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err75 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK6=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err76 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK11);

// G((StoB_REQ7=0 * X(StoB_REQ7=1)) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err77 = ~((~(~reg_i_StoB_REQ7 & i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=0 * StoB_REQ7=0) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err78 = ~((~(~reg_controllable_BtoS_ACK7 & ~reg_i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=1 * StoB_REQ7=1) -> X(BtoS_ACK7=1));	#G4
assign sys_safe_err79 = ~((~(reg_controllable_BtoS_ACK7 & reg_i_StoB_REQ7 )) | controllable_BtoS_ACK7);

// G((BtoS_ACK7=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err80 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK7=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err81 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK7=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err82 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK7=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err83 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK11);

// G((StoB_REQ8=0 * X(StoB_REQ8=1)) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err84 = ~((~(~reg_i_StoB_REQ8 & i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=0 * StoB_REQ8=0) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err85 = ~((~(~reg_controllable_BtoS_ACK8 & ~reg_i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=1 * StoB_REQ8=1) -> X(BtoS_ACK8=1));	#G4
assign sys_safe_err86 = ~((~(reg_controllable_BtoS_ACK8 & reg_i_StoB_REQ8 )) | controllable_BtoS_ACK8);

// G((BtoS_ACK8=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err87 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK8=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err88 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK8=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err89 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK11);

// G((StoB_REQ9=0 * X(StoB_REQ9=1)) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err90 = ~((~(~reg_i_StoB_REQ9 & i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=0 * StoB_REQ9=0) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err91 = ~((~(~reg_controllable_BtoS_ACK9 & ~reg_i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=1 * StoB_REQ9=1) -> X(BtoS_ACK9=1));	#G4
assign sys_safe_err92 = ~((~(reg_controllable_BtoS_ACK9 & reg_i_StoB_REQ9 )) | controllable_BtoS_ACK9);

// G((BtoS_ACK9=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err93 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK9=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err94 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK11);

// G((StoB_REQ10=0 * X(StoB_REQ10=1)) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err95 = ~((~(~reg_i_StoB_REQ10 & i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=0 * StoB_REQ10=0) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err96 = ~((~(~reg_controllable_BtoS_ACK10 & ~reg_i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=1 * StoB_REQ10=1) -> X(BtoS_ACK10=1));	#G4
assign sys_safe_err97 = ~((~(reg_controllable_BtoS_ACK10 & reg_i_StoB_REQ10 )) | controllable_BtoS_ACK10);

// G((BtoS_ACK10=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err98 = ~(~controllable_BtoS_ACK10 | ~controllable_BtoS_ACK11);

// G((StoB_REQ11=0 * X(StoB_REQ11=1)) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err99 = ~((~(~reg_i_StoB_REQ11 & i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=0 * StoB_REQ11=0) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err100 = ~((~(~reg_controllable_BtoS_ACK11 & ~reg_i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=1 * StoB_REQ11=1) -> X(BtoS_ACK11=1));	#G4
assign sys_safe_err101 = ~((~(reg_controllable_BtoS_ACK11 & reg_i_StoB_REQ11 )) | controllable_BtoS_ACK11);

// G((BtoR_REQ0=1 * RtoB_ACK0=0) -> X(BtoR_REQ0=1));	#G6
assign sys_safe_err102 = ~((~(reg_controllable_BtoR_REQ0 & ~reg_i_RtoB_ACK0)) | controllable_BtoR_REQ0);

// G((BtoR_REQ0=0) + (BtoR_REQ1=0));	#G7
assign sys_safe_err103 = ~(~controllable_BtoR_REQ0 | ~controllable_BtoR_REQ1);

// G(RtoB_ACK0=1 -> X(BtoR_REQ0=0));	#G8
assign sys_safe_err104 = ~(~reg_i_RtoB_ACK0 | ~controllable_BtoR_REQ0);

// G((BtoR_REQ1=1 * RtoB_ACK1=0) -> X(BtoR_REQ1=1));	#G6
assign sys_safe_err105 = ~((~(reg_controllable_BtoR_REQ1 & ~reg_i_RtoB_ACK1)) | controllable_BtoR_REQ1);

// G(RtoB_ACK1=1 -> X(BtoR_REQ1=0));	#G8
assign sys_safe_err106 = ~(~reg_i_RtoB_ACK1 | ~controllable_BtoR_REQ1);

// G((BtoR_REQ0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err107 = reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1;

// G((stateG7_1=0 * stateG7_0=1 * BtoR_REQ0=1) -> FALSE);	#G7
assign sys_safe_err108 = reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ0;

// G((stateG7_1=1 * stateG7_0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err109 = ~reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ1;

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1)) -> X(ENQ=1));	#G9
assign sys_safe_err110 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | controllable_ENQ);

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1))  -> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err111 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) -> X(ENQ=1));	#G9
assign sys_safe_err112 = ~(~((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) | controllable_ENQ);

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err113 = ~(((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) -> X(ENQ=1));	#G9
assign sys_safe_err114 = ~(~((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) | controllable_ENQ);

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err115 = ~(((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) -> X(ENQ=1));	#G9
assign sys_safe_err116 = ~(~((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) | controllable_ENQ);

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err117 = ~(((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) -> X(ENQ=1));	#G9
assign sys_safe_err118 = ~(~((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) | controllable_ENQ);

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err119 = ~(((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) -> X(ENQ=1));	#G9
assign sys_safe_err120 = ~(~((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) | controllable_ENQ);

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err121 = ~(((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) ^~ (controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) -> X(ENQ=1));	#G9
assign sys_safe_err122 = ~(~((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) | controllable_ENQ);

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err123 = ~(((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) ^~ (~controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) -> X(ENQ=1));	#G9
assign sys_safe_err124 = ~(~((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) | controllable_ENQ);

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err125 = ~(((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) ^~ (controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) -> X(ENQ=1));	#G9
assign sys_safe_err126 = ~(~((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) | controllable_ENQ);

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err127 = ~(((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) -> X(ENQ=1));	#G9
assign sys_safe_err128 = ~(~((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) | controllable_ENQ);

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err129 = ~(((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) -> X(ENQ=1));	#G9
assign sys_safe_err130 = ~(~((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) | controllable_ENQ);

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err131 = ~(((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) -> X(ENQ=1));	#G9
assign sys_safe_err132 = ~(~((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) | controllable_ENQ);

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err133 = ~(((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G(((BtoS_ACK0=1 + X(BtoS_ACK0=0)) * (BtoS_ACK1=1 + X(BtoS_ACK1=0)) * (BtoS_ACK2=1 + X(BtoS_ACK2=0)) * (BtoS_ACK3=1 + X(BtoS_ACK3=0)) * (BtoS_ACK4=1 + X(BtoS_ACK4=0)) * (BtoS_ACK5=1 + X(BtoS_ACK5=0)) * (BtoS_ACK6=1 + X(BtoS_ACK6=0)) * (BtoS_ACK7=1 + X(BtoS_ACK7=0)) * (BtoS_ACK8=1 + X(BtoS_ACK8=0)) * (BtoS_ACK9=1 + X(BtoS_ACK9=0)) * (BtoS_ACK10=1 + X(BtoS_ACK10=0)) * (BtoS_ACK11=1 + X(BtoS_ACK11=0))) -> X(ENQ=0));	#G9
assign sys_safe_err134 = ~(~((reg_controllable_BtoS_ACK0 | ~controllable_BtoS_ACK0) & (reg_controllable_BtoS_ACK1 | ~controllable_BtoS_ACK1) & (reg_controllable_BtoS_ACK2 | ~controllable_BtoS_ACK2) & (reg_controllable_BtoS_ACK3 | ~controllable_BtoS_ACK3) & (reg_controllable_BtoS_ACK4 | ~controllable_BtoS_ACK4) & (reg_controllable_BtoS_ACK5 | ~controllable_BtoS_ACK5) & (reg_controllable_BtoS_ACK6 | ~controllable_BtoS_ACK6) & (reg_controllable_BtoS_ACK7 | ~controllable_BtoS_ACK7) & (reg_controllable_BtoS_ACK8 | ~controllable_BtoS_ACK8) & (reg_controllable_BtoS_ACK9 | ~controllable_BtoS_ACK9) & (reg_controllable_BtoS_ACK10 | ~controllable_BtoS_ACK10) & (reg_controllable_BtoS_ACK11 | ~controllable_BtoS_ACK11)) | ~controllable_ENQ);

// G((RtoB_ACK0=1 * X(RtoB_ACK0=0)) -> X(DEQ=1));	#G10
assign sys_safe_err135 = ~(~(reg_i_RtoB_ACK0 & ~i_RtoB_ACK0) | controllable_DEQ);

// G((RtoB_ACK1=1 * X(RtoB_ACK1=0)) -> X(DEQ=1));	#G10
assign sys_safe_err136 = ~(~(reg_i_RtoB_ACK1 & ~i_RtoB_ACK1) | controllable_DEQ);

// G(((RtoB_ACK0=0 + X(RtoB_ACK0=1)) * (RtoB_ACK1=0 + X(RtoB_ACK1=1))) -> X(DEQ=0));	#G10
assign sys_safe_err137 = ~(~((~reg_i_RtoB_ACK0 | i_RtoB_ACK0) & (~reg_i_RtoB_ACK1 | i_RtoB_ACK1)) | ~controllable_DEQ);

// G((FULL=1 * DEQ=0) -> ENQ=0);	#G11
assign sys_safe_err138 = ~(~(i_FULL & ~controllable_DEQ) | ~controllable_ENQ);

// G(EMPTY=1 -> DEQ=0);	#G11
assign sys_safe_err139 = ~( i_nEMPTY | ~controllable_DEQ);

// collecting together the safety error bits:
assign sys_safe_err = sys_safe_err0 |
                      sys_safe_err1 |
                      sys_safe_err2 |
                      sys_safe_err3 |
                      sys_safe_err4 |
                      sys_safe_err5 |
                      sys_safe_err6 |
                      sys_safe_err7 |
                      sys_safe_err8 |
                      sys_safe_err9 |
                      sys_safe_err10 |
                      sys_safe_err11 |
                      sys_safe_err12 |
                      sys_safe_err13 |
                      sys_safe_err14 |
                      sys_safe_err15 |
                      sys_safe_err16 |
                      sys_safe_err17 |
                      sys_safe_err18 |
                      sys_safe_err19 |
                      sys_safe_err20 |
                      sys_safe_err21 |
                      sys_safe_err22 |
                      sys_safe_err23 |
                      sys_safe_err24 |
                      sys_safe_err25 |
                      sys_safe_err26 |
                      sys_safe_err27 |
                      sys_safe_err28 |
                      sys_safe_err29 |
                      sys_safe_err30 |
                      sys_safe_err31 |
                      sys_safe_err32 |
                      sys_safe_err33 |
                      sys_safe_err34 |
                      sys_safe_err35 |
                      sys_safe_err36 |
                      sys_safe_err37 |
                      sys_safe_err38 |
                      sys_safe_err39 |
                      sys_safe_err40 |
                      sys_safe_err41 |
                      sys_safe_err42 |
                      sys_safe_err43 |
                      sys_safe_err44 |
                      sys_safe_err45 |
                      sys_safe_err46 |
                      sys_safe_err47 |
                      sys_safe_err48 |
                      sys_safe_err49 |
                      sys_safe_err50 |
                      sys_safe_err51 |
                      sys_safe_err52 |
                      sys_safe_err53 |
                      sys_safe_err54 |
                      sys_safe_err55 |
                      sys_safe_err56 |
                      sys_safe_err57 |
                      sys_safe_err58 |
                      sys_safe_err59 |
                      sys_safe_err60 |
                      sys_safe_err61 |
                      sys_safe_err62 |
                      sys_safe_err63 |
                      sys_safe_err64 |
                      sys_safe_err65 |
                      sys_safe_err66 |
                      sys_safe_err67 |
                      sys_safe_err68 |
                      sys_safe_err69 |
                      sys_safe_err70 |
                      sys_safe_err71 |
                      sys_safe_err72 |
                      sys_safe_err73 |
                      sys_safe_err74 |
                      sys_safe_err75 |
                      sys_safe_err76 |
                      sys_safe_err77 |
                      sys_safe_err78 |
                      sys_safe_err79 |
                      sys_safe_err80 |
                      sys_safe_err81 |
                      sys_safe_err82 |
                      sys_safe_err83 |
                      sys_safe_err84 |
                      sys_safe_err85 |
                      sys_safe_err86 |
                      sys_safe_err87 |
                      sys_safe_err88 |
                      sys_safe_err89 |
                      sys_safe_err90 |
                      sys_safe_err91 |
                      sys_safe_err92 |
                      sys_safe_err93 |
                      sys_safe_err94 |
                      sys_safe_err95 |
                      sys_safe_err96 |
                      sys_safe_err97 |
                      sys_safe_err98 |
                      sys_safe_err99 |
                      sys_safe_err100 |
                      sys_safe_err101 |
                      sys_safe_err102 |
                      sys_safe_err103 |
                      sys_safe_err104 |
                      sys_safe_err105 |
                      sys_safe_err106 |
                      sys_safe_err107 |
                      sys_safe_err108 |
                      sys_safe_err109 |
                      sys_safe_err110 |
                      sys_safe_err111 |
                      sys_safe_err112 |
                      sys_safe_err113 |
                      sys_safe_err114 |
                      sys_safe_err115 |
                      sys_safe_err116 |
                      sys_safe_err117 |
                      sys_safe_err118 |
                      sys_safe_err119 |
                      sys_safe_err120 |
                      sys_safe_err121 |
                      sys_safe_err122 |
                      sys_safe_err123 |
                      sys_safe_err124 |
                      sys_safe_err125 |
                      sys_safe_err126 |
                      sys_safe_err127 |
                      sys_safe_err128 |
                      sys_safe_err129 |
                      sys_safe_err130 |
                      sys_safe_err131 |
                      sys_safe_err132 |
                      sys_safe_err133 |
                      sys_safe_err134 |
                      sys_safe_err135 |
                      sys_safe_err136 |
                      sys_safe_err137 |
                      sys_safe_err138 |
                      sys_safe_err139;

// =============================================================
//                          ENV_FAIRNESS:
// =============================================================
// G(F(BtoR_REQ0=1 <-> RtoB_ACK0=1));	#A2
assign env_fair0 = controllable_BtoR_REQ0 ^~ i_RtoB_ACK0;

// G(F(BtoR_REQ1=1 <-> RtoB_ACK1=1));	#A2
assign env_fair1 = controllable_BtoR_REQ1 ^~ i_RtoB_ACK1;


// =============================================================
//                          SYS_FAIRNESS:
// =============================================================
// G(F(StoB_REQ0=1 <-> BtoS_ACK0=1));	#G1+G2
assign sys_fair0 = i_StoB_REQ0 ^~ controllable_BtoS_ACK0;

// G(F(StoB_REQ1=1 <-> BtoS_ACK1=1));	#G1+G2
assign sys_fair1 = i_StoB_REQ1 ^~ controllable_BtoS_ACK1;

// G(F(StoB_REQ2=1 <-> BtoS_ACK2=1));	#G1+G2
assign sys_fair2 = i_StoB_REQ2 ^~ controllable_BtoS_ACK2;

// G(F(StoB_REQ3=1 <-> BtoS_ACK3=1));	#G1+G2
assign sys_fair3 = i_StoB_REQ3 ^~ controllable_BtoS_ACK3;

// G(F(StoB_REQ4=1 <-> BtoS_ACK4=1));	#G1+G2
assign sys_fair4 = i_StoB_REQ4 ^~ controllable_BtoS_ACK4;

// G(F(StoB_REQ5=1 <-> BtoS_ACK5=1));	#G1+G2
assign sys_fair5 = i_StoB_REQ5 ^~ controllable_BtoS_ACK5;

// G(F(StoB_REQ6=1 <-> BtoS_ACK6=1));	#G1+G2
assign sys_fair6 = i_StoB_REQ6 ^~ controllable_BtoS_ACK6;

// G(F(StoB_REQ7=1 <-> BtoS_ACK7=1));	#G1+G2
assign sys_fair7 = i_StoB_REQ7 ^~ controllable_BtoS_ACK7;

// G(F(StoB_REQ8=1 <-> BtoS_ACK8=1));	#G1+G2
assign sys_fair8 = i_StoB_REQ8 ^~ controllable_BtoS_ACK8;

// G(F(StoB_REQ9=1 <-> BtoS_ACK9=1));	#G1+G2
assign sys_fair9 = i_StoB_REQ9 ^~ controllable_BtoS_ACK9;

// G(F(StoB_REQ10=1 <-> BtoS_ACK10=1));	#G1+G2
assign sys_fair10 = i_StoB_REQ10 ^~ controllable_BtoS_ACK10;

// G(F(StoB_REQ11=1 <-> BtoS_ACK11=1));	#G1+G2
assign sys_fair11 = i_StoB_REQ11 ^~ controllable_BtoS_ACK11;

// G(F(stateG12=0));	#G12
assign sys_fair12 = ~reg_stateG12;

assign fair_err = (fair_cnt >= 6'b101000);

// computing the error output bit:
assign o_err = ~env_safe_err & ~env_safe_err_happened & (sys_safe_err | fair_err);
initial
 begin
  reg_i_StoB_REQ0 = 0;
  reg_controllable_BtoS_ACK0 = 0;
  reg_i_StoB_REQ1 = 0;
  reg_controllable_BtoS_ACK1 = 0;
  reg_i_StoB_REQ2 = 0;
  reg_controllable_BtoS_ACK2 = 0;
  reg_i_StoB_REQ3 = 0;
  reg_controllable_BtoS_ACK3 = 0;
  reg_i_StoB_REQ4 = 0;
  reg_controllable_BtoS_ACK4 = 0;
  reg_i_StoB_REQ5 = 0;
  reg_controllable_BtoS_ACK5 = 0;
  reg_i_StoB_REQ6 = 0;
  reg_controllable_BtoS_ACK6 = 0;
  reg_i_StoB_REQ7 = 0;
  reg_controllable_BtoS_ACK7 = 0;
  reg_i_StoB_REQ8 = 0;
  reg_controllable_BtoS_ACK8 = 0;
  reg_i_StoB_REQ9 = 0;
  reg_controllable_BtoS_ACK9 = 0;
  reg_i_StoB_REQ10 = 0;
  reg_controllable_BtoS_ACK10 = 0;
  reg_i_StoB_REQ11 = 0;
  reg_controllable_BtoS_ACK11 = 0;
  reg_i_RtoB_ACK0 = 0;
  reg_controllable_BtoR_REQ0 = 0;
  reg_i_RtoB_ACK1 = 0;
  reg_controllable_BtoR_REQ1 = 0;
  reg_i_FULL = 0;
  reg_i_nEMPTY = 0;
  reg_controllable_ENQ = 0;
  reg_controllable_DEQ = 0;
  reg_controllable_SLC0 = 0;
  reg_controllable_SLC1 = 0;
  reg_controllable_SLC2 = 0;
  reg_controllable_SLC3 = 0;
  reg_stateG7_0 = 0;
  reg_nstateG7_1 = 0;
  reg_stateG12 = 0;
  env_safe_err_happened = 0;
  next_env_fair = 0;
  fair_cnt = 0;
  next_sys_fair = 0;
 end


always @(posedge i_clk)
 begin
   // We remember if an environment error occurred:
   env_safe_err_happened = env_safe_err_happened | env_safe_err;

   // Updating the fairness counters: 
   if((next_sys_fair == 0) & sys_fair0)
    begin
      next_sys_fair = 1;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 1) & sys_fair1)
    begin
      next_sys_fair = 2;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 2) & sys_fair2)
    begin
      next_sys_fair = 3;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 3) & sys_fair3)
    begin
      next_sys_fair = 4;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 4) & sys_fair4)
    begin
      next_sys_fair = 5;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 5) & sys_fair5)
    begin
      next_sys_fair = 6;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 6) & sys_fair6)
    begin
      next_sys_fair = 7;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 7) & sys_fair7)
    begin
      next_sys_fair = 8;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 8) & sys_fair8)
    begin
      next_sys_fair = 9;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 9) & sys_fair9)
    begin
      next_sys_fair = 10;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 10) & sys_fair10)
    begin
      next_sys_fair = 11;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 11) & sys_fair11)
    begin
      next_sys_fair = 12;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 12) & sys_fair12)
    begin
      next_sys_fair = 0;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if(~next_env_fair & env_fair0)
    begin
      next_env_fair = 1;
    end
   else if(next_env_fair & env_fair1)
    begin
      next_env_fair = 0;
      fair_cnt = fair_cnt + 1;
    end

   // Updating the automata: 
   // Automaton G7: 
   if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b0;
    end
   else if(~reg_nstateG7_1 & reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b0;
    end
   else if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b1;
    end
   else if(~reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b1;
    end

   // Automaton G12: 
   if(~reg_stateG12 & reg_i_nEMPTY & ~reg_controllable_DEQ)
      reg_stateG12 = 1'b1;
   else if(reg_stateG12 & reg_controllable_DEQ)
      reg_stateG12 = 1'b0;

   // Latching the previous input:
   reg_i_StoB_REQ0 =  i_StoB_REQ0;
   reg_controllable_BtoS_ACK0 =  controllable_BtoS_ACK0;
   reg_i_StoB_REQ1 =  i_StoB_REQ1;
   reg_controllable_BtoS_ACK1 =  controllable_BtoS_ACK1;
   reg_i_StoB_REQ2 =  i_StoB_REQ2;
   reg_controllable_BtoS_ACK2 =  controllable_BtoS_ACK2;
   reg_i_StoB_REQ3 =  i_StoB_REQ3;
   reg_controllable_BtoS_ACK3 =  controllable_BtoS_ACK3;
   reg_i_StoB_REQ4 =  i_StoB_REQ4;
   reg_controllable_BtoS_ACK4 =  controllable_BtoS_ACK4;
   reg_i_StoB_REQ5 =  i_StoB_REQ5;
   reg_controllable_BtoS_ACK5 =  controllable_BtoS_ACK5;
   reg_i_StoB_REQ6 =  i_StoB_REQ6;
   reg_controllable_BtoS_ACK6 =  controllable_BtoS_ACK6;
   reg_i_StoB_REQ7 =  i_StoB_REQ7;
   reg_controllable_BtoS_ACK7 =  controllable_BtoS_ACK7;
   reg_i_StoB_REQ8 =  i_StoB_REQ8;
   reg_controllable_BtoS_ACK8 =  controllable_BtoS_ACK8;
   reg_i_StoB_REQ9 =  i_StoB_REQ9;
   reg_controllable_BtoS_ACK9 =  controllable_BtoS_ACK9;
   reg_i_StoB_REQ10 =  i_StoB_REQ10;
   reg_controllable_BtoS_ACK10 =  controllable_BtoS_ACK10;
   reg_i_StoB_REQ11 =  i_StoB_REQ11;
   reg_controllable_BtoS_ACK11 =  controllable_BtoS_ACK11;
   reg_i_RtoB_ACK0 =  i_RtoB_ACK0;
   reg_controllable_BtoR_REQ0 =  controllable_BtoR_REQ0;
   reg_i_RtoB_ACK1 =  i_RtoB_ACK1;
   reg_controllable_BtoR_REQ1 =  controllable_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 3/3 [2015-pre-classification]
SOLVED_IN : 0.879232 [2015-pre-classification]
#.
