Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.22-s033_1, built Wed Apr 05 2017
Options: -files setup_design.tcl 
Date:    Mon Dec 11 21:02:15 2017
Host:    ellora (x86_64 w/Linux 3.10.0-693.5.2.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5-2623 v3 @ 3.00GHz 10240KB) (32866740KB)
OS:      Red Hat Enterprise Linux Server release 7.4 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

Sourcing setup_design.tcl...
  Setting attribute of root '/': 'source_verbose_info' = false
  Setting attribute of root '/': 'source_verbose' = true
set design mkPEFP16
set design_folder pefp16
set rtl_top_inst dut
set libname tsmc65lp
set do_power_opt true
set do_clock_gating true
set do_adv_opt false
set save false
set basename_prefix "100M_32"
set backup_input false
set project_base /homes/mrhamid/bsv-designs/sim_syn
set use_tcf false
set use_vcd false
set use_saif true
set activity_filename $project_base/bsv/$design_folder/${design_folder}.saif
set rtl_path [ list \
    ${project_base}/bsv/$design_folder/vlog \
    $::env(BLUESPECDIR)/Verilog \
]
set rtl_files [ list \
    mkPEFP16.v \
    FIFOL1.v \
]
set sdc_file constraints_${libname}.sdc
set_db script_search_path [ concat . ${project_base}/syn/common ]
  Setting attribute of root '/': 'script_search_path' = . /homes/mrhamid/bsv-designs/sim_syn/syn/common
include run_rc.tcl
Sourcing '/homes/mrhamid/bsv-designs/sim_syn/syn/common/run_rc.tcl' (Mon Dec 11 21:02:23 -0500 2017)...
set DATE [clock format [clock seconds] -format "%b%d_%H%M"]
if {!$save} {
  set BASE_PATH build/${libname}/test_run
  file delete -force $BASE_PATH
} else {
  if {$basename_prefix != ""} {
    set BASE_PATH build/${libname}/${basename_prefix}_${DATE}
  } else {
    set BASE_PATH build/${libname}/${DATE}
  }
}
if {$backup_input} {
  set INPUTS_PATH ${BASE_PATH}/in
  file mkdir ${INPUTS_PATH}
}
set OUTPUTS_PATH ${BASE_PATH}/out
set REPORTS_PATH ${BASE_PATH}/rpt
set LOG_PATH ${BASE_PATH}/logs
set VERIFICATION_PATH ${BASE_PATH}/fv
file mkdir ${OUTPUTS_PATH}
file mkdir ${REPORTS_PATH}
file mkdir ${LOG_PATH}
file mkdir ${VERIFICATION_PATH}
file delete current
file link -symbolic current $BASE_PATH
set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
set_db information_level 9
  Setting attribute of root '/': 'information_level' = 9
set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
if {$do_power_opt} {
  if {$do_clock_gating} {
    set_db lp_insert_clock_gating true
  }
  # set_db lp_insert_operand_isolation true
  set_db lp_power_analysis_effort high
  # set_db hdl_track_filename_row_col true
}
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
set_db init_hdl_search_path [ concat $rtl_path ]
  Setting attribute of root '/': 'init_hdl_search_path' = /homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
read_hdl -sv $rtl_files
            Reading Verilog file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'
            Reading Verilog file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v'
include technology.tcl
Sourcing '/homes/mrhamid/bsv-designs/sim_syn/syn/common/technology.tcl' (Mon Dec 11 21:02:23 -0500 2017)...
if {$libname == "tsmc40lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN40LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn40lpbwp tcbn40lpbwphvt ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc45gs"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CLN45GS/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn45gsbwp12t tcbn45gsbwp12thvt ]
    set stdcell_ver 120c
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc65lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn65lp ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
}
  Setting attribute of root '/': 'lib_search_path' = /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a
            Reading file '/u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib'
    Loading library tcbn65lpwc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 69)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHD'. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 272424)

  Message Summary for Library tcbn65lpwc.lib:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpwc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
  Setting attribute of root '/': 'library' = tcbn65lpwc.lib
elaborate $design
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
  Library has 441 usable logic and 280 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcbn65lpwc.lib', Total cells: 816, Unusable cells: 77.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD20 CKLHQD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GTIEH GTIEL GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 INVD20 INVD24 OD25DCAP16 OD25DCAP32 OD25DCAP64 .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mkPEFP16' from file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IF_SEL_ARR_m_weight_regs_0_2_BITS_15_TO_8_3_m__ETC___d58' [32] doesn't match the width of right hand side [16] in assignment in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' on line 380.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_get_partial_sum' is not used in module 'mkPEFP16' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' on line 106.
        : The value of the input port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_read_weights' is not used in module 'mkPEFP16' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' on line 111.
Info    : Unused module input port. [CDFG-500]
        : Input port 'EN_is_ready' is not used in module 'mkPEFP16' in file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' on line 116.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 458 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 458 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=32) at line 380 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=32) at line 380 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 384 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=32 Z=32) at line 384 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=8 Z=24) at line 387 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=8 Z=24) at line 387 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=8 B=1 Z=1) at line 365 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=8 B=1 Z=1) at line 365 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=8 B=1 Z=1) at line 370 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=8 B=1 Z=1) at line 370 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 400 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 400 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 303 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 303 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 304 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 304 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 254 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 254 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 257 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 257 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 279 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 279 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=16 Z=16) at line 402 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=16 Z=16) at line 402 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=16 Z=16) at line 404 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=1 B=16 Z=16) at line 404 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=7 B=1 Z=1) at line 409 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=7 B=1 Z=1) at line 409 in the file '/homes/mrhamid/bsv-designs/sim_syn/bsv/pefp16/vlog/mkPEFP16.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mkPEFP16'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             13                                      elaborate
check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mkPEFP16'

No empty modules in design 'mkPEFP16'

  Done Checking the design.
set_db current_design .verification_directory $VERIFICATION_PATH
  Setting attribute of design 'mkPEFP16': 'verification_directory' = build/tsmc65lp/test_run/fv
if {$do_adv_opt} {
  set_db current_design .retime true
}
if {[info exists wireload_model]} {
    set_db current_design .force_wireload $wireload_model
}
if {$do_power_opt && $do_clock_gating} {
  set_db current_design .lp_clock_gating_extract_common_enable true
}
  Setting attribute of design 'mkPEFP16': 'lp_clock_gating_extract_common_enable' = true
read_sdc $sdc_file
            Reading file '/homes/mrhamid/bsv-designs/sim_syn/syn/pefp16/constraints_tsmc65lp.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      2 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
report timing -lint
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 11 2017  09:02:28 pm
  Module:                 mkPEFP16
  Technology library:     tcbn65lpwc 200
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
if {$do_power_opt} {
  #set_db max_leakage_power 0.0 "/designs/$design"
  #set_db lp_power_optimization_weight <value from 0 to 1> "/designs/$DESIGN"

  set_db current_design .max_dynamic_power 0.0

  if {$use_tcf} {
    read_tcf -tcf_instance $rtl_top_inst $activity_filename
  }

  if {$use_vcd} {
    read_vcd -static -vcd_scope $rtl_top_inst $activity_filename
  }

  if {$use_saif} {
    read_saif -instance $rtl_top_inst $activity_filename
  }
}
  Setting attribute of design 'mkPEFP16': 'max_dynamic_power' = 0.0
10.0 % done 
20.0 % done 
30.0 % done 
40.0 % done 
50.0 % done 
60.0 % done 
70.0 % done 
80.0 % done 
90.0 % done 
100.0 % done 
100.0 % done
Nets/ports asserted in SAIF file : 1765
Total Nets/ports in SAIF file    : 12486
-------------------------------------------------------
Asserted Primary inputs in design              : 151 (100.00%)
Total connected primary inputs in design       : 151 (100.00%)
-------------------------------------------------------
Asserted sequential outputs                    : 148 (100.00%)
Total connected sequential outputs             : 148 (100.00%)
-------------------------------------------------------
Total nets in design                 : 5302 (100.00%)
Nets asserted                        : 1530 (28.86%)
Clock nets                           : 0 (0.00%)
Constant nets                        : 309 (5.83%)
Nets with no assertions              : 3772 (71.14%)
-------------------------------------------------------
Time taken to read_saif: 2.00 cpu seconds
syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_m_partial_sum_458_15', 'mux_m_step_458_15', 
'mux_m_weight_regs_0_458_15', 'mux_m_weight_regs_1_458_15', 
'mux_m_weight_regs_2_458_15', 'mux_m_weight_regs_3_458_15', 
'mux_m_weight_regs_4_458_15', 'mux_m_weight_regs_5_458_15', 
'mux_m_weight_regs_6_458_15', 'mux_m_weight_regs_7_458_15'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mkPEFP16' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'mkPEFP16' using 'high' effort.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
      Timing addsub_unsigned_708...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=32 AS=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=32 AS=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
      Timing addsub_unsigned_772...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=16 Z=24).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=16 Z=24) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing add_unsigned_815...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in design 'mkPEFP16':
	  (add_400_21, add_303_21)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP16_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkPEFP16_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'mkPEFP16_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP16_csa_cluster_232' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=24 CI=1 Z=24).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=24 CI=1 Z=24) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_821_822...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing csa_tree_954_986...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
      Timing add_unsigned_carry_988...
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 2 in module 'mkPEFP16_csa_cluster_232'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=36 B=36 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=36 B=36 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=24 B=24 CI=1 Z=24).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=24 B=24 CI=1 Z=24) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=24 Z=24).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=24 B=24 Z=24) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'mkPEFP16_csa_cluster_232'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'mkPEFP16_csa_cluster_232'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP16_csa_cluster_237' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=34 B=34 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=32 B=32 CI=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'mkPEFP16_csa_cluster_237'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'mkPEFP16_csa_cluster_237'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkPEFP16_csa_cluster_235' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=24 CI=1 Z=24).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=24 CI=1 Z=24) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkPEFP16_csa_cluster_235'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'mkPEFP16_csa_cluster_235'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
      Timing increment_unsigned_1465...
      Timing sub_unsigned...
      Timing sub_unsigned_1466...
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'mkPEFP16'.
      Removing temporary intermediate hierarchies under mkPEFP16
              Optimizing muxes in design 'mkPEFP16'.
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'mkPEFP16'.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Gating clocks in mkPEFP16
        Preparing the circuit
          Pruning unused logic
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_304_45_1' of datapath component 'increment_unsigned_1'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'minus_404_42' of datapath component 'sub_unsigned_239_250'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'minus_402_45' of datapath component 'sub_unsigned_239'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'minus_384_9' of datapath component 'sub_unsigned'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       4
        16 to 63                  1       16
        64 to 255                 1       128
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        148		100%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        148		100%
Total CG Modules                        3
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 3 clock gate paths.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 19
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 18
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mkPEFP16' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              6                                      syn_generic
syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'mkPEFP16' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Mapping 'mkPEFP16'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
        Rebuilding component 'mult_unsigned' based on context...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mkPEFP16...
          Done structuring (delay-based) mkPEFP16
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) cb_part...
            Starting partial collapsing (xors only) cb_part
            Finished partial collapsing.
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
        Rebalancing component 'mul_380_16'...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) logic partition in mkPEFP16...
            Starting partial collapsing (xors only) cb_part_328
            Finished partial collapsing.
            Starting partial collapsing  cb_part_328
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkPEFP16
        Mapping logic partition in mkPEFP16...
          Structuring (delay-based) increment_unsigned_821_822...
            Starting partial collapsing (xors only) increment_unsigned_821_822
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_821_822
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_821_822
        Mapping component increment_unsigned_821_822...
          Structuring (delay-based) logic partition in mkPEFP16...
            Starting partial collapsing  cb_part_329
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkPEFP16
        Mapping logic partition in mkPEFP16...
          Structuring (delay-based) add_unsigned_227...
            Starting partial collapsing (xors only) add_unsigned_227
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_227
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_227
        Mapping component add_unsigned_227...
          Structuring (delay-based) logic partition in mkPEFP16...
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkPEFP16
        Mapping logic partition in mkPEFP16...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   294 ps
Target path end-point (Pin: m_partial_sum_reg[13]/d)

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 <<<  launch                               0 R 
                                 latency                                  
cb_seqi
  m_step_reg[1]/clk                                                       
  m_step_reg[1]/q           (u)  unmapped_d_flop         8 18.4           
cb_seqi/g43_in_1 
cb_parti/cb_seqi_g43_in_1 
  g3613/in_1                                                              
  g3613/z                   (u)  unmapped_nand2          2  4.6           
  g3605/in_0                                                              
  g3605/z                   (u)  unmapped_complex2       1  2.3           
  g3596/in_0                                                              
  g3596/z                   (u)  unmapped_or2           16 36.8           
  g3568/in_1                                                              
  g3568/z                   (u)  unmapped_complex2       1  2.3           
  g3390/in_1                                                              
  g3390/z                   (u)  unmapped_nand2          1  2.3           
  g3355/in_1                                                              
  g3355/z                   (u)  unmapped_or2            1  2.3           
  g3335/in_1                                                              
  g3335/z                   (u)  unmapped_or2           20 46.0           
  g3319/in_1                                                              
  g3319/z                   (u)  unmapped_or2            2  4.6           
  g3315/in_0                                                              
  g3315/z                   (u)  unmapped_or2            2  4.6           
  g3313/in_0                                                              
  g3313/z                   (u)  unmapped_or2            2  4.6           
  g3306/in_0                                                              
  g3306/z                   (u)  unmapped_or2            2  4.6           
  g3301/in_0                                                              
  g3301/z                   (u)  unmapped_or2            2  4.6           
  g3297/in_1                                                              
  g3297/z                   (u)  unmapped_nand2          2  4.6           
  g3294/in_0                                                              
  g3294/z                   (u)  unmapped_or2            1  2.3           
  g3295/in_1                                                              
  g3295/z                   (u)  unmapped_nand2          9 20.7           
cb_parti/mul_380_16_A[6] 
mul_380_16/A[6] 
  g4179/in_1                                                              
  g4179/z                   (u)  unmapped_complex2       1  2.3           
  g4180/in_1                                                              
  g4180/z                   (u)  unmapped_nand2          2  4.6           
  g3948/in_0                                                              
  g3948/z                   (u)  unmapped_nand2          1  2.3           
  g3827/in_0                                                              
  g3827/z                   (u)  unmapped_nand2          4  9.2           
  g3611/in_0                                                              
  g3611/z                   (u)  unmapped_or2            1  2.3           
  g3612/in_1                                                              
  g3612/z                   (u)  unmapped_nand2          2  4.6           
  g3528/in_0                                                              
  g3528/z                   (u)  unmapped_complex2       1  2.3           
  g3529/in_1                                                              
  g3529/z                   (u)  unmapped_nand2          2  4.6           
  g2442/in_0                                                              
  g2442/z                   (u)  unmapped_or2            2  4.6           
  g3242/in_0                                                              
  g3242/z                   (u)  unmapped_nand2          1  2.3           
  g3224/in_1                                                              
  g3224/z                   (u)  unmapped_nand2          3  6.9           
  g3220/in_1                                                              
  g3220/z                   (u)  unmapped_nand2          1  2.3           
  g3218/in_0                                                              
  g3218/z                   (u)  unmapped_nand2          3  6.9           
  g3217/in_1                                                              
  g3217/z                   (u)  unmapped_nand2          1  2.3           
  g3213/in_0                                                              
  g3213/z                   (u)  unmapped_nand2          3  6.9           
  g3212/in_1                                                              
  g3212/z                   (u)  unmapped_nand2          1  2.3           
  g3208/in_0                                                              
  g3208/z                   (u)  unmapped_nand2          3  6.9           
  g3204/in_1                                                              
  g3204/z                   (u)  unmapped_nand2          1  2.3           
  g3203/in_1                                                              
  g3203/z                   (u)  unmapped_nand2          3  6.9           
  g3202/in_1                                                              
  g3202/z                   (u)  unmapped_nand2          1  2.3           
  g3198/in_0                                                              
  g3198/z                   (u)  unmapped_nand2          3  6.9           
  g3194/in_1                                                              
  g3194/z                   (u)  unmapped_nand2          1  2.3           
  g3193/in_0                                                              
  g3193/z                   (u)  unmapped_nand2          3  6.9           
  g3192/in_1                                                              
  g3192/z                   (u)  unmapped_nand2          1  2.3           
  g3188/in_0                                                              
  g3188/z                   (u)  unmapped_nand2          3  6.9           
  g3184/in_1                                                              
  g3184/z                   (u)  unmapped_nand2          2  4.6           
  g3182/in_1                                                              
  g3182/z                   (u)  unmapped_complex2       1  2.3           
  g3181/in_1                                                              
  g3181/z                   (u)  unmapped_complex2       3  6.9           
  g3177/in_1                                                              
  g3177/z                   (u)  unmapped_nand2          1  2.3           
  g3173/in_1                                                              
  g3173/z                   (u)  unmapped_nand2          3  6.9           
  g3172/in_0                                                              
  g3172/z                   (u)  unmapped_nand2          1  2.3           
  g3168/in_0                                                              
  g3168/z                   (u)  unmapped_nand2          3  6.9           
  g3167/in_1                                                              
  g3167/z                   (u)  unmapped_nand2          1  2.3           
  g3163/in_1                                                              
  g3163/z                   (u)  unmapped_nand2          3  6.9           
  g3159/in_1                                                              
  g3159/z                   (u)  unmapped_nand2          1  2.3           
  g3158/in_0                                                              
  g3158/z                   (u)  unmapped_nand2          3  6.9           
  g3157/in_1                                                              
  g3157/z                   (u)  unmapped_nand2          1  2.3           
  g3153/in_0                                                              
  g3153/z                   (u)  unmapped_nand2          3  6.9           
  g3149/in_1                                                              
  g3149/z                   (u)  unmapped_nand2          1  2.3           
  g3148/in_0                                                              
  g3148/z                   (u)  unmapped_nand2          3  6.9           
  g3146/in_0                                                              
  g3146/z                   (u)  unmapped_or2            1  2.3           
  g3147/in_1                                                              
  g3147/z                   (u)  unmapped_nand2          3  6.9           
mul_380_16/Z[24] 
cb_parti2330/mul_380_16_Z[22] 
  g2727/in_1                                                              
  g2727/z                   (u)  unmapped_or2            1  2.3           
  g2726/in_1                                                              
  g2726/z                   (u)  unmapped_nand2          3  6.9           
  g2720/in_1                                                              
  g2720/z                   (u)  unmapped_or2            1  2.3           
  g2721/in_1                                                              
  g2721/z                   (u)  unmapped_nand2          3  6.9           
cb_parti2330/inc_add_387_70_3_A[17] 
inc_add_387_70_3/A[17] 
  g155/in_1                                                               
  g155/z                    (u)  unmapped_complex2       2  4.6           
  g188/in_1                                                               
  g188/z                    (u)  unmapped_nand2          2  4.6           
  g190/in_0                                                               
  g190/z                    (u)  unmapped_nand2          2  4.6           
inc_add_387_70_3/Z[18] 
cb_parti2331/inc_add_387_70_3_Z[18] 
  g2669/in_0                                                              
  g2669/z                   (u)  unmapped_nand2          1  2.3           
  g2652/in_0                                                              
  g2652/z                   (u)  unmapped_complex2       1  2.3           
  g2649/in_0                                                              
  g2649/z                   (u)  unmapped_complex2       1  2.3           
  g2643/in_1                                                              
  g2643/z                   (u)  unmapped_nand2          1  2.3           
  g2638/in_0                                                              
  g2638/z                   (u)  unmapped_nand2         15 34.5           
  g2627/in_0                                                              
  g2627/z                   (u)  unmapped_complex2       1  2.3           
  g2607/in_1                                                              
  g2607/z                   (u)  unmapped_nand2          3  6.9           
cb_parti2331/add_400_21_Y_add_303_21_A[0] 
add_400_21_Y_add_303_21/A[0] 
  g2/in_0                                                                 
  g2/z                      (u)  unmapped_nand2          3  6.9           
  g641/in_1                                                               
  g641/z                    (u)  unmapped_complex2       1  2.3           
  g619/in_0                                                               
  g619/z                    (u)  unmapped_nand2          3  6.9           
  g618/in_1                                                               
  g618/z                    (u)  unmapped_nand2          1  2.3           
  g611/in_1                                                               
  g611/z                    (u)  unmapped_nand2          3  6.9           
  g610/in_1                                                               
  g610/z                    (u)  unmapped_nand2          1  2.3           
  g605/in_0                                                               
  g605/z                    (u)  unmapped_nand2          4  9.2           
  g599/in_0                                                               
  g599/z                    (u)  unmapped_complex2       1  2.3           
  g598/in_1                                                               
  g598/z                    (u)  unmapped_complex2       3  6.9           
  g593/in_1                                                               
  g593/z                    (u)  unmapped_nand2          1  2.3           
  g589/in_1                                                               
  g589/z                    (u)  unmapped_nand2          3  6.9           
  g585/in_0                                                               
  g585/z                    (u)  unmapped_nand2          1  2.3           
  g584/in_1                                                               
  g584/z                    (u)  unmapped_nand2          5 11.5           
  g581/in_1                                                               
  g581/z                    (u)  unmapped_complex2       1  2.3           
  g575/in_1                                                               
  g575/z                    (u)  unmapped_complex2       4  9.2           
  g570/in_1                                                               
  g570/z                    (u)  unmapped_complex2       1  2.3           
  g560/in_1                                                               
  g560/z                    (u)  unmapped_complex2       3  6.9           
  g553/in_0                                                               
  g553/z                    (u)  unmapped_nand2          1  2.3           
  g549/in_1                                                               
  g549/z                    (u)  unmapped_nand2          2  4.6           
  g547/in_0                                                               
  g547/z                    (u)  unmapped_or2            1  2.3           
  g548/in_1                                                               
  g548/z                    (u)  unmapped_nand2          4  9.2           
add_400_21_Y_add_303_21/Z[15] 
cb_seqi/add_400_21_Y_add_303_21_Z[15] 
  g2474/in_1                                                              
  g2474/z                   (u)  unmapped_or2            1  2.3           
  g2577/in_0                                                              
  g2577/z                   (u)  unmapped_complex2       1  2.3           
  g2574/in_1                                                              
  g2574/z                   (u)  unmapped_nand2         15 34.5           
  g2566/in_0                                                              
  g2566/z                   (u)  unmapped_nand2          1  2.3           
  g2543/in_1                                                              
  g2543/z                   (u)  unmapped_nand2          1  2.3           
  g2608/data1                                                             
  g2608/z                   (u)  unmapped_bmux3          1  2.3           
  g2609/data0                                                             
  g2609/z                   (u)  unmapped_bmux3          1  2.3           
  m_partial_sum_reg[13]/d   <<<  unmapped_d_flop                          
  m_partial_sum_reg[13]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                          10000 R 
                                 latency                                  
                                 uncertainty                              
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/m_step_reg[1]/clk
End-point    : cb_seqi/m_partial_sum_reg[13]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5223ps.
 
Cost Group 'cg_enable_group_clk' target slack:   290 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

           Pin                           Type         Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<    launch                             0 R 
                                     latency                                
cb_seqi
  m_partial_sum_reg[15]/clk                                                 
  m_partial_sum_reg[15]/q     (u)    unmapped_d_flop       8 21.1           
cb_seqi/get_partial_sum 
cb_parti2331/cb_seqi_get_partial_sum 
  g2641/in_1                                                                
  g2641/z                     (u)    unmapped_or2          1  0.9           
cb_parti2331/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                                
  RC_CGIC_INST/CP                    setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                        10000 R 
                                     latency                                
                                     uncertainty                            
----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : cb_seqi/m_partial_sum_reg[15]/clk
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 9118ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
          Restructuring (delay-based) logic partition in mkPEFP16...
          Done restructuring (delay-based) logic partition in mkPEFP16
        Optimizing logic partition in mkPEFP16...
          Restructuring (delay-based) add_unsigned_227...
          Done restructuring (delay-based) add_unsigned_227
        Optimizing component add_unsigned_227...
        Early Area Reclamation for add_unsigned_227 'very_fast' (slack=3849, area=161)...
                  			o_slack=3335,  bc_slack=4364
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in mkPEFP16...
          Done restructuring (delay-based) logic partition in mkPEFP16
        Optimizing logic partition in mkPEFP16...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Early Area Reclamation for increment_unsigned_821_822 'timing_driven' (slack=2632, area=102)...
                  			o_slack=2059,  bc_slack=3205
          Restructuring (delay-based) logic partition in mkPEFP16...
          Done restructuring (delay-based) logic partition in mkPEFP16
        Optimizing logic partition in mkPEFP16...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'timing_driven' (slack=1568, area=1474)...
                  			o_slack=1344,  bc_slack=1792
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Early Area Reclamation for mult_unsigned 'timing_driven' (slack=1568, area=1474)...
                  			o_slack=1344,  bc_slack=1792
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
             Pin                          Type       Fanout  Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                             launch                                     0 R 
                                        latency                         +200     200 R 
(constraints_tsmc65lp_line_44)          ext delay                       +100     300 R 
RST_N                                   in port         151 135.7  868  +475     775 R 
cb_parti2331/RST_N 
  g2974/B1                                                                +0     775   
  g2974/ZN                              IND3D1            1   0.9  182  +188     962 F 
cb_parti2331/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E               <<< (P)  CKLNQD1                           +0     962   
  RC_CGIC_INST/CP                       setup                      100  +117    1079 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                                10000 R 
                                        latency                         +200   10200 R 
                                        uncertainty                     -100   10100 R 
---------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    9021ps 
Start-point  : RST_N
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
                                latency                        +200     200 R 
cb_seqi
  m_step_reg[0]/CP                                        100           200 R 
  m_step_reg[0]/Q               DFQD2             8  6.6   49  +278     478 F 
cb_seqi/g43_in_0 
cb_parti/cb_seqi_g43_in_0 
  g5137/I                                                        +0     478   
  g5137/ZN                      CKND1             3  2.3   42   +43     522 R 
  g5133/A2                                                       +0     522   
  g5133/ZN                      NR2XD0            2  1.6   49   +48     569 F 
  g5049/A1                                                       +0     569   
  g5049/Z                       CKAN2D4          16 14.4   83  +121     690 F 
  g4976/B1                                                       +0     690   
  g4976/ZN                      AOI22D1           1  0.6   75   +93     783 R 
  g4910/A2                                                       +0     783   
  g4910/Z                       CKAN2D0           1  1.0   52  +124     907 R 
  g4885/A2                                                       +0     907   
  g4885/ZN                      ND2D1             6  4.6  100   +82     989 F 
  g4862/A2                                                       +0     989   
  g4862/ZN                      NR2XD0            2  1.5   68   +78    1067 R 
  g4859/B1                                                       +0    1067   
  g4859/ZN                      IND2D0            2  1.4   74   +69    1136 F 
  g4856/A2                                                       +0    1136   
  g4856/ZN                      CKND2D0           1  1.5   76   +74    1210 R 
  g4849/A1                                                       +0    1210   
  g4849/ZN                      XNR2D1            5  4.4   85  +179    1388 R 
cb_parti/mul_380_16_A[3] 
mul_380_16/A[3] 
  g6267/I                                                        +0    1388   
  g6267/ZN                      INVD1             4  3.1   42   +52    1440 F 
  g6205/A1                                                       +0    1440   
  g6205/ZN                      NR2XD0            1  2.7   94   +73    1513 R 
  g6110/B                                                        +0    1513   
  g6110/S                       HA1D0             1  1.0   50  +149    1662 R 
  g5999/A                                                        +0    1662   
  g5999/S                       FA1D0             1  1.0   56  +256    1918 R 
  g5984/CI                                                       +0    1918   
  g5984/S                       FA1D0             1  1.0   55  +170    2088 F 
  g5962/A                                                        +0    2088   
  g5962/CO                      FA1D0             1  1.0   52  +274    2362 F 
  g5957/A                                                        +0    2362   
  g5957/CO                      FA1D0             1  0.9   50  +271    2632 F 
  g5948/CI                                                       +0    2632   
  g5948/CO                      FA1D0             1  0.9   50  +139    2772 F 
  g5947/CI                                                       +0    2772   
  g5947/CO                      FA1D0             1  0.9   50  +139    2911 F 
  g5946/CI                                                       +0    2911   
  g5946/CO                      FA1D0             1  0.9   50  +139    3050 F 
  g5945/CI                                                       +0    3050   
  g5945/CO                      FA1D0             1  0.9   50  +139    3190 F 
  g5944/CI                                                       +0    3190   
  g5944/CO                      FA1D0             1  0.9   50  +139    3329 F 
  g5943/CI                                                       +0    3329   
  g5943/CO                      FA1D0             1  0.9   50  +139    3468 F 
  g5942/CI                                                       +0    3468   
  g5942/CO                      FA1D0             1  0.9   50  +139    3608 F 
  g5941/CI                                                       +0    3608   
  g5941/CO                      FA1D0             1  0.9   50  +139    3747 F 
  g5940/CI                                                       +0    3747   
  g5940/CO                      FA1D0             1  0.9   50  +139    3886 F 
  g5939/CI                                                       +0    3886   
  g5939/CO                      FA1D0             1  0.9   50  +139    4026 F 
  g5938/CI                                                       +0    4026   
  g5938/CO                      FA1D0             1  0.9   50  +139    4165 F 
  g5937/CI                                                       +0    4165   
  g5937/CO                      FA1D0             1  0.9   50  +139    4304 F 
  g5936/CI                                                       +0    4304   
  g5936/CO                      FA1D0             1  0.9   50  +139    4443 F 
  g5935/CI                                                       +0    4443   
  g5935/CO                      FA1D0             1  0.9   50  +139    4583 F 
  g5934/CI                                                       +0    4583   
  g5934/S                       FA1D0             2  2.1   81  +191    4773 R 
mul_380_16/Z[23] 
cb_parti2330/mul_380_16_Z[21] 
  g3069/A1                                                       +0    4773   
  g3069/ZN                      IND2D0            2  1.6   66   +98    4871 R 
  g3067/A1                                                       +0    4871   
  g3067/Z                       CKAN2D0           1  0.7   46  +109    4980 R 
  g3064/A2                                                       +0    4980   
  g3064/Z                       XOR2D0            3  3.0   97  +200    5180 R 
cb_parti2330/inc_add_387_70_3_A[16] 
inc_add_387_70_3/A[16] 
  g285/B1                                                        +0    5180   
  g285/ZN                       IND2D1            3  2.7   69   +72    5252 F 
  g283/A1                                                        +0    5252   
  g283/ZN                       IND2D1            3  2.5   66  +114    5366 F 
  g280/B1                                                        +0    5366   
  g280/ZN                       MOAI22D1          2  1.5   58  +105    5472 F 
inc_add_387_70_3/Z[18] 
cb_parti2331/inc_add_387_70_3_Z[18] 
  g2976/A1                                                       +0    5472   
  g2976/ZN                      ND4D1             1  0.6   46   +43    5515 R 
  g2973/A2                                                       +0    5515   
  g2973/ZN                      CKND2D0           1  0.9   57   +55    5570 F 
  g2971/A1                                                       +0    5570   
  g2971/Z                       AN2D2            15 11.7   66  +102    5672 F 
  g2966/A1                                                       +0    5672   
  g2966/ZN                      IOA21D1           1  1.0   43  +100    5772 F 
cb_parti2331/add_400_21_Y_add_303_21_A[1] 
add_400_21_Y_add_303_21/A[1] 
  g1006/A                                                        +0    5772   
  g1006/CO                      FA1D0             1  0.9   50  +268    6040 F 
  g1005/CI                                                       +0    6040   
  g1005/CO                      FA1D0             1  0.9   50  +139    6180 F 
  g1004/CI                                                       +0    6180   
  g1004/CO                      FA1D0             1  0.9   50  +139    6319 F 
  g1003/CI                                                       +0    6319   
  g1003/CO                      FA1D0             1  0.9   50  +139    6458 F 
  g1002/CI                                                       +0    6458   
  g1002/CO                      FA1D0             1  0.9   50  +139    6598 F 
  g1001/CI                                                       +0    6598   
  g1001/CO                      FA1D0             1  0.9   50  +139    6737 F 
  g1000/CI                                                       +0    6737   
  g1000/CO                      FA1D0             1  0.9   50  +139    6876 F 
  g999/CI                                                        +0    6876   
  g999/CO                       FA1D0             1  0.9   50  +139    7016 F 
  g998/CI                                                        +0    7016   
  g998/CO                       FA1D0             1  0.9   50  +139    7155 F 
  g997/CI                                                        +0    7155   
  g997/CO                       FA1D0             1  0.9   50  +139    7294 F 
  g996/CI                                                        +0    7294   
  g996/CO                       FA1D0             1  0.9   50  +139    7433 F 
  g995/CI                                                        +0    7433   
  g995/CO                       FA1D0             1  0.9   50  +139    7573 F 
  g994/CI                                                        +0    7573   
  g994/CO                       FA1D0             1  0.9   50  +139    7712 F 
  g993/CI                                                        +0    7712   
  g993/CO                       FA1D0             1  0.7   47  +136    7848 F 
  g992/A3                                                        +0    7848   
  g992/Z                        XOR3D0            4  2.6   90  +198    8046 R 
add_400_21_Y_add_303_21/Z[15] 
cb_seqi/add_400_21_Y_add_303_21_Z[15] 
  g2886/A1                                                       +0    8046   
  g2886/ZN                      IAO21D0           1  0.8   79  +118    8164 R 
  g2885/A1                                                       +0    8164   
  g2885/Z                       OR2D2            15 10.5   87  +134    8298 R 
  g2864/A1                                                       +0    8298   
  g2864/ZN                      AOI21D0           1  0.7   60   +66    8364 F 
  g2853/A1                                                       +0    8364   
  g2853/ZN                      MOAI22D0          1  0.9   96   +81    8446 R 
  m_partial_sum_reg[12]/D  <<<  DFKCNQD4                         +0    8446   
  m_partial_sum_reg[12]/CP      setup                     100  +176    8621 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                               10000 R 
                                latency                        +200   10200 R 
                                uncertainty                    -100   10100 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1479ps 
Start-point  : cb_seqi/m_step_reg[0]/CP
End-point    : cb_seqi/m_partial_sum_reg[12]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 3464        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               290     9021             10000 
                    clk               294     1479             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   192 ps
Target path end-point (Pin: m_partial_sum_reg[7]/D (DFKCNQD4/D))

          Pin                    Type       Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clk)               <<<  launch                         0 R 
                               latency                            
cb_seqi
  m_step_reg[0]/CP                                                
  m_step_reg[0]/Q              DFQD2             8  6.6           
cb_seqi/g43_in_0 
cb_parti/cb_seqi_g43_in_0 
  g5137/I                                                         
  g5137/ZN                     CKND1             3  2.3           
  g5133/A2                                                        
  g5133/ZN                     NR2XD0            2  1.6           
  g5049/A1                                                        
  g5049/Z                      CKAN2D4          16 14.4           
  g4976/B1                                                        
  g4976/ZN                     AOI22D1           1  0.6           
  g4910/A2                                                        
  g4910/Z                      CKAN2D0           1  1.0           
  g4885/A2                                                        
  g4885/ZN                     ND2D1             6  4.6           
  g4862/A2                                                        
  g4862/ZN                     NR2XD0            2  1.5           
  g4859/B1                                                        
  g4859/ZN                     IND2D0            2  1.4           
  g4856/A2                                                        
  g4856/ZN                     CKND2D0           1  1.5           
  g4849/A1                                                        
  g4849/ZN                     XNR2D1            5  4.4           
cb_parti/mul_380_16_A[3] 
mul_380_16/A[3] 
  g6267/I                                                         
  g6267/ZN                     INVD1             4  3.1           
  g6205/A1                                                        
  g6205/ZN                     NR2XD0            1  2.7           
  g6110/B                                                         
  g6110/S                      HA1D0             1  1.0           
  g5999/A                                                         
  g5999/S                      FA1D0             1  1.0           
  g5984/CI                                                        
  g5984/S                      FA1D0             1  1.0           
  g5962/A                                                         
  g5962/CO                     FA1D0             1  1.0           
  g5957/A                                                         
  g5957/CO                     FA1D0             1  0.9           
  g5948/CI                                                        
  g5948/CO                     FA1D0             1  0.9           
  g5947/CI                                                        
  g5947/CO                     FA1D0             1  0.9           
  g5946/CI                                                        
  g5946/CO                     FA1D0             1  0.9           
  g5945/CI                                                        
  g5945/CO                     FA1D0             1  0.9           
  g5944/CI                                                        
  g5944/CO                     FA1D0             1  0.9           
  g5943/CI                                                        
  g5943/CO                     FA1D0             1  0.9           
  g5942/CI                                                        
  g5942/CO                     FA1D0             1  0.9           
  g5941/CI                                                        
  g5941/CO                     FA1D0             1  0.9           
  g5940/CI                                                        
  g5940/CO                     FA1D0             1  0.9           
  g5939/CI                                                        
  g5939/CO                     FA1D0             1  0.9           
  g5938/CI                                                        
  g5938/CO                     FA1D0             1  0.9           
  g5937/CI                                                        
  g5937/CO                     FA1D0             1  0.9           
  g5936/CI                                                        
  g5936/CO                     FA1D0             1  0.9           
  g5935/CI                                                        
  g5935/CO                     FA1D0             1  0.9           
  g5934/CI                                                        
  g5934/S                      FA1D0             2  2.1           
mul_380_16/Z[23] 
cb_parti2330/mul_380_16_Z[21] 
  g3069/A1                                                        
  g3069/ZN                     IND2D0            2  1.6           
  g3067/A1                                                        
  g3067/Z                      CKAN2D0           1  0.7           
  g3064/A2                                                        
  g3064/Z                      XOR2D0            3  3.0           
cb_parti2330/inc_add_387_70_3_A[16] 
inc_add_387_70_3/A[16] 
  g285/B1                                                         
  g285/ZN                      IND2D1            3  2.7           
  g283/A1                                                         
  g283/ZN                      IND2D1            3  2.5           
  g280/B1                                                         
  g280/ZN                      MOAI22D1          2  1.5           
inc_add_387_70_3/Z[18] 
cb_parti2331/inc_add_387_70_3_Z[18] 
  g2976/A1                                                        
  g2976/ZN                     ND4D1             1  0.6           
  g2973/A2                                                        
  g2973/ZN                     CKND2D0           1  0.9           
  g2971/A1                                                        
  g2971/Z                      AN2D2            15 11.7           
  g2966/A1                                                        
  g2966/ZN                     IOA21D1           1  1.0           
cb_parti2331/add_400_21_Y_add_303_21_A[1] 
add_400_21_Y_add_303_21/A[1] 
  g1006/A                                                         
  g1006/CO                     FA1D0             1  0.9           
  g1005/CI                                                        
  g1005/CO                     FA1D0             1  0.9           
  g1004/CI                                                        
  g1004/CO                     FA1D0             1  0.9           
  g1003/CI                                                        
  g1003/CO                     FA1D0             1  0.9           
  g1002/CI                                                        
  g1002/CO                     FA1D0             1  0.9           
  g1001/CI                                                        
  g1001/CO                     FA1D0             1  0.9           
  g1000/CI                                                        
  g1000/CO                     FA1D0             1  0.9           
  g999/CI                                                         
  g999/CO                      FA1D0             1  0.9           
  g998/CI                                                         
  g998/CO                      FA1D0             1  0.9           
  g997/CI                                                         
  g997/CO                      FA1D0             1  0.9           
  g996/CI                                                         
  g996/CO                      FA1D0             1  0.9           
  g995/CI                                                         
  g995/CO                      FA1D0             1  0.9           
  g994/CI                                                         
  g994/CO                      FA1D0             1  0.9           
  g993/CI                                                         
  g993/CO                      FA1D0             1  0.7           
  g992/A3                                                         
  g992/Z                       XOR3D0            4  2.6           
add_400_21_Y_add_303_21/Z[15] 
cb_seqi/add_400_21_Y_add_303_21_Z[15] 
  g2886/A1                                                        
  g2886/ZN                     IAO21D0           1  0.8           
  g2885/A1                                                        
  g2885/Z                      OR2D2            15 10.5           
  g2875/A1                                                        
  g2875/ZN                     AOI21D0           1  0.7           
  g2849/A1                                                        
  g2849/ZN                     MOAI22D0          1  0.9           
  m_partial_sum_reg[7]/D  <<<  DFKCNQD4                           
  m_partial_sum_reg[7]/CP      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                    10000 R 
                               latency                            
                               uncertainty                        
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/m_step_reg[0]/CP
End-point    : cb_seqi/m_partial_sum_reg[7]/D

The global mapper estimates a slack for this path of 1008ps.
 
Cost Group 'cg_enable_group_clk' target slack:   194 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

             Pin                          Type       Fanout  Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                      <<<    launch                          0 R 
                                        latency                             
(constraints_tsmc65lp_line_44)          ext delay                           
RST_N                                   in port         151 135.7           
cb_parti2331/RST_N 
  g2974/B1                                                                  
  g2974/ZN                              IND3D1            1   0.9           
cb_parti2331/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E               <<< (P)  CKLNQD1                             
  RC_CGIC_INST/CP                       setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                     10000 R 
                                        latency                             
                                        uncertainty                         
----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : RST_N
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 9017ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
           Pin                        Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         launch                                    0 R 
                                    latency                        +200     200 R 
cb_seqi
  m_partial_sum_reg[15]/CP                                    100           200 R 
  m_partial_sum_reg[15]/Q           DFKCNQD2          6  9.5   55  +284     484 F 
cb_seqi/get_partial_sum 
cb_parti2331/cb_seqi_get_partial_sum 
  g2992/I                                                            +0     484   
  g2992/ZN                          INVD1             3  3.2   54   +52     536 R 
  g2974/B2                                                           +0     536   
  g2974/ZN                          IND3D1            1  0.9   69   +60     596 F 
cb_parti2331/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E           <<< (P)  CKLNQD1                          +0     596   
  RC_CGIC_INST/CP                   setup                     100   +92     688 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                               10000 R 
                                    latency                        +200   10200 R 
                                    uncertainty                    -100   10100 R 
----------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    9412ps 
Start-point  : cb_seqi/m_partial_sum_reg[15]/CP
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
                                latency                        +200     200 R 
cb_seqi
  m_step_reg[2]/CP                                        100           200 R 
  m_step_reg[2]/Q               DFKCNQD2          8  7.5   47  +279     479 F 
cb_seqi/g43_in_3 
cb_parti/cb_seqi_g43_in_3 
  g5135/A1                                                       +0     479   
  g5135/ZN                      INR2XD0           3  2.5   68  +104     583 F 
  g5048/A1                                                       +0     583   
  g5048/Z                       AN2D2            14 11.6   66  +105     689 F 
  drc_bufs5157/I                                                 +0     689   
  drc_bufs5157/Z                CKBD1             3  2.1   38   +76     765 F 
  g4979/A1                                                       +0     765   
  g4979/Z                       AO21D0            1  1.0   50  +119     883 F 
  g4912/B                                                        +0     883   
  g4912/ZN                      AOI21D1           1  1.0   72   +80     963 R 
  g4871/A2                                                       +0     963   
  g4871/ZN                      ND3D1             2  1.8   90   +86    1049 F 
  drc_bufs5161/I                                                 +0    1049   
  drc_bufs5161/ZN               CKND1             1  1.0   35   +46    1096 R 
  drc_bufs5160/I                                                 +0    1096   
  drc_bufs5160/ZN               CKND1             2  1.5   28   +31    1127 F 
  g4862/A1                                                       +0    1127   
  g4862/ZN                      NR2XD0            2  1.5   64   +51    1178 R 
  g4859/B1                                                       +0    1178   
  g4859/ZN                      IND2D0            2  1.4   74   +68    1246 F 
  g4856/A2                                                       +0    1246   
  g4856/ZN                      CKND2D0           1  1.5   76   +74    1320 R 
  g4849/A1                                                       +0    1320   
  g4849/ZN                      XNR2D1            5  4.3   84  +178    1498 R 
cb_parti/mul_380_16_A[3] 
mul_380_16/A[3] 
  g6267/I                                                        +0    1498   
  g6267/ZN                      CKND1             4  3.1   49   +57    1555 F 
  g6205/A1                                                       +0    1555   
  g6205/ZN                      NR2XD0            1  2.7   94   +75    1630 R 
  g6110/B                                                        +0    1630   
  g6110/S                       HA1D0             1  1.0   50  +149    1779 R 
  g5999/A                                                        +0    1779   
  g5999/S                       FA1D0             1  1.0   56  +256    2035 R 
  g5984/CI                                                       +0    2035   
  g5984/S                       FA1D0             1  1.0   55  +170    2205 F 
  g5962/A                                                        +0    2205   
  g5962/CO                      FA1D0             1  1.0   52  +274    2479 F 
  g5957/A                                                        +0    2479   
  g5957/CO                      FA1D0             1  0.9   50  +271    2750 F 
  g5948/CI                                                       +0    2750   
  g5948/CO                      FA1D0             1  0.9   50  +139    2889 F 
  g5947/CI                                                       +0    2889   
  g5947/CO                      FA1D0             1  0.9   50  +139    3028 F 
  g5946/CI                                                       +0    3028   
  g5946/CO                      FA1D0             1  0.9   50  +139    3168 F 
  g5945/CI                                                       +0    3168   
  g5945/CO                      FA1D0             1  0.9   50  +139    3307 F 
  g5944/CI                                                       +0    3307   
  g5944/CO                      FA1D0             1  0.9   50  +139    3446 F 
  g5943/CI                                                       +0    3446   
  g5943/CO                      FA1D0             1  0.9   50  +139    3586 F 
  g5942/CI                                                       +0    3586   
  g5942/CO                      FA1D0             1  0.9   50  +139    3725 F 
  g5941/CI                                                       +0    3725   
  g5941/CO                      FA1D0             1  0.9   50  +139    3864 F 
  g5940/CI                                                       +0    3864   
  g5940/CO                      FA1D0             1  0.9   50  +139    4004 F 
  g5939/CI                                                       +0    4004   
  g5939/CO                      FA1D0             1  0.9   50  +139    4143 F 
  g5938/CI                                                       +0    4143   
  g5938/CO                      FA1D0             1  0.9   50  +139    4282 F 
  g5937/CI                                                       +0    4282   
  g5937/CO                      FA1D0             1  0.9   50  +139    4421 F 
  g5936/CI                                                       +0    4421   
  g5936/CO                      FA1D0             1  0.9   50  +139    4561 F 
  g5935/CI                                                       +0    4561   
  g5935/CO                      FA1D0             1  0.9   50  +139    4700 F 
  g5934/CI                                                       +0    4700   
  g5934/S                       FA1D0             2  2.1   81  +191    4891 R 
mul_380_16/Z[23] 
cb_parti2330/mul_380_16_Z[21] 
  g3069/A1                                                       +0    4891   
  g3069/ZN                      IND2D0            2  1.6   66   +98    4989 R 
  g3067/A1                                                       +0    4989   
  g3067/Z                       CKAN2D0           1  0.7   46  +109    5098 R 
  g3064/A2                                                       +0    5098   
  g3064/Z                       XOR2D0            3  3.0   97  +200    5298 R 
cb_parti2330/inc_add_387_70_3_A[16] 
inc_add_387_70_3/A[16] 
  g285/B1                                                        +0    5298   
  g285/ZN                       IND2D1            3  2.7   69   +72    5369 F 
  g283/A1                                                        +0    5369   
  g283/ZN                       IND2D1            3  2.5   66  +114    5484 F 
  g280/B1                                                        +0    5484   
  g280/ZN                       MOAI22D1          2  1.5   58  +105    5589 F 
inc_add_387_70_3/Z[18] 
cb_parti2331/inc_add_387_70_3_Z[18] 
  g2976/A1                                                       +0    5589   
  g2976/ZN                      ND4D1             1  0.6   46   +43    5632 R 
  g2973/A2                                                       +0    5632   
  g2973/ZN                      CKND2D0           1  0.9   57   +55    5687 F 
  g2971/A1                                                       +0    5687   
  g2971/Z                       AN2D2            15 12.4   69  +104    5791 F 
  g2966/A1                                                       +0    5791   
  g2966/ZN                      IOA21D1           1  1.0   43  +101    5892 F 
cb_parti2331/add_400_21_Y_add_303_21_A[1] 
add_400_21_Y_add_303_21/A[1] 
  g1006/A                                                        +0    5892   
  g1006/CO                      FA1D0             1  0.9   50  +268    6160 F 
  g1005/CI                                                       +0    6160   
  g1005/CO                      FA1D0             1  0.9   50  +139    6300 F 
  g1004/CI                                                       +0    6300   
  g1004/CO                      FA1D0             1  0.9   50  +139    6439 F 
  g1003/CI                                                       +0    6439   
  g1003/CO                      FA1D0             1  0.9   50  +139    6578 F 
  g1002/CI                                                       +0    6578   
  g1002/CO                      FA1D0             1  0.9   50  +139    6718 F 
  g1001/CI                                                       +0    6718   
  g1001/CO                      FA1D0             1  0.9   50  +139    6857 F 
  g1000/CI                                                       +0    6857   
  g1000/CO                      FA1D0             1  0.9   50  +139    6996 F 
  g999/CI                                                        +0    6996   
  g999/CO                       FA1D0             1  0.9   50  +139    7136 F 
  g998/CI                                                        +0    7136   
  g998/CO                       FA1D0             1  0.9   50  +139    7275 F 
  g997/CI                                                        +0    7275   
  g997/CO                       FA1D0             1  0.9   50  +139    7414 F 
  g996/CI                                                        +0    7414   
  g996/CO                       FA1D0             1  0.9   50  +139    7554 F 
  g995/CI                                                        +0    7554   
  g995/CO                       FA1D0             1  0.9   50  +139    7693 F 
  g994/CI                                                        +0    7693   
  g994/CO                       FA1D0             1  0.9   50  +139    7832 F 
  g993/CI                                                        +0    7832   
  g993/CO                       FA1D0             1  0.7   47  +136    7968 F 
  g992/A3                                                        +0    7968   
  g992/Z                        XOR3D0            4  2.6   90  +198    8166 R 
add_400_21_Y_add_303_21/Z[15] 
cb_seqi/add_400_21_Y_add_303_21_Z[15] 
  g2886/A1                                                       +0    8166   
  g2886/ZN                      IAO21D0           1  0.8   79  +118    8284 R 
  g2885/A1                                                       +0    8284   
  g2885/Z                       OR2D2            15 10.5   87  +134    8418 R 
  g2864/A1                                                       +0    8418   
  g2864/ZN                      AOI21D0           1  0.7   60   +66    8484 F 
  g2853/A1                                                       +0    8484   
  g2853/ZN                      MOAI22D0          1  0.9   96   +81    8566 R 
  m_partial_sum_reg[12]/D  <<<  DFKCNQD2                         +0    8566   
  m_partial_sum_reg[12]/CP      setup                     100  +169    8735 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                               10000 R 
                                latency                        +200   10200 R 
                                uncertainty                    -100   10100 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1365ps 
Start-point  : cb_seqi/m_step_reg[2]/CP
End-point    : cb_seqi/m_partial_sum_reg[12]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                3424        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               194     9412             10000 
                    clk               192     1365             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'inc_add_387_70_3' in module 'mkPEFP16' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_400_21_Y_add_303_21' in module 'mkPEFP16' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:mkPEFP16 ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 3 clock gate paths.
  Decloning clock-gating logic from design:mkPEFP16
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 3424        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   3424        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0      1999      8023       369
##>M:Launch ST              0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Cleanup                0       915      3423       431
##>M:MBCI                   0       915      3423       431
##>M:Misc                  18
##>--------------------------------------------------------
##>Total Elapsed           18
##>========================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 37
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 36
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mkPEFP16'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            32             18           -0.0 ps         1420.5 ps  syn_map
report area > $REPORTS_PATH/area.rpt
report timing > $REPORTS_PATH/timing.rpt
report power > $REPORTS_PATH/power.rpt
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:mkPEFP16/clk) period mismatch between SDC(10.0 ns) and asserted(9.615384615384615 ns) values.
        : Synthesis clock period (derived from SDC) does not match with asserted data from VCD/TCF/SAIF. User can scale simulation frequency using -scale option of read_vcd/read_tcf/read_saif commands.
Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
report clock_gating > $REPORTS_PATH/clockgating.rpt
report gates > $REPORTS_PATH/gates.rpt
report gates -power > $REPORTS_PATH/gates_power.rpt
report datapath > $REPORTS_PATH/datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
report messages > $REPORTS_PATH/messages.rpt
report qor > $REPORTS_PATH/qor.rpt
write_design -basename ${OUTPUTS_PATH}/${design}_syn
Exporting design data for 'mkPEFP16' to build/tsmc65lp/test_run/out/mkPEFP16_syn...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: build/tsmc65lp/test_run/out/mkPEFP16_syn.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: build/tsmc65lp/test_run/out/mkPEFP16_syn.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: build/tsmc65lp/test_run/out/mkPEFP16_syn.g
Info    : Generating design database. [PHYS-90]
        : Writing TCF: build/tsmc65lp/test_run/out/mkPEFP16_syn.tcf
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: build/tsmc65lp/test_run/out/mkPEFP16_syn.mmmc.tcl
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file build/tsmc65lp/test_run/out//mkPEFP16_syn.default_emulate_constraint_mode.sdc has been written
File build/tsmc65lp/test_run/out//mkPEFP16_syn.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: build/tsmc65lp/test_run/out/mkPEFP16_syn.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: build/tsmc65lp/test_run/out/mkPEFP16_syn.genus_setup.tcl
** To load the database source build/tsmc65lp/test_run/out/mkPEFP16_syn.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mkPEFP16' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
write_hdl  > ${OUTPUTS_PATH}/${design}_syn.v
write_sdc > ${OUTPUTS_PATH}/${design}_syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
write_sdf -edges check_edge > ${OUTPUTS_PATH}/${design}_syn.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
write_db ${design} -to_file ${OUTPUTS_PATH}/${design}_syn.db
Finished exporting design database to file 'build/tsmc65lp/test_run/out/mkPEFP16_syn.db' for 'mkPEFP16' (command execution time mm:ss cpu = 00:00, real = 00:00).
file copy [get_db stdout_log] ${LOG_PATH}/
