VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob137_fsm_serial_test.sv:45: $finish called at 4526 (1ps)
Hint: Output 'done' has 84 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 84 out of 905 samples

Simulation finished at 4526 ps
Mismatches: 84 in 905 samples
