// Seed: 2765614008
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    output logic id_7
);
  logic id_8;
  always @(negedge 1) begin
    id_8 = 1 - id_2;
  end
  assign id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    input id_1
);
  logic id_8, id_9;
endmodule
