Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 13 12:41:40 2021
| Host         : 612-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file holiday_lights_control_sets_placed.rpt
| Design       : holiday_lights
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------+------------------+------------------+----------------+
|    Clock Signal   |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------+------------------+------------------+----------------+
|  button_IBUF_BUFG |                | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG    | pos[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    |                | rst_IBUF         |                6 |             27 |
|  clk_IBUF_BUFG    | on_button      | rst_IBUF         |               11 |             32 |
+-------------------+----------------+------------------+------------------+----------------+


