<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>IC工艺课的10个问题总结-I | LiMingXiang's Record</title><meta name="author"><meta name="copyright"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="情况说明 参考教材半导体制造技术导论(第二版)——萧宏，课程半导体材料及IC工艺原理。 该总结是课程期末作业的一部分，边复习边总结。 Chapter1-5 1. 为什么目前市场上主流的最大晶圆的大小均为12英寸，为什么没有13、14英寸的wafer投入生产？ 解答:若假设晶圆的缺陷密度一样，那么越大的晶圆面积则会拥有更多的缺陷，进而会导致更低的成品率。 \begin{align}     Y \p">
<meta property="og:type" content="article">
<meta property="og:title" content="IC工艺课的10个问题总结-I">
<meta property="og:url" content="http://love-learning-li.github.io/2025/05/22/IC_Manufacture_test_10problems/index.html">
<meta property="og:site_name" content="LiMingXiang&#39;s Record">
<meta property="og:description" content="情况说明 参考教材半导体制造技术导论(第二版)——萧宏，课程半导体材料及IC工艺原理。 该总结是课程期末作业的一部分，边复习边总结。 Chapter1-5 1. 为什么目前市场上主流的最大晶圆的大小均为12英寸，为什么没有13、14英寸的wafer投入生产？ 解答:若假设晶圆的缺陷密度一样，那么越大的晶圆面积则会拥有更多的缺陷，进而会导致更低的成品率。 \begin{align}     Y \p">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://love-learning-li.github.io/img/butterfly-icon.png">
<meta property="article:published_time" content="2025-05-22T03:31:44.217Z">
<meta property="article:modified_time" content="2025-05-22T04:32:26.758Z">
<meta property="article:tag" content="IC工艺">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://love-learning-li.github.io/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "IC工艺课的10个问题总结-I",
  "url": "http://love-learning-li.github.io/2025/05/22/IC_Manufacture_test_10problems/",
  "image": "http://love-learning-li.github.io/img/butterfly-icon.png",
  "datePublished": "2025-05-22T03:31:44.217Z",
  "dateModified": "2025-05-22T04:32:26.758Z",
  "author": [
    {
      "@type": "Person",
      "name": null,
      "url": "http://love-learning-li.github.io/"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://love-learning-li.github.io/2025/05/22/IC_Manufacture_test_10problems/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'IC工艺课的10个问题总结-I',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 7.3.0"><link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">LiMingXiang's Record</span></a><a class="nav-page-title" href="/"><span class="site-name">IC工艺课的10个问题总结-I</span></a></span><div id="menus"></div></nav><div id="post-info"><h1 class="post-title">IC工艺课的10个问题总结-I</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-05-22T03:31:44.217Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-05-22T04:32:26.758Z" title="更新于 2025-05-22 12:32:26">2025-05-22</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="情况说明">情况说明</h1>
<p>参考教材<code>半导体制造技术导论(第二版)——萧宏</code>，课程<code>半导体材料及IC工艺原理</code>。</p>
<p>该总结是课程期末作业的一部分，边复习边总结。</p>
<h1 id="chapter1-5">Chapter1-5</h1>
<h2 id="1-为什么目前市场上主流的最大晶圆的大小均为12英寸-为什么没有13-14英寸的wafer投入生产？">1. 为什么目前市场上主流的最大晶圆的大小均为12英寸，为什么没有13、14英寸的wafer投入生产？</h2>
<p><strong>解答</strong>:若假设晶圆的缺陷密度一样，那么越大的晶圆面积则会拥有更多的缺陷，进而会导致更低的成品率。</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    Y \propto …'>\begin{align}
    Y \propto \frac{1}{ (1+DA)^{n} }
\end{align}
</p>
<p>其中Y表示成品率，D表示缺陷密度，A表示晶圆面积，n表示该wafer所需要处理的工序数。</p>
<p>同时更大的wafer在生产过程中也需要更大的设备相匹配，例如LPCVD机器、蚀刻机、离子注入机、高温炉管等等。适用于更大尺寸wafer的生产设备的制造难度及成本是具备挑战性的，同时更大的设备无疑会需要更大的无尘间体积，这将会为生产成本带来增加。</p>
<p>并且当前12英寸的wafer生产过程成熟，市场反馈良好，当前其生产过程中仍具备诸多可优化的流程以提高成品率，其局限性和瓶颈暂不明显，市场目前并未表现出对更大尺寸wafer的强烈呼唤。</p>
<h2 id="2-为什么测试结构全都做在晶粒的切割道上？">2. 为什么测试结构全都做在晶粒的切割道上？</h2>
<p><strong>解答</strong>:为了节约硅晶圆的面积，<code>有待后续补充</code>。</p>
<h2 id="3-为什么使用高k-高介电常数-和低k介质来取代二氧化硅做绝缘层？">3. 为什么使用高k(高介电常数)和低k介质来取代二氧化硅做绝缘层？</h2>
<p><strong>解答</strong>:首先对于平行板电容器模型，其电容大小满足下式</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    C = k \var…'>\begin{align}
    C = k \varepsilon_{0} \frac{hl}{d}
\end{align}
</p>
<p>其中称k为介电常数(与电磁波课程中不同，电磁波课程中称<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>ε</mi></mrow><annotation encoding="application/x-tex">\varepsilon</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.43056em;vertical-align:0em;"></span><span class="mord mathdefault">ε</span></span></span></span>为介电常数，k这种称法工业界常用)，故为了减小电容的尺寸，可以通过使用高k介质来保证在缩小电容尺寸的同时维持同样的电容值。</p>
<h3 id="高k介质">高k介质</h3>
<p>同时用高k介质替代 $ \mathrm{ SiO_{2} }$ 做为栅介质能大幅减小栅漏电流，在满足性能和功耗要求的同时允许器件尺寸进一步微缩。但是高k介质替代 $ \mathrm{ SiO_{2} }$ 又带来的两个问题[1]:</p>
<ul>
<li>
<p>Poly silicon和高k介质之间的费米能级钉扎效应导致阈值电压增大，</p>
</li>
<li>
<p>远程声子散射导致的载流子迁移率下降，这是因为高k介质与硅沟道之间的界面陷阱密度大，沟道中的载流子被俘获到陷阱中。</p>
</li>
</ul>
<p>但是这些问题是可以解决的，通过利用金属替代Poly silicon做为栅电极，可以产生较少的界面缺陷、减弱硼穿透效应，还能有效降低高k介质层中的缺陷密度。以pMOS器件为例，金属栅极材料的选择有众多约束，其中最主要的是金属材料必须具有与Si的价带底相近的功函数(5.0-5.2eV)以获得合适的电压阈值，同时金属栅极需具有良好的热稳定性使其有效功函数不受高温退火的影响[2]。同时采用应变技术能够进一步提升迁移率，应变分为全局应变和局域应变两种，前者一般通过在 $Si_{1-x}Ge_{x} $ 渐变层上外延生长Si或Ge实现；后者针对NMOS和PMOS，分别通过沉积氮化硅帽层和漏区沉积SiGe实现。</p>
<p><img src="https://www.helloimg.com/i/2024/12/09/6756fb1cd428a.png" alt="采用HKMG工艺的效果"></p>
<p>同时定义有效氧化层厚度(Effective Oxide Thickness,EOT)满足下式:</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    \mathrm{EO…'>\begin{align}
    \mathrm{EOT} = k \times T_{ox}
\end{align}
</p>
<p>其中 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>o</mi><mi>x</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{ox}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.151392em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">o</span><span class="mord mathdefault mtight">x</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> 为氧化层厚度，以高k介质氧化铪为例，它的k是20，是二氧化硅的6倍。故6nm厚的 $\mathrm{Hf O_{2} } $ 提供相当于1nm厚的 $\mathrm{Si O_{2} } $ 的EOT，故在维持栅极电容大小不变的基础上，栅极可以采用较厚的介质进而实现较小的漏极泄露电流。<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/346851712">参考资料:HKMG(High-K栅氧化物层+Metal Gate)技术</a></p>
<h3 id="低k介质">低k介质</h3>
<p>当集成电路的特征尺寸减少至0.18 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>μ</mi><mi>m</mi></mrow><annotation encoding="application/x-tex">\mu m</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.625em;vertical-align:-0.19444em;"></span><span class="mord mathdefault">μ</span><span class="mord mathdefault">m</span></span></span></span> 或更小时，互连寄生的电阻、电容引起的延迟、串扰和功耗已成为发展高速、高密度和多功能集成电路需解决的瓶颈问题。</p>
<p>在芯片内互连技术节点迭代过程中，已有多种技术被用于减少互连线路的RC延迟。其中减少寄生电容较为直接的方法是采用更低介电常数(低k)的材料做层间及线间介质来实现，例如氟化硅玻璃(<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>k</mi><mo>∼</mo><mn>3.6</mn></mrow><annotation encoding="application/x-tex">k\sim 3.6</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.69444em;vertical-align:0em;"></span><span class="mord mathdefault" style="margin-right:0.03148em;">k</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span><span class="mrel">∼</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span></span><span class="base"><span class="strut" style="height:0.64444em;vertical-align:0em;"></span><span class="mord">3</span><span class="mord">.</span><span class="mord">6</span></span></span></span>)；通过PECVD实现有机硅酸盐SiCOH(K&lt;3)的沉积，以及实现多孔SiCOH(<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>k</mi><mo>∼</mo><mn>2.5</mn></mrow><annotation encoding="application/x-tex">k\sim 2.5</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.69444em;vertical-align:0em;"></span><span class="mord mathdefault" style="margin-right:0.03148em;">k</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span><span class="mrel">∼</span><span class="mspace" style="margin-right:0.2777777777777778em;"></span></span><span class="base"><span class="strut" style="height:0.64444em;vertical-align:0em;"></span><span class="mord">2</span><span class="mord">.</span><span class="mord">5</span></span></span></span>)的应用[3]。</p>
<p>介电常数低于 $\mathrm{Si O_{2} } $ 的低k介质材料的介电常数 $k_{low-k} $ 范围需满足:</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    k_{air} \l…'>\begin{align}
    k_{air} \leq k_{low-k} \leq k_{ \mathrm{Si O_{2} } }
\end{align}
</p>
<p>其中 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>k</mi><mrow><mi>a</mi><mi>i</mi><mi>r</mi></mrow></msub></mrow><annotation encoding="application/x-tex">k_{air}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.84444em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.03148em;">k</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.31166399999999994em;"><span style="top:-2.5500000000000003em;margin-left:-0.03148em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">a</span><span class="mord mathdefault mtight">i</span><span class="mord mathdefault mtight" style="margin-right:0.02778em;">r</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> 是空气的介电常数，大小为1；$ k_{ \mathrm{Si O_{2} } }$ 是 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi mathvariant="normal">S</mi><mi mathvariant="normal">i</mi><msub><mi mathvariant="normal">O</mi><mn>2</mn></msub></mrow><annotation encoding="application/x-tex">\mathrm{Si O_{2} }</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathrm">S</span><span class="mord mathrm">i</span><span class="mord"><span class="mord mathrm">O</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.30110799999999993em;"><span style="top:-2.5500000000000003em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathrm mtight">2</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span></span> 的介电常数，大小为3.9-4.2，具体值取决于制作 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi mathvariant="normal">S</mi><mi mathvariant="normal">i</mi><msub><mi mathvariant="normal">O</mi><mn>2</mn></msub></mrow><annotation encoding="application/x-tex">\mathrm{Si O_{2} }</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathrm">S</span><span class="mord mathrm">i</span><span class="mord"><span class="mord mathrm">O</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.30110799999999993em;"><span style="top:-2.5500000000000003em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathrm mtight">2</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span></span> 时的工艺[4]。</p>
<p>IC芯片多层立体布线，不同传导层之间必须相互绝缘，使用层间淀积绝缘介质(inter level dielectric, ILD)来实现层间绝缘。特别是当工艺进入0.13 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>μ</mi><mi>m</mi></mrow><annotation encoding="application/x-tex">\mu m</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.625em;vertical-align:-0.19444em;"></span><span class="mord mathdefault">μ</span><span class="mord mathdefault">m</span></span></span></span> 以下的节点，更倾向于采用低k介质做为介质层材料取代传统的二氧化硅介质。例如多孔二氧化硅aerogel、有机聚合物聚酰亚胺等等。故现在较为成熟的互连工艺时在金属线间嵌入低k介质薄膜，在微通孔见嵌入等离子体增强淀积的二氧化硅电介质，即可实现RC延迟降低，也可实现热功耗降低和器件稳定性提高，同时兼容目前的刻蚀、CMP工艺，在生产成本方面是具有优势的。</p>
<h3 id="总结">总结</h3>
<p>在工艺特征尺寸持续减小的过程中，采用高k介质替代二氧化硅做为栅与金属电极之间的层间介质，实现厚度减小的情况下所提供的电容大小不同步减少，以保障栅极漏电流的减小。但其与ploy电极之间的费米钉扎效应等副效应仍有待解决，目前已经提出采用改换金属电极替代poly和使用应变技术提升迁移率等多种方案来缓解副效应。</p>
<p>同时采用低k介质替代二氧化硅做为各传导层之间的绝缘介质，其拥有较少的寄生电容，可以实现较低的电路互连的RC延迟，但其生产与当前生产工艺流程的兼容性、成本经济性等仍受到挑战。</p>
<h3 id="问题3参考文献">问题3参考文献</h3>
<p>[1] <a target="_blank" rel="noopener" href="https://wulixb.iphy.ac.cn/article/doi/10.7498/aps.61.137701">黄力, 黄安平, 郑晓虎, 肖志松, 王玖. 高k介质再新型半导体器件中的应用[J]. 物理学报, 2012, 61(13): 137701.</a></p>
<p>[2] <a target="_blank" rel="noopener" href="http://www.wuli.ac.cn/cn/article/id/31655">杨智超, 黄安平, 肖志松. pMOS金属栅极材料的研究进展[J]. 物理, 2010, 39(02): 113-122.</a></p>
<p>[3] <a target="_blank" rel="noopener" href="http://www.wuli.ac.cn/cn/article/id/31655">张思勉, 邓晓楠, 王宇祺, 武逸飞, 刘佳宁, 李正操, 蔡坚, 王琛. 后摩尔时代芯片互连新材料及工艺革新[J]. 中国科学:化学, 2023, 53(10).</a></p>
<p>[4] <a target="_blank" rel="noopener" href="https://www.ejournal.org.cn/CN/Y2000/V28/I11/84">阮刚, 肖夏, 朱兆. 低介电常数(low-k)介质在ULSI中的应用前景[J]. 电子学报, 2000, 28(11): 84-87.</a></p>
<h2 id="4-dram是怎么读取和存入数据的？">4. DRAM是怎么读取和存入数据的？</h2>
<p>动态随机存储器(Drnamic random and memory)</p>
<h2 id="5-为什么低速cmos和dram均避免使用外延层-eoitaxy-？">5. 为什么低速CMOS和DRAM均避免使用外延层(eoitaxy)？</h2>
<p><strong>解答</strong>:<code>暂未查到详细答案，有待后续补充</code>。</p>
<h2 id="6-热氧化时为什么加入氯离子可以改善界面态？又为什么氯离子过多时器件性能下降？">6. 热氧化时为什么加入氯离子可以改善界面态？又为什么氯离子过多时器件性能下降？</h2>
<blockquote>
<p>热氧化时加入氯离子的目的如下：</p>
</blockquote>
<ul>
<li>
<ol>
<li>增强氧化速度，能使氧化速率提升 10%~15%。</li>
</ol>
</li>
<li>
<ol start="2">
<li>钝化可动离子，特别是 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>N</mi><msup><mi>a</mi><mo lspace="0em" rspace="0em">+</mo></msup></mrow><annotation encoding="application/x-tex">Na^{+}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.771331em;vertical-align:0em;"></span><span class="mord mathdefault" style="margin-right:0.10903em;">N</span><span class="mord"><span class="mord mathdefault">a</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.771331em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">+</span></span></span></span></span></span></span></span></span></span></span></span> ， <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msup><mi>K</mi><mo lspace="0em" rspace="0em">+</mo></msup></mrow><annotation encoding="application/x-tex">K^{+}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.771331em;vertical-align:0em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.07153em;">K</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.771331em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">+</span></span></span></span></span></span></span></span></span></span></span></span>，钠，钾离子在电场作用下移动到硅片表面，影响电学特性，导致器件不稳定。而掺氯可固定可动离子，避免其移动。</li>
</ol>
</li>
<li>
<ol start="3">
<li>中和Si-SiO2界面处电荷，减少氧化层缺陷。</li>
</ol>
</li>
</ul>
<blockquote>
<p>同时氯离子过多时会导致器件性能下降：</p>
</blockquote>
<ul>
<li>
<ol>
<li><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>C</mi><msup><mi>l</mi><mo lspace="0em" rspace="0em">−</mo></msup></mrow><annotation encoding="application/x-tex">Cl^{-}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.771331em;vertical-align:0em;"></span><span class="mord mathdefault" style="margin-right:0.07153em;">C</span><span class="mord"><span class="mord mathdefault" style="margin-right:0.01968em;">l</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.771331em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">−</span></span></span></span></span></span></span></span></span></span></span></span> 过多时在界面处会积聚较多负电荷，进而排斥电子吸引空穴，降低了载流子迁移率；</li>
</ol>
</li>
<li>
<ol start="2">
<li><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>A</mi><mi>l</mi></mrow><annotation encoding="application/x-tex">Al</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.69444em;vertical-align:0em;"></span><span class="mord mathdefault">A</span><span class="mord mathdefault" style="margin-right:0.01968em;">l</span></span></span></span> 做金属电极时，会与 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>A</mi><mi>l</mi></mrow><annotation encoding="application/x-tex">Al</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.69444em;vertical-align:0em;"></span><span class="mord mathdefault">A</span><span class="mord mathdefault" style="margin-right:0.01968em;">l</span></span></span></span> 发生腐蚀形成副产物，降低器件性能。</li>
</ol>
</li>
</ul>
<h2 id="7-为什么深亚微米工艺中要持续做薄栅氧化层？如何实现？">7. 为什么深亚微米工艺中要持续做薄栅氧化层？如何实现？</h2>
<p><strong>解答</strong>：CMOS器件的关键性能指标是驱动电流 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>I</mi><mi>d</mi></msub></mrow><annotation encoding="application/x-tex">I_{d}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.07847em;">I</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.07847em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> ，其大小满足(5)式，与栅极电容大小成正相关。同时栅极电容大小满足(6)式，即与栅极表面积成正比，与栅介质厚度成反比。因此可以通过增加栅极表面积和降低栅介质厚度来提高栅极电容[1]。</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    I_{D} = \f…'>\begin{align}
    I_{D} = \frac{1}{2} \frac{W}{L} C_{ox} (V_{gs} - V_{th} )^{2}
\end{align}
</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    C_{ox} \pr…'>\begin{align}
    C_{ox} \propto k\varepsilon \frac{A}{d}
\end{align}
</p>
<p>随着半导体工艺技术的不断发展，集成电路的集成度不断提高，这对增加栅极表面积产生了极大的制约。因此在半导体技术的发展过程中，降低栅介质栅氧化层厚度变成了推进CMOS器件性能提高的主要手段。</p>
<p>但随着MOSFET的沟道长度缩短，这就导致了MOSFET管中的Source和Drain（源和漏）的距离越来越短，因此栅极对沟道的控制能力变差，这就意味着栅极电压夹断（pinch off）沟道的难度变大，于是使得亚阈值漏电（subthreshold leakage）现象，即短沟道效应（short-channel effect）更加容易发生。</p>
<p>短沟道效应指的是当晶体管体积缩小时，源漏耗尽层宽度在整个沟道中所占比重越来越大。开启电压在沟道很短时将随沟道变小而迅速下降，其详细的计算和I-V关系位于参考文献[2]中。基于BSIM4模型，亚阈值泄露电流<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>I</mi><mrow><mi>s</mi><mi>u</mi><mi>b</mi></mrow></msub></mrow><annotation encoding="application/x-tex">I_{sub}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.07847em;">I</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.07847em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">s</span><span class="mord mathdefault mtight">u</span><span class="mord mathdefault mtight">b</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>满足下式:</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    I_{sub} = …'>\begin{align}
    I_{sub} = I_{0} \exp\big(\frac{ V_{gs} - V_{th} }{ nkT/q }\big) \big( 1- \exp(\frac{ -V_{ds} }{ kT/q }) \big)
\end{align}
</p>
<p>从上式可以看出随着阈值电压的减小，<code>亚阈值漏电电流</code>呈指数增加。</p>
<p>同时随着栅极氧化层厚度的变薄，<code>栅极泄露电流</code>不容忽略。栅极氧化层厚度的变薄导致氧化层间的电场增加，较高的电场加上很薄的栅氧化层会导致在nMOS晶体管的沟道和栅极之间有电子隧道(对于pMOS是空穴隧道)产生，这将会带来栅氧化层隧道电流，其也是栅极泄露电流的最主要组成部分，其电流密度可简单表示为下式[3]:</p>
<p class='katex-block katex-error' title='ParseError: KaTeX parse error: No such environment: align at position 7: \begin{̲a̲l̲i̲g̲n̲}̲
    J_{T}=A(\f…'>\begin{align}
    J_{T}=A(\frac{ V_{ox} }{ T_{ox} })^{2} \exp (-\frac{B\big(1-(1-\frac{V_{ox } }{\phi_{ox} })^{\frac{3}{2} } \big) }{V_{ox }/T_{ox } })
\end{align}
</p>
<p>其中A、B是于工艺有关的参数；<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>o</mi><mi>x</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{ox}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.151392em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">o</span><span class="mord mathdefault mtight">x</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> 是栅氧化层厚度； <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>ϕ</mi><mrow><mi>o</mi><mi>x</mi></mrow></msub></mrow><annotation encoding="application/x-tex">\phi_{ox}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8888799999999999em;vertical-align:-0.19444em;"></span><span class="mord"><span class="mord mathdefault">ϕ</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.151392em;"><span style="top:-2.5500000000000003em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">o</span><span class="mord mathdefault mtight">x</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> 是隧道粒子的势垒。可发现随着栅氧化层厚度的减小，隧道电流急剧增长。</p>
<h3 id="总结">总结</h3>
<p>随着工艺的推进，为提高CMOS器件的驱动电流进而则需提高其栅极电容，由于小尺寸工艺下栅氧化层面积很难增大，故选择持续减小栅氧化层厚度来实现驱动电流增大的目的。这会带来栅极泄露电流的急剧增加。同时栅极中掺入的B等杂质会从栅极中扩散至硅衬底或固定在栅介质中，这会影响器件的阈值电压。</p>
<p>目前通过采用高k介质替代二氧化硅做为栅与金属电极之间的层间介质，但这又引入了一些新的问题，具体可参考问题3。</p>
<h3 id="问题7参考文献">问题7参考文献</h3>
<p>[1] <a target="_blank" rel="noopener" href="https://d.wanfangdata.com.cn/thesis/D446460">王蒙. 超大规模集成电路制造工艺中对消除1/f噪声影响的研究. 复旦大学硕士论文. 2011</a></p>
<p>[2] <a target="_blank" rel="noopener" href="https://kns.cnki.net/kcms2/article/abstract?v=-xbefZa1CdukdfnAPAQ4YfvbWpXBQErMz01Eb7-HbZLbKQFyGeDRTFVItEq0qKc7hUxN5-plTt2gpFwGOCiKWdoJHyoRIQ0Ho9Z32-_q0-zMmh6nBLn7svNYkiXqRdoYJpa3XfVEuZpEYI9CWqogeUVWW8Tf5KG25B2302ClcgL6s7RKMhqp0tDSPz87z-ra&amp;uniplatform=NZKPT&amp;language=CHS">T.L.周, H.N.高斯, 李松发. 具有短沟道的结栅场效应晶体管的特性. 半导体情报. 1973(11)</a></p>
<p>[3] <a target="_blank" rel="noopener" href="https://kns.cnki.net/kcms2/article/abstract?v=-xbefZa1CdupREhI1qHd6c8_aWkrHdFqCiWEOqJAeqcWeP70mMofL24gnKYC-ScUetc9n0HDpS-Ijau5R1l9bKWKqfIG4ZEo-WENIS7unufFE5BxOyEz_2kKQ_lLbfin5TCh71OzdgQSTEkZ_TKg3Njc79nMRN6QjKtWls0JuYuYHVki4o_CrZJvLHAjlOIq&amp;uniplatform=NZKPT&amp;language=CHS">杨松, 王宏, 杨志家. 45nm体硅工艺下使用双-栅氧化层厚度降低SRAM的泄漏功耗. 半导体学报. 2007(05)</a></p>
<h2 id="8-为什么扩散掺杂drive-in的时候要通入氧气？">8. 为什么扩散掺杂drive-in的时候要通入氧气？</h2>
<h3 id="参考资料">参考资料:</h3>
<ol>
<li><a target="_blank" rel="noopener" href="https://wenku.baidu.com/view/1e6dc74126c52cc58bd63186bceb19e8b8f6ec68.html?_wkts_=1734678567622&amp;needWelcomeRecommand=1&amp;unResetStore=1&amp;ILK=17346783-0778-4397-0383-176385599790">Drive-in 扩散相关知识介绍</a></li>
</ol>
<h2 id="9-为什么要生长金属硅化物？">9. 为什么要生长金属硅化物？</h2>
<p>最早的金属硅化物工艺是Polycide工艺技术，是为了减少多晶硅栅的等效串联电阻和接触孔的接触电阻。但Polycide仅能在poly silicion上形成，在Source和Drain上无法生长，无法改善Source和Drain区的等效串联电阻和接触孔的接触电阻。为改善这一问题引入了Salicide工艺技术，即<code>self-aligned silicide</code>，能在poly gate、drain、source上形成金属硅化物。</p>
<p>Polycide的材料是硅化钨，Salicide的材料是Ti、Co和NiPt。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://love-learning-li.github.io"></a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://love-learning-li.github.io/2025/05/22/IC_Manufacture_test_10problems/">http://love-learning-li.github.io/2025/05/22/IC_Manufacture_test_10problems/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://love-learning-li.github.io" target="_blank">LiMingXiang's Record</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/IC%E5%B7%A5%E8%89%BA/">IC工艺</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2025/05/22/Degenerate_degenerate_intrinsic_doping/" title="简并or退化？本征or掺杂？"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">简并or退化？本征or掺杂？</div></div><div class="info-2"><div class="info-item-1">简并or退化？本征or掺杂？  问题来源于在看半导体物理教材时的疑惑，经查找资料后清楚了些，故作此纪录与诸君分享。  degeneration:退化(在物理学中常译为简并)  故 a degenerate semiconductor指的是重掺杂的半导体，杂质能级形成了 impurity band，把带隙给填满了，因此材料的电导率等性质就更像金属了，即由半导体退化成金属了，故MeiShao\mathscr{MeiShao}MeiShao认为，将degenerate semiconductor 翻译为退化半导体更容易理解。  其中费米狄拉克分布函数为: \begin{align*}     f(E) = \frac{1}{1+\mathrm{exp}(\frac{E-E_{F}}{k_{0}T})} \end{align*}  由于费米狄拉克分布函数积分时较为困难，因此常将其在某些情况下进行简化，即玻尔兹曼分布函数： \begin{align*}     f(E) =...</div></div></div></a><a class="pagination-related" href="/2025/05/22/body_effect_reduce_resistence/" title="为什么考虑了MOS管的体效应后，其小信号模型电阻减小？"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">为什么考虑了MOS管的体效应后，其小信号模型电阻减小？</div></div><div class="info-2"><div class="info-item-1">提问：  为什么考虑了MOS管的体效应后，其小信号模型电阻减小？  我的思考  在MOS管模型中，体效应是等效为了一个独立电流源，大小为:  I=gmbVBS\begin{aligned}     I = g_{mb} V_{BS} \end{aligned}I=gmb​VBS​​ 同时它的效果在小信号模型中也能用一个线性电阻表示,因此与原来的VCCS的ReqR_{eq}Req​形成并联结构，对外 </div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2025/05/22/ppt_report/" title="课堂汇报(论文解读)的PPT注意事项"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-05-22</div><div class="info-item-2">课堂汇报(论文解读)的PPT注意事项</div></div><div class="info-2"><div class="info-item-1">课堂汇报(论文解读)的PPT注意事项 素材和思路来源于之前大创项目的收获的IC工艺课的总结。 注意事项  PPT每页最下方给出参考文献，字体要区别于PPT内容的字体。但若参考文献总量不高，可以将参考文献最后总结为一页PPT展示。 PPT中所用到的图、表、数据等均需给出出处(非自制的图和表)。 考虑到PPT展示效果，引用的图和表和通过圈圈或箭头指向来强调指定数据或特征。 一般会在开始的第一页进行国内外研究现状的分析，不需要过分考虑时间，可以留给观众观看，但是汇报的必要组成部分。 每一页PPT不要有过多的文字，要文图兼备，注意PPT是演示文稿不是汇报的稿子！ 不要念PPT而要讲PPT，因此PPT上要做好思路的引导和逻辑的理顺。 描述时要注意整体逻辑:提出问题，解决思路，实验结果(新方案效果)。  </div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name"></div><div class="author-info-description">Analog integrated circuit</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">11</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%83%85%E5%86%B5%E8%AF%B4%E6%98%8E"><span class="toc-number">1.</span> <span class="toc-text">情况说明</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#chapter1-5"><span class="toc-number">2.</span> <span class="toc-text">Chapter1-5</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E4%B8%BA%E4%BB%80%E4%B9%88%E7%9B%AE%E5%89%8D%E5%B8%82%E5%9C%BA%E4%B8%8A%E4%B8%BB%E6%B5%81%E7%9A%84%E6%9C%80%E5%A4%A7%E6%99%B6%E5%9C%86%E7%9A%84%E5%A4%A7%E5%B0%8F%E5%9D%87%E4%B8%BA12%E8%8B%B1%E5%AF%B8-%E4%B8%BA%E4%BB%80%E4%B9%88%E6%B2%A1%E6%9C%8913-14%E8%8B%B1%E5%AF%B8%E7%9A%84wafer%E6%8A%95%E5%85%A5%E7%94%9F%E4%BA%A7%EF%BC%9F"><span class="toc-number">2.1.</span> <span class="toc-text">1. 为什么目前市场上主流的最大晶圆的大小均为12英寸，为什么没有13、14英寸的wafer投入生产？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E4%B8%BA%E4%BB%80%E4%B9%88%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%84%E5%85%A8%E9%83%BD%E5%81%9A%E5%9C%A8%E6%99%B6%E7%B2%92%E7%9A%84%E5%88%87%E5%89%B2%E9%81%93%E4%B8%8A%EF%BC%9F"><span class="toc-number">2.2.</span> <span class="toc-text">2. 为什么测试结构全都做在晶粒的切割道上？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-%E4%B8%BA%E4%BB%80%E4%B9%88%E4%BD%BF%E7%94%A8%E9%AB%98k-%E9%AB%98%E4%BB%8B%E7%94%B5%E5%B8%B8%E6%95%B0-%E5%92%8C%E4%BD%8Ek%E4%BB%8B%E8%B4%A8%E6%9D%A5%E5%8F%96%E4%BB%A3%E4%BA%8C%E6%B0%A7%E5%8C%96%E7%A1%85%E5%81%9A%E7%BB%9D%E7%BC%98%E5%B1%82%EF%BC%9F"><span class="toc-number">2.3.</span> <span class="toc-text">3. 为什么使用高k(高介电常数)和低k介质来取代二氧化硅做绝缘层？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%AB%98k%E4%BB%8B%E8%B4%A8"><span class="toc-number">2.3.1.</span> <span class="toc-text">高k介质</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%8Ek%E4%BB%8B%E8%B4%A8"><span class="toc-number">2.3.2.</span> <span class="toc-text">低k介质</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">2.3.3.</span> <span class="toc-text">总结</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%97%AE%E9%A2%983%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="toc-number">2.3.4.</span> <span class="toc-text">问题3参考文献</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-dram%E6%98%AF%E6%80%8E%E4%B9%88%E8%AF%BB%E5%8F%96%E5%92%8C%E5%AD%98%E5%85%A5%E6%95%B0%E6%8D%AE%E7%9A%84%EF%BC%9F"><span class="toc-number">2.4.</span> <span class="toc-text">4. DRAM是怎么读取和存入数据的？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-%E4%B8%BA%E4%BB%80%E4%B9%88%E4%BD%8E%E9%80%9Fcmos%E5%92%8Cdram%E5%9D%87%E9%81%BF%E5%85%8D%E4%BD%BF%E7%94%A8%E5%A4%96%E5%BB%B6%E5%B1%82-eoitaxy-%EF%BC%9F"><span class="toc-number">2.5.</span> <span class="toc-text">5. 为什么低速CMOS和DRAM均避免使用外延层(eoitaxy)？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-%E7%83%AD%E6%B0%A7%E5%8C%96%E6%97%B6%E4%B8%BA%E4%BB%80%E4%B9%88%E5%8A%A0%E5%85%A5%E6%B0%AF%E7%A6%BB%E5%AD%90%E5%8F%AF%E4%BB%A5%E6%94%B9%E5%96%84%E7%95%8C%E9%9D%A2%E6%80%81%EF%BC%9F%E5%8F%88%E4%B8%BA%E4%BB%80%E4%B9%88%E6%B0%AF%E7%A6%BB%E5%AD%90%E8%BF%87%E5%A4%9A%E6%97%B6%E5%99%A8%E4%BB%B6%E6%80%A7%E8%83%BD%E4%B8%8B%E9%99%8D%EF%BC%9F"><span class="toc-number">2.6.</span> <span class="toc-text">6. 热氧化时为什么加入氯离子可以改善界面态？又为什么氯离子过多时器件性能下降？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#7-%E4%B8%BA%E4%BB%80%E4%B9%88%E6%B7%B1%E4%BA%9A%E5%BE%AE%E7%B1%B3%E5%B7%A5%E8%89%BA%E4%B8%AD%E8%A6%81%E6%8C%81%E7%BB%AD%E5%81%9A%E8%96%84%E6%A0%85%E6%B0%A7%E5%8C%96%E5%B1%82%EF%BC%9F%E5%A6%82%E4%BD%95%E5%AE%9E%E7%8E%B0%EF%BC%9F"><span class="toc-number">2.7.</span> <span class="toc-text">7. 为什么深亚微米工艺中要持续做薄栅氧化层？如何实现？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">2.7.1.</span> <span class="toc-text">总结</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%97%AE%E9%A2%987%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="toc-number">2.7.2.</span> <span class="toc-text">问题7参考文献</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-%E4%B8%BA%E4%BB%80%E4%B9%88%E6%89%A9%E6%95%A3%E6%8E%BA%E6%9D%82drive-in%E7%9A%84%E6%97%B6%E5%80%99%E8%A6%81%E9%80%9A%E5%85%A5%E6%B0%A7%E6%B0%94%EF%BC%9F"><span class="toc-number">2.8.</span> <span class="toc-text">8. 为什么扩散掺杂drive-in的时候要通入氧气？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">2.8.1.</span> <span class="toc-text">参考资料:</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#9-%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E7%94%9F%E9%95%BF%E9%87%91%E5%B1%9E%E7%A1%85%E5%8C%96%E7%89%A9%EF%BC%9F"><span class="toc-number">2.9.</span> <span class="toc-text">9. 为什么要生长金属硅化物？</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/06/03/2_stage_amp_parameter_desing_notes/" title="两级运放调参总结">两级运放调参总结</a><time datetime="2025-06-03T14:47:56.969Z" title="发表于 2025-06-03 22:47:56">2025-06-03</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/Transmission_gate_CMOS_circuit/" title="利用传输门做二选一选择器的CMOS电路分析">利用传输门做二选一选择器的CMOS电路分析</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/MOS(100)_BJT(111)/" title="为什么MOS管常用(100)晶向的晶圆，BJT常用(111)晶向的晶圆？">为什么MOS管常用(100)晶向的晶圆，BJT常用(111)晶向的晶圆？</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/the_potential_barrier/" title="关于势垒及衍生问题的一些思考">关于势垒及衍生问题的一些思考</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/05/22/ppt_report/" title="课堂汇报(论文解读)的PPT注意事项">课堂汇报(论文解读)的PPT注意事项</a><time datetime="2025-05-22T03:31:44.228Z" title="发表于 2025-05-22 11:31:44">2025-05-22</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2025 By null</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 7.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.3.5</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>