
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.21    1.37   16.37 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.21    0.01   16.38 v wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.23    1.20   17.58 v wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.24    0.05   17.62 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.62   18.24 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.57    0.00   18.24 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.71    1.17   19.41 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  1.72    0.04   19.45 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.59   20.04 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   20.04 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.32 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.32 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.43   20.75 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.36    0.02   20.77 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.35   21.13 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.13 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   21.47 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.47 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   21.76 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.77 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.02 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.02 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   22.34 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.34 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.69 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.69 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.01 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.01 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.32 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.32 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.56   23.88 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.52    0.00   23.88 v clkbuf_leaf_1118_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.34   24.22 v clkbuf_leaf_1118_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1118_clock_ctrl.core_clk (net)
                  0.09    0.00   24.22 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.17    0.74   24.96 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.01                           clock_ctrl.reset_delay[0] (net)
                  0.17    0.00   24.96 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  1.71    1.08   26.04 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  1.71    0.01   26.05 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                  1.26    1.07   27.11 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     3    0.14                           mgmt_buffers.user_reset (net)
                  1.26    0.02   27.14 v _31376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.14   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.17 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.17 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.44 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.44 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.66 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.67 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.96 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.96 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   36.29 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.10                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.24    0.00   36.29 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   36.58 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.58 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.85 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.85 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.85    0.66   37.51 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.41                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.85    0.01   37.52 ^ clkbuf_leaf_771_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.34   37.86 ^ clkbuf_leaf_771_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     7    0.04                           clknet_leaf_771_clock_ctrl.core_clk (net)
                  0.12    0.00   37.86 ^ _31376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.76   clock uncertainty
                          0.58   38.34   clock reconvergence pessimism
                         -0.63   37.71   library setup time
                                 37.71   data required time
-----------------------------------------------------------------------------
                                 37.71   data required time
                                -27.14   data arrival time
-----------------------------------------------------------------------------
                                 10.58   slack (MET)


Startpoint: _34267_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34257_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.86    0.86 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.22    0.02    0.88 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00    1.38 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    1.73 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.74 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    2.47 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.47 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.81 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.81 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.41    0.46    3.27 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.01    3.29 ^ _34267_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.49    2.38    5.67 ^ _34267_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.15                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.49    0.04    5.70 ^ _34257_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  5.70   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.61   25.61 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.73    0.02   25.63 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.47   26.10 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   26.10 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   26.46 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00   26.46 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   26.84 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.84 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   27.21 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   27.21 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   27.55 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.56 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.47   28.03 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.03   28.06 v _34257_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.96   clock uncertainty
                          0.24   28.19   clock reconvergence pessimism
                         -0.29   27.90   library setup time
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                 22.20   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
