---
title: "xsave"
emoji: "ğŸŒŸ"
type: "tech" # tech: æŠ€è¡“è¨˜äº‹ / idea: ã‚¢ã‚¤ãƒ‡ã‚¢
topics: ["AVX","x86","SIMD","AVX-512"]
published: true
---

# AVXã¨ãƒ¬ã‚¸ã‚¹ã‚¿ã®ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆ

AVXç™»å ´ã‚ˆã‚Šå‰ã¯ã€ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã‚¹ã‚¤ãƒƒãƒã®FPUãƒ¬ã‚¸ã‚¹ã‚¿ä¿å­˜æ™‚ã«ä¿å­˜ã™ã‚‹ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆã«ã‚ã‚ã›ã¦å‘½ä»¤ã‚’é§†ä½¿ã—ã¦ã„ãŸã€‚

æœ€çµ‚çš„ã«FPU,MMX,SSEãƒ¬ã‚¸ã‚¹ã‚¿ä¿å­˜æ™‚ã«ã¯ã€fxsave/fxrstor ã¨ã„ã†å‘½ä»¤ã‚’ä½¿ã†ã‚ˆã†ã«ãªã£ã¦ã„ã‚‹(ã¨æ€ã†)ã€‚

fxsave/fxrstor ã¯ã€å›ºå®šãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆã§ FPU, MMX, SSE ã®çŠ¶æ…‹ã‚’ä¿å­˜ã€å¾©å…ƒã™ã‚‹ã€‚

![](https://storage.googleapis.com/zenn-user-upload/9535613ccbf3-20211212.png)

(IntelÂ® 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 1: Basic Architecture ã‚ˆã‚Š)

fxsave/fxrstorã¾ã§ã¯ã€ãƒ¬ã‚¸ã‚¹ã‚¿ã®æ•°ã‚„ã‚µã‚¤ã‚ºãŒå¤‰ã‚ã‚‹ã”ã¨ã«å‘½ä»¤ã‚’è¿½åŠ ã—ã¦ã„ãŸã€‚ã“ã‚Œã ã¨ã€å‘½ä»¤æ‹¡å¼µã™ã‚‹ã”ã¨ã«OSã®ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆä¿å­˜å‡¦ç†ã®æ›´æ–°ãŒå¿…è¦ã«ãªã‚‹ã€‚

å®Ÿéš›ã€fxsaveã¯AVXã«å¯¾å¿œã—ã¦ã„ãªã„ã—ã€ã•ã‚‰ã«ãã®ä¸Šã«AVX-512ãŒä¹—ã‚‹ã¨ã€ã•ã‚‰ã«å‘½ä»¤è¿½åŠ ã—ãªã„ã¨ã„ã‘ãªã„ã€‚ã•ã‚‰ã«è¨€ã†ã¨ã€ç¾æ™‚ç‚¹ã§æ—¢ã«AMXã¨ã„ã†ã•ã‚‰ã«è¿½åŠ ã®æ‹¡å¼µãŒå…¥ã‚‹ã“ã¨ã‚‚æ±ºã¾ã£ã¦ã„ã‚‹ã€‚

ã“ã®ã¸ã‚“ã®å•é¡Œã‚’æ•´ç†ã—ã€FPUãƒ¬ã‚¸ã‚¹ã‚¿ã®ä¿å­˜ã€å¾©å…ƒã‚’æ‹…ã†å‘½ä»¤ãŒã€xsave/xrstor ç­‰ã®å‘½ä»¤ç¾¤ã§ã‚ã‚‹ã€‚


xsave/xrstor ã§ã¯ã€æ ¼ç´ã™ã‚‹ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã®ã‚µã‚¤ã‚ºã‚’å®Ÿè¡Œæ™‚ã«CPUIDã‹ã‚‰å–å¾—ã§ãã‚‹ã‚ˆã†ã«ãªã‚Šã€ãã®ã‚µã‚¤ã‚ºã‚’ç¢ºä¿ã—ã¦xsaveã™ã‚Œã°ã€å¯¾å¿œã™ã‚‹ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆãŒä¸€æ‹¬ã§ä¿å­˜ã•ã‚Œã‚‹ã‚ˆã†ã«ãªã£ãŸã€‚ä¸€å¿œã€å½¢ã¨ã—ã¦ã¯ã€xsaveå‘½ä»¤ã ã‘å¯¾å¿œã™ã‚Œã°ã€å°†æ¥ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆãŒå¤§ãããªã£ãŸå ´åˆã«ã‚‚å¯¾å¿œã§ãã‚‹ã‚ˆã†ã«ãªã£ã¦ã„ã‚‹ã€‚

(å®Ÿéš›ã«ã¯ã€ãã‚“ãªã«ã†ã¾ãã„ã‹ãªãã¦ã€AMXãŒä»˜ã„ãŸCPUã§ã¯ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã‚µã‚¤ã‚ºãŒ10KiBã¨å·¨å¤§ã«ãªã£ã¦ãŠã‚Šã€ãã®ã¾ã¾å˜ç´”ã«æ‰±ã†ã®ã¯é›£ã—ããªã£ã¦ã„ã‚‹)


ä»¥ä¸‹ã€ã“ã® xsave å‘½ä»¤ã«ã¤ã„ã¦èª¬æ˜ã—ã¦ã„ãã€‚

https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html åŸºæœ¬çš„ã«ã¯ã€volume 1 ã® CHAPTER 13 "MANAGING STATE USING THE XSAVE FEATURE SET" ã‚’ä¸€æ¬¡è³‡æ–™ã¨ã—ã¦èª­ã‚€ã®ãŒã‚ˆã„ã¨æ€ã†ã€‚(Vol3 ã«ã‚‚OSå¯¾å¿œã«ã¤ã„ã¦ã¡ã‚‡ã£ã¨æ›¸ã„ã¦ã‚ã‚‹)

# state-component bitmaps
xsave ã‚’ç†è§£ã™ã‚‹ä¸Šã§ã€ã¾ãšçŸ¥ã£ã¦ãŠãã¹ãã¯ã€**state-component bitmaps** ã¨å‘¼ã°ã‚Œã‚‹çŠ¶æ…‹ã‚’ç¤ºã™64bitã®ãƒ“ãƒƒãƒˆåˆ—ã ã€‚

**state-component bitmaps** ã¯ã€xsaveã«é–¢é€£ã™ã‚‹å„ç¨®æ“ä½œã«ãŠã„ã¦ã€æ“ä½œã™ã‚‹çŠ¶æ…‹ã‚’æŒ‡ç¤ºã™ã‚‹ã®ã«ä½¿ã†ã€‚64bit ã®ã†ã¡ã®ã€å„ãƒ“ãƒƒãƒˆãŒã€

| bit    | ãƒ¬ã‚¸ã‚¹ã‚¿ |
| ------ | -------- |
| 0      | x87 (+MMX)     |
| 1      | SSE      |
| 2      | AVX     |
| 3      | ä»Šã¯äº¡ãMPX     |
| 4      | ä»Šã¯äº¡ãMPX     |
| 5      | AVX-512 opmask (k0-k7ã®ã“ã¨) |
| 6      | AVX-512 ZMM0-15 ã®ä¸Šä½ |
| 7      | AVX-512 ZMM16-31 |
| 8      | PT (Processor Trace ã®ä½•ã‹) |
| 9      | PKRU (çŸ¥ã‚‰ã‚“) |
| 11     | CET |
| 12     | CET |
| 13     | HDC (çŸ¥ã‚‰ã‚“) |
| 16     | HWp (çŸ¥ã‚‰ã‚“) |
| 17     | AMX ã® XTILECFG |
| 18     | AMX ã® XTILEDATA |
| ä»–     | reserved |

ã¨ã„ã†ã‚ˆã†ã«ã€ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆã¨å¯¾å¿œã—ã¦ã„ã‚‹ã€‚

ä¾‹ãˆã°ã€xsave å‘½ä»¤ã¯ã€ä¿å­˜ã™ã¹ããƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆã‚’ã‚ªãƒšãƒ©ãƒ³ãƒ‰ã«æŒ‡å®šã§ãã‚‹ãŒã€ã“ã®ã¨ã "0x5 (0b101)" ã‚’æŒ‡å®šã™ã‚‹ã¨ã€(CPUãŒå¯¾å¿œã—ã¦ã„ã‚Œã°) x87 ã¨ AVX ã®çŠ¶æ…‹ã‚’ä¿å­˜ã™ã‚‹ã‚ˆã†ã«ãªã‚‹ã€‚


ç¾åœ¨ä½¿ãˆã‚‹ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆã®ä¸€è¦§ã‚‚ã€ã“ã®state-component bitmaps ã§è¡¨ç¾ã•ã‚Œã‚‹ã€‚


OS ãŒå¯¾å¿œã—ã¦ã„ã¦ã€ä½¿ãˆã‚‹ãƒ¬ã‚¸ã‚¹ã‚¿ã®ä¸€è¦§ã¯ã€**XCR0** ã¨å‘¼ã°ã‚Œã‚‹ãƒ¬ã‚¸ã‚¹ã‚¿ã«ä¿å­˜ã•ã‚Œã¦ã„ã‚‹ã€‚XCR0ã¯ã€ãƒ¦ãƒ¼ã‚¶ãƒ¼ç©ºé–“ã‹ã‚‰ã‚‚èª­ã‚ã¦ã€_xgetbv intrinsics ã§å–å¾—ã§ãã‚‹ã€‚

```
#include <stdio.h>
#include <immintrin.h>

int main()
{
    auto xcr0 = _xgetbv(0);
    printf("XCR0 : %016llx\n", (long long)xcr0);
}
```

æ‰‹å…ƒã®ç’°å¢ƒã ã¨ã€ XCR0ã®å€¤ã¯ã€0x207 ã¨ãªã£ã¦ã„ãŸã€‚ã“ã‚Œã¯ã€state-component bitmaps ã«ãªã£ã¦ã„ã¦ã€PKRU + AVX + SSE + X87FPU ãŒã“ã®ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‹ã‚‰ä½¿ãˆã‚‹ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆã ã¨ã„ã†ã“ã¨ã«ãªã‚‹ã€‚

# xsave ã¨ cpuid
xsave ãŒã‚µãƒãƒ¼ãƒˆã•ã‚Œã¦ã„ã‚‹ã‹ã©ã†ã‹ã¯ cpuid ã® 1ç•ªç›®ã®ECXã®26bitç›®ã‚’è¦‹ã‚Œã°ã‚ˆã„ã€‚

```sh
# cpuid ã‚³ãƒãƒ³ãƒ‰ã®çµæœ (XSAVE/XSTOR states ã®ã¨ã“ã‚ã‚’è¦‹ã‚ˆã†)
   feature information (1/ecx):
      PNI/SSE3: Prescott New Instructions     = true
      PCLMULDQ instruction                    = true
      DTES64: 64-bit debug store              = true
      MONITOR/MWAIT                           = true
      CPL-qualified debug store               = true
      VMX: virtual machine extensions         = true
      SMX: safer mode extensions              = true
      Enhanced Intel SpeedStep Technology     = true
      TM2: thermal monitor 2                  = true
      SSSE3 extensions                        = true
      context ID: adaptive or shared L1 data  = false
      SDBG: IA32_DEBUG_INTERFACE              = true
      FMA instruction                         = true
      CMPXCHG16B instruction                  = true
      xTPR disable                            = true
      PDCM: perfmon and debug                 = true
      PCID: process context identifiers       = true
      DCA: direct cache access                = false
      SSE4.1 extensions                       = true
      SSE4.2 extensions                       = true
      x2APIC: extended xAPIC support          = true
      MOVBE instruction                       = true
      POPCNT instruction                      = true
      time stamp counter deadline             = true
      AES instruction                         = true
      XSAVE/XSTOR states                      = true
      OS-enabled XSAVE/XSTOR                  = true
      AVX: advanced vector extensions         = true
      F16C half-precision convert instruction = true
      RDRAND instruction                      = true
      hypervisor guest status                 = false
```

ã•ã‚‰ã«ã€eax=0xd,ecx=0x0 ã¾ãŸã¯ eax=0xd,ecx=0x1 ã§ cpuid ã‚’å®Ÿè¡Œã™ã‚‹ã¨ã€XSAVEã®æ©Ÿèƒ½ã®è©³ç´°ã‚’å–å¾—ã§ãã‚‹ã€‚

```sh
$ cpuid -1 -l 0xd -s 0  # eax=0xd, ecx=0x0
CPU:
   XSAVE features (0xd/0):
      XCR0 valid bit field mask               = 0x0000000000000207
         XCR0 supported: x87 state            = true
         XCR0 supported: SSE state            = true
         XCR0 supported: AVX state            = true
         XCR0 supported: MPX BNDREGS          = false
         XCR0 supported: MPX BNDCSR           = false
         XCR0 supported: AVX-512 opmask       = false
         XCR0 supported: AVX-512 ZMM_Hi256    = false
         XCR0 supported: AVX-512 Hi16_ZMM     = false
         IA32_XSS supported: PT state         = false
         XCR0 supported: PKRU state           = true
         XCR0 supported: CET_U state          = false
         XCR0 supported: CET_S state          = false
         IA32_XSS supported: HDC state        = false
         IA32_XSS supported: UINTR state      = false
         LBR supported                        = false
         IA32_XSS supported: HWP state        = false
         XTILECFG supported                   = false
         XTILEDATA supported                  = false
      bytes required by fields in XCR0        = 0x00000a88 (2696)
      bytes required by XSAVE/XRSTOR area     = 0x00000a88 (2696)
$ cpuid -1 -l 0xd -s 1  # eax=0xd, ecx=0x1
CPU:
   XSAVE features (0xd/1):
      XSAVEOPT instruction                        = true
      XSAVEC instruction                          = true
      XGETBV instruction                          = true
      XSAVES/XRSTORS instructions                 = true
      XFD: extended feature disable supported     = false
      SAVE area size in bytes                     = 0x00000670 (1648)
      IA32_XSS lower 32 bits valid bit field mask = 0x00019900
      IA32_XSS upper 32 bits valid bit field mask = 0x00000000
```

åŸºæœ¬çš„ã«ã¯ã€ã“ã‚Œã§å–å¾—ã§ãã‚‹
```
      bytes required by fields in XCR0        = 0x00000a88 (2696)
```
ã“ã®é ˜åŸŸã‚’ç¢ºä¿ã—ã¦ã€xsave/xrstor ã™ã‚Œã°xsaveå¯¾å¿œã¯ã§ãã‚‹ã€‚

(xsaveãŒä½¿ãˆã‚Œã°ååˆ†ã¨ã„ã†äºº(ã©ã‚“ãªäººã‚„ï¼Ÿ)ã¯ã“ã“ã§èª­ã¿çµ‚ãˆã¦ã‚‚ã‚‰ã£ã¦æ§‹ã‚ãªã„)


xsave ã§ä¿å­˜ã•ã‚ŒãŸçŠ¶æ…‹ã®è©³ç´°ã‚’çŸ¥ã‚ŠãŸã„å ´åˆã‚„ã€ã‚ã¨ã§èª¬æ˜ã™ã‚‹xsavec ã‚’ä½¿ã†å ´åˆã¯ã€ã•ã‚‰ã«CPUIDã‚’ä½¿ã£ã¦è©³ç´°ã‚’å–å¾—ã™ã‚‹ã€‚

CPUID ã« eax=0xd, ecx=state-component bit ã®ãƒ“ãƒƒãƒˆä½ç½®ã‚’æ¸¡ã™ã¨ã€ecxã§æŒ‡å®šã•ã‚ŒãŸãƒ“ãƒƒãƒˆã¨å¯¾å¿œã™ã‚‹çŠ¶æ…‹ã®è©³ç´°ãŒå–ã‚Œã‚‹ã€‚ä¾‹ãˆã°ã€ecx=2 ã¨ã™ã‚Œã°ã€AVX ãƒ¬ã‚¸ã‚¹ã‚¿ã®æƒ…å ±ã‚’å–å¾—ã§ãã‚‹ã€‚ (x87 FPU ã¨ SSE ã®ãƒ¬ã‚¸ã‚¹ã‚¿ã®æƒ…å ±ã¯å›ºå®šãªã®ã§ã€ã“ã‚Œã¯CPUIDã§ã¯ãªãå„è‡ªãŒãƒãƒ‹ãƒ¥ã‚¢ãƒ«ã‹ã‚‰é™çš„ã«å–å¾—ã™ã‚‹)


```
$ cpuid -1 -l 0xd -s 2
CPU:
   AVX/YMM features (0xd/2):
      AVX/YMM save state byte size             = 0x00000100 (256)
      AVX/YMM save state byte offset           = 0x00000240 (576)
      supported in IA32_XSS or XCR0            = XCR0 (user state)
      64-byte alignment in compacted XSAVE     = false
      XFD faulting supported                   = false
```

byte offset ã¯ xsave ã§ãƒ¡ãƒ¢ãƒªä¸Šã«ä¿å­˜ã•ã‚ŒãŸçŠ¶æ…‹ã®ã©ã“ã«ä¿å­˜ã•ã‚Œã¦ã„ã‚‹ã‹ã‚’ç¤ºã™ã€‚byte size ã¯ã€ã“ã®çŠ¶æ…‹ã®ã‚µã‚¤ã‚ºã‚’ç¤ºã™ã€‚alignement ã«ã¤ã„ã¦ã¯ã€xsavecã®ã¨ã“ã‚ã§èª¬æ˜ã™ã‚‹ã€‚XFDã¯â€¦ã¾ã èª¿ã¹ã¦ãªã„ã®ã§ã‚ˆãçŸ¥ã‚‰ãªã„ã€‚

# XINUSE

xrstor ã¯ã€ä½¿ã£ãŸãƒ¬ã‚¸ã‚¹ã‚¿ã ã‘ã‚’å¾©å…ƒã™ã‚‹ã‚ˆã†ã«ãªã£ã¦ãŠã‚Šã€xsaveopt ã¯ã€ä½¿ã£ãŸãƒ¬ã‚¸ã‚¹ã‚¿ã ã‘ã‚’ä¿å­˜ã™ã‚‹ã‚ˆã†ã«ãªã£ã¦ã„ã‚‹ã€‚(xsave ã¯æŒ‡å®šã•ã‚ŒãŸãƒ¬ã‚¸ã‚¹ã‚¿ã‚’å…¨ã¦ä¿å­˜ã™ã‚‹)

ã“ã®**ä½¿ã£ãŸãƒ¬ã‚¸ã‚¹ã‚¿**ã‚’è¿½è·¡ã—ã¦ã„ã‚‹çŠ¶æ…‹ãŒã€**XINUSE** ã ã€‚XINUSE ã¯ã€XCR0 ã¨åŒã˜ã‚ˆã†ã«ã€_xgetbv ã§å–å¾—ã§ãã‚‹ã€‚

```cpp
#include <stdio.h>
#include <immintrin.h>

__m256i xyzzy;

int main(int argc, char **argv)
{
    auto xcr0 = _xgetbv(0);
    auto xinuse = _xgetbv(1);

    printf("XCR0   : %016llx\n", (long long)xcr0);
    printf("XINUSE : %016llx\n", (long long)xinuse);

    puts("=== use mmx ===");
    _mm_empty();
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);


    puts("=== use avx ===");
    xyzzy = _mm256_set1_epi8(argc);
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);
}
```

```sh
$ ./xinuse 
XCR0   : 0000000000000207
XINUSE : 0000000000000202
=== use mmx ===
XINUSE : 0000000000000203
=== use avx ===
XINUSE : 0000000000000207
```

ãƒ¬ã‚¸ã‚¹ã‚¿ã«è§¦ã‚‹ã¨XINUSEãŒè¨­å®šã•ã‚Œã¦ã„ã‚‹ã€‚


é–¢é€£ã—ã¦ã€vzeroupper å‘½ä»¤ã¯ã€XINUSEã®AVXã®ä½¿ç”¨ä¸­çŠ¶æ…‹ã‚’æ¶ˆå»ã§ãã‚‹ã€‚vzeroall ã¯AVX,SSEã®ä¸¡æ–¹ã®ä½¿ç”¨ä¸­çŠ¶æ…‹ã‚’æ¶ˆå»ã§ãã‚‹ã€‚

```cpp
#include <stdio.h>
#include <immintrin.h>

__m256i xyzzy;

int main(int argc, char **argv)
{
    auto xcr0 = _xgetbv(0);
    auto xinuse = _xgetbv(1);

    printf("XCR0   : %016llx\n", (long long)xcr0);
    printf("XINUSE : %016llx\n", (long long)xinuse);

    puts("=== use mmx ===");
    _mm_empty();
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);

    puts("=== use avx ===");
    xyzzy = _mm256_set1_epi8(argc);
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);

    puts("== vzeroupper ==");
    _mm256_zeroupper();
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);

    puts("== vzeroall ==");
    _mm256_zeroall();
    xinuse = _xgetbv(1);
    printf("XINUSE : %016llx\n", (long long)xinuse);
}
```

```sh
$ ./vzero 
XCR0   : 0000000000000207
XINUSE : 0000000000000202
=== use mmx ===
XINUSE : 0000000000000203
=== use avx ===
XINUSE : 0000000000000207
== vzeroupper ==
XINUSE : 0000000000000203
== vzeroall ==
XINUSE : 0000000000000201
```

ã“ã‚Œã¯ã€å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«å…¨ä½“ã‚’VEXä»˜ãã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã—ã¦ã„ã¦ã€SSE-AVXã®åˆ‡ã‚Šæ›¿ãˆãƒšãƒŠãƒ«ãƒ†ã‚£ãŒç„¡ã„å ´åˆã§ã‚‚ã€vzeroupper ã‚’å®Ÿè¡Œã™ã‚Œã°ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã‚¹ã‚¤ãƒƒãƒã®ã‚³ã‚¹ãƒˆã‚’ä¸‹ã’ã‚‰ã‚Œã‚‹ã¨ã„ã†ã“ã¨ã§ã‚ã‚‹ã€‚(xsaveoptã¯ã€XINUSEãŒç«‹ã£ã¦ã‚‹ã¨ã“ã‚ã ã‘ã‚’ä¿å­˜ã—ã€xrstorã¯ä¿å­˜ã•ã‚ŒãŸã¨ã“ã‚ã ã‘ã‚’å¾©å…ƒã™ã‚‹ã®ã§)

(ã¤ã¾ã‚ŠAVXãƒ¬ã‚¸ã‚¹ã‚¿ã‚’ä½¿ã„çµ‚ã‚ã£ãŸã‚‰å¸¸ã«vzeroupperã‚’å®Ÿè¡Œã—ã¦ãŠãã¹ã)

# xsave

# xsaveopt

(æ³¨æ„: Intelã®ãƒãƒ‹ãƒ¥ã‚¢ãƒ«ã§ã¯ã€xsaveopt ã¯ãƒ¦ãƒ¼ã‚¶ç©ºé–“ã§ä½¿ã†ã®ã¯æ¨å¥¨ã•ã‚Œã¦ã„ã¾ã›ã‚“ã€‚ã©ã†ã—ã¦ã‚‚å¿…è¦ãªå ´åˆã¯ã‚ˆãç†è§£ã—ã¦ä½¿ã„ã¾ã—ã‚‡ã†ã€‚xsaveoptã¨åŒã˜ã‚ˆã†ã«ä¿å­˜ã‚’çœç•¥ã™ã‚‹xsavecã‚‚åŒæ§˜ã§ã™)

# xsavec


