// Seed: 1666815400
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7
);
  assign id_7 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1
    , id_12,
    input supply1 id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    output wand id_8,
    output logic id_9
    , id_13,
    output wand id_10
);
  always @(*) id_9 <= 1'b0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8,
      id_8,
      id_8,
      id_4,
      id_7,
      id_10
  );
endmodule
