// Seed: 983484151
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  assign id_3 = 1;
  type_8(
      1, id_3, 1
  );
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_4 = 1;
  assign id_2 = 1'd0;
  logic id_7;
endmodule
