## **DE & CO Records**

### **Number Systems and Logic Gates**
> To study and verify the truth table of **logic gates**: **AND, NAND, OR, NOR, NOT, XOR, X-NOR** <br> <br> [![exp_btn](https://img.shields.io/badge/Experiment_01-%23000000.svg?style=for-the-badge&logo=CircuitVerse&logoColor=FF7139)](experiments/_01.md)

---
---

### **Combinational Logic Circuits**

> To study and verify the truth table of **half-adder** and **full-adder**  
[![exp_btn](https://img.shields.io/badge/Experiment_02-%23000000.svg?style=for-the-badge&logo=CircuitVerse&logoColor=FF7139)](experiments/_02.md)

> To study and verify the truth table of **half-subtractor** and **full-subtractor**  
[![exp_btn](https://img.shields.io/badge/Experiment_03-%23000000.svg?style=for-the-badge&logo=CircuitVerse&logoColor=FF7139)](experiments/3.md)

---
---

### **Sequential Logic Circuits**
<br>

---
---

### **Timing and Clock Circuits**
<br>

---
---

### **Memory and Programmable Logic Devices**
<br>

---
---

### **Digital Logic Applications**
<br>

---
---