0.7
2020.2
Apr 18 2022
16:05:34
D:/Vivado_prj/i2c_temp/i2c_temp.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.v,1659935142,verilog,,,,design_hw;design_hw_htu21_smp_0_0;design_hw_i2c_main_0_0;design_hw_proc_sys_reset_0_0;design_hw_processing_system7_0_0;design_hw_wrapper;glbl,,xilinx_vip,D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
