Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date             : Sat Mar 12 15:37:36 2016
| Host             : vlsifarm-07 running 64-bit unknown
| Command          : report_power -file mkBridge_power_routed.rpt -pb mkBridge_power_summary_routed.pb
| Design           : mkBridge
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.809 |
| Dynamic (W)              | 4.511 |
| Device Static (W)        | 0.297 |
| Total Off-Chip Power (W) | 0.447 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 79.5  |
| Junction Temperature (C) | 30.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.320 |       91 |       --- |             --- |
| Slice Logic              |     0.074 |   115006 |       --- |             --- |
|   LUT as Logic           |     0.066 |    49335 |    303600 |           16.25 |
|   LUT as Distributed RAM |     0.004 |     1342 |    130800 |            1.02 |
|   Register               |     0.003 |    48235 |    607200 |            7.94 |
|   CARRY4                 |    <0.001 |      557 |     75900 |            0.73 |
|   F7/F8 Muxes            |    <0.001 |     5030 |    303600 |            1.65 |
|   LUT as Shift Register  |    <0.001 |       18 |    130800 |            0.01 |
|   Others                 |     0.000 |      486 |       --- |             --- |
|   BUFG                   |     0.000 |        2 |        32 |            6.25 |
| Signals                  |     0.111 |    90901 |       --- |             --- |
| Block RAM                |     0.052 |     21.5 |      1030 |            2.08 |
| MMCM                     |     0.327 |        5 |        14 |           35.71 |
| PLL                      |     0.091 |        1 |        14 |            7.14 |
| PCIE                     |     0.045 |        1 |         4 |           25.00 |
| I/O                      |     0.979 |      160 |       700 |           22.85 |
| GTX                      |     2.157 |        8 |        28 |           28.57 |
| PHASER                   |     0.351 |        3 |       --- |             --- |
|   PHASER_OUT             |     0.126 |       11 |       --- |             --- |
|   PHASER_IN              |     0.082 |        8 |       --- |             --- |
|   PHASER_REF             |     0.071 |        3 |       --- |             --- |
|   PHY_CONTROL            |     0.032 |        3 |       --- |             --- |
|   OUT_FIFO               |     0.023 |       11 |       --- |             --- |
|   IN_FIFO                |     0.017 |        8 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.297 |          |           |                 |
| Total                    |     4.809 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.030 |       0.863 |      0.168 |
| Vccaux    |       1.800 |     0.608 |       0.569 |      0.039 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.706 |       0.705 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     1.003 |       0.995 |      0.008 |
| MGTAVtt   |       1.200 |     0.821 |       0.813 |      0.008 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                 | Domain                                                                                                                                                                                             | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| oserdes_clk_5                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_4                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_3                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| oserdes_clk_2                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| oserdes_clk_1                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| oserdes_clk                                                                                                                                                                           | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| auxout_clk_i                                                                                                                                                                          | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/auxout_clk_i                                                                                                                           |             5.0 |
| pll_clk3_out                                                                                                                                                                          | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                                            | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| mem_refclk                                                                                                                                                                            | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| freq_refclk                                                                                                                                                                           | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| pll_clkfbout                                                                                                                                                                          | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| scemi_clkgen_pll$CLKOUT6                                                                                                                                                              | scemi_clkgen_pll$CLKOUT6                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT5                                                                                                                                                              | scemi_clkgen_pll$CLKOUT5                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT4                                                                                                                                                              | scemi_clkgen_pll$CLKOUT4                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT3B                                                                                                                                                             | scemi_clkgen_pll$CLKOUT3B                                                                                                                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT3                                                                                                                                                              | scemi_clkgen_pll$CLKOUT3                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT2B                                                                                                                                                             | scemi_clkgen_pll$CLKOUT2B                                                                                                                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT2                                                                                                                                                              | scemi_clkgen_pll$CLKOUT2                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT1B                                                                                                                                                             | scemi_clkgen_pll$CLKOUT1B                                                                                                                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT1                                                                                                                                                              | scemi_clkgen_pll$CLKOUT1                                                                                                                                                                           |            10.0 |
| scemi_clkgen_pll$CLKOUT0B                                                                                                                                                             | scemi_clkgen_pll$CLKOUT0B                                                                                                                                                                          |             8.0 |
| scemi_clkgen_pll$CLKFBOUT                                                                                                                                                             | scemi_clkgen_pll$CLKFBOUT                                                                                                                                                                          |             4.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                      | scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                      | scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                      | scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                       | scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                                    |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                      | scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                      | scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                                   |             8.0 |
| userclk2                                                                                                                                                                              | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2                                                                                                                                                        |             4.0 |
| userclk1                                                                                                                                                                              | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1                                                                                                                                                        |             4.0 |
| clk_250mhz                                                                                                                                                                            | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_250mhz                                                                                                                                                      |             4.0 |
| clk_125mhz                                                                                                                                                                            | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz                                                                                                                                                      |             8.0 |
| mmcm_fb                                                                                                                                                                               | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_fb                                                                                                                                                         |            10.0 |
| clk_gen_pll$CLKOUT6                                                                                                                                                                   | clk_gen_pll$CLKOUT6                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKOUT5                                                                                                                                                                   | clk_gen_pll$CLKOUT5                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKOUT4                                                                                                                                                                   | clk_gen_pll$CLKOUT4                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKOUT3B                                                                                                                                                                  | clk_gen_pll$CLKOUT3B                                                                                                                                                                               |            10.0 |
| clk_gen_pll$CLKOUT3                                                                                                                                                                   | clk_gen_pll$CLKOUT3                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKOUT2B                                                                                                                                                                  | clk_gen_pll$CLKOUT2B                                                                                                                                                                               |            10.0 |
| clk_gen_pll$CLKOUT2                                                                                                                                                                   | clk_gen_pll$CLKOUT2                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKOUT1B                                                                                                                                                                  | clk_gen_pll$CLKOUT1B                                                                                                                                                                               |             5.0 |
| clk_gen_pll$CLKOUT1                                                                                                                                                                   | clk_gen_pll$CLKOUT1                                                                                                                                                                                |             5.0 |
| clk_gen_pll$CLKOUT0B                                                                                                                                                                  | clk_gen_pll$CLKOUT0B                                                                                                                                                                               |            10.0 |
| clk_gen_pll$CLKOUT0                                                                                                                                                                   | clk_gen_pll$CLKOUT0                                                                                                                                                                                |            10.0 |
| clk_gen_pll$CLKFBOUT                                                                                                                                                                  | clk_gen_pll$CLKFBOUT                                                                                                                                                                               |             5.0 |
| cclock                                                                                                                                                                                | scemi_clk_port_clkgen/current_clk                                                                                                                                                                  |            20.0 |
| uclock                                                                                                                                                                                | scemi_uclkgen/current_clk                                                                                                                                                                          |            20.0 |
| core_clock                                                                                                                                                                            | scemi_scemi_clkgen_mmcm$CLKOUT0                                                                                                                                                                    |            10.0 |
| noc_clk                                                                                                                                                                               | scemi_clkgen_pll$CLKOUT0                                                                                                                                                                           |             8.0 |
| txoutclk                                                                                                                                                                              | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/PIPE_TXOUTCLK_OUT                                                                                                  |            10.0 |
| sys_clk                                                                                                                                                                               | sys_clk$O                                                                                                                                                                                          |             5.0 |
| pci_refclk                                                                                                                                                                            | scemi_sys_clk_buf$O                                                                                                                                                                                |            10.0 |
| oserdes_clkdiv_10                                                                                                                                                                     | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_7                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_9                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_6                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_8                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_5                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_7                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_4                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_6                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_5                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_4                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_3                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_3                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_2                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_2                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_1                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_1                                                                                                                                                                      | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv                                                                                                                                                                        | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv                                                                                                                                                                        | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| clk_pll_i                                                                                                                                                                             | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |             5.0 |
| oserdes_clk_10                                                                                                                                                                        | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| oserdes_clk_9                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| oserdes_clk_8                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| oserdes_clk_7                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| oserdes_clk_6                                                                                                                                                                         | ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                 | Power (W) |
+----------------------------------------------------------------------------------------------------------------------+-----------+
| mkBridge                                                                                                             |     4.511 |
|   connectDDR3_jointReset                                                                                             |    <0.001 |
|   connectDDR3_reqFIFO                                                                                                |     0.003 |
|   connectDDR3_respFIFO                                                                                               |     0.005 |
|   connectDDR3_uRst_dclk                                                                                              |    <0.001 |
|   ddr3_ctrl                                                                                                          |     1.611 |
|     u_ddr3_v2_0                                                                                                      |     1.611 |
|       u_ddr3_v2_0_mig                                                                                                |     1.611 |
|         temp_mon_enabled.u_tempmon                                                                                   |     0.011 |
|         u_ddr3_clk_ibuf                                                                                              |     0.000 |
|         u_ddr3_infrastructure                                                                                        |     0.092 |
|         u_iodelay_ctrl                                                                                               |     0.002 |
|         u_memc_ui_top_std                                                                                            |     1.506 |
|           mem_intfc0                                                                                                 |     1.473 |
|             ddr_phy_top0                                                                                             |     1.454 |
|               u_ddr_calib_top                                                                                        |     0.084 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                          |     0.005 |
|                 ddr_phy_tempmon_0                                                                                    |     0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                          |     0.007 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                            |     0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                        |     0.013 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                                   |     0.008 |
|                 u_ddr_phy_init                                                                                       |     0.027 |
|                 u_ddr_phy_rdlvl                                                                                      |     0.015 |
|                 u_ddr_phy_wrcal                                                                                      |     0.003 |
|                 u_ddr_prbs_gen                                                                                       |    <0.001 |
|               u_ddr_mc_phy_wrapper                                                                                   |     1.370 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                          |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                           |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                           |     0.016 |
|                   IBUFDS                                                                                             |     0.013 |
|                   OBUFTDS                                                                                            |     0.003 |
|                 u_ddr_mc_phy                                                                                         |     0.651 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5      |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11__0  |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77    |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77__0 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5__0              |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65__0            |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11__0             |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|                   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5      |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5__0   |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71__0 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77    |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5__0              |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71__0            |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11__0             |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5      |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71__0 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11__0  |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77    |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5__0              |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71__0            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11__0             |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11__0  |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77    |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77__0 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5__0              |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71__0            |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11__0             |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77__0            |    <0.001 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                  |     0.262 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                  |     0.056 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                  |     0.109 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                  |     0.030 |
|                       ddr_byte_group_io                                                                              |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                      |     0.008 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |     0.002 |
|                         mem_reg_0_15_12_17                                                                           |    <0.001 |
|                         mem_reg_0_15_18_23                                                                           |    <0.001 |
|                         mem_reg_0_15_30_35                                                                           |    <0.001 |
|                         mem_reg_0_15_36_41                                                                           |    <0.001 |
|                         mem_reg_0_15_42_47                                                                           |    <0.001 |
|                         mem_reg_0_15_48_53                                                                           |    <0.001 |
|                         mem_reg_0_15_54_59                                                                           |    <0.001 |
|                         mem_reg_0_15_6_11                                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                  |     0.022 |
|                       ddr_byte_group_io                                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |     0.002 |
|                         mem_reg_0_15_30_35                                                                           |    <0.001 |
|                         mem_reg_0_15_36_41                                                                           |    <0.001 |
|                         mem_reg_0_15_42_47                                                                           |    <0.001 |
|                         mem_reg_0_15_48_53                                                                           |    <0.001 |
|                         mem_reg_0_15_54_59                                                                           |    <0.001 |
|                         mem_reg_0_15_60_65                                                                           |    <0.001 |
|                         mem_reg_0_15_66_71                                                                           |    <0.001 |
|                         mem_reg_0_15_6_11                                                                            |    <0.001 |
|                         mem_reg_0_15_72_77                                                                           |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                  |     0.022 |
|                       ddr_byte_group_io                                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |     0.002 |
|                         mem_reg_0_15_0_5                                                                             |    <0.001 |
|                         mem_reg_0_15_12_17                                                                           |    <0.001 |
|                         mem_reg_0_15_18_23                                                                           |    <0.001 |
|                         mem_reg_0_15_24_29                                                                           |    <0.001 |
|                         mem_reg_0_15_30_35                                                                           |    <0.001 |
|                         mem_reg_0_15_36_41                                                                           |    <0.001 |
|                         mem_reg_0_15_42_47                                                                           |    <0.001 |
|                         mem_reg_0_15_48_53                                                                           |    <0.001 |
|                         mem_reg_0_15_54_59                                                                           |    <0.001 |
|                         mem_reg_0_15_60_65                                                                           |    <0.001 |
|                         mem_reg_0_15_66_71                                                                           |    <0.001 |
|                         mem_reg_0_15_6_11                                                                            |    <0.001 |
|                         mem_reg_0_15_72_77                                                                           |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                  |     0.263 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                  |     0.057 |
|                       ddr_byte_group_io                                                                              |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |    <0.001 |
|             mc0                                                                                                      |     0.019 |
|               bank_mach0                                                                                             |     0.013 |
|                 arb_mux0                                                                                             |     0.002 |
|                   arb_row_col0                                                                                       |     0.002 |
|                     col_arb0                                                                                         |    <0.001 |
|                     row_arb0                                                                                         |     0.001 |
|                   arb_select0                                                                                        |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                  |     0.003 |
|                   bank_compare0                                                                                      |    <0.001 |
|                   bank_queue0                                                                                        |     0.002 |
|                   bank_state0                                                                                        |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                  |     0.002 |
|                   bank_compare0                                                                                      |    <0.001 |
|                   bank_queue0                                                                                        |    <0.001 |
|                   bank_state0                                                                                        |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                  |     0.002 |
|                   bank_compare0                                                                                      |    <0.001 |
|                   bank_queue0                                                                                        |    <0.001 |
|                   bank_state0                                                                                        |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                  |     0.002 |
|                   bank_compare0                                                                                      |    <0.001 |
|                   bank_queue0                                                                                        |    <0.001 |
|                   bank_state0                                                                                        |    <0.001 |
|                 bank_common0                                                                                         |    <0.001 |
|               col_mach0                                                                                              |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                        |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                        |    <0.001 |
|               rank_mach0                                                                                             |     0.002 |
|                 rank_cntrl[0].rank_cntrl0                                                                            |    <0.001 |
|                 rank_common0                                                                                         |     0.001 |
|                   maintenance_request.maint_arb0                                                                     |    <0.001 |
|           u_ui_top                                                                                                   |     0.033 |
|             ui_cmd0                                                                                                  |     0.003 |
|             ui_rd_data0                                                                                              |     0.009 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                       |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                     |    <0.001 |
|             ui_wr_data0                                                                                              |     0.021 |
|               pointer_ram.rams[0].RAM32M0                                                                            |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                            |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                  |    <0.001 |
|   ddr3_ctrl_fRequest                                                                                                 |     0.026 |
|   ddr3_ctrl_fResponse                                                                                                |     0.015 |
|   ddr3_ctrl_user_reset_n                                                                                             |    <0.001 |
|   ddr3ref_rst_n                                                                                                      |    <0.001 |
|   rst_n                                                                                                              |    <0.001 |
|   scemi_1_outFifo                                                                                                    |     0.005 |
|   scemi_bridge                                                                                                       |     0.054 |
|     pbb_arbiter                                                                                                      |     0.010 |
|       tlp_out_cfg_fifo                                                                                               |     0.003 |
|       tlp_out_dma_fifo                                                                                               |     0.004 |
|       tlp_out_fifo                                                                                                   |     0.003 |
|     pbb_csr_clock_control                                                                                            |    <0.001 |
|     pbb_csr_clock_status                                                                                             |    <0.001 |
|     pbb_csr_intr_info                                                                                                |     0.002 |
|     pbb_csr_rd_addr_queue                                                                                            |     0.001 |
|     pbb_dispatcher                                                                                                   |     0.021 |
|       tlp_in_cfg_fifo                                                                                                |     0.011 |
|       tlp_in_dma_fifo                                                                                                |     0.007 |
|       tlp_in_fifo                                                                                                    |     0.004 |
|     pbb_dma_dont_wait_out                                                                                            |    <0.001 |
|     pbb_dma_intr_info                                                                                                |     0.002 |
|     pbb_dma_last_tag_queue                                                                                           |    <0.001 |
|       arr_reg_0_31_0_4                                                                                               |    <0.001 |
|     pbb_dma_msg_len_out                                                                                              |    <0.001 |
|     pbb_dma_rd_buffer_queue_memory                                                                                   |    <0.001 |
|     pbb_dma_wr_buffer_queue_memory                                                                                   |    <0.001 |
|   scemi_clk_port_clkgen                                                                                              |    <0.001 |
|   scemi_clk_port_rstgen_inv_rstgen                                                                                   |    <0.001 |
|     rstSync                                                                                                          |    <0.001 |
|   scemi_clk_port_rstgen_rstgen                                                                                       |    <0.001 |
|   scemi_dut_dut_dutIfc_didreset                                                                                      |    <0.001 |
|   scemi_dut_dut_dutIfc_m_dut                                                                                         |     0.106 |
|     m                                                                                                                |     0.106 |
|       csrf                                                                                                           |    <0.001 |
|       rf                                                                                                             |     0.004 |
|   scemi_dut_dut_dutIfc_myrst                                                                                         |    <0.001 |
|     rstSync                                                                                                          |    <0.001 |
|   scemi_dut_dut_prb_control_ackFifo                                                                                  |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_buffer_empty_sp                                                               |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_buffer_full_sp                                                                |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_ending_reset                                                                  |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_next_sp                                                                       |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_starting_reset                                                                |    <0.001 |
|   scemi_dut_dut_prb_control_control_in_wait_sp                                                                       |    <0.001 |
|   scemi_dut_dut_prb_control_data_out_finished                                                                        |    <0.001 |
|   scemi_dut_dut_prb_control_data_out_next                                                                            |    <0.001 |
|   scemi_dut_dut_prb_control_enff                                                                                     |    <0.001 |
|   scemi_dut_softrst_req_inport_buffer_empty_sp                                                                       |    <0.001 |
|   scemi_dut_softrst_req_inport_buffer_full_sp                                                                        |    <0.001 |
|   scemi_dut_softrst_req_inport_ending_reset                                                                          |    <0.001 |
|   scemi_dut_softrst_req_inport_next_sp                                                                               |    <0.001 |
|   scemi_dut_softrst_req_inport_starting_reset                                                                        |    <0.001 |
|   scemi_dut_softrst_req_inport_wait_sp                                                                               |    <0.001 |
|   scemi_dut_softrst_req_res_fifo                                                                                     |    <0.001 |
|   scemi_dut_softrst_resp_outport_finished                                                                            |    <0.001 |
|   scemi_dut_softrst_resp_outport_next                                                                                |    <0.001 |
|   scemi_dut_softrst_resp_res_fifo                                                                                    |    <0.001 |
|     fifoMem_reg_0_1_0_0                                                                                              |    <0.001 |
|   scemi_epReset125                                                                                                   |    <0.001 |
|   scemi_epReset250                                                                                                   |    <0.001 |
|   scemi_fToBridgeBeat                                                                                                |    <0.001 |
|   scemi_fromhost_inport_buffer_empty_sp                                                                              |    <0.001 |
|   scemi_fromhost_inport_buffer_full_sp                                                                               |    <0.001 |
|   scemi_fromhost_inport_ending_reset                                                                                 |    <0.001 |
|   scemi_fromhost_inport_next_sp                                                                                      |    <0.001 |
|   scemi_fromhost_inport_starting_reset                                                                               |    <0.001 |
|   scemi_fromhost_inport_wait_sp                                                                                      |    <0.001 |
|   scemi_fromhost_res_fifo                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_0_5                                                                                              |    <0.001 |
|     fifoMem_reg_0_1_12_17                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_18_23                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_24_29                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_30_31                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_6_11                                                                                             |    <0.001 |
|   scemi_inFifo                                                                                                       |     0.005 |
|   scemi_init_state_msgFIFO                                                                                           |     0.002 |
|     fifoMem_reg_0_7_0_5                                                                                              |    <0.001 |
|     fifoMem_reg_0_7_12_17                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_18_23                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_24_29                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_30_35                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_36_41                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_42_47                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_48_53                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_54_59                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_60_65                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_66_71                                                                                            |    <0.001 |
|     fifoMem_reg_0_7_6_11                                                                                             |    <0.001 |
|     fifoMem_reg_0_7_72_73                                                                                            |    <0.001 |
|   scemi_mem_inport_buffer_empty_sp                                                                                   |    <0.001 |
|   scemi_mem_inport_buffer_full_sp                                                                                    |    <0.001 |
|   scemi_mem_inport_ending_reset                                                                                      |    <0.001 |
|   scemi_mem_inport_next_sp                                                                                           |    <0.001 |
|   scemi_mem_inport_starting_reset                                                                                    |    <0.001 |
|   scemi_mem_inport_wait_sp                                                                                           |    <0.001 |
|   scemi_mem_res_fifo                                                                                                 |     0.012 |
|   scemi_network_status                                                                                               |    <0.001 |
|     rstSync                                                                                                          |    <0.001 |
|   scemi_pcie_ep                                                                                                      |     2.387 |
|     ext_clk.pipe_clock_i                                                                                             |     0.111 |
|     pcie_7x_v1_10_i                                                                                                  |     2.276 |
|       gt_top_i                                                                                                       |     2.173 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                                                             |     0.000 |
|         pipe_wrapper_i                                                                                               |     2.173 |
|           pipe_lane[0].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i                                                              |    <0.001 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i                                                          |    <0.001 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[0].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[0].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[1].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                                                                         |    <0.001 |
|           pipe_lane[1].pipe_sync_i                                                                                   |    <0.001 |
|           pipe_lane[1].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[2].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[2].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[2].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[3].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[3].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[3].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[4].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i                                                              |    <0.001 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i                                                          |    <0.001 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[4].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[4].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[5].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[5].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[5].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[6].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[6].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[6].pipe_user_i                                                                                   |    <0.001 |
|           pipe_lane[7].gt_wrapper_i                                                                                  |     0.270 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                                                                           |     0.001 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                                                                             |     0.000 |
|             rxeq_scan_i                                                                                              |     0.000 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                                                                         |     0.000 |
|           pipe_lane[7].pipe_sync_i                                                                                   |     0.000 |
|           pipe_lane[7].pipe_user_i                                                                                   |    <0.001 |
|           pipe_reset.pipe_reset_i                                                                                    |    <0.001 |
|           qpll_reset.qpll_reset_i                                                                                    |     0.000 |
|       pcie_top_i                                                                                                     |     0.103 |
|         axi_basic_top                                                                                                |     0.006 |
|           rx_inst                                                                                                    |     0.004 |
|             rx_null_gen_inst                                                                                         |    <0.001 |
|             rx_pipeline_inst                                                                                         |     0.004 |
|           tx_inst                                                                                                    |     0.002 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst                                                                       |    <0.001 |
|             tx_pipeline_inst                                                                                         |     0.001 |
|         pcie_7x_i                                                                                                    |     0.096 |
|           pcie_bram_top                                                                                              |     0.045 |
|             pcie_brams_rx                                                                                            |     0.022 |
|               brams[0].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[1].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[2].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[3].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|             pcie_brams_tx                                                                                            |     0.022 |
|               brams[0].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[1].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[2].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|               brams[3].ram                                                                                           |     0.006 |
|                 use_tdp.ramb36                                                                                       |     0.006 |
|         pcie_pipe_pipeline_i                                                                                         |     0.000 |
|           pipe_2_lane.pipe_lane_1_i                                                                                  |     0.000 |
|           pipe_4_lane.pipe_lane_2_i                                                                                  |     0.000 |
|           pipe_4_lane.pipe_lane_3_i                                                                                  |     0.000 |
|           pipe_8_lane.pipe_lane_4_i                                                                                  |     0.000 |
|           pipe_8_lane.pipe_lane_5_i                                                                                  |     0.000 |
|           pipe_8_lane.pipe_lane_6_i                                                                                  |     0.000 |
|           pipe_8_lane.pipe_lane_7_i                                                                                  |     0.000 |
|           pipe_lane_0_i                                                                                              |     0.000 |
|           pipe_misc_i                                                                                                |     0.000 |
|   scemi_reqFifo                                                                                                      |     0.002 |
|   scemi_respFifo                                                                                                     |     0.002 |
|   scemi_rstgen_inv_rstgen                                                                                            |    <0.001 |
|     rstSync                                                                                                          |    <0.001 |
|   scemi_scemi_clkgen_fRequest                                                                                        |     0.002 |
|   scemi_scemi_clkgen_fResponse                                                                                       |    <0.001 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                                                                             |    <0.001 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                                                                              |    <0.001 |
|   scemi_shutdown_ctrl_in_ending_reset                                                                                |    <0.001 |
|   scemi_shutdown_ctrl_in_next_sp                                                                                     |    <0.001 |
|   scemi_shutdown_ctrl_in_starting_reset                                                                              |    <0.001 |
|   scemi_shutdown_ctrl_in_wait_sp                                                                                     |    <0.001 |
|   scemi_shutdown_ctrl_out_finished                                                                                   |    <0.001 |
|   scemi_shutdown_ctrl_out_next                                                                                       |    <0.001 |
|   scemi_tohost_outport_finished                                                                                      |    <0.001 |
|   scemi_tohost_outport_next                                                                                          |    <0.001 |
|   scemi_tohost_res_fifo                                                                                              |    <0.001 |
|     fifoMem_reg_0_1_0_5                                                                                              |    <0.001 |
|     fifoMem_reg_0_1_12_17                                                                                            |    <0.001 |
|     fifoMem_reg_0_1_6_11                                                                                             |    <0.001 |
|   scemi_uclkgen                                                                                                      |    <0.001 |
|   scemi_user_reset_half                                                                                              |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------+-----------+


