--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml adder.twx adder.ncd -o adder.twr adder.pcf -ucf adder.ucf

Design file:              adder.ncd
Physical constraint file: adder.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |c<0>           |    8.990|
a<0>           |c<1>           |    8.149|
a<0>           |c<2>           |    9.190|
a<0>           |c<3>           |    9.953|
a<0>           |c<4>           |    9.869|
a<1>           |c<1>           |    8.376|
a<1>           |c<2>           |    9.200|
a<1>           |c<3>           |    9.963|
a<1>           |c<4>           |    9.879|
a<2>           |c<2>           |    8.449|
a<2>           |c<3>           |    8.832|
a<2>           |c<4>           |    8.966|
a<3>           |c<3>           |    9.440|
a<3>           |c<4>           |    9.598|
b<0>           |c<0>           |    9.552|
b<0>           |c<1>           |    8.849|
b<0>           |c<2>           |    9.658|
b<0>           |c<3>           |   10.421|
b<0>           |c<4>           |   10.337|
b<1>           |c<1>           |    9.122|
b<1>           |c<2>           |    9.742|
b<1>           |c<3>           |   10.505|
b<1>           |c<4>           |   10.421|
b<2>           |c<2>           |    9.379|
b<2>           |c<3>           |    9.513|
b<2>           |c<4>           |    9.281|
b<3>           |c<3>           |    9.613|
b<3>           |c<4>           |    9.307|
---------------+---------------+---------+


Analysis completed Tue Oct 17 10:03:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



