hmLoadTopic({
hmKeywords:"BackingStore,breakReservationsOnCacheLine,CacheLine,CBox,Coordination,CPU,ExecutionCoordinator,GuestMemory,Instance,Invalidation,IPI,LLSC,MemoryBarrier,MemoryBarrierCoordinator,MemoryModel,Observation,Ordering,PageTable,PhysicalAddress,Queue,Reservation,RoutingTable,Serialization,Shootdown,Signaling,SMP,Specification,Store,Synchronization,TLB,WeakOrdering,WriteBuffer,WriteBufferManager",
hmTitle:"5.14 SMP Considerations",
hmDescription:"In EMulatR SMP systems: All CPUs share GuestMemory — one global instance, one backing store, one PA routing table Each CPU has independent write buffers — managed by per-CPU...",
hmPrevLink:"chapter-5_13-interaction-with-.html",
hmNextLink:"chapter-5_15-summary.html",
hmParentLink:"chapter-5---memory-system-arch.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-5---memory-system-arch.html\">Chapter 5 - Memory System Architecture<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 5 - Memory System Architecture > 5.14 SMP Considerations",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">5.14 SMP Considerations<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">In EMulatR SMP systems:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>All CPUs share GuestMemory — one global instance, one backing store, one PA routing table<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Each CPU has independent write buffers — managed by per-CPU WriteBufferManager queues<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>CBox coordinates global ordering — MB barriers propagate to the global MemoryBarrierCoordinator, which may send IPIs to other CPUs<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>IPIs handle TLB shootdowns — when one CPU modifies page tables, other CPUs must invalidate their TLB entries<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Barriers may involve cross-CPU signaling — CBox::RequestMemoryBarrier() forwards to the ExecutionCoordinator for SMP-wide coordination<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>LL\/SC reservations are globally visible — breakReservationsOnCacheLine() scans all CPUs, not just the local one<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The memory model remains weak unless explicitly serialized. Without barriers, CPUs may observe stores from other CPUs in any order. This is by design — it matches the Alpha AXP specification and ensures that only correctly synchronized software behaves correctly.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter9-smparchitecture.html\" class=\"topiclink\">Chapter 9 - SMP Architecture<\/a>; <a href=\"chapter-6---serialization-and-.html\" class=\"topiclink\">Chapter 6 - Serialization and Stall Model<\/a>.<\/span><\/p>\n\r"
})
