vhdl work "D:\Politechnika-Wroclawska\semestr-6\ucisw-2\ucisw-projekt\rs232\shift_register_in10b_out1b.vhd"
