

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Shift_Accumulate_Loop'
================================================================
* Date:           Fri Apr 26 02:25:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution12 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accumulate_Loop  |      108|      108|        12|          1|          1|    98|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     358|    267|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |accumulate_1_fu_209_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln72_fu_144_p2         |         +|   0|  0|  14|           7|           2|
    |add_ln75_fu_167_p2         |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_138_p2        |      icmp|   0|  0|  10|           7|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 140|         113|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |accumulate_fu_66         |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accumulate_fu_66                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_263             |  32|   0|   32|          0|
    |gmem_addr_reg_252                  |  64|   0|   64|          0|
    |i_2_reg_238                        |   7|   0|    7|          0|
    |i_fu_70                            |   7|   0|    7|          0|
    |icmp_ln72_reg_243                  |   1|   0|    1|          0|
    |mul_ln75_reg_268                   |  32|   0|   32|          0|
    |signal_shift_reg_load_reg_258      |  32|   0|   32|          0|
    |icmp_ln72_reg_243                  |  64|  32|    1|          0|
    |signal_shift_reg_load_reg_258      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 358|  64|  263|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_570_p_din0          |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_570_p_din1          |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_570_p_dout0         |   in|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_570_p_ce            |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA           |   in|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                                      gmem|       pointer|
|coefs                      |   in|   64|     ap_none|                                     coefs|        scalar|
|accumulate_out             |  out|   32|      ap_vld|                            accumulate_out|       pointer|
|accumulate_out_ap_vld      |  out|    1|      ap_vld|                            accumulate_out|       pointer|
|signal_shift_reg_address0  |  out|    7|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_ce0       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_we0       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_d0        |  out|   32|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_address1  |  out|    7|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_ce1       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_q1        |   in|   32|   ap_memory|                          signal_shift_reg|         array|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

