// Seed: 4088019201
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3[1] = 1;
  assign id_3.id_0[1][1] = 1;
  assign id_3 = id_0;
endmodule
