#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000215e88dedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000215e891c0f0_0 .net "PC", 31 0, v00000215e8915940_0;  1 drivers
v00000215e891a390_0 .var "clk", 0 0;
v00000215e891a9d0_0 .net "clkout", 0 0, L_00000215e89ce9b0;  1 drivers
v00000215e891a430_0 .net "cycles_consumed", 31 0, v00000215e891abb0_0;  1 drivers
v00000215e891b0b0_0 .var "rst", 0 0;
S_00000215e8885d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000215e88dedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000215e88f3190 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e88f31c8 .param/l "add" 0 4 5, C4<100000>;
P_00000215e88f3200 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e88f3238 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e88f3270 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e88f32a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e88f32e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e88f3318 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e88f3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e88f3388 .param/l "j" 0 4 12, C4<000010>;
P_00000215e88f33c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e88f33f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e88f3430 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e88f3468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e88f34a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e88f34d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e88f3510 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e88f3548 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e88f3580 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e88f35b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e88f35f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e88f3628 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e88f3660 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e88f3698 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e88f36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e88f3708 .param/l "xori" 0 4 8, C4<001110>;
L_00000215e89cebe0 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89ce940 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89cf510 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89cf430 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89cf4a0 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89cef60 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89cf190 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89ce630 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89ce9b0 .functor OR 1, v00000215e891a390_0, v00000215e88e7dc0_0, C4<0>, C4<0>;
L_00000215e89cf120 .functor OR 1, L_00000215e891d480, L_00000215e891cee0, C4<0>, C4<0>;
L_00000215e89ce6a0 .functor AND 1, L_00000215e891c580, L_00000215e891e100, C4<1>, C4<1>;
L_00000215e89cf270 .functor NOT 1, v00000215e891b0b0_0, C4<0>, C4<0>, C4<0>;
L_00000215e89ce8d0 .functor OR 1, L_00000215e891c9e0, L_00000215e891df20, C4<0>, C4<0>;
L_00000215e89ceef0 .functor OR 1, L_00000215e89ce8d0, L_00000215e891dca0, C4<0>, C4<0>;
L_00000215e89ce780 .functor OR 1, L_00000215e891cda0, L_00000215e8a27fc0, C4<0>, C4<0>;
L_00000215e89ce7f0 .functor AND 1, L_00000215e891cd00, L_00000215e89ce780, C4<1>, C4<1>;
L_00000215e89cecc0 .functor OR 1, L_00000215e8a29000, L_00000215e8a28ce0, C4<0>, C4<0>;
L_00000215e89cefd0 .functor AND 1, L_00000215e8a27d40, L_00000215e89cecc0, C4<1>, C4<1>;
L_00000215e89ced30 .functor NOT 1, L_00000215e89ce9b0, C4<0>, C4<0>, C4<0>;
v00000215e8915da0_0 .net "ALUOp", 3 0, v00000215e88e7d20_0;  1 drivers
v00000215e8915f80_0 .net "ALUResult", 31 0, v00000215e8916020_0;  1 drivers
v00000215e8914540_0 .net "ALUSrc", 0 0, v00000215e88e62e0_0;  1 drivers
v00000215e89178b0_0 .net "ALUin2", 31 0, L_00000215e8a287e0;  1 drivers
v00000215e8917810_0 .net "MemReadEn", 0 0, v00000215e88e6380_0;  1 drivers
v00000215e8917130_0 .net "MemWriteEn", 0 0, v00000215e88e5fc0_0;  1 drivers
v00000215e8916a50_0 .net "MemtoReg", 0 0, v00000215e88e71e0_0;  1 drivers
v00000215e8916cd0_0 .net "PC", 31 0, v00000215e8915940_0;  alias, 1 drivers
v00000215e8916f50_0 .net "PCPlus1", 31 0, L_00000215e891d980;  1 drivers
v00000215e8918030_0 .net "PCsrc", 0 0, v00000215e8914b80_0;  1 drivers
v00000215e89162d0_0 .net "RegDst", 0 0, v00000215e88e78c0_0;  1 drivers
v00000215e8916870_0 .net "RegWriteEn", 0 0, v00000215e88e7960_0;  1 drivers
v00000215e8917590_0 .net "WriteRegister", 4 0, L_00000215e891db60;  1 drivers
v00000215e8916d70_0 .net *"_ivl_0", 0 0, L_00000215e89cebe0;  1 drivers
L_00000215e89cf640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e89164b0_0 .net/2u *"_ivl_10", 4 0, L_00000215e89cf640;  1 drivers
L_00000215e89cfa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e89180d0_0 .net *"_ivl_101", 15 0, L_00000215e89cfa30;  1 drivers
v00000215e8917d10_0 .net *"_ivl_102", 31 0, L_00000215e891d340;  1 drivers
L_00000215e89cfa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8917f90_0 .net *"_ivl_105", 25 0, L_00000215e89cfa78;  1 drivers
L_00000215e89cfac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8916690_0 .net/2u *"_ivl_106", 31 0, L_00000215e89cfac0;  1 drivers
v00000215e89171d0_0 .net *"_ivl_108", 0 0, L_00000215e891c580;  1 drivers
L_00000215e89cfb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000215e8917630_0 .net/2u *"_ivl_110", 5 0, L_00000215e89cfb08;  1 drivers
v00000215e8916910_0 .net *"_ivl_112", 0 0, L_00000215e891e100;  1 drivers
v00000215e8916eb0_0 .net *"_ivl_115", 0 0, L_00000215e89ce6a0;  1 drivers
v00000215e8916ff0_0 .net *"_ivl_116", 47 0, L_00000215e891d700;  1 drivers
L_00000215e89cfb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e89176d0_0 .net *"_ivl_119", 15 0, L_00000215e89cfb50;  1 drivers
L_00000215e89cf688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e89169b0_0 .net/2u *"_ivl_12", 5 0, L_00000215e89cf688;  1 drivers
v00000215e8916e10_0 .net *"_ivl_120", 47 0, L_00000215e891d200;  1 drivers
L_00000215e89cfb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8917ef0_0 .net *"_ivl_123", 15 0, L_00000215e89cfb98;  1 drivers
v00000215e8917090_0 .net *"_ivl_125", 0 0, L_00000215e891d520;  1 drivers
v00000215e8916af0_0 .net *"_ivl_126", 31 0, L_00000215e891c440;  1 drivers
v00000215e8917b30_0 .net *"_ivl_128", 47 0, L_00000215e891e1a0;  1 drivers
v00000215e8916550_0 .net *"_ivl_130", 47 0, L_00000215e891c8a0;  1 drivers
v00000215e8917270_0 .net *"_ivl_132", 47 0, L_00000215e891d5c0;  1 drivers
v00000215e8917bd0_0 .net *"_ivl_134", 47 0, L_00000215e891d0c0;  1 drivers
v00000215e8916b90_0 .net *"_ivl_14", 0 0, L_00000215e891b150;  1 drivers
v00000215e89174f0_0 .net *"_ivl_140", 0 0, L_00000215e89cf270;  1 drivers
L_00000215e89cfc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8917770_0 .net/2u *"_ivl_142", 31 0, L_00000215e89cfc28;  1 drivers
L_00000215e89cfd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000215e8916730_0 .net/2u *"_ivl_146", 5 0, L_00000215e89cfd00;  1 drivers
v00000215e8917450_0 .net *"_ivl_148", 0 0, L_00000215e891c9e0;  1 drivers
L_00000215e89cfd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000215e8917310_0 .net/2u *"_ivl_150", 5 0, L_00000215e89cfd48;  1 drivers
v00000215e89173b0_0 .net *"_ivl_152", 0 0, L_00000215e891df20;  1 drivers
v00000215e89167d0_0 .net *"_ivl_155", 0 0, L_00000215e89ce8d0;  1 drivers
L_00000215e89cfd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000215e8917950_0 .net/2u *"_ivl_156", 5 0, L_00000215e89cfd90;  1 drivers
v00000215e89179f0_0 .net *"_ivl_158", 0 0, L_00000215e891dca0;  1 drivers
L_00000215e89cf6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000215e8917c70_0 .net/2u *"_ivl_16", 4 0, L_00000215e89cf6d0;  1 drivers
v00000215e8916c30_0 .net *"_ivl_161", 0 0, L_00000215e89ceef0;  1 drivers
L_00000215e89cfdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8917a90_0 .net/2u *"_ivl_162", 15 0, L_00000215e89cfdd8;  1 drivers
v00000215e8917db0_0 .net *"_ivl_164", 31 0, L_00000215e891c6c0;  1 drivers
v00000215e89165f0_0 .net *"_ivl_167", 0 0, L_00000215e891c760;  1 drivers
v00000215e8917e50_0 .net *"_ivl_168", 15 0, L_00000215e891dd40;  1 drivers
v00000215e8918170_0 .net *"_ivl_170", 31 0, L_00000215e891dde0;  1 drivers
v00000215e8916370_0 .net *"_ivl_174", 31 0, L_00000215e891cc60;  1 drivers
L_00000215e89cfe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8916410_0 .net *"_ivl_177", 25 0, L_00000215e89cfe20;  1 drivers
L_00000215e89cfe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919000_0 .net/2u *"_ivl_178", 31 0, L_00000215e89cfe68;  1 drivers
v00000215e8919c80_0 .net *"_ivl_180", 0 0, L_00000215e891cd00;  1 drivers
L_00000215e89cfeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e89195a0_0 .net/2u *"_ivl_182", 5 0, L_00000215e89cfeb0;  1 drivers
v00000215e8919d20_0 .net *"_ivl_184", 0 0, L_00000215e891cda0;  1 drivers
L_00000215e89cfef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e8919280_0 .net/2u *"_ivl_186", 5 0, L_00000215e89cfef8;  1 drivers
v00000215e8919e60_0 .net *"_ivl_188", 0 0, L_00000215e8a27fc0;  1 drivers
v00000215e89198c0_0 .net *"_ivl_19", 4 0, L_00000215e891a750;  1 drivers
v00000215e8919f00_0 .net *"_ivl_191", 0 0, L_00000215e89ce780;  1 drivers
v00000215e8919140_0 .net *"_ivl_193", 0 0, L_00000215e89ce7f0;  1 drivers
L_00000215e89cff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e8918a60_0 .net/2u *"_ivl_194", 5 0, L_00000215e89cff40;  1 drivers
v00000215e8918380_0 .net *"_ivl_196", 0 0, L_00000215e8a28240;  1 drivers
L_00000215e89cff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000215e8918f60_0 .net/2u *"_ivl_198", 31 0, L_00000215e89cff88;  1 drivers
L_00000215e89cf5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919dc0_0 .net/2u *"_ivl_2", 5 0, L_00000215e89cf5f8;  1 drivers
v00000215e89182e0_0 .net *"_ivl_20", 4 0, L_00000215e891aa70;  1 drivers
v00000215e8919fa0_0 .net *"_ivl_200", 31 0, L_00000215e8a29500;  1 drivers
v00000215e89190a0_0 .net *"_ivl_204", 31 0, L_00000215e8a290a0;  1 drivers
L_00000215e89cffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e891a040_0 .net *"_ivl_207", 25 0, L_00000215e89cffd0;  1 drivers
L_00000215e89d0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8918420_0 .net/2u *"_ivl_208", 31 0, L_00000215e89d0018;  1 drivers
v00000215e89191e0_0 .net *"_ivl_210", 0 0, L_00000215e8a27d40;  1 drivers
L_00000215e89d0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919780_0 .net/2u *"_ivl_212", 5 0, L_00000215e89d0060;  1 drivers
v00000215e891a0e0_0 .net *"_ivl_214", 0 0, L_00000215e8a29000;  1 drivers
L_00000215e89d00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e8919640_0 .net/2u *"_ivl_216", 5 0, L_00000215e89d00a8;  1 drivers
v00000215e8919320_0 .net *"_ivl_218", 0 0, L_00000215e8a28ce0;  1 drivers
v00000215e89187e0_0 .net *"_ivl_221", 0 0, L_00000215e89cecc0;  1 drivers
v00000215e89186a0_0 .net *"_ivl_223", 0 0, L_00000215e89cefd0;  1 drivers
L_00000215e89d00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e8918b00_0 .net/2u *"_ivl_224", 5 0, L_00000215e89d00f0;  1 drivers
v00000215e8918ba0_0 .net *"_ivl_226", 0 0, L_00000215e8a28060;  1 drivers
v00000215e89184c0_0 .net *"_ivl_228", 31 0, L_00000215e8a27ac0;  1 drivers
v00000215e891a180_0 .net *"_ivl_24", 0 0, L_00000215e89cf510;  1 drivers
L_00000215e89cf718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e8918560_0 .net/2u *"_ivl_26", 4 0, L_00000215e89cf718;  1 drivers
v00000215e8918ce0_0 .net *"_ivl_29", 4 0, L_00000215e891ad90;  1 drivers
v00000215e89196e0_0 .net *"_ivl_32", 0 0, L_00000215e89cf430;  1 drivers
L_00000215e89cf760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e8918c40_0 .net/2u *"_ivl_34", 4 0, L_00000215e89cf760;  1 drivers
v00000215e8918920_0 .net *"_ivl_37", 4 0, L_00000215e891b010;  1 drivers
v00000215e8918600_0 .net *"_ivl_40", 0 0, L_00000215e89cf4a0;  1 drivers
L_00000215e89cf7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e89189c0_0 .net/2u *"_ivl_42", 15 0, L_00000215e89cf7a8;  1 drivers
v00000215e8918740_0 .net *"_ivl_45", 15 0, L_00000215e891d160;  1 drivers
v00000215e8918880_0 .net *"_ivl_48", 0 0, L_00000215e89cef60;  1 drivers
v00000215e8918d80_0 .net *"_ivl_5", 5 0, L_00000215e891a4d0;  1 drivers
L_00000215e89cf7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8918e20_0 .net/2u *"_ivl_50", 36 0, L_00000215e89cf7f0;  1 drivers
L_00000215e89cf838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8918ec0_0 .net/2u *"_ivl_52", 31 0, L_00000215e89cf838;  1 drivers
v00000215e89193c0_0 .net *"_ivl_55", 4 0, L_00000215e891d7a0;  1 drivers
v00000215e8919460_0 .net *"_ivl_56", 36 0, L_00000215e891d840;  1 drivers
v00000215e8919500_0 .net *"_ivl_58", 36 0, L_00000215e891d8e0;  1 drivers
v00000215e8919820_0 .net *"_ivl_62", 0 0, L_00000215e89cf190;  1 drivers
L_00000215e89cf880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919960_0 .net/2u *"_ivl_64", 5 0, L_00000215e89cf880;  1 drivers
v00000215e8919a00_0 .net *"_ivl_67", 5 0, L_00000215e891c4e0;  1 drivers
v00000215e8919aa0_0 .net *"_ivl_70", 0 0, L_00000215e89ce630;  1 drivers
L_00000215e89cf8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919b40_0 .net/2u *"_ivl_72", 57 0, L_00000215e89cf8c8;  1 drivers
L_00000215e89cf910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8919be0_0 .net/2u *"_ivl_74", 31 0, L_00000215e89cf910;  1 drivers
v00000215e891a890_0 .net *"_ivl_77", 25 0, L_00000215e891e060;  1 drivers
v00000215e891b3d0_0 .net *"_ivl_78", 57 0, L_00000215e891d2a0;  1 drivers
v00000215e891aed0_0 .net *"_ivl_8", 0 0, L_00000215e89ce940;  1 drivers
v00000215e891ae30_0 .net *"_ivl_80", 57 0, L_00000215e891c3a0;  1 drivers
L_00000215e89cf958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000215e891be70_0 .net/2u *"_ivl_84", 31 0, L_00000215e89cf958;  1 drivers
L_00000215e89cf9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e891b330_0 .net/2u *"_ivl_88", 5 0, L_00000215e89cf9a0;  1 drivers
v00000215e891b510_0 .net *"_ivl_90", 0 0, L_00000215e891d480;  1 drivers
L_00000215e89cf9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e891a930_0 .net/2u *"_ivl_92", 5 0, L_00000215e89cf9e8;  1 drivers
v00000215e891b470_0 .net *"_ivl_94", 0 0, L_00000215e891cee0;  1 drivers
v00000215e891b290_0 .net *"_ivl_97", 0 0, L_00000215e89cf120;  1 drivers
v00000215e891b650_0 .net *"_ivl_98", 47 0, L_00000215e891ce40;  1 drivers
v00000215e891b790_0 .net "adderResult", 31 0, L_00000215e891cf80;  1 drivers
v00000215e891c190_0 .net "address", 31 0, L_00000215e891ca80;  1 drivers
v00000215e891b5b0_0 .net "clk", 0 0, L_00000215e89ce9b0;  alias, 1 drivers
v00000215e891abb0_0 .var "cycles_consumed", 31 0;
v00000215e891a610_0 .net "extImm", 31 0, L_00000215e891de80;  1 drivers
v00000215e891bab0_0 .net "funct", 5 0, L_00000215e891dfc0;  1 drivers
v00000215e891b1f0_0 .net "hlt", 0 0, v00000215e88e7dc0_0;  1 drivers
v00000215e891b8d0_0 .net "imm", 15 0, L_00000215e891c620;  1 drivers
v00000215e891b6f0_0 .net "immediate", 31 0, L_00000215e8a282e0;  1 drivers
v00000215e891a570_0 .net "input_clk", 0 0, v00000215e891a390_0;  1 drivers
v00000215e891bb50_0 .net "instruction", 31 0, L_00000215e891dac0;  1 drivers
v00000215e891c050_0 .net "memoryReadData", 31 0, v00000215e8915080_0;  1 drivers
v00000215e891b830_0 .net "nextPC", 31 0, L_00000215e891da20;  1 drivers
v00000215e891b970_0 .net "opcode", 5 0, L_00000215e891a6b0;  1 drivers
v00000215e891ba10_0 .net "rd", 4 0, L_00000215e891ab10;  1 drivers
v00000215e891a2f0_0 .net "readData1", 31 0, L_00000215e89ce710;  1 drivers
v00000215e891bbf0_0 .net "readData1_w", 31 0, L_00000215e8a27660;  1 drivers
v00000215e891bd30_0 .net "readData2", 31 0, L_00000215e89cec50;  1 drivers
v00000215e891ac50_0 .net "rs", 4 0, L_00000215e891af70;  1 drivers
v00000215e891acf0_0 .net "rst", 0 0, v00000215e891b0b0_0;  1 drivers
v00000215e891a7f0_0 .net "rt", 4 0, L_00000215e891d3e0;  1 drivers
v00000215e891bc90_0 .net "shamt", 31 0, L_00000215e891c800;  1 drivers
v00000215e891bf10_0 .net "wire_instruction", 31 0, L_00000215e89cf200;  1 drivers
v00000215e891bdd0_0 .net "writeData", 31 0, L_00000215e8a28ba0;  1 drivers
v00000215e891bfb0_0 .net "zero", 0 0, L_00000215e8a27b60;  1 drivers
L_00000215e891a4d0 .part L_00000215e891dac0, 26, 6;
L_00000215e891a6b0 .functor MUXZ 6, L_00000215e891a4d0, L_00000215e89cf5f8, L_00000215e89cebe0, C4<>;
L_00000215e891b150 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cf688;
L_00000215e891a750 .part L_00000215e891dac0, 11, 5;
L_00000215e891aa70 .functor MUXZ 5, L_00000215e891a750, L_00000215e89cf6d0, L_00000215e891b150, C4<>;
L_00000215e891ab10 .functor MUXZ 5, L_00000215e891aa70, L_00000215e89cf640, L_00000215e89ce940, C4<>;
L_00000215e891ad90 .part L_00000215e891dac0, 21, 5;
L_00000215e891af70 .functor MUXZ 5, L_00000215e891ad90, L_00000215e89cf718, L_00000215e89cf510, C4<>;
L_00000215e891b010 .part L_00000215e891dac0, 16, 5;
L_00000215e891d3e0 .functor MUXZ 5, L_00000215e891b010, L_00000215e89cf760, L_00000215e89cf430, C4<>;
L_00000215e891d160 .part L_00000215e891dac0, 0, 16;
L_00000215e891c620 .functor MUXZ 16, L_00000215e891d160, L_00000215e89cf7a8, L_00000215e89cf4a0, C4<>;
L_00000215e891d7a0 .part L_00000215e891dac0, 6, 5;
L_00000215e891d840 .concat [ 5 32 0 0], L_00000215e891d7a0, L_00000215e89cf838;
L_00000215e891d8e0 .functor MUXZ 37, L_00000215e891d840, L_00000215e89cf7f0, L_00000215e89cef60, C4<>;
L_00000215e891c800 .part L_00000215e891d8e0, 0, 32;
L_00000215e891c4e0 .part L_00000215e891dac0, 0, 6;
L_00000215e891dfc0 .functor MUXZ 6, L_00000215e891c4e0, L_00000215e89cf880, L_00000215e89cf190, C4<>;
L_00000215e891e060 .part L_00000215e891dac0, 0, 26;
L_00000215e891d2a0 .concat [ 26 32 0 0], L_00000215e891e060, L_00000215e89cf910;
L_00000215e891c3a0 .functor MUXZ 58, L_00000215e891d2a0, L_00000215e89cf8c8, L_00000215e89ce630, C4<>;
L_00000215e891ca80 .part L_00000215e891c3a0, 0, 32;
L_00000215e891d980 .arith/sum 32, v00000215e8915940_0, L_00000215e89cf958;
L_00000215e891d480 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cf9a0;
L_00000215e891cee0 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cf9e8;
L_00000215e891ce40 .concat [ 32 16 0 0], L_00000215e891ca80, L_00000215e89cfa30;
L_00000215e891d340 .concat [ 6 26 0 0], L_00000215e891a6b0, L_00000215e89cfa78;
L_00000215e891c580 .cmp/eq 32, L_00000215e891d340, L_00000215e89cfac0;
L_00000215e891e100 .cmp/eq 6, L_00000215e891dfc0, L_00000215e89cfb08;
L_00000215e891d700 .concat [ 32 16 0 0], L_00000215e89ce710, L_00000215e89cfb50;
L_00000215e891d200 .concat [ 32 16 0 0], v00000215e8915940_0, L_00000215e89cfb98;
L_00000215e891d520 .part L_00000215e891c620, 15, 1;
LS_00000215e891c440_0_0 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_4 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_8 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_12 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_16 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_20 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_24 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_0_28 .concat [ 1 1 1 1], L_00000215e891d520, L_00000215e891d520, L_00000215e891d520, L_00000215e891d520;
LS_00000215e891c440_1_0 .concat [ 4 4 4 4], LS_00000215e891c440_0_0, LS_00000215e891c440_0_4, LS_00000215e891c440_0_8, LS_00000215e891c440_0_12;
LS_00000215e891c440_1_4 .concat [ 4 4 4 4], LS_00000215e891c440_0_16, LS_00000215e891c440_0_20, LS_00000215e891c440_0_24, LS_00000215e891c440_0_28;
L_00000215e891c440 .concat [ 16 16 0 0], LS_00000215e891c440_1_0, LS_00000215e891c440_1_4;
L_00000215e891e1a0 .concat [ 16 32 0 0], L_00000215e891c620, L_00000215e891c440;
L_00000215e891c8a0 .arith/sum 48, L_00000215e891d200, L_00000215e891e1a0;
L_00000215e891d5c0 .functor MUXZ 48, L_00000215e891c8a0, L_00000215e891d700, L_00000215e89ce6a0, C4<>;
L_00000215e891d0c0 .functor MUXZ 48, L_00000215e891d5c0, L_00000215e891ce40, L_00000215e89cf120, C4<>;
L_00000215e891cf80 .part L_00000215e891d0c0, 0, 32;
L_00000215e891da20 .functor MUXZ 32, L_00000215e891d980, L_00000215e891cf80, v00000215e8914b80_0, C4<>;
L_00000215e891dac0 .functor MUXZ 32, L_00000215e89cf200, L_00000215e89cfc28, L_00000215e89cf270, C4<>;
L_00000215e891c9e0 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cfd00;
L_00000215e891df20 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cfd48;
L_00000215e891dca0 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cfd90;
L_00000215e891c6c0 .concat [ 16 16 0 0], L_00000215e891c620, L_00000215e89cfdd8;
L_00000215e891c760 .part L_00000215e891c620, 15, 1;
LS_00000215e891dd40_0_0 .concat [ 1 1 1 1], L_00000215e891c760, L_00000215e891c760, L_00000215e891c760, L_00000215e891c760;
LS_00000215e891dd40_0_4 .concat [ 1 1 1 1], L_00000215e891c760, L_00000215e891c760, L_00000215e891c760, L_00000215e891c760;
LS_00000215e891dd40_0_8 .concat [ 1 1 1 1], L_00000215e891c760, L_00000215e891c760, L_00000215e891c760, L_00000215e891c760;
LS_00000215e891dd40_0_12 .concat [ 1 1 1 1], L_00000215e891c760, L_00000215e891c760, L_00000215e891c760, L_00000215e891c760;
L_00000215e891dd40 .concat [ 4 4 4 4], LS_00000215e891dd40_0_0, LS_00000215e891dd40_0_4, LS_00000215e891dd40_0_8, LS_00000215e891dd40_0_12;
L_00000215e891dde0 .concat [ 16 16 0 0], L_00000215e891c620, L_00000215e891dd40;
L_00000215e891de80 .functor MUXZ 32, L_00000215e891dde0, L_00000215e891c6c0, L_00000215e89ceef0, C4<>;
L_00000215e891cc60 .concat [ 6 26 0 0], L_00000215e891a6b0, L_00000215e89cfe20;
L_00000215e891cd00 .cmp/eq 32, L_00000215e891cc60, L_00000215e89cfe68;
L_00000215e891cda0 .cmp/eq 6, L_00000215e891dfc0, L_00000215e89cfeb0;
L_00000215e8a27fc0 .cmp/eq 6, L_00000215e891dfc0, L_00000215e89cfef8;
L_00000215e8a28240 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89cff40;
L_00000215e8a29500 .functor MUXZ 32, L_00000215e891de80, L_00000215e89cff88, L_00000215e8a28240, C4<>;
L_00000215e8a282e0 .functor MUXZ 32, L_00000215e8a29500, L_00000215e891c800, L_00000215e89ce7f0, C4<>;
L_00000215e8a290a0 .concat [ 6 26 0 0], L_00000215e891a6b0, L_00000215e89cffd0;
L_00000215e8a27d40 .cmp/eq 32, L_00000215e8a290a0, L_00000215e89d0018;
L_00000215e8a29000 .cmp/eq 6, L_00000215e891dfc0, L_00000215e89d0060;
L_00000215e8a28ce0 .cmp/eq 6, L_00000215e891dfc0, L_00000215e89d00a8;
L_00000215e8a28060 .cmp/eq 6, L_00000215e891a6b0, L_00000215e89d00f0;
L_00000215e8a27ac0 .functor MUXZ 32, L_00000215e89ce710, v00000215e8915940_0, L_00000215e8a28060, C4<>;
L_00000215e8a27660 .functor MUXZ 32, L_00000215e8a27ac0, L_00000215e89cec50, L_00000215e89cefd0, C4<>;
S_00000215e8885ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000215e88d55e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000215e89ceb70 .functor NOT 1, v00000215e88e62e0_0, C4<0>, C4<0>, C4<0>;
v00000215e88e76e0_0 .net *"_ivl_0", 0 0, L_00000215e89ceb70;  1 drivers
v00000215e88e7140_0 .net "in1", 31 0, L_00000215e89cec50;  alias, 1 drivers
v00000215e88e7780_0 .net "in2", 31 0, L_00000215e8a282e0;  alias, 1 drivers
v00000215e88e6ba0_0 .net "out", 31 0, L_00000215e8a287e0;  alias, 1 drivers
v00000215e88e7820_0 .net "s", 0 0, v00000215e88e62e0_0;  alias, 1 drivers
L_00000215e8a287e0 .functor MUXZ 32, L_00000215e8a282e0, L_00000215e89cec50, L_00000215e89ceb70, C4<>;
S_00000215e89869c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000215e89c0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e89c00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000215e89c0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e89c0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e89c0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e89c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e89c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e89c0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e89c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e89c0288 .param/l "j" 0 4 12, C4<000010>;
P_00000215e89c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e89c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e89c0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e89c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e89c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e89c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e89c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e89c0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e89c0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e89c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e89c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e89c0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e89c0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e89c0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e89c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e89c0608 .param/l "xori" 0 4 8, C4<001110>;
v00000215e88e7d20_0 .var "ALUOp", 3 0;
v00000215e88e62e0_0 .var "ALUSrc", 0 0;
v00000215e88e6380_0 .var "MemReadEn", 0 0;
v00000215e88e5fc0_0 .var "MemWriteEn", 0 0;
v00000215e88e71e0_0 .var "MemtoReg", 0 0;
v00000215e88e78c0_0 .var "RegDst", 0 0;
v00000215e88e7960_0 .var "RegWriteEn", 0 0;
v00000215e88e6600_0 .net "funct", 5 0, L_00000215e891dfc0;  alias, 1 drivers
v00000215e88e7dc0_0 .var "hlt", 0 0;
v00000215e88e7320_0 .net "opcode", 5 0, L_00000215e891a6b0;  alias, 1 drivers
v00000215e88e7460_0 .net "rst", 0 0, v00000215e891b0b0_0;  alias, 1 drivers
E_00000215e88d6120 .event anyedge, v00000215e88e7460_0, v00000215e88e7320_0, v00000215e88e6600_0;
S_00000215e8986b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000215e88d53a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000215e89cf200 .functor BUFZ 32, L_00000215e891d020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215e88e6420_0 .net "Data_Out", 31 0, L_00000215e89cf200;  alias, 1 drivers
v00000215e88e6a60 .array "InstMem", 0 1023, 31 0;
v00000215e88e64c0_0 .net *"_ivl_0", 31 0, L_00000215e891d020;  1 drivers
v00000215e88e6b00_0 .net *"_ivl_3", 9 0, L_00000215e891c940;  1 drivers
v00000215e88e7500_0 .net *"_ivl_4", 11 0, L_00000215e891d660;  1 drivers
L_00000215e89cfbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e88e7a00_0 .net *"_ivl_7", 1 0, L_00000215e89cfbe0;  1 drivers
v00000215e88e6560_0 .net "addr", 31 0, v00000215e8915940_0;  alias, 1 drivers
v00000215e88e66a0_0 .var/i "i", 31 0;
L_00000215e891d020 .array/port v00000215e88e6a60, L_00000215e891d660;
L_00000215e891c940 .part v00000215e8915940_0, 0, 10;
L_00000215e891d660 .concat [ 10 2 0 0], L_00000215e891c940, L_00000215e89cfbe0;
S_00000215e88853d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000215e89ce710 .functor BUFZ 32, L_00000215e891dc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000215e89cec50 .functor BUFZ 32, L_00000215e891cbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215e88e6920_0 .net *"_ivl_0", 31 0, L_00000215e891dc00;  1 drivers
v00000215e88e69c0_0 .net *"_ivl_10", 6 0, L_00000215e891cb20;  1 drivers
L_00000215e89cfcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e88c51a0_0 .net *"_ivl_13", 1 0, L_00000215e89cfcb8;  1 drivers
v00000215e88c5600_0 .net *"_ivl_2", 6 0, L_00000215e891c300;  1 drivers
L_00000215e89cfc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e8914c20_0 .net *"_ivl_5", 1 0, L_00000215e89cfc70;  1 drivers
v00000215e89159e0_0 .net *"_ivl_8", 31 0, L_00000215e891cbc0;  1 drivers
v00000215e8915bc0_0 .net "clk", 0 0, L_00000215e89ce9b0;  alias, 1 drivers
v00000215e89147c0_0 .var/i "i", 31 0;
v00000215e89145e0_0 .net "readData1", 31 0, L_00000215e89ce710;  alias, 1 drivers
v00000215e8915760_0 .net "readData2", 31 0, L_00000215e89cec50;  alias, 1 drivers
v00000215e8916160_0 .net "readRegister1", 4 0, L_00000215e891af70;  alias, 1 drivers
v00000215e8915a80_0 .net "readRegister2", 4 0, L_00000215e891d3e0;  alias, 1 drivers
v00000215e8915c60 .array "registers", 31 0, 31 0;
v00000215e8915d00_0 .net "rst", 0 0, v00000215e891b0b0_0;  alias, 1 drivers
v00000215e89158a0_0 .net "we", 0 0, v00000215e88e7960_0;  alias, 1 drivers
v00000215e8915e40_0 .net "writeData", 31 0, L_00000215e8a28ba0;  alias, 1 drivers
v00000215e8915300_0 .net "writeRegister", 4 0, L_00000215e891db60;  alias, 1 drivers
E_00000215e88d5420/0 .event negedge, v00000215e88e7460_0;
E_00000215e88d5420/1 .event posedge, v00000215e8915bc0_0;
E_00000215e88d5420 .event/or E_00000215e88d5420/0, E_00000215e88d5420/1;
L_00000215e891dc00 .array/port v00000215e8915c60, L_00000215e891c300;
L_00000215e891c300 .concat [ 5 2 0 0], L_00000215e891af70, L_00000215e89cfc70;
L_00000215e891cbc0 .array/port v00000215e8915c60, L_00000215e891cb20;
L_00000215e891cb20 .concat [ 5 2 0 0], L_00000215e891d3e0, L_00000215e89cfcb8;
S_00000215e8885560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000215e88853d0;
 .timescale 0 0;
v00000215e88e6880_0 .var/i "i", 31 0;
S_00000215e886e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000215e88d57e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000215e89ceb00 .functor NOT 1, v00000215e88e78c0_0, C4<0>, C4<0>, C4<0>;
v00000215e8914ae0_0 .net *"_ivl_0", 0 0, L_00000215e89ceb00;  1 drivers
v00000215e8914680_0 .net "in1", 4 0, L_00000215e891d3e0;  alias, 1 drivers
v00000215e8914720_0 .net "in2", 4 0, L_00000215e891ab10;  alias, 1 drivers
v00000215e8915620_0 .net "out", 4 0, L_00000215e891db60;  alias, 1 drivers
v00000215e8915ee0_0 .net "s", 0 0, v00000215e88e78c0_0;  alias, 1 drivers
L_00000215e891db60 .functor MUXZ 5, L_00000215e891ab10, L_00000215e891d3e0, L_00000215e89ceb00, C4<>;
S_00000215e886e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000215e88d7060 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000215e89cf040 .functor NOT 1, v00000215e88e71e0_0, C4<0>, C4<0>, C4<0>;
v00000215e89156c0_0 .net *"_ivl_0", 0 0, L_00000215e89cf040;  1 drivers
v00000215e89144a0_0 .net "in1", 31 0, v00000215e8916020_0;  alias, 1 drivers
v00000215e89153a0_0 .net "in2", 31 0, v00000215e8915080_0;  alias, 1 drivers
v00000215e8914400_0 .net "out", 31 0, L_00000215e8a28ba0;  alias, 1 drivers
v00000215e8914860_0 .net "s", 0 0, v00000215e88e71e0_0;  alias, 1 drivers
L_00000215e8a28ba0 .functor MUXZ 32, v00000215e8915080_0, v00000215e8916020_0, L_00000215e89cf040, C4<>;
S_00000215e88b3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000215e88b3390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000215e88b33c8 .param/l "AND" 0 9 12, C4<0010>;
P_00000215e88b3400 .param/l "NOR" 0 9 12, C4<0101>;
P_00000215e88b3438 .param/l "OR" 0 9 12, C4<0011>;
P_00000215e88b3470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000215e88b34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000215e88b34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000215e88b3518 .param/l "SRL" 0 9 12, C4<1001>;
P_00000215e88b3550 .param/l "SUB" 0 9 12, C4<0001>;
P_00000215e88b3588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000215e88b35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000215e88b35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000215e89d0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e8914900_0 .net/2u *"_ivl_0", 31 0, L_00000215e89d0138;  1 drivers
v00000215e8915120_0 .net "opSel", 3 0, v00000215e88e7d20_0;  alias, 1 drivers
v00000215e8914cc0_0 .net "operand1", 31 0, L_00000215e8a27660;  alias, 1 drivers
v00000215e89149a0_0 .net "operand2", 31 0, L_00000215e8a287e0;  alias, 1 drivers
v00000215e8916020_0 .var "result", 31 0;
v00000215e8914a40_0 .net "zero", 0 0, L_00000215e8a27b60;  alias, 1 drivers
E_00000215e88d6de0 .event anyedge, v00000215e88e7d20_0, v00000215e8914cc0_0, v00000215e88e6ba0_0;
L_00000215e8a27b60 .cmp/eq 32, v00000215e8916020_0, L_00000215e89d0138;
S_00000215e889b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000215e89c1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e89c1698 .param/l "add" 0 4 5, C4<100000>;
P_00000215e89c16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e89c1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e89c1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e89c1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e89c17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e89c17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e89c1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e89c1858 .param/l "j" 0 4 12, C4<000010>;
P_00000215e89c1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e89c18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e89c1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e89c1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e89c1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e89c19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e89c19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e89c1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e89c1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e89c1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e89c1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e89c1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e89c1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e89c1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e89c1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e89c1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000215e8914b80_0 .var "PCsrc", 0 0;
v00000215e8915260_0 .net "funct", 5 0, L_00000215e891dfc0;  alias, 1 drivers
v00000215e8914d60_0 .net "opcode", 5 0, L_00000215e891a6b0;  alias, 1 drivers
v00000215e89142c0_0 .net "operand1", 31 0, L_00000215e89ce710;  alias, 1 drivers
v00000215e8914e00_0 .net "operand2", 31 0, L_00000215e8a287e0;  alias, 1 drivers
v00000215e8915800_0 .net "rst", 0 0, v00000215e891b0b0_0;  alias, 1 drivers
E_00000215e88d6ca0/0 .event anyedge, v00000215e88e7460_0, v00000215e88e7320_0, v00000215e89145e0_0, v00000215e88e6ba0_0;
E_00000215e88d6ca0/1 .event anyedge, v00000215e88e6600_0;
E_00000215e88d6ca0 .event/or E_00000215e88d6ca0/0, E_00000215e88d6ca0/1;
S_00000215e889ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000215e89160c0 .array "DataMem", 0 1023, 31 0;
v00000215e8914ea0_0 .net "address", 31 0, v00000215e8916020_0;  alias, 1 drivers
v00000215e8914f40_0 .net "clock", 0 0, L_00000215e89ced30;  1 drivers
v00000215e8915440_0 .net "data", 31 0, L_00000215e89cec50;  alias, 1 drivers
v00000215e8914fe0_0 .var/i "i", 31 0;
v00000215e8915080_0 .var "q", 31 0;
v00000215e89151c0_0 .net "rden", 0 0, v00000215e88e6380_0;  alias, 1 drivers
v00000215e89154e0_0 .net "wren", 0 0, v00000215e88e5fc0_0;  alias, 1 drivers
E_00000215e88d61a0 .event posedge, v00000215e8914f40_0;
S_00000215e89c1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000215e8885d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000215e88d6860 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000215e8915580_0 .net "PCin", 31 0, L_00000215e891da20;  alias, 1 drivers
v00000215e8915940_0 .var "PCout", 31 0;
v00000215e8914360_0 .net "clk", 0 0, L_00000215e89ce9b0;  alias, 1 drivers
v00000215e8915b20_0 .net "rst", 0 0, v00000215e891b0b0_0;  alias, 1 drivers
    .scope S_00000215e889b890;
T_0 ;
    %wait E_00000215e88d6ca0;
    %load/vec4 v00000215e8915800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215e8914b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000215e8914d60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000215e89142c0_0;
    %load/vec4 v00000215e8914e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000215e8914d60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000215e89142c0_0;
    %load/vec4 v00000215e8914e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000215e8914d60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000215e8914d60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000215e8914d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000215e8915260_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000215e8914b80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000215e89c1c20;
T_1 ;
    %wait E_00000215e88d5420;
    %load/vec4 v00000215e8915b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000215e8915940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000215e8915580_0;
    %assign/vec4 v00000215e8915940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000215e8986b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e88e66a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000215e88e66a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000215e88e66a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %load/vec4 v00000215e88e66a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e88e66a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e88e6a60, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000215e89869c0;
T_3 ;
    %wait E_00000215e88d6120;
    %load/vec4 v00000215e88e7460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000215e88e7dc0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e88e5fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e88e71e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e88e6380_0, 0;
    %assign/vec4 v00000215e88e78c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000215e88e7dc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000215e88e7d20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000215e88e62e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e88e7960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e88e5fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e88e71e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e88e6380_0, 0, 1;
    %store/vec4 v00000215e88e78c0_0, 0, 1;
    %load/vec4 v00000215e88e7320_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7dc0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %load/vec4 v00000215e88e6600_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215e88e78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e71e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e5fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e88e62e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e88e7d20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000215e88853d0;
T_4 ;
    %wait E_00000215e88d5420;
    %fork t_1, S_00000215e8885560;
    %jmp t_0;
    .scope S_00000215e8885560;
t_1 ;
    %load/vec4 v00000215e8915d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e88e6880_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000215e88e6880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000215e88e6880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e8915c60, 0, 4;
    %load/vec4 v00000215e88e6880_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e88e6880_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000215e89158a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000215e8915e40_0;
    %load/vec4 v00000215e8915300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e8915c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e8915c60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000215e88853d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000215e88853d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e89147c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000215e89147c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000215e89147c0_0;
    %ix/getv/s 4, v00000215e89147c0_0;
    %load/vec4a v00000215e8915c60, 4;
    %ix/getv/s 4, v00000215e89147c0_0;
    %load/vec4a v00000215e8915c60, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000215e89147c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e89147c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000215e88b3200;
T_6 ;
    %wait E_00000215e88d6de0;
    %load/vec4 v00000215e8915120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %add;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %sub;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %and;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %or;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %xor;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %or;
    %inv;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000215e8914cc0_0;
    %load/vec4 v00000215e89149a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000215e89149a0_0;
    %load/vec4 v00000215e8914cc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000215e8914cc0_0;
    %ix/getv 4, v00000215e89149a0_0;
    %shiftl 4;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000215e8914cc0_0;
    %ix/getv 4, v00000215e89149a0_0;
    %shiftr 4;
    %assign/vec4 v00000215e8916020_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000215e889ba20;
T_7 ;
    %wait E_00000215e88d61a0;
    %load/vec4 v00000215e89151c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000215e8914ea0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000215e89160c0, 4;
    %assign/vec4 v00000215e8915080_0, 0;
T_7.0 ;
    %load/vec4 v00000215e89154e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000215e8915440_0;
    %ix/getv 3, v00000215e8914ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e89160c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000215e889ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e8914fe0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000215e8914fe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000215e8914fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e89160c0, 0, 4;
    %load/vec4 v00000215e8914fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e8914fe0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000215e889ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e8914fe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000215e8914fe0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000215e8914fe0_0;
    %load/vec4a v00000215e89160c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000215e8914fe0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000215e8914fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e8914fe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000215e8885d10;
T_10 ;
    %wait E_00000215e88d5420;
    %load/vec4 v00000215e891acf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215e891abb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000215e891abb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000215e891abb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000215e88dedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e891a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e891b0b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000215e88dedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000215e891a390_0;
    %inv;
    %assign/vec4 v00000215e891a390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000215e88dedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215e891b0b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e891b0b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000215e891a430_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
