<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/kmac/rtl/keccak_round.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Keccak full round logic based on given input `Width`</span>
<a name="l-6"></a><span class="c1">// e.g. Width 800 requires 22 rounds</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="k">module</span> <span class="n">keccak_round</span> <span class="p">#(</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">Width</span> <span class="o">=</span> <span class="mi">1600</span><span class="p">,</span> <span class="c1">// b= {25, 50, 100, 200, 400, 800, 1600}</span>
<a name="l-12"></a>
<a name="l-13"></a>  <span class="c1">// Derived</span>
<a name="l-14"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">W</span>        <span class="o">=</span> <span class="n">Width</span><span class="o">/</span><span class="mi">25</span><span class="p">,</span>
<a name="l-15"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">L</span>        <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">W</span><span class="p">),</span>
<a name="l-16"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">MaxRound</span> <span class="o">=</span> <span class="mi">12</span> <span class="o">+</span> <span class="mi">2</span><span class="o">*</span><span class="n">L</span><span class="p">,</span>           <span class="c1">// Keccak-f only</span>
<a name="l-17"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">RndW</span>     <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">MaxRound</span><span class="o">+</span><span class="mi">1</span><span class="p">),</span> <span class="c1">// Representing up to MaxRound-1</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="c1">// Feed parameters</span>
<a name="l-20"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">DInWidth</span> <span class="o">=</span> <span class="mi">64</span><span class="p">,</span> <span class="c1">// currently only 64bit supported</span>
<a name="l-21"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DInEntry</span> <span class="o">=</span> <span class="n">Width</span> <span class="o">/</span> <span class="n">DInWidth</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DInAddr</span>  <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DInEntry</span><span class="p">),</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="c1">// Control parameters</span>
<a name="l-25"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">EnMasking</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="c1">// Enable secure hardening</span>
<a name="l-26"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">Share</span>     <span class="o">=</span> <span class="n">EnMasking</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
<a name="l-27"></a>
<a name="l-28"></a>  <span class="c1">// If ReuseShare is not 0, the logic will use unused sheet as an entropy</span>
<a name="l-29"></a>  <span class="c1">// at Chi stage. It still needs small portion of the fresh entropy from</span>
<a name="l-30"></a>  <span class="c1">// rand_data_i but the amount required are significantly small.</span>
<a name="l-31"></a>  <span class="c1">// TODO: Implement the feature inside keccak_2share</span>
<a name="l-32"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">ReuseShare</span> <span class="o">=</span> <span class="mi">0</span>  <span class="c1">// Re-use adjacent share for entropy</span>
<a name="l-33"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-34"></a>  <span class="k">input</span> <span class="n">clk_i</span><span class="p">,</span>
<a name="l-35"></a>  <span class="k">input</span> <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="c1">// Message Feed</span>
<a name="l-38"></a>  <span class="k">input</span>                <span class="n">valid_i</span><span class="p">,</span>
<a name="l-39"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">DInAddr</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">addr_i</span><span class="p">,</span>
<a name="l-40"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">DInWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_i</span> <span class="p">[</span><span class="n">Share</span><span class="p">],</span>
<a name="l-41"></a>  <span class="k">output</span>               <span class="n">ready_o</span><span class="p">,</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="c1">// In-process control</span>
<a name="l-44"></a>  <span class="k">input</span>                    <span class="n">run_i</span><span class="p">,</span>  <span class="c1">// Pulse signal to initiates Keccak full round</span>
<a name="l-45"></a>  <span class="k">input</span>                    <span class="n">rand_valid_i</span><span class="p">,</span>
<a name="l-46"></a>  <span class="k">input</span>        <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rand_data_i</span><span class="p">,</span>
<a name="l-47"></a>  <span class="k">output</span> <span class="kt">logic</span>             <span class="n">rand_consumed_o</span><span class="p">,</span>
<a name="l-48"></a>
<a name="l-49"></a>  <span class="k">output</span> <span class="kt">logic</span>             <span class="n">complete_o</span><span class="p">,</span> <span class="c1">// Indicates full round is done</span>
<a name="l-50"></a>
<a name="l-51"></a>  <span class="c1">// State out. This can be used as Digest</span>
<a name="l-52"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">state_o</span> <span class="p">[</span><span class="n">Share</span><span class="p">],</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="k">input</span>                    <span class="n">clear_i</span>     <span class="c1">// Clear internal state to &#39;0</span>
<a name="l-55"></a><span class="p">);</span>
<a name="l-56"></a>
<a name="l-57"></a>  <span class="c1">/////////////////////</span>
<a name="l-58"></a>  <span class="c1">// Control signals //</span>
<a name="l-59"></a>  <span class="c1">/////////////////////</span>
<a name="l-60"></a>
<a name="l-61"></a>  <span class="c1">// Update storage register</span>
<a name="l-62"></a>  <span class="kt">logic</span> <span class="n">update_storage</span><span class="p">;</span>
<a name="l-63"></a>
<a name="l-64"></a>  <span class="c1">// Reset the storage to 0 to initiate new Hash operation</span>
<a name="l-65"></a>  <span class="kt">logic</span> <span class="n">rst_storage</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="c1">// XOR message into storage register</span>
<a name="l-68"></a>  <span class="c1">// It only does based on the given DInWidth.</span>
<a name="l-69"></a>  <span class="c1">// If DInWidth &lt; Width, it takes multiple cycles to XOR all message</span>
<a name="l-70"></a>  <span class="kt">logic</span> <span class="n">xor_message</span><span class="p">;</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="c1">// Select Keccak_p datapath</span>
<a name="l-73"></a>  <span class="c1">// 0: Select Phase1 (Theta -&gt; Rho -&gt; Pi)</span>
<a name="l-74"></a>  <span class="c1">// 1: Select Phase2 (Chi -&gt; Iota)</span>
<a name="l-75"></a>  <span class="c1">// `sel_mux` need to be asserted until the Chi stage is consumed,</span>
<a name="l-76"></a>  <span class="c1">// It means sel_mux should be 1 until one cycle after `rand_valid_i` is asserted.</span>
<a name="l-77"></a>  <span class="kt">logic</span> <span class="n">sel_mux</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a>
<a name="l-80"></a>  <span class="c1">// Increase/ Reset Round number</span>
<a name="l-81"></a>  <span class="kt">logic</span> <span class="n">inc_rnd_num</span><span class="p">;</span>
<a name="l-82"></a>  <span class="kt">logic</span> <span class="n">rst_rnd_num</span><span class="p">;</span>
<a name="l-83"></a>
<a name="l-84"></a>  <span class="c1">// Round reaches end</span>
<a name="l-85"></a>  <span class="c1">// This signal indicates the round reaches desired number, which is MaxRound -1.</span>
<a name="l-86"></a>  <span class="c1">// MaxRound is dependant on the Width. In case of SHA3/SHAKE, MaxRound is 24.</span>
<a name="l-87"></a>  <span class="kt">logic</span> <span class="n">rnd_eq_end</span><span class="p">;</span>
<a name="l-88"></a>
<a name="l-89"></a>  <span class="c1">// Complete of Keccak_f</span>
<a name="l-90"></a>  <span class="c1">// State machine asserts `complete_d` when it reaches at the end of round and</span>
<a name="l-91"></a>  <span class="c1">// operation (Phase3 if Masked). The the stage, the storage still doesn&#39;t have</span>
<a name="l-92"></a>  <span class="c1">// the valid states. So precisely it is not completed yet.</span>
<a name="l-93"></a>  <span class="c1">// State generated `complete_d` is latched with the clock and creates a pulse</span>
<a name="l-94"></a>  <span class="c1">// signal one cycle later. The signal is the indication of completion.</span>
<a name="l-95"></a>  <span class="c1">//</span>
<a name="l-96"></a>  <span class="c1">// Intentionally removed any intermediate step (so called StComplete) in order</span>
<a name="l-97"></a>  <span class="c1">// to save a clock to proceeds next round.</span>
<a name="l-98"></a>  <span class="kt">logic</span> <span class="n">complete_d</span><span class="p">;</span>
<a name="l-99"></a>
<a name="l-100"></a>  <span class="c1">//////////////////////</span>
<a name="l-101"></a>  <span class="c1">// Datapath Signals //</span>
<a name="l-102"></a>  <span class="c1">//////////////////////</span>
<a name="l-103"></a>
<a name="l-104"></a>  <span class="c1">// Single round keccak output data</span>
<a name="l-105"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">keccak_out</span> <span class="p">[</span><span class="n">Share</span><span class="p">];</span>
<a name="l-106"></a>
<a name="l-107"></a>  <span class="c1">// Keccak Round indicator: range from 0 .. MaxRound</span>
<a name="l-108"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">RndW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">round</span><span class="p">,</span> <span class="n">round_d</span><span class="p">;</span>
<a name="l-109"></a>
<a name="l-110"></a>  <span class="c1">// Random value and valid signal used in Keccak_p</span>
<a name="l-111"></a>  <span class="c1">// There&#39;s plan to make random value generation configurable.</span>
<a name="l-112"></a>  <span class="c1">// 1. Tied to 0 in case of random value is not needed. It means the Keccak</span>
<a name="l-113"></a>  <span class="c1">//    doesn&#39;t need to be masked and throughput is the most important thing.</span>
<a name="l-114"></a>  <span class="c1">// 2. Receive random value from entropy source. This requires to fill 1600b</span>
<a name="l-115"></a>  <span class="c1">//    of entropy. It takes long time so generally it will have smaller bits</span>
<a name="l-116"></a>  <span class="c1">//    from tru entropy source and expands to 1600b (Width).</span>
<a name="l-117"></a>  <span class="c1">// 3. Reuse Share. This option is to reuse the other part of share. Chi stage</span>
<a name="l-118"></a>  <span class="c1">//    uses 3 sheets to create a sheet. (newX = X ^ (~(X+1) &amp; (X+2))). So the</span>
<a name="l-119"></a>  <span class="c1">//    other two shares (X-1, X-2) can be assumed as random values, and may be</span>
<a name="l-120"></a>  <span class="c1">//    used as entropy source. It is weaker than the use of true entropy, but</span>
<a name="l-121"></a>  <span class="c1">//    much faster.</span>
<a name="l-122"></a>  <span class="kt">logic</span>             <span class="n">keccak_rand_valid</span><span class="p">,</span> <span class="n">keccak_rand_consumed</span><span class="p">;</span>
<a name="l-123"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">keccak_rand_data</span><span class="p">;</span>
<a name="l-124"></a>
<a name="l-125"></a>  <span class="c1">//////////////////////</span>
<a name="l-126"></a>  <span class="c1">// Keccak Round FSM //</span>
<a name="l-127"></a>  <span class="c1">//////////////////////</span>
<a name="l-128"></a>
<a name="l-129"></a>  <span class="c1">// state inputs</span>
<a name="l-130"></a>  <span class="k">assign</span> <span class="n">rnd_eq_end</span> <span class="o">=</span> <span class="p">(</span><span class="n">round</span> <span class="o">==</span> <span class="n">MaxRound</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-133"></a>      <span class="n">StIdle</span><span class="p">,</span>
<a name="l-134"></a>
<a name="l-135"></a>      <span class="c1">// Active state is used in Unmasked version only.</span>
<a name="l-136"></a>      <span class="c1">// It handles keccak round in a cycle</span>
<a name="l-137"></a>      <span class="n">StActive</span><span class="p">,</span>
<a name="l-138"></a>
<a name="l-139"></a>      <span class="c1">// Phase1 --&gt; Phase2 --&gt; Phase3</span>
<a name="l-140"></a>      <span class="c1">// Activated only in Masked version.</span>
<a name="l-141"></a>      <span class="c1">// Phase1 processes Theta, Rho, Pi steps in a cycle and stores the states</span>
<a name="l-142"></a>      <span class="c1">// into storage. It unconditionally moves to Phase2.</span>
<a name="l-143"></a>      <span class="n">StPhase1</span><span class="p">,</span>
<a name="l-144"></a>
<a name="l-145"></a>      <span class="c1">// First half part of Chi step. It waits random value is ready</span>
<a name="l-146"></a>      <span class="c1">// then move to Phase 3.</span>
<a name="l-147"></a>      <span class="n">StPhase2</span><span class="p">,</span>
<a name="l-148"></a>
<a name="l-149"></a>      <span class="c1">// Second half of Chi step and Iota step.</span>
<a name="l-150"></a>      <span class="c1">// This state doesn&#39;t require random value as it is XORed into the states</span>
<a name="l-151"></a>      <span class="c1">// in Phase2. If round is reached to the end (MaxRound -1) then it</span>
<a name="l-152"></a>      <span class="c1">// completes the process and goes back to Idle. If not, repeats the Phase</span>
<a name="l-153"></a>      <span class="c1">// again.</span>
<a name="l-154"></a>      <span class="n">StPhase3</span><span class="p">,</span>
<a name="l-155"></a>
<a name="l-156"></a>      <span class="c1">// Error state. Not clearly defined yet.</span>
<a name="l-157"></a>      <span class="c1">// Intention is if any unexpected input in the process, state moves to</span>
<a name="l-158"></a>      <span class="c1">// here and report through the error fifo with debugging information.</span>
<a name="l-159"></a>      <span class="n">StError</span>
<a name="l-160"></a>  <span class="p">}</span> <span class="n">keccak_st_e</span><span class="p">;</span>
<a name="l-161"></a>  <span class="n">keccak_st_e</span> <span class="n">keccak_st</span><span class="p">,</span> <span class="n">keccak_st_d</span><span class="p">;</span>
<a name="l-162"></a>
<a name="l-163"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-164"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-165"></a>      <span class="n">keccak_st</span> <span class="o">&lt;=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-166"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-167"></a>      <span class="n">keccak_st</span> <span class="o">&lt;=</span> <span class="n">keccak_st_d</span><span class="p">;</span>
<a name="l-168"></a>    <span class="k">end</span>
<a name="l-169"></a>  <span class="k">end</span>
<a name="l-170"></a>
<a name="l-171"></a>  <span class="c1">// Next state logic and output logic</span>
<a name="l-172"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-173"></a>    <span class="c1">// Default values</span>
<a name="l-174"></a>    <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-175"></a>
<a name="l-176"></a>    <span class="n">xor_message</span>    <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-177"></a>    <span class="n">update_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-178"></a>    <span class="n">rst_storage</span>    <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-179"></a>
<a name="l-180"></a>    <span class="n">inc_rnd_num</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-181"></a>    <span class="n">rst_rnd_num</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a>    <span class="n">keccak_rand_consumed</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-184"></a>
<a name="l-185"></a>    <span class="n">sel_mux</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-186"></a>
<a name="l-187"></a>    <span class="n">complete_d</span> <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-188"></a>
<a name="l-189"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">keccak_st</span><span class="p">)</span>
<a name="l-190"></a>      <span class="nl">StIdle:</span> <span class="k">begin</span>
<a name="l-191"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-192"></a>          <span class="c1">// State machine allows Sponge Absorbing only in Idle state.</span>
<a name="l-193"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-194"></a>
<a name="l-195"></a>          <span class="n">xor_message</span>    <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-196"></a>          <span class="n">update_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-197"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clear_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-198"></a>          <span class="c1">// Opt1. State machine allows resetting the storage only in Idle</span>
<a name="l-199"></a>          <span class="c1">// Opt2. storage resets regardless of states but clear_i</span>
<a name="l-200"></a>          <span class="c1">// Both are added in the design at this time. Will choose the</span>
<a name="l-201"></a>          <span class="c1">// direction later.</span>
<a name="l-202"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-203"></a>
<a name="l-204"></a>          <span class="n">rst_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-205"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">EnMasking</span> <span class="o">&amp;&amp;</span> <span class="n">run_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-206"></a>          <span class="c1">// Masked version of Keccak handling</span>
<a name="l-207"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StPhase1</span><span class="p">;</span>
<a name="l-208"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">EnMasking</span> <span class="o">&amp;&amp;</span> <span class="n">run_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-209"></a>          <span class="c1">// Unmasked version of Keccak handling</span>
<a name="l-210"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StActive</span><span class="p">;</span>
<a name="l-211"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-212"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-213"></a>        <span class="k">end</span>
<a name="l-214"></a>      <span class="k">end</span>
<a name="l-215"></a>
<a name="l-216"></a>      <span class="nl">StActive:</span> <span class="k">begin</span>
<a name="l-217"></a>        <span class="c1">// Run Keccak single round logic until it reaches MaxRound - 1</span>
<a name="l-218"></a>        <span class="n">update_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-219"></a>
<a name="l-220"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">rnd_eq_end</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-221"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-222"></a>
<a name="l-223"></a>          <span class="n">rst_rnd_num</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-224"></a>          <span class="n">complete_d</span>  <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-225"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-226"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StActive</span><span class="p">;</span>
<a name="l-227"></a>
<a name="l-228"></a>          <span class="n">inc_rnd_num</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-229"></a>        <span class="k">end</span>
<a name="l-230"></a>      <span class="k">end</span>
<a name="l-231"></a>
<a name="l-232"></a>      <span class="nl">StPhase1:</span> <span class="k">begin</span>
<a name="l-233"></a>        <span class="c1">// Unconditionally move to next phase.</span>
<a name="l-234"></a>        <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StPhase2</span><span class="p">;</span>
<a name="l-235"></a>
<a name="l-236"></a>        <span class="n">update_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-237"></a>        <span class="n">sel_mux</span>        <span class="o">=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-238"></a>      <span class="k">end</span>
<a name="l-239"></a>
<a name="l-240"></a>      <span class="nl">StPhase2:</span> <span class="k">begin</span>
<a name="l-241"></a>        <span class="c1">// Second phase (Chi 1/2)</span>
<a name="l-242"></a>        <span class="n">sel_mux</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-243"></a>
<a name="l-244"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">keccak_rand_valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-245"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StPhase3</span><span class="p">;</span>
<a name="l-246"></a>
<a name="l-247"></a>          <span class="n">keccak_rand_consumed</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-248"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-249"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StPhase2</span><span class="p">;</span>
<a name="l-250"></a>        <span class="k">end</span>
<a name="l-251"></a>      <span class="k">end</span>
<a name="l-252"></a>
<a name="l-253"></a>      <span class="nl">StPhase3:</span> <span class="k">begin</span>
<a name="l-254"></a>        <span class="n">sel_mux</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-255"></a>        <span class="n">update_storage</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-256"></a>
<a name="l-257"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">rnd_eq_end</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-258"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-259"></a>
<a name="l-260"></a>          <span class="n">rst_rnd_num</span>    <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-261"></a>          <span class="n">complete_d</span>     <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-262"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-263"></a>          <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StPhase1</span><span class="p">;</span>
<a name="l-264"></a>
<a name="l-265"></a>          <span class="n">inc_rnd_num</span> <span class="o">=</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-266"></a>        <span class="k">end</span>
<a name="l-267"></a>      <span class="k">end</span>
<a name="l-268"></a>
<a name="l-269"></a>      <span class="nl">StError:</span> <span class="k">begin</span>
<a name="l-270"></a>        <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-271"></a>      <span class="k">end</span>
<a name="l-272"></a>
<a name="l-273"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-274"></a>        <span class="n">keccak_st_d</span> <span class="o">=</span> <span class="n">StError</span><span class="p">;</span>
<a name="l-275"></a>      <span class="k">end</span>
<a name="l-276"></a>    <span class="k">endcase</span>
<a name="l-277"></a>  <span class="k">end</span>
<a name="l-278"></a>
<a name="l-279"></a>  <span class="c1">// Ready indicates the keccak_round is able to receive new message.</span>
<a name="l-280"></a>  <span class="c1">// While keccak_round is processing the data, it blocks the new message to be</span>
<a name="l-281"></a>  <span class="c1">// XORed into the current state.</span>
<a name="l-282"></a>  <span class="k">assign</span> <span class="n">ready_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">keccak_st</span> <span class="o">==</span> <span class="n">StIdle</span><span class="p">)</span> <span class="o">?</span> <span class="mb">1&#39;b 1</span> <span class="o">:</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-283"></a>
<a name="l-284"></a>  <span class="c1">////////////////////////////</span>
<a name="l-285"></a>  <span class="c1">// Keccak state registers //</span>
<a name="l-286"></a>  <span class="c1">////////////////////////////</span>
<a name="l-287"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">storage</span>   <span class="p">[</span><span class="n">Share</span><span class="p">];</span>
<a name="l-288"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">storage_d</span> <span class="p">[</span><span class="n">Share</span><span class="p">];</span>
<a name="l-289"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-290"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-291"></a>      <span class="n">storage</span> <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="m">&#39;0</span><span class="p">};</span>
<a name="l-292"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clear_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-293"></a>      <span class="n">storage</span> <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="m">&#39;0</span><span class="p">};</span>
<a name="l-294"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">update_storage</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-295"></a>      <span class="n">storage</span> <span class="o">&lt;=</span> <span class="n">storage_d</span><span class="p">;</span>
<a name="l-296"></a>    <span class="k">end</span>
<a name="l-297"></a>  <span class="k">end</span>
<a name="l-298"></a>
<a name="l-299"></a>  <span class="k">assign</span> <span class="n">state_o</span> <span class="o">=</span> <span class="n">storage</span><span class="p">;</span>
<a name="l-300"></a>
<a name="l-301"></a>  <span class="c1">// Storage register input</span>
<a name="l-302"></a>  <span class="c1">// The incoming message is XORed with the existing storage registers.</span>
<a name="l-303"></a>  <span class="c1">// The logic can accept not a block size incoming message chunk but</span>
<a name="l-304"></a>  <span class="c1">// the size defined in `DInWidth` parameter with its position.</span>
<a name="l-305"></a>
<a name="l-306"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-307"></a>    <span class="n">storage_d</span> <span class="o">=</span> <span class="n">keccak_out</span><span class="p">;</span>
<a name="l-308"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">xor_message</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-309"></a>      <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">Share</span> <span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-310"></a>        <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DInEntry</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-311"></a>          <span class="c1">// TODO: handle If Width is not integer divisable by DInWidth</span>
<a name="l-312"></a>          <span class="c1">// Currently it is not allowed to have partial write</span>
<a name="l-313"></a>          <span class="c1">// Please see the Assertion `WidthDivisableByDInWidth_A`</span>
<a name="l-314"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">addr_i</span> <span class="o">==</span> <span class="p">$</span><span class="kt">unsigned</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-315"></a>            <span class="n">storage_d</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">*</span><span class="n">DInWidth</span><span class="o">+:</span><span class="n">DInWidth</span><span class="p">]</span> <span class="o">=</span>
<a name="l-316"></a>              <span class="n">storage</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">*</span><span class="n">DInWidth</span><span class="o">+:</span><span class="n">DInWidth</span><span class="p">]</span> <span class="o">^</span> <span class="n">data_i</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
<a name="l-317"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-318"></a>            <span class="n">storage_d</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">*</span><span class="n">DInWidth</span><span class="o">+:</span><span class="n">DInWidth</span><span class="p">]</span> <span class="o">=</span> <span class="n">storage</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">*</span><span class="n">DInWidth</span><span class="o">+:</span><span class="n">DInWidth</span><span class="p">];</span>
<a name="l-319"></a>          <span class="k">end</span>
<a name="l-320"></a>        <span class="k">end</span> <span class="c1">// for i</span>
<a name="l-321"></a>      <span class="k">end</span> <span class="c1">// for j</span>
<a name="l-322"></a>    <span class="k">end</span> <span class="c1">// if xor_message</span>
<a name="l-323"></a>  <span class="k">end</span>
<a name="l-324"></a>
<a name="l-325"></a>  <span class="c1">//////////////</span>
<a name="l-326"></a>  <span class="c1">// Datapath //</span>
<a name="l-327"></a>  <span class="c1">//////////////</span>
<a name="l-328"></a>  <span class="n">keccak_2share</span> <span class="p">#(</span>
<a name="l-329"></a>    <span class="p">.</span><span class="n">Width</span>     <span class="p">(</span><span class="n">Width</span><span class="p">),</span>
<a name="l-330"></a>    <span class="p">.</span><span class="n">EnMasking</span> <span class="p">(</span><span class="n">EnMasking</span><span class="p">)</span>
<a name="l-331"></a>  <span class="p">)</span> <span class="n">u_keccak_p</span> <span class="p">(</span>
<a name="l-332"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-333"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-334"></a>
<a name="l-335"></a>    <span class="p">.</span><span class="n">rnd_i</span>           <span class="p">(</span><span class="n">round</span><span class="p">),</span>
<a name="l-336"></a>    <span class="p">.</span><span class="n">rand_valid_i</span>    <span class="p">(</span><span class="n">keccak_rand_valid</span><span class="p">),</span>
<a name="l-337"></a>    <span class="p">.</span><span class="n">rand_i</span>          <span class="p">(</span><span class="n">keccak_rand_data</span><span class="p">),</span>
<a name="l-338"></a>    <span class="p">.</span><span class="n">sel_i</span>           <span class="p">(</span><span class="n">sel_mux</span><span class="p">),</span>
<a name="l-339"></a>    <span class="p">.</span><span class="n">s_i</span>             <span class="p">(</span><span class="n">storage</span><span class="p">),</span>
<a name="l-340"></a>    <span class="p">.</span><span class="n">s_o</span>             <span class="p">(</span><span class="n">keccak_out</span><span class="p">)</span>
<a name="l-341"></a>  <span class="p">);</span>
<a name="l-342"></a>
<a name="l-343"></a>  <span class="c1">// keccak entropy handling</span>
<a name="l-344"></a>  <span class="c1">// TODO: Consider reuse of internal share</span>
<a name="l-345"></a>  <span class="k">assign</span> <span class="n">keccak_rand_valid</span> <span class="o">=</span> <span class="n">rand_valid_i</span><span class="p">;</span>
<a name="l-346"></a>  <span class="k">assign</span> <span class="n">rand_consumed_o</span> <span class="o">=</span> <span class="n">keccak_rand_consumed</span><span class="p">;</span>
<a name="l-347"></a>
<a name="l-348"></a>  <span class="k">assign</span> <span class="n">keccak_rand_data</span> <span class="o">=</span> <span class="n">rand_data_i</span><span class="p">;</span>
<a name="l-349"></a>  <span class="no">`ASSERT_INIT</span><span class="p">(</span><span class="n">NoReuseShare_A</span><span class="p">,</span> <span class="n">ReuseShare</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-350"></a>
<a name="l-351"></a>  <span class="c1">// Round number</span>
<a name="l-352"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-353"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-354"></a>      <span class="n">round</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-355"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rst_rnd_num</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-356"></a>      <span class="n">round</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-357"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inc_rnd_num</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-358"></a>      <span class="n">round</span> <span class="o">&lt;=</span> <span class="n">round</span> <span class="o">+</span> <span class="mb">1&#39;b 1</span><span class="p">;</span>
<a name="l-359"></a>    <span class="k">end</span>
<a name="l-360"></a>  <span class="k">end</span>
<a name="l-361"></a>
<a name="l-362"></a>  <span class="c1">// completion signal</span>
<a name="l-363"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-364"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-365"></a>      <span class="n">complete_o</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b 0</span><span class="p">;</span>
<a name="l-366"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-367"></a>      <span class="n">complete_o</span> <span class="o">&lt;=</span> <span class="n">complete_d</span><span class="p">;</span>
<a name="l-368"></a>    <span class="k">end</span>
<a name="l-369"></a>  <span class="k">end</span>
<a name="l-370"></a>
<a name="l-371"></a>  <span class="c1">////////////////</span>
<a name="l-372"></a>  <span class="c1">// Assertions //</span>
<a name="l-373"></a>  <span class="c1">////////////////</span>
<a name="l-374"></a>
<a name="l-375"></a>  <span class="c1">// Only allow `DInWidth` that `Width` is integer divisable by `DInWidth`</span>
<a name="l-376"></a>  <span class="no">`ASSERT_INIT</span><span class="p">(</span><span class="n">WidthDivisableByDInWidth_A</span><span class="p">,</span> <span class="p">(</span><span class="n">Width</span> <span class="o">%</span> <span class="n">DInWidth</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-377"></a>
<a name="l-378"></a>  <span class="c1">// If `run_i` triggerred, it shall complete</span>
<a name="l-379"></a>  <span class="c1">//`ASSERT(RunResultComplete_A, run_i ##[MaxRound:] complete_o, clk_i, !rst_ni)</span>
<a name="l-380"></a>
<a name="l-381"></a>  <span class="c1">// valid_i and run_i cannot be asserted at the same time</span>
<a name="l-382"></a>  <span class="no">`ASSUME</span><span class="p">(</span><span class="n">OneHot0ValidAndRun_A</span><span class="p">,</span> <span class="p">$</span><span class="n">onehot0</span><span class="p">({</span><span class="n">valid_i</span><span class="p">,</span> <span class="n">run_i</span><span class="p">}),</span> <span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-383"></a>
<a name="l-384"></a>  <span class="c1">// valid_i, run_i only asserted in Idle state</span>
<a name="l-385"></a>  <span class="no">`ASSUME</span><span class="p">(</span><span class="n">ValidRunAssertStIdle_A</span><span class="p">,</span> <span class="n">valid_i</span> <span class="o">||</span> <span class="n">run_i</span> <span class="o">|-&gt;</span> <span class="n">keccak_st</span> <span class="o">==</span> <span class="n">StIdle</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-386"></a>
<a name="l-387"></a>  <span class="c1">// clear_i is assumed to be asserted in Idle state</span>
<a name="l-388"></a>  <span class="no">`ASSUME</span><span class="p">(</span><span class="n">ClearAssertStIdle_A</span><span class="p">,</span> <span class="n">clear_i</span> <span class="o">|-&gt;</span> <span class="n">keccak_st</span> <span class="o">==</span> <span class="n">StIdle</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-389"></a>
<a name="l-390"></a>  <span class="c1">// EnMasking controls the valid states</span>
<a name="l-391"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">EnMasking</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_mask_st_chk</span>
<a name="l-392"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">EnMaskingValidStates_A</span><span class="p">,</span> <span class="n">keccak_st</span> <span class="o">!=</span> <span class="n">StActive</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-393"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_unmask_st_chk</span>
<a name="l-394"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">UnmaskValidStates_A</span><span class="p">,</span> <span class="o">!</span><span class="p">(</span><span class="n">keccak_st</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">StPhase1</span><span class="p">,</span> <span class="n">StPhase2</span><span class="p">,</span> <span class="n">StPhase3</span><span class="p">}),</span>
<a name="l-395"></a>            <span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-396"></a>  <span class="k">end</span>
<a name="l-397"></a>
<a name="l-398"></a>  <span class="c1">// If message is fed, it shall start from 0</span>
<a name="l-399"></a>  <span class="c1">// TODO: Handle the case `addr_i` changes prior to `valid_i`</span>
<a name="l-400"></a>  <span class="c1">//`ASSUME(MsgStartFrom0_A, valid_i |-&gt;</span>
<a name="l-401"></a>  <span class="c1">//                         (addr_i == 0) || (addr_i == $past(addr_i) + 1),</span>
<a name="l-402"></a>  <span class="c1">//        clk_i,!rst_ni)</span>
<a name="l-403"></a>
<a name="l-404"></a>
<a name="l-405"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>