#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 19:11:13 2018
# Process ID: 3680
# Log file: C:/Users/Administrator/Desktop/shudian2/LAB_8/vivado.log
# Journal file: C:/Users/Administrator/Desktop/shudian2/LAB_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 681.992 ; gain = 106.488
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:18:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:18:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:19:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:19:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:22:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:22:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:23:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:23:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:27:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:27:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
update_compile_order -fileset sim_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:28:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:28:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 14 19:30:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/synth_1/runme.log
[Thu Jun 14 19:30:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/shudian2/LAB_8/LAB_8.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/shudian2/LAB_8/.Xil/Vivado-3680-803-063/dcp/lab8.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/shudian2/LAB_8/.Xil/Vivado-3680-803-063/dcp/lab8.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 927.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 927.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.754 ; gain = 259.270
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 19:32:39 2018...
