#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027a25370c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027a25343cc0 .scope module, "antialias_tb" "antialias_tb" 3 4;
 .timescale -9 -12;
v0000027a2537f910_0 .var "block_type_in", 1 0;
v0000027a2537fc30_0 .var "ch1_code", 18431 0;
v0000027a2537f5f0_0 .var "ch1_in", 31 0;
v0000027a25380810_0 .net "ch1_x_out", 31 0, v0000027a2539cda0_0;  1 drivers
v0000027a2537f690_0 .net "ch1_y_out", 31 0, v0000027a2539bc20_0;  1 drivers
v0000027a2537f730_0 .var "ch2_code", 18431 0;
v0000027a2537fe10_0 .var "ch2_in", 31 0;
v0000027a253801d0_0 .net "ch2_x_out", 31 0, v0000027a2539c580_0;  1 drivers
v0000027a253803b0_0 .net "ch2_y_out", 31 0, v0000027a2539cc60_0;  1 drivers
v0000027a25380d10_0 .var "clk", 0 0;
v0000027a25380270_0 .var "din_v", 0 0;
v0000027a2537fd70_0 .net "dout_v", 0 0, L_0000027a2537fb90;  1 drivers
v0000027a25380bd0_0 .var "is_pos_in", 9 0;
v0000027a2537feb0_0 .net "is_pos_out_x", 9 0, L_0000027a2536b020;  1 drivers
v0000027a2537ff50_0 .net "is_pos_out_y", 9 0, L_0000027a2536b3a0;  1 drivers
v0000027a25381030_0 .var "mixed_block_flag_in", 0 0;
v0000027a25380950_0 .var "rst", 0 0;
v0000027a25380450_0 .var "si_valid", 0 0;
v0000027a25380e50_0 .var "window_switching_flag_in", 0 0;
S_0000027a25343e50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 84, 3 84 0, S_0000027a25343cc0;
 .timescale -9 -12;
v0000027a253971d0_0 .var/2s "i", 31 0;
S_0000027a25312e80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 100, 3 100 0, S_0000027a25343cc0;
 .timescale -9 -12;
v0000027a25396eb0_0 .var/2s "i", 31 0;
S_0000027a25313010 .scope module, "UUT" "antialias" 3 29, 4 21 0, S_0000027a25343cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "window_switching_flag_in";
    .port_info 3 /INPUT 2 "block_type_in";
    .port_info 4 /INPUT 1 "mixed_block_flag_in";
    .port_info 5 /INPUT 1 "new_frame_start";
    .port_info 6 /INPUT 32 "ch1_in";
    .port_info 7 /INPUT 32 "ch2_in";
    .port_info 8 /INPUT 1 "din_v";
    .port_info 9 /OUTPUT 32 "ch1_out_x";
    .port_info 10 /OUTPUT 32 "ch1_out_y";
    .port_info 11 /OUTPUT 32 "ch2_out_x";
    .port_info 12 /OUTPUT 32 "ch2_out_y";
    .port_info 13 /OUTPUT 10 "is_pos_out_x";
    .port_info 14 /OUTPUT 10 "is_pos_out_y";
    .port_info 15 /OUTPUT 1 "dout_v";
L_0000027a2536aa70 .functor AND 1, v0000027a25380270_0, L_0000027a253804f0, C4<1>, C4<1>;
v0000027a2539c3a0_1 .array/port v0000027a2539c3a0, 1;
L_0000027a2536b020 .functor BUFZ 10, v0000027a2539c3a0_1, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000027a25380a90_1 .array/port v0000027a25380a90, 1;
L_0000027a2536b3a0 .functor BUFZ 10, v0000027a25380a90_1, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000027a2539d7a0_0 .var "STATE", 1 0;
L_0000027a254465e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a2539d700_0 .net/2u *"_ivl_14", 1 0, L_0000027a254465e8;  1 drivers
v0000027a2539c440_0 .net *"_ivl_16", 0 0, L_0000027a25380c70;  1 drivers
v0000027a2539c620_0 .net *"_ivl_18", 11 0, L_0000027a25380ef0;  1 drivers
L_0000027a25446630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a2539d020_0 .net *"_ivl_21", 1 0, L_0000027a25446630;  1 drivers
v0000027a2539d480_0 .net *"_ivl_22", 11 0, L_0000027a25380f90;  1 drivers
v0000027a2539c6c0_0 .net *"_ivl_32", 31 0, L_0000027a2537f870;  1 drivers
L_0000027a254466c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a2539bae0_0 .net *"_ivl_35", 29 0, L_0000027a254466c0;  1 drivers
L_0000027a25446708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a2539d0c0_0 .net/2u *"_ivl_36", 31 0, L_0000027a25446708;  1 drivers
v0000027a2539ca80_0 .net *"_ivl_38", 0 0, L_0000027a253804f0;  1 drivers
v0000027a2539d5c0_0 .net "alias_flag", 3 0, L_0000027a253808b0;  1 drivers
v0000027a2539c1c0 .array "alias_flag_pipe", 0 1, 0 0;
v0000027a2539d520_0 .var "aliasing_lut_in", 8 0;
v0000027a2539cb20_0 .net "block_type_in", 1 0, v0000027a2537f910_0;  1 drivers
v0000027a2539b900_0 .net "c_idx", 3 0, L_0000027a25381210;  1 drivers
v0000027a2539c760 .array "c_idx_pipe", 0 1, 2 0;
v0000027a2539b9a0_0 .net "ch1_in", 31 0, v0000027a2537f5f0_0;  1 drivers
v0000027a2539cda0_0 .var "ch1_out_x", 31 0;
v0000027a2539bc20_0 .var "ch1_out_y", 31 0;
v0000027a2539d160_0 .net "ch1_x", 31 0, L_0000027a2537f9b0;  1 drivers
v0000027a2539ba40_0 .net "ch1_x_aliased", 31 0, v0000027a25395a10_0;  1 drivers
v0000027a2539cf80_0 .net "ch1_y", 31 0, L_0000027a25380310;  1 drivers
v0000027a2539c300_0 .net "ch1_y_aliased", 31 0, v0000027a25395dd0_0;  1 drivers
v0000027a2539c940_0 .net "ch2_in", 31 0, v0000027a2537fe10_0;  1 drivers
v0000027a2539c580_0 .var "ch2_out_x", 31 0;
v0000027a2539cc60_0 .var "ch2_out_y", 31 0;
v0000027a2539d2a0_0 .net "ch2_x", 31 0, L_0000027a2537fa50;  1 drivers
v0000027a2539bcc0_0 .net "ch2_x_aliased", 31 0, v0000027a253953d0_0;  1 drivers
v0000027a2539c800_0 .net "ch2_y", 31 0, L_0000027a2537faf0;  1 drivers
v0000027a2539c120_0 .net "ch2_y_aliased", 31 0, v0000027a25395830_0;  1 drivers
v0000027a2539d340_0 .net "clk", 0 0, v0000027a25380d10_0;  1 drivers
v0000027a2539bd60_0 .net "din_v", 0 0, v0000027a25380270_0;  1 drivers
v0000027a2539d200_0 .net "dout_v", 0 0, L_0000027a2537fb90;  alias, 1 drivers
v0000027a2539be00_0 .var "dout_v_pipe", 3 0;
v0000027a2539bea0_0 .net "gr_bram_pos_x", 9 0, L_0000027a2537f4b0;  1 drivers
v0000027a2539cbc0_0 .net "gr_bram_pos_y", 9 0, L_0000027a2537f370;  1 drivers
v0000027a2539bfe0_0 .net "is_pos_out_x", 9 0, L_0000027a2536b020;  alias, 1 drivers
v0000027a2539c080_0 .net "is_pos_out_y", 9 0, L_0000027a2536b3a0;  alias, 1 drivers
v0000027a2539c260_0 .net "li", 11 0, L_0000027a2537f410;  1 drivers
v0000027a2539c3a0 .array "li_pipe", 0 1, 9 0;
v0000027a2539c4e0_0 .net "mixed_block_flag_in", 0 0, v0000027a25381030_0;  1 drivers
v0000027a2539cd00_0 .net "new_frame_start", 0 0, v0000027a25380450_0;  1 drivers
v0000027a253810d0_0 .net "rst", 0 0, v0000027a25380950_0;  1 drivers
v0000027a25381170_0 .net "sb", 7 0, L_0000027a253809f0;  1 drivers
v0000027a253806d0 .array "sb_pipe", 0 1, 7 0;
v0000027a25380130_0 .var "stereo_counter", 9 0;
v0000027a2537f550_0 .net "ui", 11 0, L_0000027a2537f7d0;  1 drivers
v0000027a25380a90 .array "ui_pipe", 0 1, 9 0;
v0000027a25380db0_0 .net "window_switching_flag_in", 0 0, v0000027a25380e50_0;  1 drivers
v0000027a2539c1c0_1 .array/port v0000027a2539c1c0, 1;
E_0000027a25360d50/0 .event anyedge, v0000027a2539c1c0_1, v0000027a253960f0_0, v0000027a25396b90_0, v0000027a25396a50_0;
E_0000027a25360d50/1 .event anyedge, v0000027a25396c30_0, v0000027a25380db0_0, v0000027a2539cb20_0, v0000027a2539c4e0_0;
v0000027a253806d0_1 .array/port v0000027a253806d0, 1;
E_0000027a25360d50/2 .event anyedge, v0000027a253806d0_1, v0000027a25395a10_0, v0000027a253953d0_0, v0000027a25395dd0_0;
E_0000027a25360d50/3 .event anyedge, v0000027a25395830_0;
E_0000027a25360d50 .event/or E_0000027a25360d50/0, E_0000027a25360d50/1, E_0000027a25360d50/2, E_0000027a25360d50/3;
L_0000027a2537f410 .part v0000027a25396870_0, 28, 12;
L_0000027a2537f7d0 .part v0000027a25396870_0, 16, 12;
L_0000027a253808b0 .part v0000027a25396870_0, 12, 4;
L_0000027a25381210 .part v0000027a25396870_0, 8, 4;
L_0000027a253809f0 .part v0000027a25396870_0, 0, 8;
L_0000027a25380c70 .cmp/eq 2, v0000027a2539d7a0_0, L_0000027a254465e8;
L_0000027a25380ef0 .concat [ 10 2 0 0], v0000027a25380130_0, L_0000027a25446630;
L_0000027a25380f90 .functor MUXZ 12, L_0000027a2537f410, L_0000027a25380ef0, L_0000027a25380c70, C4<>;
L_0000027a2537f4b0 .part L_0000027a25380f90, 0, 10;
L_0000027a2537f370 .part L_0000027a2537f7d0, 0, 10;
L_0000027a25380770 .concat [ 32 32 0 0], v0000027a2537fe10_0, v0000027a2537f5f0_0;
L_0000027a2537f870 .concat [ 2 30 0 0], v0000027a2539d7a0_0, L_0000027a254466c0;
L_0000027a253804f0 .cmp/eq 32, L_0000027a2537f870, L_0000027a25446708;
L_0000027a2537f9b0 .part v0000027a25396690_0, 32, 32;
L_0000027a2537fa50 .part v0000027a25396690_0, 0, 32;
L_0000027a25380310 .part v0000027a25395fb0_0, 32, 32;
L_0000027a2537faf0 .part v0000027a25395fb0_0, 0, 32;
L_0000027a2537fb90 .part v0000027a2539be00_0, 3, 1;
S_0000027a2531cd20 .scope module, "ALIASING_DATA" "xilinx_single_port_ram_read_first" 4 55, 5 10 0, S_0000027a25313010;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 40 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 40 "douta";
P_0000027a25370da0 .param/str "INIT_FILE" 0 5 14, "data/aliasing_LUT.mem";
P_0000027a25370dd8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100100000>;
P_0000027a25370e10 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000027a25370e48 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000101000>;
v0000027a25396ff0 .array "BRAM", 0 287, 39 0;
v0000027a25396e10_0 .net "addra", 8 0, v0000027a2539d520_0;  1 drivers
v0000027a25395d30_0 .net "clka", 0 0, v0000027a25380d10_0;  alias, 1 drivers
L_0000027a254464c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a25395bf0_0 .net "dina", 39 0, L_0000027a254464c8;  1 drivers
v0000027a253958d0_0 .net "douta", 39 0, v0000027a25396870_0;  1 drivers
L_0000027a25446558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a25395c90_0 .net "ena", 0 0, L_0000027a25446558;  1 drivers
v0000027a25395330_0 .var "ram_data", 39 0;
L_0000027a254465a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a25395510_0 .net "regcea", 0 0, L_0000027a254465a0;  1 drivers
v0000027a25395970_0 .net "rsta", 0 0, v0000027a25380950_0;  alias, 1 drivers
L_0000027a25446510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a25395650_0 .net "wea", 0 0, L_0000027a25446510;  1 drivers
S_0000027a2531ceb0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000027a2531cd20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000027a2531ceb0
v0000027a25397130_0 .var/i "depth", 31 0;
TD_antialias_tb.UUT.ALIASING_DATA.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000027a25397130_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000027a25397130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027a25397130_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000027a25337b40 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000027a2531cd20;
 .timescale -9 -12;
v0000027a25396870_0 .var "douta_reg", 39 0;
E_0000027a25360e10 .event posedge, v0000027a25395d30_0;
S_0000027a25337cd0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000027a2531cd20;
 .timescale -9 -12;
S_0000027a252b2a40 .scope module, "ch1_computer" "compute_antialiased_values" 4 132, 4 239 0, S_0000027a25313010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 3 "c_idx_in";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /OUTPUT 32 "y_out";
v0000027a2539c760_1 .array/port v0000027a2539c760, 1;
v0000027a25396d70_0 .net "c_idx_in", 2 0, v0000027a2539c760_1;  1 drivers
v0000027a25396410_0 .var/s "ca", 31 0;
v0000027a253955b0_0 .var/s "cs", 31 0;
v0000027a25396910_0 .var/s "q2_30_x", 31 0;
v0000027a25396550_0 .var/s "q2_30_y", 31 0;
v0000027a25396370_0 .var/s "q4_60_x", 63 0;
v0000027a253964b0_0 .var/s "q4_60_y", 63 0;
v0000027a253960f0_0 .net/s "x_in", 31 0, L_0000027a2537f9b0;  alias, 1 drivers
v0000027a25395a10_0 .var/s "x_out", 31 0;
v0000027a25396a50_0 .net/s "y_in", 31 0, L_0000027a25380310;  alias, 1 drivers
v0000027a25395dd0_0 .var/s "y_out", 31 0;
E_0000027a25360690 .event anyedge, v0000027a25396d70_0, v0000027a253960f0_0, v0000027a25396a50_0;
S_0000027a252b2bd0 .scope module, "ch2_computer" "compute_antialiased_values" 4 141, 4 239 0, S_0000027a25313010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 3 "c_idx_in";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /OUTPUT 32 "y_out";
v0000027a253965f0_0 .net "c_idx_in", 2 0, v0000027a2539c760_1;  alias, 1 drivers
v0000027a253969b0_0 .var/s "ca", 31 0;
v0000027a25395ab0_0 .var/s "cs", 31 0;
v0000027a253956f0_0 .var/s "q2_30_x", 31 0;
v0000027a25395e70_0 .var/s "q2_30_y", 31 0;
v0000027a25396af0_0 .var/s "q4_60_x", 63 0;
v0000027a25395790_0 .var/s "q4_60_y", 63 0;
v0000027a25396b90_0 .net/s "x_in", 31 0, L_0000027a2537fa50;  alias, 1 drivers
v0000027a253953d0_0 .var/s "x_out", 31 0;
v0000027a25396c30_0 .net/s "y_in", 31 0, L_0000027a2537faf0;  alias, 1 drivers
v0000027a25395830_0 .var/s "y_out", 31 0;
E_0000027a2535ed50 .event anyedge, v0000027a25396d70_0, v0000027a25396b90_0, v0000027a25396c30_0;
S_0000027a252b2d60 .scope module, "granule_data" "xilinx_true_dual_port_read_first_2_clock_ram" 4 84, 6 10 0, S_0000027a25313010;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 64 "dina";
    .port_info 3 /INPUT 64 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 64 "douta";
    .port_info 15 /OUTPUT 64 "doutb";
P_0000027a25359930 .param/str "INIT_FILE" 0 6 14, "data/";
P_0000027a25359968 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000001001000000>;
P_0000027a253599a0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000027a253599d8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000001000000>;
v0000027a25396cd0 .array "BRAM", 0 575, 63 0;
v0000027a25396050_0 .net "addra", 9 0, L_0000027a2537f4b0;  alias, 1 drivers
v0000027a25396230_0 .net "addrb", 9 0, L_0000027a2537f370;  alias, 1 drivers
v0000027a25396730_0 .net "clka", 0 0, v0000027a25380d10_0;  alias, 1 drivers
v0000027a253967d0_0 .net "clkb", 0 0, v0000027a25380d10_0;  alias, 1 drivers
v0000027a25358e70_0 .net "dina", 63 0, L_0000027a25380770;  1 drivers
L_0000027a25446678 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a253595f0_0 .net "dinb", 63 0, L_0000027a25446678;  1 drivers
v0000027a253597d0_0 .net "douta", 63 0, v0000027a25396690_0;  1 drivers
v0000027a25359690_0 .net "doutb", 63 0, v0000027a25395fb0_0;  1 drivers
L_0000027a25446798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a25359230_0 .net "ena", 0 0, L_0000027a25446798;  1 drivers
L_0000027a254467e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a25358ab0_0 .net "enb", 0 0, L_0000027a254467e0;  1 drivers
v0000027a25359870_0 .var/i "idx", 31 0;
v0000027a2539c8a0_0 .var "ram_data_a", 63 0;
v0000027a2539cee0_0 .var "ram_data_b", 63 0;
L_0000027a25446828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a2539d660_0 .net "regcea", 0 0, L_0000027a25446828;  1 drivers
L_0000027a25446870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a2539bf40_0 .net "regceb", 0 0, L_0000027a25446870;  1 drivers
v0000027a2539bb80_0 .net "rsta", 0 0, v0000027a25380950_0;  alias, 1 drivers
v0000027a2539c9e0_0 .net "rstb", 0 0, v0000027a25380950_0;  alias, 1 drivers
v0000027a2539ce40_0 .net "wea", 0 0, L_0000027a2536aa70;  1 drivers
L_0000027a25446750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a2539d3e0_0 .net "web", 0 0, L_0000027a25446750;  1 drivers
S_0000027a25446010 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000027a252b2d60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000027a25446010
v0000027a25395b50_0 .var/i "depth", 31 0;
TD_antialias_tb.UUT.granule_data.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000027a25395b50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000027a25395b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027a25395b50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000027a254461a0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000027a252b2d60;
 .timescale -9 -12;
v0000027a25396690_0 .var "douta_reg", 63 0;
v0000027a25395fb0_0 .var "doutb_reg", 63 0;
S_0000027a25446330 .scope generate, "use_init_file" "use_init_file" 6 49, 6 49 0, S_0000027a252b2d60;
 .timescale -9 -12;
    .scope S_0000027a25337cd0;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_0000027a25370da0, v0000027a25396ff0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000100011111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000027a25337b40;
T_3 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0000027a25396870_0, 0, 40;
    %end;
    .thread T_3, $init;
    .scope S_0000027a25337b40;
T_4 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a25395970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000027a25396870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027a25395510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027a25395330_0;
    %assign/vec4 v0000027a25396870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027a2531cd20;
T_5 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0000027a25395330_0, 0, 40;
    %end;
    .thread T_5, $init;
    .scope S_0000027a2531cd20;
T_6 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a25395c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000027a25395650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027a25395bf0_0;
    %load/vec4 v0000027a25396e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a25396ff0, 0, 4;
T_6.2 ;
    %load/vec4 v0000027a25396e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027a25396ff0, 4;
    %assign/vec4 v0000027a25395330_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027a25446330;
T_7 ;
    %vpi_call/w 6 51 "$readmemh", P_0000027a25359930, v0000027a25396cd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001000111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000027a254461a0;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000027a25396690_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000027a25395fb0_0, 0, 64;
    %end;
    .thread T_8, $init;
    .scope S_0000027a254461a0;
T_9 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a2539bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027a25396690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027a2539d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027a2539c8a0_0;
    %assign/vec4 v0000027a25396690_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027a254461a0;
T_10 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a2539c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027a25395fb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027a2539bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000027a2539cee0_0;
    %assign/vec4 v0000027a25395fb0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027a252b2d60;
T_11 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000027a2539c8a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000027a2539cee0_0, 0, 64;
    %end;
    .thread T_11, $init;
    .scope S_0000027a252b2d60;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a25359870_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000027a25359870_0;
    %cmpi/s 576, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000027a25396cd0, v0000027a25359870_0 > {0 0 0};
    %load/vec4 v0000027a25359870_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a25359870_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000027a252b2d60;
T_13 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a25359230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000027a2539ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000027a25358e70_0;
    %load/vec4 v0000027a25396050_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a25396cd0, 0, 4;
T_13.2 ;
    %load/vec4 v0000027a25396050_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000027a25396cd0, 4;
    %assign/vec4 v0000027a2539c8a0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027a252b2d60;
T_14 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a25358ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000027a2539d3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000027a253595f0_0;
    %load/vec4 v0000027a25396230_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a25396cd0, 0, 4;
T_14.2 ;
    %load/vec4 v0000027a25396230_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000027a25396cd0, 4;
    %assign/vec4 v0000027a2539cee0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027a252b2a40;
T_15 ;
Ewait_0 .event/or E_0000027a25360690, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027a25396d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 920726097, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 3742531423, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 946763263, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 3788448918, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 1019656374, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 3958481305, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 1055826441, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 4099639700, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 1068929313, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 4193419237, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 1072840954, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 4250980389, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 1073633376, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 4279721236, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1073734307, 0, 32;
    %store/vec4 v0000027a253955b0_0, 0, 32;
    %pushi/vec4 4290994452, 0, 32;
    %store/vec4 v0000027a25396410_0, 0, 32;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %load/vec4 v0000027a253955b0_0;
    %pad/s 64;
    %load/vec4 v0000027a253960f0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0000027a25396410_0;
    %pad/s 64;
    %load/vec4 v0000027a25396a50_0;
    %pad/s 64;
    %mul;
    %sub;
    %store/vec4 v0000027a25396370_0, 0, 64;
    %load/vec4 v0000027a253955b0_0;
    %pad/s 64;
    %load/vec4 v0000027a25396a50_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0000027a25396410_0;
    %pad/s 64;
    %load/vec4 v0000027a253960f0_0;
    %pad/s 64;
    %mul;
    %add;
    %store/vec4 v0000027a253964b0_0, 0, 64;
    %load/vec4 v0000027a25396370_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0000027a25396910_0, 0, 32;
    %load/vec4 v0000027a253964b0_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0000027a25396550_0, 0, 32;
    %load/vec4 v0000027a25396910_0;
    %store/vec4 v0000027a25395a10_0, 0, 32;
    %load/vec4 v0000027a25396550_0;
    %store/vec4 v0000027a25395dd0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000027a252b2bd0;
T_16 ;
Ewait_1 .event/or E_0000027a2535ed50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000027a253965f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 920726097, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 3742531423, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 946763263, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 3788448918, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 1019656374, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 3958481305, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 1055826441, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 4099639700, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 1068929313, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 4193419237, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 1072840954, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 4250980389, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1073633376, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 4279721236, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 1073734307, 0, 32;
    %store/vec4 v0000027a25395ab0_0, 0, 32;
    %pushi/vec4 4290994452, 0, 32;
    %store/vec4 v0000027a253969b0_0, 0, 32;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %load/vec4 v0000027a25395ab0_0;
    %pad/s 64;
    %load/vec4 v0000027a25396b90_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0000027a253969b0_0;
    %pad/s 64;
    %load/vec4 v0000027a25396c30_0;
    %pad/s 64;
    %mul;
    %sub;
    %store/vec4 v0000027a25396af0_0, 0, 64;
    %load/vec4 v0000027a25395ab0_0;
    %pad/s 64;
    %load/vec4 v0000027a25396c30_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0000027a253969b0_0;
    %pad/s 64;
    %load/vec4 v0000027a25396b90_0;
    %pad/s 64;
    %mul;
    %add;
    %store/vec4 v0000027a25395790_0, 0, 64;
    %load/vec4 v0000027a25396af0_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0000027a253956f0_0, 0, 32;
    %load/vec4 v0000027a25395790_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0000027a25395e70_0, 0, 32;
    %load/vec4 v0000027a253956f0_0;
    %store/vec4 v0000027a253953d0_0, 0, 32;
    %load/vec4 v0000027a25395e70_0;
    %store/vec4 v0000027a25395830_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027a25313010;
T_17 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a2539c260_0;
    %pad/u 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c3a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a2539c3a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c3a0, 0, 4;
    %load/vec4 v0000027a2537f550_0;
    %pad/u 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a25380a90, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a25380a90, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a25380a90, 0, 4;
    %load/vec4 v0000027a2539d5c0_0;
    %pad/u 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c1c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a2539c1c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c1c0, 0, 4;
    %load/vec4 v0000027a25381170_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a253806d0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a253806d0, 0, 4;
    %load/vec4 v0000027a2539b900_0;
    %parti/s 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c760, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a2539c760, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a2539c760, 0, 4;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027a25313010;
T_18 ;
Ewait_2 .event/or E_0000027a25360d50, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a2539c1c0, 4;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000027a2539d160_0;
    %store/vec4 v0000027a2539cda0_0, 0, 32;
    %load/vec4 v0000027a2539d2a0_0;
    %store/vec4 v0000027a2539c580_0, 0, 32;
    %load/vec4 v0000027a2539cf80_0;
    %store/vec4 v0000027a2539bc20_0, 0, 32;
    %load/vec4 v0000027a2539c800_0;
    %store/vec4 v0000027a2539cc60_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027a25380db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.5, 10;
    %load/vec4 v0000027a2539cb20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0000027a2539c4e0_0;
    %inv;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000027a2539d160_0;
    %store/vec4 v0000027a2539cda0_0, 0, 32;
    %load/vec4 v0000027a2539d2a0_0;
    %store/vec4 v0000027a2539c580_0, 0, 32;
    %load/vec4 v0000027a2539cf80_0;
    %store/vec4 v0000027a2539bc20_0, 0, 32;
    %load/vec4 v0000027a2539c800_0;
    %store/vec4 v0000027a2539cc60_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000027a25380db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v0000027a2539cb20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.9, 8;
    %load/vec4 v0000027a2539ba40_0;
    %jmp/1 T_18.10, 8;
T_18.9 ; End of true expr.
    %load/vec4 v0000027a2539d160_0;
    %jmp/0 T_18.10, 8;
 ; End of false expr.
    %blend;
T_18.10;
    %store/vec4 v0000027a2539cda0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.11, 8;
    %load/vec4 v0000027a2539bcc0_0;
    %jmp/1 T_18.12, 8;
T_18.11 ; End of true expr.
    %load/vec4 v0000027a2539d2a0_0;
    %jmp/0 T_18.12, 8;
 ; End of false expr.
    %blend;
T_18.12;
    %store/vec4 v0000027a2539c580_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.13, 8;
    %load/vec4 v0000027a2539c300_0;
    %jmp/1 T_18.14, 8;
T_18.13 ; End of true expr.
    %load/vec4 v0000027a2539cf80_0;
    %jmp/0 T_18.14, 8;
 ; End of false expr.
    %blend;
T_18.14;
    %store/vec4 v0000027a2539bc20_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.15, 8;
    %load/vec4 v0000027a2539c120_0;
    %jmp/1 T_18.16, 8;
T_18.15 ; End of true expr.
    %load/vec4 v0000027a2539c800_0;
    %jmp/0 T_18.16, 8;
 ; End of false expr.
    %blend;
T_18.16;
    %store/vec4 v0000027a2539cc60_0, 0, 32;
    %jmp T_18.7;
T_18.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %cmpi/u 32, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_18.17, 8;
    %load/vec4 v0000027a2539ba40_0;
    %jmp/1 T_18.18, 8;
T_18.17 ; End of true expr.
    %load/vec4 v0000027a2539d160_0;
    %jmp/0 T_18.18, 8;
 ; End of false expr.
    %blend;
T_18.18;
    %store/vec4 v0000027a2539cda0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %cmpi/u 32, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_18.19, 8;
    %load/vec4 v0000027a2539bcc0_0;
    %jmp/1 T_18.20, 8;
T_18.19 ; End of true expr.
    %load/vec4 v0000027a2539d2a0_0;
    %jmp/0 T_18.20, 8;
 ; End of false expr.
    %blend;
T_18.20;
    %store/vec4 v0000027a2539c580_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %cmpi/u 32, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_18.21, 8;
    %load/vec4 v0000027a2539c300_0;
    %jmp/1 T_18.22, 8;
T_18.21 ; End of true expr.
    %load/vec4 v0000027a2539cf80_0;
    %jmp/0 T_18.22, 8;
 ; End of false expr.
    %blend;
T_18.22;
    %store/vec4 v0000027a2539bc20_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a253806d0, 4;
    %cmpi/u 32, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_18.23, 8;
    %load/vec4 v0000027a2539c120_0;
    %jmp/1 T_18.24, 8;
T_18.23 ; End of true expr.
    %load/vec4 v0000027a2539c800_0;
    %jmp/0 T_18.24, 8;
 ; End of false expr.
    %blend;
T_18.24;
    %store/vec4 v0000027a2539cc60_0, 0, 32;
T_18.7 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000027a25313010;
T_19 ;
    %wait E_0000027a25360e10;
    %load/vec4 v0000027a253810d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.2, 8;
    %load/vec4 v0000027a2539cd00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027a2539d7a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027a25380130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a2539be00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027a2539d520_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000027a2539d7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.3, 8;
    %load/vec4 v0000027a2539be00_0;
    %parti/s 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_19.4, 8;
T_19.3 ; End of true expr.
    %load/vec4 v0000027a2539be00_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_19.4, 8;
 ; End of false expr.
    %blend;
T_19.4;
    %assign/vec4 v0000027a2539be00_0, 0;
    %load/vec4 v0000027a2539d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.5 ;
    %load/vec4 v0000027a25380130_0;
    %cmpi/e 575, 0, 10;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027a2539d7a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027a2539d520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027a25380130_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v0000027a2539bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v0000027a25380130_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000027a25380130_0, 0;
T_19.11 ;
T_19.10 ;
    %jmp T_19.8;
T_19.6 ;
    %load/vec4 v0000027a2539d520_0;
    %cmpi/e 287, 0, 9;
    %jmp/0xz  T_19.13, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027a2539d7a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027a2539d520_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0000027a2539d520_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027a2539d520_0, 0;
T_19.14 ;
    %jmp T_19.8;
T_19.7 ;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027a25343cc0;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0000027a25380d10_0;
    %nor/r;
    %store/vec4 v0000027a25380d10_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027a25343cc0;
T_21 ;
    %vpi_call/w 3 59 "$dumpfile", "sim/antialias_tb.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027a25343cc0 {0 0 0};
    %vpi_call/w 3 61 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 3285084160, 0, 43;
    %concati/vec4 3826380800, 0, 33;
    %concati/vec4 4294033121, 0, 52;
    %concati/vec4 4292613323, 0, 32;
    %concati/vec4 4291797620, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4291797620, 0, 32;
    %concati/vec4 4292613323, 0, 32;
    %concati/vec4 4293363251, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995585, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794304, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3037003775, 0, 32;
    %concati/vec4 2515959806, 0, 33;
    %concati/vec4 2515943427, 0, 32;
    %concati/vec4 2420621318, 0, 32;
    %concati/vec4 4086956080, 0, 35;
    %concati/vec4 4086956080, 0, 32;
    %concati/vec4 4086956080, 0, 32;
    %concati/vec4 4086956060, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101323, 0, 32;
    %concati/vec4 2694578198, 0, 33;
    %concati/vec4 2694578176, 0, 32;
    %concati/vec4 4294596569, 0, 142;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 4294596569, 0, 51;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3037003775, 0, 32;
    %concati/vec4 2515959806, 0, 33;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515943424, 0, 32;
    %concati/vec4 3036995584, 0, 255;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995585, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357802492, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540734, 0, 32;
    %concati/vec4 3748724733, 0, 34;
    %concati/vec4 2947809268, 0, 34;
    %concati/vec4 2947678208, 0, 32;
    %concati/vec4 3036995585, 0, 60;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794304, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 4294596569, 0, 51;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 0, 0, 13875;
    %store/vec4 v0000027a2537fc30_0, 0, 18432;
    %pushi/vec4 3285084160, 0, 43;
    %concati/vec4 3826380800, 0, 33;
    %concati/vec4 4294033121, 0, 52;
    %concati/vec4 4292613323, 0, 32;
    %concati/vec4 4291797620, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4290925356, 0, 32;
    %concati/vec4 4291797620, 0, 32;
    %concati/vec4 4292613323, 0, 32;
    %concati/vec4 4293363251, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995585, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794304, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3037003775, 0, 32;
    %concati/vec4 2515959806, 0, 33;
    %concati/vec4 2515943427, 0, 32;
    %concati/vec4 2420621318, 0, 32;
    %concati/vec4 4086956080, 0, 35;
    %concati/vec4 4086956080, 0, 32;
    %concati/vec4 4086956080, 0, 32;
    %concati/vec4 4086956060, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101340, 0, 32;
    %concati/vec4 2185101323, 0, 32;
    %concati/vec4 2694578198, 0, 33;
    %concati/vec4 2694578176, 0, 32;
    %concati/vec4 4294596569, 0, 142;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 4294596569, 0, 51;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294033121, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 4294596569, 0, 32;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3037003775, 0, 32;
    %concati/vec4 2515959806, 0, 33;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515959806, 0, 32;
    %concati/vec4 2515943424, 0, 32;
    %concati/vec4 3036995584, 0, 255;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995585, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357802492, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540732, 0, 32;
    %concati/vec4 4039540734, 0, 32;
    %concati/vec4 3748724733, 0, 34;
    %concati/vec4 2947809268, 0, 34;
    %concati/vec4 2947678208, 0, 32;
    %concati/vec4 3036995585, 0, 60;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794305, 0, 32;
    %concati/vec4 3357794304, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 4294596569, 0, 51;
    %concati/vec4 3826380800, 0, 44;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3826380800, 0, 32;
    %concati/vec4 3036995584, 0, 33;
    %concati/vec4 3036995584, 0, 32;
    %concati/vec4 0, 0, 13875;
    %store/vec4 v0000027a2537f730_0, 0, 18432;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a25380e50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a2537f910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25381030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380450_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000027a25380bd0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380950_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a25380950_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380950_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a25380270_0, 0, 1;
    %fork t_1, S_0000027a25343e50;
    %jmp t_0;
    .scope S_0000027a25343e50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a253971d0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000027a253971d0_0;
    %cmpi/s 576, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0000027a2537fc30_0;
    %pushi/vec4 575, 0, 32;
    %load/vec4 v0000027a253971d0_0;
    %sub;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0000027a2537f5f0_0, 0, 32;
    %load/vec4 v0000027a2537f730_0;
    %pushi/vec4 575, 0, 32;
    %load/vec4 v0000027a253971d0_0;
    %sub;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0000027a2537fe10_0, 0, 32;
    %load/vec4 v0000027a253971d0_0;
    %pad/s 10;
    %store/vec4 v0000027a25380bd0_0, 0, 10;
    %delay 20000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027a253971d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027a253971d0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0000027a25343cc0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380270_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a25380450_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380450_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a25380270_0, 0, 1;
    %fork t_3, S_0000027a25312e80;
    %jmp t_2;
    .scope S_0000027a25312e80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a25396eb0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000027a25396eb0_0;
    %cmpi/s 576, 0, 32;
    %jmp/0xz T_21.3, 5;
    %load/vec4 v0000027a2537fc30_0;
    %pushi/vec4 575, 0, 32;
    %load/vec4 v0000027a25396eb0_0;
    %sub;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0000027a2537f5f0_0, 0, 32;
    %load/vec4 v0000027a2537f730_0;
    %pushi/vec4 575, 0, 32;
    %load/vec4 v0000027a25396eb0_0;
    %sub;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0000027a2537fe10_0, 0, 32;
    %load/vec4 v0000027a25396eb0_0;
    %pad/s 10;
    %store/vec4 v0000027a25380bd0_0, 0, 10;
    %delay 20000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027a25396eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027a25396eb0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0000027a25343cc0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a25380270_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 110 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\antialias_tb.sv";
    ".\src\antialias.sv";
    ".\src\xilinx_single_port_ram_read_first.v";
    ".\src\xilinx_true_dual_port_read_first_2_clock_ram.v";
