#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021b69116030 .scope module, "sequence_dct_tb" "sequence_dct_tb" 2 4;
 .timescale -9 -9;
v0000021b691245d0_0 .var "clk", 0 0;
v0000021b69124670_0 .var "in", 0 0;
v0000021b69124710_0 .net "out", 0 0, v0000021b691243f0_0;  1 drivers
v0000021b691247b0_0 .var "rst", 0 0;
S_0000021b69117870 .scope module, "uut" "sequence_dct" 2 9, 3 3 0, S_0000021b69116030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
P_0000021b69117a00 .param/l "S0" 0 3 9, C4<000>;
P_0000021b69117a38 .param/l "S1" 0 3 9, C4<001>;
P_0000021b69117a70 .param/l "S2" 0 3 9, C4<010>;
P_0000021b69117aa8 .param/l "S3" 0 3 9, C4<011>;
P_0000021b69117ae0 .param/l "S4" 0 3 9, C4<100>;
v0000021b6925bd70_0 .net "clk", 0 0, v0000021b691245d0_0;  1 drivers
v0000021b690f3120_0 .net "in", 0 0, v0000021b69124670_0;  1 drivers
v0000021b69124350_0 .var "next_state", 2 0;
v0000021b691243f0_0 .var "out", 0 0;
v0000021b69124490_0 .net "rst", 0 0, v0000021b691247b0_0;  1 drivers
v0000021b69124530_0 .var "state", 2 0;
E_0000021b6911a4b0 .event anyedge, v0000021b69124530_0, v0000021b690f3120_0;
E_0000021b6911af70 .event posedge, v0000021b69124490_0, v0000021b6925bd70_0;
    .scope S_0000021b69117870;
T_0 ;
    %wait E_0000021b6911af70;
    %load/vec4 v0000021b69124490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b69124530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021b69124350_0;
    %assign/vec4 v0000021b69124530_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021b69117870;
T_1 ;
    %wait E_0000021b6911a4b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b691243f0_0, 0, 1;
    %load/vec4 v0000021b69124530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b691243f0_0, 0, 1;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0000021b690f3120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0000021b690f3120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000021b690f3120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000021b690f3120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000021b690f3120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v0000021b69124350_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b691243f0_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021b69116030;
T_2 ;
    %vpi_call 2 12 "$dumpfile", "sequence_dct.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %vpi_call 2 15 "$monitor", "Time: %0t || clk: %0b || rst: %0b || in: %0b || out: %0b", $time, v0000021b691245d0_0, v0000021b691247b0_0, v0000021b69124670_0, v0000021b69124710_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b691245d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b691247b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b691247b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b69124670_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000021b69116030;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000021b691245d0_0;
    %inv;
    %store/vec4 v0000021b691245d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sequence_dct_tb.v";
    "./sequence_dct.v";
