<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Verilog (hardcaml.Rtl.Verilog)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/></head><body><div class="odoc-doc"><a href="../index.html">Up</a><div class="intro"><h1><span class="keyword">Module </span><a href="../#/Verilog">Verilog</a></h1></div><div class="mod"><div class="def"><span class="keyword">module </span>Verilog : <a href="../Rtl_S.modt/index.html">Rtl_S</a></div><div class="doc">Verilog generation</div><hr/><div><div class="region" id="/write.val"><a href="#/write.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>write : (string -&gt; unit) -&gt; <a href="../../Circuit/index.html#/t.typ">Circuit.t</a> -&gt; unit</div><div class="doc"><code>write os circuit</code> writes <code>circuit</code> using <code>os</code> for output</div></div></div></div></div></div></body></html>