/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  reg [2:0] _03_;
  reg [23:0] _04_;
  wire [13:0] _05_;
  wire [21:0] _06_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_83z;
  wire [9:0] celloutsig_0_84z;
  wire [17:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [7:0] celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_11z[4] ? celloutsig_0_3z : celloutsig_0_5z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z[1] | celloutsig_0_4z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_20z = ~(celloutsig_0_0z | celloutsig_0_17z[0]);
  assign celloutsig_0_23z = ~celloutsig_0_10z[9];
  assign celloutsig_0_45z = ~((celloutsig_0_8z[4] | _00_) & celloutsig_0_34z[4]);
  assign celloutsig_1_0z = ~((in_data[132] | in_data[148]) & in_data[109]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[144]) & celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z[3] | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_11z[0]) & celloutsig_0_1z[0]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z) & in_data[64]);
  assign celloutsig_0_27z = ~((celloutsig_0_11z[2] | celloutsig_0_13z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_1_17z = celloutsig_1_8z[12] | ~(in_data[174]);
  assign celloutsig_0_1z = in_data[30:11] + { in_data[28:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_18z[2], celloutsig_0_0z, celloutsig_0_4z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_12z[14:12];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 24'h000000;
    else _04_ <= { in_data[54:33], celloutsig_0_46z, celloutsig_0_26z };
  reg [13:0] _25_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 14'h0000;
    else _25_ <= { in_data[62:59], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign { _05_[13], _01_, _05_[11:0] } = _25_;
  reg [21:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 22'h000000;
    else _26_ <= { celloutsig_0_10z[10:2], celloutsig_0_18z };
  assign { _06_[21:14], _00_, _06_[12:0] } = _26_;
  assign celloutsig_0_35z = { celloutsig_0_11z, celloutsig_0_14z } & celloutsig_0_1z[8:2];
  assign celloutsig_0_17z = { celloutsig_0_8z[1:0], celloutsig_0_3z } & celloutsig_0_12z[3:1];
  assign celloutsig_0_10z = in_data[56:46] / { 1'h1, _05_[6], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_10z[7:4], celloutsig_0_0z, _05_[13], _01_, _05_[11:0], celloutsig_0_4z } / { 1'h1, in_data[68:51], celloutsig_0_0z };
  assign celloutsig_0_15z = { _01_, _05_[11:7] } / { 1'h1, _05_[7:5], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_10z[9:8], celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_32z } == { celloutsig_0_18z[5:3], celloutsig_0_8z, celloutsig_0_24z };
  assign celloutsig_0_46z = { celloutsig_0_1z[9:8], celloutsig_0_33z } == { celloutsig_0_30z[3], celloutsig_0_3z, celloutsig_0_29z };
  assign celloutsig_0_41z = { celloutsig_0_35z[6:1], celloutsig_0_19z } >= celloutsig_0_9z[23:17];
  assign celloutsig_0_57z = { celloutsig_0_44z[6:0], celloutsig_0_5z } >= _05_[8:1];
  assign celloutsig_0_86z = { celloutsig_0_1z[7], celloutsig_0_17z } >= { celloutsig_0_29z, _03_ };
  assign celloutsig_0_16z = { _05_[13], _01_, _05_[11:3], celloutsig_0_13z } >= { celloutsig_0_12z[14:7], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_1z[19:1] > in_data[31:13];
  assign celloutsig_0_83z = _04_[21:13] > { celloutsig_0_54z[3:0], celloutsig_0_53z, celloutsig_0_22z, celloutsig_0_27z };
  assign celloutsig_1_3z = ! { in_data[107:105], celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_22z = ! celloutsig_0_12z[7:2];
  assign celloutsig_0_29z = ! { celloutsig_0_24z[2:0], celloutsig_0_6z };
  assign celloutsig_0_33z = _05_[5:1] || { _05_[3:1], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_36z = celloutsig_0_17z || celloutsig_0_1z[16:14];
  assign celloutsig_0_84z = celloutsig_0_19z ? { celloutsig_0_64z, celloutsig_0_5z, celloutsig_0_58z, celloutsig_0_57z } : celloutsig_0_18z[10:1];
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[168:167], celloutsig_1_2z, celloutsig_1_3z } : { in_data[117], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z[2:1] = celloutsig_1_2z ? in_data[119:118] : in_data[190:189];
  assign celloutsig_1_16z = celloutsig_1_9z[9] ? { in_data[116:114], celloutsig_1_1z } : celloutsig_1_8z[13:10];
  assign celloutsig_0_24z = celloutsig_0_2z ? { celloutsig_0_10z[5:3], celloutsig_0_4z } : celloutsig_0_15z[3:0];
  assign celloutsig_0_8z = ~ { _05_[11:5], celloutsig_0_0z };
  assign celloutsig_0_32z = | { _06_[20], celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_5z = celloutsig_0_2z & in_data[55];
  assign celloutsig_0_0z = ~^ in_data[35:21];
  assign celloutsig_0_58z = ~^ { celloutsig_0_25z[5:3], celloutsig_0_16z };
  assign celloutsig_0_6z = ~^ { in_data[80:77], celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ { in_data[163:162], celloutsig_1_4z };
  assign celloutsig_0_26z = ~^ { in_data[7:3], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_44z = { celloutsig_0_24z[2:0], celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_13z } >> { celloutsig_0_18z[7:3], _02_, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_9z = { in_data[44:27], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_1z[13:3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = in_data[21:9] >> { celloutsig_0_9z[12:1], celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z[7:3], celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } << in_data[166:144];
  assign celloutsig_0_34z = celloutsig_0_10z[4:0] >> { celloutsig_0_10z[6:3], celloutsig_0_23z };
  assign celloutsig_0_53z = _02_ >> _04_[6:4];
  assign celloutsig_0_54z = { celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_29z } >> { celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_6z, celloutsig_0_45z, celloutsig_0_37z };
  assign celloutsig_0_64z = { in_data[26], _03_, celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_19z } >> { _05_[5], celloutsig_0_34z, celloutsig_0_26z };
  assign celloutsig_0_85z = { celloutsig_0_84z[8:3], celloutsig_0_45z, celloutsig_0_10z } >> { in_data[31:20], celloutsig_0_83z, celloutsig_0_54z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_1z } >> { in_data[117:112], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z[2:1], celloutsig_1_3z };
  assign celloutsig_0_11z = { _05_[11:8], celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_10z[9:8], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_25z = celloutsig_0_15z >>> { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_17z, celloutsig_0_4z } >>> { celloutsig_0_10z[5:4], celloutsig_0_26z, celloutsig_0_2z };
  assign _05_[12] = _01_;
  assign _06_[13] = _00_;
  assign celloutsig_1_5z[0] = celloutsig_1_3z;
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
