/**
* @file Merlin5_MEMC_KME_DM_TOP0
* RBus systemc program.
*
* @author RS_MM2_SD
* @email mm_mm2_rd_sw_kernel@realtek.com
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_KME_DM_TOP0_REG_H_
#define _RBUS_KME_DM_TOP0_REG_H_

#include "rbus_types.h"



//  KME_DM_TOP0 Register Address
#define  KME_DM_TOP0_KME_00_START_ADDRESS0                                      0x1809C000
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_reg_addr                              "0xB809C000"
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_reg                                   0xB809C000
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_inst_addr                             "0x0000"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS0_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS0_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_kme_00_start_address0_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_kme_00_start_address0_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_kme_00_start_address0(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS0_get_kme_00_start_address0(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_START_ADDRESS1                                      0x1809C004
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_reg_addr                              "0xB809C004"
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_reg                                   0xB809C004
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_inst_addr                             "0x0001"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS1_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS1_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_kme_00_start_address1_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_kme_00_start_address1_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_kme_00_start_address1(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS1_get_kme_00_start_address1(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_START_ADDRESS2                                      0x1809C008
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_reg_addr                              "0xB809C008"
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_reg                                   0xB809C008
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_inst_addr                             "0x0002"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS2_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS2_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS2_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS2_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_kme_00_start_address2_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_kme_00_start_address2_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_kme_00_start_address2(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS2_get_kme_00_start_address2(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_START_ADDRESS3                                      0x1809C00C
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_reg_addr                              "0xB809C00C"
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_reg                                   0xB809C00C
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_inst_addr                             "0x0003"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS3_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS3_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS3_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS3_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_kme_00_start_address3_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_kme_00_start_address3_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_kme_00_start_address3(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS3_get_kme_00_start_address3(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_START_ADDRESS4                                      0x1809C010
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_reg_addr                              "0xB809C010"
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_reg                                   0xB809C010
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_inst_addr                             "0x0004"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS4_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS4_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS4_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS4_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_kme_00_start_address4_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_kme_00_start_address4_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_kme_00_start_address4(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS4_get_kme_00_start_address4(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_START_ADDRESS5                                      0x1809C014
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_reg_addr                              "0xB809C014"
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_reg                                   0xB809C014
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_inst_addr                             "0x0005"
#define  set_KME_DM_TOP0_KME_00_START_ADDRESS5_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS5_reg)=data)
#define  get_KME_DM_TOP0_KME_00_START_ADDRESS5_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_START_ADDRESS5_reg))
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_kme_00_start_address5_shift           (0)
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_kme_00_start_address5_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_kme_00_start_address5(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_START_ADDRESS5_get_kme_00_start_address5(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS0                                        0x1809C018
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_reg_addr                                "0xB809C018"
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_reg                                     0xB809C018
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_inst_addr                               "0x0006"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS0_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS0_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_kme_00_end_address0_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_kme_00_end_address0_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_kme_00_end_address0(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS0_get_kme_00_end_address0(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS1                                        0x1809C01C
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_reg_addr                                "0xB809C01C"
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_reg                                     0xB809C01C
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_inst_addr                               "0x0007"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS1_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS1_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_kme_00_end_address1_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_kme_00_end_address1_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_kme_00_end_address1(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS1_get_kme_00_end_address1(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS2                                        0x1809C020
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_reg_addr                                "0xB809C020"
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_reg                                     0xB809C020
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_inst_addr                               "0x0008"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS2_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS2_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS2_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS2_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_kme_00_end_address2_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_kme_00_end_address2_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_kme_00_end_address2(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS2_get_kme_00_end_address2(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS3                                        0x1809C024
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_reg_addr                                "0xB809C024"
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_reg                                     0xB809C024
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_inst_addr                               "0x0009"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS3_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS3_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS3_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS3_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_kme_00_end_address3_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_kme_00_end_address3_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_kme_00_end_address3(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS3_get_kme_00_end_address3(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS4                                        0x1809C028
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_reg_addr                                "0xB809C028"
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_reg                                     0xB809C028
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_inst_addr                               "0x000A"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS4_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS4_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS4_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS4_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_kme_00_end_address4_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_kme_00_end_address4_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_kme_00_end_address4(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS4_get_kme_00_end_address4(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_END_ADDRESS5                                        0x1809C02C
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_reg_addr                                "0xB809C02C"
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_reg                                     0xB809C02C
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_inst_addr                               "0x000B"
#define  set_KME_DM_TOP0_KME_00_END_ADDRESS5_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS5_reg)=data)
#define  get_KME_DM_TOP0_KME_00_END_ADDRESS5_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_00_END_ADDRESS5_reg))
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_kme_00_end_address5_shift               (0)
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_kme_00_end_address5_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_kme_00_end_address5(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_END_ADDRESS5_get_kme_00_end_address5(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR                                      0x1809C030
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg_addr                              "0xB809C030"
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg                                   0xB809C030
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_inst_addr                             "0x000C"
#define  set_KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_kme_00_lr_offset_addr_shift           (0)
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_kme_00_lr_offset_addr_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_kme_00_lr_offset_addr(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_LR_OFFSET_ADDR_get_kme_00_lr_offset_addr(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR                                    0x1809C034
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg_addr                            "0xB809C034"
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg                                 0xB809C034
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_inst_addr                           "0x000D"
#define  set_KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg(data)                       (*((volatile unsigned int*)KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg                             (*((volatile unsigned int*)KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_kme_00_line_offset_addr_shift       (0)
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_kme_00_line_offset_addr_mask        (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_kme_00_line_offset_addr(data)       (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_00_LINE_OFFSET_ADDR_get_kme_00_line_offset_addr(data)   (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_00_AGENT                                               0x1809C038
#define  KME_DM_TOP0_KME_00_AGENT_reg_addr                                       "0xB809C038"
#define  KME_DM_TOP0_KME_00_AGENT_reg                                            0xB809C038
#define  KME_DM_TOP0_KME_00_AGENT_inst_addr                                      "0x000E"
#define  set_KME_DM_TOP0_KME_00_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_00_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_00_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_00_AGENT_reg))
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_mode_shift                              (21)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_write_enable_shift                      (20)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_qos_shift                               (8)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_alen_shift                              (0)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_mode_mask                               (0x00200000)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_write_enable_mask                       (0x00100000)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_mode(data)                              (0x00200000&((data)<<21))
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_write_enable(data)                      (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_00_AGENT_kme_00_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_00_AGENT_get_kme_00_mode(data)                          ((0x00200000&(data))>>21)
#define  KME_DM_TOP0_KME_00_AGENT_get_kme_00_write_enable(data)                  ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_00_AGENT_get_kme_00_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_00_AGENT_get_kme_00_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_00_AGENT_get_kme_00_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_00_THRESHOLD                                           0x1809C03C
#define  KME_DM_TOP0_KME_00_THRESHOLD_reg_addr                                   "0xB809C03C"
#define  KME_DM_TOP0_KME_00_THRESHOLD_reg                                        0xB809C03C
#define  KME_DM_TOP0_KME_00_THRESHOLD_inst_addr                                  "0x000F"
#define  set_KME_DM_TOP0_KME_00_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_00_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_00_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_00_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_00_THRESHOLD_kme_00_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_00_THRESHOLD_get_kme_00_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_00_THRESHOLD_get_kme_00_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_01_AGENT                                               0x1809C040
#define  KME_DM_TOP0_KME_01_AGENT_reg_addr                                       "0xB809C040"
#define  KME_DM_TOP0_KME_01_AGENT_reg                                            0xB809C040
#define  KME_DM_TOP0_KME_01_AGENT_inst_addr                                      "0x0010"
#define  set_KME_DM_TOP0_KME_01_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_01_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_01_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_01_AGENT_reg))
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_read_enable_shift                       (20)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_qos_shift                               (8)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_alen_shift                              (0)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_read_enable_mask                        (0x00100000)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_read_enable(data)                       (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_01_AGENT_kme_01_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_01_AGENT_get_kme_01_read_enable(data)                   ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_01_AGENT_get_kme_01_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_01_AGENT_get_kme_01_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_01_AGENT_get_kme_01_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_01_THRESHOLD                                           0x1809C044
#define  KME_DM_TOP0_KME_01_THRESHOLD_reg_addr                                   "0xB809C044"
#define  KME_DM_TOP0_KME_01_THRESHOLD_reg                                        0xB809C044
#define  KME_DM_TOP0_KME_01_THRESHOLD_inst_addr                                  "0x0011"
#define  set_KME_DM_TOP0_KME_01_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_01_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_01_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_01_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_01_THRESHOLD_kme_01_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_01_THRESHOLD_get_kme_01_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_01_THRESHOLD_get_kme_01_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_02_AGENT                                               0x1809C048
#define  KME_DM_TOP0_KME_02_AGENT_reg_addr                                       "0xB809C048"
#define  KME_DM_TOP0_KME_02_AGENT_reg                                            0xB809C048
#define  KME_DM_TOP0_KME_02_AGENT_inst_addr                                      "0x0012"
#define  set_KME_DM_TOP0_KME_02_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_02_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_02_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_02_AGENT_reg))
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_read_enable_shift                       (20)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_qos_shift                               (8)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_alen_shift                              (0)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_read_enable_mask                        (0x00100000)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_read_enable(data)                       (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_02_AGENT_kme_02_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_02_AGENT_get_kme_02_read_enable(data)                   ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_02_AGENT_get_kme_02_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_02_AGENT_get_kme_02_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_02_AGENT_get_kme_02_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_02_THRESHOLD                                           0x1809C04C
#define  KME_DM_TOP0_KME_02_THRESHOLD_reg_addr                                   "0xB809C04C"
#define  KME_DM_TOP0_KME_02_THRESHOLD_reg                                        0xB809C04C
#define  KME_DM_TOP0_KME_02_THRESHOLD_inst_addr                                  "0x0013"
#define  set_KME_DM_TOP0_KME_02_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_02_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_02_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_02_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_02_THRESHOLD_kme_02_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_02_THRESHOLD_get_kme_02_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_02_THRESHOLD_get_kme_02_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_03_AGENT                                               0x1809C050
#define  KME_DM_TOP0_KME_03_AGENT_reg_addr                                       "0xB809C050"
#define  KME_DM_TOP0_KME_03_AGENT_reg                                            0xB809C050
#define  KME_DM_TOP0_KME_03_AGENT_inst_addr                                      "0x0014"
#define  set_KME_DM_TOP0_KME_03_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_03_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_03_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_03_AGENT_reg))
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_read_enable_shift                       (20)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_qos_shift                               (8)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_alen_shift                              (0)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_read_enable_mask                        (0x00100000)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_read_enable(data)                       (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_03_AGENT_kme_03_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_03_AGENT_get_kme_03_read_enable(data)                   ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_03_AGENT_get_kme_03_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_03_AGENT_get_kme_03_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_03_AGENT_get_kme_03_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_03_THRESHOLD                                           0x1809C054
#define  KME_DM_TOP0_KME_03_THRESHOLD_reg_addr                                   "0xB809C054"
#define  KME_DM_TOP0_KME_03_THRESHOLD_reg                                        0xB809C054
#define  KME_DM_TOP0_KME_03_THRESHOLD_inst_addr                                  "0x0015"
#define  set_KME_DM_TOP0_KME_03_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_03_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_03_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_03_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_03_THRESHOLD_kme_03_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_03_THRESHOLD_get_kme_03_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_03_THRESHOLD_get_kme_03_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_04_START_ADDRESS0                                      0x1809C058
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_reg_addr                              "0xB809C058"
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_reg                                   0xB809C058
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_inst_addr                             "0x0016"
#define  set_KME_DM_TOP0_KME_04_START_ADDRESS0_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_04_START_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_04_START_ADDRESS0_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_04_START_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_kme_04_start_address0_shift           (0)
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_kme_04_start_address0_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_kme_04_start_address0(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_START_ADDRESS0_get_kme_04_start_address0(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_START_ADDRESS1                                      0x1809C05C
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_reg_addr                              "0xB809C05C"
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_reg                                   0xB809C05C
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_inst_addr                             "0x0017"
#define  set_KME_DM_TOP0_KME_04_START_ADDRESS1_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_04_START_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_04_START_ADDRESS1_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_04_START_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_kme_04_start_address1_shift           (0)
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_kme_04_start_address1_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_kme_04_start_address1(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_START_ADDRESS1_get_kme_04_start_address1(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_END_ADDRESS0                                        0x1809C060
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_reg_addr                                "0xB809C060"
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_reg                                     0xB809C060
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_inst_addr                               "0x0018"
#define  set_KME_DM_TOP0_KME_04_END_ADDRESS0_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_04_END_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_04_END_ADDRESS0_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_04_END_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_kme_04_end_address0_shift               (0)
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_kme_04_end_address0_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_kme_04_end_address0(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_END_ADDRESS0_get_kme_04_end_address0(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_END_ADDRESS1                                        0x1809C064
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_reg_addr                                "0xB809C064"
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_reg                                     0xB809C064
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_inst_addr                               "0x0019"
#define  set_KME_DM_TOP0_KME_04_END_ADDRESS1_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_04_END_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_04_END_ADDRESS1_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_04_END_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_kme_04_end_address1_shift               (0)
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_kme_04_end_address1_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_kme_04_end_address1(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_END_ADDRESS1_get_kme_04_end_address1(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR                                      0x1809C068
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg_addr                              "0xB809C068"
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg                                   0xB809C068
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_inst_addr                             "0x001A"
#define  set_KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_kme_04_lr_offset_addr_shift           (0)
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_kme_04_lr_offset_addr_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_kme_04_lr_offset_addr(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_LR_OFFSET_ADDR_get_kme_04_lr_offset_addr(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR                                    0x1809C06C
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg_addr                            "0xB809C06C"
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg                                 0xB809C06C
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_inst_addr                           "0x001B"
#define  set_KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg(data)                       (*((volatile unsigned int*)KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg                             (*((volatile unsigned int*)KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_kme_04_line_offset_addr_shift       (0)
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_kme_04_line_offset_addr_mask        (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_kme_04_line_offset_addr(data)       (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_04_LINE_OFFSET_ADDR_get_kme_04_line_offset_addr(data)   (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_04_AGENT                                               0x1809C070
#define  KME_DM_TOP0_KME_04_AGENT_reg_addr                                       "0xB809C070"
#define  KME_DM_TOP0_KME_04_AGENT_reg                                            0xB809C070
#define  KME_DM_TOP0_KME_04_AGENT_inst_addr                                      "0x001C"
#define  set_KME_DM_TOP0_KME_04_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_04_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_04_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_04_AGENT_reg))
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_mode_shift                              (21)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_write_enable_shift                      (20)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_qos_shift                               (8)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_alen_shift                              (0)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_mode_mask                               (0x00200000)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_write_enable_mask                       (0x00100000)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_mode(data)                              (0x00200000&((data)<<21))
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_write_enable(data)                      (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_04_AGENT_kme_04_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_04_AGENT_get_kme_04_mode(data)                          ((0x00200000&(data))>>21)
#define  KME_DM_TOP0_KME_04_AGENT_get_kme_04_write_enable(data)                  ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_04_AGENT_get_kme_04_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_04_AGENT_get_kme_04_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_04_AGENT_get_kme_04_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_04_THRESHOLD                                           0x1809C074
#define  KME_DM_TOP0_KME_04_THRESHOLD_reg_addr                                   "0xB809C074"
#define  KME_DM_TOP0_KME_04_THRESHOLD_reg                                        0xB809C074
#define  KME_DM_TOP0_KME_04_THRESHOLD_inst_addr                                  "0x001D"
#define  set_KME_DM_TOP0_KME_04_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_04_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_04_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_04_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_04_THRESHOLD_kme_04_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_04_THRESHOLD_get_kme_04_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_04_THRESHOLD_get_kme_04_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_05_START_ADDRESS0                                      0x1809C078
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_reg_addr                              "0xB809C078"
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_reg                                   0xB809C078
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_inst_addr                             "0x001E"
#define  set_KME_DM_TOP0_KME_05_START_ADDRESS0_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_05_START_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_05_START_ADDRESS0_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_05_START_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_kme_05_start_address0_shift           (0)
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_kme_05_start_address0_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_kme_05_start_address0(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_START_ADDRESS0_get_kme_05_start_address0(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_START_ADDRESS1                                      0x1809C07C
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_reg_addr                              "0xB809C07C"
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_reg                                   0xB809C07C
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_inst_addr                             "0x001F"
#define  set_KME_DM_TOP0_KME_05_START_ADDRESS1_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_05_START_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_05_START_ADDRESS1_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_05_START_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_kme_05_start_address1_shift           (0)
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_kme_05_start_address1_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_kme_05_start_address1(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_START_ADDRESS1_get_kme_05_start_address1(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_END_ADDRESS0                                        0x1809C080
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_reg_addr                                "0xB809C080"
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_reg                                     0xB809C080
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_inst_addr                               "0x0020"
#define  set_KME_DM_TOP0_KME_05_END_ADDRESS0_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_05_END_ADDRESS0_reg)=data)
#define  get_KME_DM_TOP0_KME_05_END_ADDRESS0_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_05_END_ADDRESS0_reg))
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_kme_05_end_address0_shift               (0)
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_kme_05_end_address0_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_kme_05_end_address0(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_END_ADDRESS0_get_kme_05_end_address0(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_END_ADDRESS1                                        0x1809C084
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_reg_addr                                "0xB809C084"
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_reg                                     0xB809C084
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_inst_addr                               "0x0021"
#define  set_KME_DM_TOP0_KME_05_END_ADDRESS1_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_KME_05_END_ADDRESS1_reg)=data)
#define  get_KME_DM_TOP0_KME_05_END_ADDRESS1_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_KME_05_END_ADDRESS1_reg))
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_kme_05_end_address1_shift               (0)
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_kme_05_end_address1_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_kme_05_end_address1(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_END_ADDRESS1_get_kme_05_end_address1(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR                                      0x1809C088
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg_addr                              "0xB809C088"
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg                                   0xB809C088
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_inst_addr                             "0x0022"
#define  set_KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg(data)                         (*((volatile unsigned int*)KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg                               (*((volatile unsigned int*)KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_kme_05_lr_offset_addr_shift           (0)
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_kme_05_lr_offset_addr_mask            (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_kme_05_lr_offset_addr(data)           (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_LR_OFFSET_ADDR_get_kme_05_lr_offset_addr(data)       (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR                                    0x1809C08C
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg_addr                            "0xB809C08C"
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg                                 0xB809C08C
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_inst_addr                           "0x0023"
#define  set_KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg(data)                       (*((volatile unsigned int*)KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg)=data)
#define  get_KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg                             (*((volatile unsigned int*)KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_reg))
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_kme_05_line_offset_addr_shift       (0)
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_kme_05_line_offset_addr_mask        (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_kme_05_line_offset_addr(data)       (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_05_LINE_OFFSET_ADDR_get_kme_05_line_offset_addr(data)   (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_05_AGENT                                               0x1809C090
#define  KME_DM_TOP0_KME_05_AGENT_reg_addr                                       "0xB809C090"
#define  KME_DM_TOP0_KME_05_AGENT_reg                                            0xB809C090
#define  KME_DM_TOP0_KME_05_AGENT_inst_addr                                      "0x0024"
#define  set_KME_DM_TOP0_KME_05_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_05_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_05_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_05_AGENT_reg))
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_mode_shift                              (21)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_write_enable_shift                      (20)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_qos_shift                               (8)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_alen_shift                              (0)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_mode_mask                               (0x00200000)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_write_enable_mask                       (0x00100000)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_mode(data)                              (0x00200000&((data)<<21))
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_write_enable(data)                      (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_05_AGENT_kme_05_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_05_AGENT_get_kme_05_mode(data)                          ((0x00200000&(data))>>21)
#define  KME_DM_TOP0_KME_05_AGENT_get_kme_05_write_enable(data)                  ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_05_AGENT_get_kme_05_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_05_AGENT_get_kme_05_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_05_AGENT_get_kme_05_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_05_THRESHOLD                                           0x1809C094
#define  KME_DM_TOP0_KME_05_THRESHOLD_reg_addr                                   "0xB809C094"
#define  KME_DM_TOP0_KME_05_THRESHOLD_reg                                        0xB809C094
#define  KME_DM_TOP0_KME_05_THRESHOLD_inst_addr                                  "0x0025"
#define  set_KME_DM_TOP0_KME_05_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_05_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_05_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_05_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_05_THRESHOLD_kme_05_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_05_THRESHOLD_get_kme_05_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_05_THRESHOLD_get_kme_05_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME06AGENT                                                 0x1809C098
#define  KME_DM_TOP0_KME06AGENT_reg_addr                                         "0xB809C098"
#define  KME_DM_TOP0_KME06AGENT_reg                                              0xB809C098
#define  KME_DM_TOP0_KME06AGENT_inst_addr                                        "0x0026"
#define  set_KME_DM_TOP0_KME06AGENT_reg(data)                                    (*((volatile unsigned int*)KME_DM_TOP0_KME06AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME06AGENT_reg                                          (*((volatile unsigned int*)KME_DM_TOP0_KME06AGENT_reg))
#define  KME_DM_TOP0_KME06AGENT_kme_06_read_enable_shift                         (20)
#define  KME_DM_TOP0_KME06AGENT_kme_06_cmdlen_shift                              (16)
#define  KME_DM_TOP0_KME06AGENT_kme_06_qos_shift                                 (8)
#define  KME_DM_TOP0_KME06AGENT_kme_06_alen_shift                                (0)
#define  KME_DM_TOP0_KME06AGENT_kme_06_read_enable_mask                          (0x00100000)
#define  KME_DM_TOP0_KME06AGENT_kme_06_cmdlen_mask                               (0x000F0000)
#define  KME_DM_TOP0_KME06AGENT_kme_06_qos_mask                                  (0x0000FF00)
#define  KME_DM_TOP0_KME06AGENT_kme_06_alen_mask                                 (0x000000FF)
#define  KME_DM_TOP0_KME06AGENT_kme_06_read_enable(data)                         (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME06AGENT_kme_06_cmdlen(data)                              (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME06AGENT_kme_06_qos(data)                                 (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME06AGENT_kme_06_alen(data)                                (0x000000FF&(data))
#define  KME_DM_TOP0_KME06AGENT_get_kme_06_read_enable(data)                     ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME06AGENT_get_kme_06_cmdlen(data)                          ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME06AGENT_get_kme_06_qos(data)                             ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME06AGENT_get_kme_06_alen(data)                            (0x000000FF&(data))

#define  KME_DM_TOP0_KME_06_THRESHOLD                                           0x1809C09C
#define  KME_DM_TOP0_KME_06_THRESHOLD_reg_addr                                   "0xB809C09C"
#define  KME_DM_TOP0_KME_06_THRESHOLD_reg                                        0xB809C09C
#define  KME_DM_TOP0_KME_06_THRESHOLD_inst_addr                                  "0x0027"
#define  set_KME_DM_TOP0_KME_06_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_06_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_06_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_06_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_06_THRESHOLD_kme_06_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_06_THRESHOLD_get_kme_06_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_06_THRESHOLD_get_kme_06_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_07_AGENT                                               0x1809C0A0
#define  KME_DM_TOP0_KME_07_AGENT_reg_addr                                       "0xB809C0A0"
#define  KME_DM_TOP0_KME_07_AGENT_reg                                            0xB809C0A0
#define  KME_DM_TOP0_KME_07_AGENT_inst_addr                                      "0x0028"
#define  set_KME_DM_TOP0_KME_07_AGENT_reg(data)                                  (*((volatile unsigned int*)KME_DM_TOP0_KME_07_AGENT_reg)=data)
#define  get_KME_DM_TOP0_KME_07_AGENT_reg                                        (*((volatile unsigned int*)KME_DM_TOP0_KME_07_AGENT_reg))
#define  KME_DM_TOP0_KME_07_AGENT_kme_cmdlength_enable_shift                     (22)
#define  KME_DM_TOP0_KME_07_AGENT_kme_4k_proc_enable_shift                       (21)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_read_enable_shift                       (20)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_cmdlen_shift                            (16)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_qos_shift                               (8)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_alen_shift                              (0)
#define  KME_DM_TOP0_KME_07_AGENT_kme_cmdlength_enable_mask                      (0x00400000)
#define  KME_DM_TOP0_KME_07_AGENT_kme_4k_proc_enable_mask                        (0x00200000)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_read_enable_mask                        (0x00100000)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_cmdlen_mask                             (0x000F0000)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_qos_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_alen_mask                               (0x000000FF)
#define  KME_DM_TOP0_KME_07_AGENT_kme_cmdlength_enable(data)                     (0x00400000&((data)<<22))
#define  KME_DM_TOP0_KME_07_AGENT_kme_4k_proc_enable(data)                       (0x00200000&((data)<<21))
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_read_enable(data)                       (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_cmdlen(data)                            (0x000F0000&((data)<<16))
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_qos(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_07_AGENT_kme_07_alen(data)                              (0x000000FF&(data))
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_cmdlength_enable(data)                 ((0x00400000&(data))>>22)
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_4k_proc_enable(data)                   ((0x00200000&(data))>>21)
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_07_read_enable(data)                   ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_07_cmdlen(data)                        ((0x000F0000&(data))>>16)
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_07_qos(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_07_AGENT_get_kme_07_alen(data)                          (0x000000FF&(data))

#define  KME_DM_TOP0_KME_07_THRESHOLD                                           0x1809C0A4
#define  KME_DM_TOP0_KME_07_THRESHOLD_reg_addr                                   "0xB809C0A4"
#define  KME_DM_TOP0_KME_07_THRESHOLD_reg                                        0xB809C0A4
#define  KME_DM_TOP0_KME_07_THRESHOLD_inst_addr                                  "0x0029"
#define  set_KME_DM_TOP0_KME_07_THRESHOLD_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_07_THRESHOLD_reg)=data)
#define  get_KME_DM_TOP0_KME_07_THRESHOLD_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_07_THRESHOLD_reg))
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_n_shift                   (9)
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_m_shift                   (0)
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_n_mask                    (0x0003FE00)
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_m_mask                    (0x000001FF)
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_n(data)                   (0x0003FE00&((data)<<9))
#define  KME_DM_TOP0_KME_07_THRESHOLD_kme_07_threshold_m(data)                   (0x000001FF&(data))
#define  KME_DM_TOP0_KME_07_THRESHOLD_get_kme_07_threshold_n(data)               ((0x0003FE00&(data))>>9)
#define  KME_DM_TOP0_KME_07_THRESHOLD_get_kme_07_threshold_m(data)               (0x000001FF&(data))

#define  KME_DM_TOP0_KME_ME_RESOLUTION                                          0x1809C0A8
#define  KME_DM_TOP0_KME_ME_RESOLUTION_reg_addr                                  "0xB809C0A8"
#define  KME_DM_TOP0_KME_ME_RESOLUTION_reg                                       0xB809C0A8
#define  KME_DM_TOP0_KME_ME_RESOLUTION_inst_addr                                 "0x002A"
#define  set_KME_DM_TOP0_KME_ME_RESOLUTION_reg(data)                             (*((volatile unsigned int*)KME_DM_TOP0_KME_ME_RESOLUTION_reg)=data)
#define  get_KME_DM_TOP0_KME_ME_RESOLUTION_reg                                   (*((volatile unsigned int*)KME_DM_TOP0_KME_ME_RESOLUTION_reg))
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_vactive_shift                      (12)
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_hactive_shift                      (0)
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_vactive_mask                       (0x00FFF000)
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_hactive_mask                       (0x00000FFF)
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_vactive(data)                      (0x00FFF000&((data)<<12))
#define  KME_DM_TOP0_KME_ME_RESOLUTION_kme_me_hactive(data)                      (0x00000FFF&(data))
#define  KME_DM_TOP0_KME_ME_RESOLUTION_get_kme_me_vactive(data)                  ((0x00FFF000&(data))>>12)
#define  KME_DM_TOP0_KME_ME_RESOLUTION_get_kme_me_hactive(data)                  (0x00000FFF&(data))

#define  KME_DM_TOP0_KME_MV_RESOLUTION                                          0x1809C0AC
#define  KME_DM_TOP0_KME_MV_RESOLUTION_reg_addr                                  "0xB809C0AC"
#define  KME_DM_TOP0_KME_MV_RESOLUTION_reg                                       0xB809C0AC
#define  KME_DM_TOP0_KME_MV_RESOLUTION_inst_addr                                 "0x002B"
#define  set_KME_DM_TOP0_KME_MV_RESOLUTION_reg(data)                             (*((volatile unsigned int*)KME_DM_TOP0_KME_MV_RESOLUTION_reg)=data)
#define  get_KME_DM_TOP0_KME_MV_RESOLUTION_reg                                   (*((volatile unsigned int*)KME_DM_TOP0_KME_MV_RESOLUTION_reg))
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_vactive_shift                      (12)
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_hactive_shift                      (0)
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_vactive_mask                       (0x00FFF000)
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_hactive_mask                       (0x00000FFF)
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_vactive(data)                      (0x00FFF000&((data)<<12))
#define  KME_DM_TOP0_KME_MV_RESOLUTION_kme_mv_hactive(data)                      (0x00000FFF&(data))
#define  KME_DM_TOP0_KME_MV_RESOLUTION_get_kme_mv_vactive(data)                  ((0x00FFF000&(data))>>12)
#define  KME_DM_TOP0_KME_MV_RESOLUTION_get_kme_mv_hactive(data)                  (0x00000FFF&(data))

#define  KME_DM_TOP0_KME_SOURCE_MODE                                            0x1809C0B0
#define  KME_DM_TOP0_KME_SOURCE_MODE_reg_addr                                    "0xB809C0B0"
#define  KME_DM_TOP0_KME_SOURCE_MODE_reg                                         0xB809C0B0
#define  KME_DM_TOP0_KME_SOURCE_MODE_inst_addr                                   "0x002C"
#define  set_KME_DM_TOP0_KME_SOURCE_MODE_reg(data)                               (*((volatile unsigned int*)KME_DM_TOP0_KME_SOURCE_MODE_reg)=data)
#define  get_KME_DM_TOP0_KME_SOURCE_MODE_reg                                     (*((volatile unsigned int*)KME_DM_TOP0_KME_SOURCE_MODE_reg))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_axibus_protect_en_shift                 (12)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_value_shift                     (11)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_en_shift                        (10)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_pr_mode_shift                           (9)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_vflip_enable_shift                      (8)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_mode_shift                    (6)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_enable_shift                  (5)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_mode_shift                     (1)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_enable_shift                   (0)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_axibus_protect_en_mask                  (0x00001000)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_value_mask                      (0x00000800)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_en_mask                         (0x00000400)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_pr_mode_mask                            (0x00000200)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_vflip_enable_mask                       (0x00000100)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_mode_mask                     (0x000000C0)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_enable_mask                   (0x00000020)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_mode_mask                      (0x0000001E)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_enable_mask                    (0x00000001)
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_axibus_protect_en(data)                 (0x00001000&((data)<<12))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_value(data)                     (0x00000800&((data)<<11))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_sram_ls_en(data)                        (0x00000400&((data)<<10))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_pr_mode(data)                           (0x00000200&((data)<<9))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_vflip_enable(data)                      (0x00000100&((data)<<8))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_mode(data)                    (0x000000C0&((data)<<6))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_output_3d_enable(data)                  (0x00000020&((data)<<5))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_mode(data)                     (0x0000001E&((data)<<1))
#define  KME_DM_TOP0_KME_SOURCE_MODE_kme_input_3d_enable(data)                   (0x00000001&(data))
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_axibus_protect_en(data)             ((0x00001000&(data))>>12)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_sram_ls_value(data)                 ((0x00000800&(data))>>11)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_sram_ls_en(data)                    ((0x00000400&(data))>>10)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_pr_mode(data)                       ((0x00000200&(data))>>9)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_vflip_enable(data)                  ((0x00000100&(data))>>8)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_output_3d_mode(data)                ((0x000000C0&(data))>>6)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_output_3d_enable(data)              ((0x00000020&(data))>>5)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_input_3d_mode(data)                 ((0x0000001E&(data))>>1)
#define  KME_DM_TOP0_KME_SOURCE_MODE_get_kme_input_3d_enable(data)               (0x00000001&(data))

#define  KME_DM_TOP0_KME_ME_HNUM                                                0x1809C0B4
#define  KME_DM_TOP0_KME_ME_HNUM_reg_addr                                        "0xB809C0B4"
#define  KME_DM_TOP0_KME_ME_HNUM_reg                                             0xB809C0B4
#define  KME_DM_TOP0_KME_ME_HNUM_inst_addr                                       "0x002D"
#define  set_KME_DM_TOP0_KME_ME_HNUM_reg(data)                                   (*((volatile unsigned int*)KME_DM_TOP0_KME_ME_HNUM_reg)=data)
#define  get_KME_DM_TOP0_KME_ME_HNUM_reg                                         (*((volatile unsigned int*)KME_DM_TOP0_KME_ME_HNUM_reg))
#define  KME_DM_TOP0_KME_ME_HNUM_kme_ppi_hnum_shift                              (16)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_mv_hnum_shift                               (8)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_me_hnum_shift                               (0)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_ppi_hnum_mask                               (0x00FF0000)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_mv_hnum_mask                                (0x0000FF00)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_me_hnum_mask                                (0x000000FF)
#define  KME_DM_TOP0_KME_ME_HNUM_kme_ppi_hnum(data)                              (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_ME_HNUM_kme_mv_hnum(data)                               (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_ME_HNUM_kme_me_hnum(data)                               (0x000000FF&(data))
#define  KME_DM_TOP0_KME_ME_HNUM_get_kme_ppi_hnum(data)                          ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_ME_HNUM_get_kme_mv_hnum(data)                           ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_ME_HNUM_get_kme_me_hnum(data)                           (0x000000FF&(data))

#define  KME_DM_TOP0_KME_TIMER_ENABLE                                           0x1809C0B8
#define  KME_DM_TOP0_KME_TIMER_ENABLE_reg_addr                                   "0xB809C0B8"
#define  KME_DM_TOP0_KME_TIMER_ENABLE_reg                                        0xB809C0B8
#define  KME_DM_TOP0_KME_TIMER_ENABLE_inst_addr                                  "0x002E"
#define  set_KME_DM_TOP0_KME_TIMER_ENABLE_reg(data)                              (*((volatile unsigned int*)KME_DM_TOP0_KME_TIMER_ENABLE_reg)=data)
#define  get_KME_DM_TOP0_KME_TIMER_ENABLE_reg                                    (*((volatile unsigned int*)KME_DM_TOP0_KME_TIMER_ENABLE_reg))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_15_r_time_enable_shift                 (15)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_14_w_time_enable_shift                 (14)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_13_r_time_enable_shift                 (13)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_12_w_time_enable_shift                 (12)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_11_r_time_enable_shift                 (11)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_10_w_time_enable_shift                 (10)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_09_r_time_enable_shift                 (9)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_08_w_time_enable_shift                 (8)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_07_r_time_enable_shift                 (7)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_06_r_time_enable_shift                 (6)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_05_w_time_enable_shift                 (5)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_04_w_time_enable_shift                 (4)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_03_r_time_enable_shift                 (3)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_02_r_time_enable_shift                 (2)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_01_r_time_enable_shift                 (1)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_00_w_time_enable_shift                 (0)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_15_r_time_enable_mask                  (0x00008000)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_14_w_time_enable_mask                  (0x00004000)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_13_r_time_enable_mask                  (0x00002000)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_12_w_time_enable_mask                  (0x00001000)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_11_r_time_enable_mask                  (0x00000800)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_10_w_time_enable_mask                  (0x00000400)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_09_r_time_enable_mask                  (0x00000200)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_08_w_time_enable_mask                  (0x00000100)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_07_r_time_enable_mask                  (0x00000080)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_06_r_time_enable_mask                  (0x00000040)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_05_w_time_enable_mask                  (0x00000020)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_04_w_time_enable_mask                  (0x00000010)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_03_r_time_enable_mask                  (0x00000008)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_02_r_time_enable_mask                  (0x00000004)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_01_r_time_enable_mask                  (0x00000002)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_00_w_time_enable_mask                  (0x00000001)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_15_r_time_enable(data)                 (0x00008000&((data)<<15))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_14_w_time_enable(data)                 (0x00004000&((data)<<14))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_13_r_time_enable(data)                 (0x00002000&((data)<<13))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_12_w_time_enable(data)                 (0x00001000&((data)<<12))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_11_r_time_enable(data)                 (0x00000800&((data)<<11))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_10_w_time_enable(data)                 (0x00000400&((data)<<10))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_09_r_time_enable(data)                 (0x00000200&((data)<<9))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_08_w_time_enable(data)                 (0x00000100&((data)<<8))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_07_r_time_enable(data)                 (0x00000080&((data)<<7))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_06_r_time_enable(data)                 (0x00000040&((data)<<6))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_05_w_time_enable(data)                 (0x00000020&((data)<<5))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_04_w_time_enable(data)                 (0x00000010&((data)<<4))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_03_r_time_enable(data)                 (0x00000008&((data)<<3))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_02_r_time_enable(data)                 (0x00000004&((data)<<2))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_01_r_time_enable(data)                 (0x00000002&((data)<<1))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_kme_00_w_time_enable(data)                 (0x00000001&(data))
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_15_r_time_enable(data)             ((0x00008000&(data))>>15)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_14_w_time_enable(data)             ((0x00004000&(data))>>14)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_13_r_time_enable(data)             ((0x00002000&(data))>>13)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_12_w_time_enable(data)             ((0x00001000&(data))>>12)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_11_r_time_enable(data)             ((0x00000800&(data))>>11)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_10_w_time_enable(data)             ((0x00000400&(data))>>10)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_09_r_time_enable(data)             ((0x00000200&(data))>>9)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_08_w_time_enable(data)             ((0x00000100&(data))>>8)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_07_r_time_enable(data)             ((0x00000080&(data))>>7)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_06_r_time_enable(data)             ((0x00000040&(data))>>6)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_05_w_time_enable(data)             ((0x00000020&(data))>>5)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_04_w_time_enable(data)             ((0x00000010&(data))>>4)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_03_r_time_enable(data)             ((0x00000008&(data))>>3)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_02_r_time_enable(data)             ((0x00000004&(data))>>2)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_01_r_time_enable(data)             ((0x00000002&(data))>>1)
#define  KME_DM_TOP0_KME_TIMER_ENABLE_get_kme_00_w_time_enable(data)             (0x00000001&(data))

#define  KME_DM_TOP0_KME_HOLD_TIME0                                             0x1809C0BC
#define  KME_DM_TOP0_KME_HOLD_TIME0_reg_addr                                     "0xB809C0BC"
#define  KME_DM_TOP0_KME_HOLD_TIME0_reg                                          0xB809C0BC
#define  KME_DM_TOP0_KME_HOLD_TIME0_inst_addr                                    "0x002F"
#define  set_KME_DM_TOP0_KME_HOLD_TIME0_reg(data)                                (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME0_reg)=data)
#define  get_KME_DM_TOP0_KME_HOLD_TIME0_reg                                      (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME0_reg))
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_03_hold_time_shift                       (24)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_02_hold_time_shift                       (16)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_01_hold_time_shift                       (8)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_00_hold_time_shift                       (0)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_03_hold_time_mask                        (0xFF000000)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_02_hold_time_mask                        (0x00FF0000)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_01_hold_time_mask                        (0x0000FF00)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_00_hold_time_mask                        (0x000000FF)
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_03_hold_time(data)                       (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_02_hold_time(data)                       (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_01_hold_time(data)                       (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_HOLD_TIME0_kme_00_hold_time(data)                       (0x000000FF&(data))
#define  KME_DM_TOP0_KME_HOLD_TIME0_get_kme_03_hold_time(data)                   ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_KME_HOLD_TIME0_get_kme_02_hold_time(data)                   ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_HOLD_TIME0_get_kme_01_hold_time(data)                   ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_HOLD_TIME0_get_kme_00_hold_time(data)                   (0x000000FF&(data))

#define  KME_DM_TOP0_KME_HOLD_TIME1                                             0x1809C0C0
#define  KME_DM_TOP0_KME_HOLD_TIME1_reg_addr                                     "0xB809C0C0"
#define  KME_DM_TOP0_KME_HOLD_TIME1_reg                                          0xB809C0C0
#define  KME_DM_TOP0_KME_HOLD_TIME1_inst_addr                                    "0x0030"
#define  set_KME_DM_TOP0_KME_HOLD_TIME1_reg(data)                                (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME1_reg)=data)
#define  get_KME_DM_TOP0_KME_HOLD_TIME1_reg                                      (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME1_reg))
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_07_hold_time_shift                       (24)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_06_hold_time_shift                       (16)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_05_hold_time_shift                       (8)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_04_hold_time_shift                       (0)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_07_hold_time_mask                        (0xFF000000)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_06_hold_time_mask                        (0x00FF0000)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_05_hold_time_mask                        (0x0000FF00)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_04_hold_time_mask                        (0x000000FF)
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_07_hold_time(data)                       (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_06_hold_time(data)                       (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_05_hold_time(data)                       (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_HOLD_TIME1_kme_04_hold_time(data)                       (0x000000FF&(data))
#define  KME_DM_TOP0_KME_HOLD_TIME1_get_kme_07_hold_time(data)                   ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_KME_HOLD_TIME1_get_kme_06_hold_time(data)                   ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_HOLD_TIME1_get_kme_05_hold_time(data)                   ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_HOLD_TIME1_get_kme_04_hold_time(data)                   (0x000000FF&(data))

#define  KME_DM_TOP0_KME_HOLD_TIME2                                             0x1809C0C4
#define  KME_DM_TOP0_KME_HOLD_TIME2_reg_addr                                     "0xB809C0C4"
#define  KME_DM_TOP0_KME_HOLD_TIME2_reg                                          0xB809C0C4
#define  KME_DM_TOP0_KME_HOLD_TIME2_inst_addr                                    "0x0031"
#define  set_KME_DM_TOP0_KME_HOLD_TIME2_reg(data)                                (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME2_reg)=data)
#define  get_KME_DM_TOP0_KME_HOLD_TIME2_reg                                      (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME2_reg))
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_11_hold_time_shift                       (24)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_10_hold_time_shift                       (16)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_09_hold_time_shift                       (8)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_08_hold_time_shift                       (0)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_11_hold_time_mask                        (0xFF000000)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_10_hold_time_mask                        (0x00FF0000)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_09_hold_time_mask                        (0x0000FF00)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_08_hold_time_mask                        (0x000000FF)
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_11_hold_time(data)                       (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_10_hold_time(data)                       (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_09_hold_time(data)                       (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_HOLD_TIME2_kme_08_hold_time(data)                       (0x000000FF&(data))
#define  KME_DM_TOP0_KME_HOLD_TIME2_get_kme_11_hold_time(data)                   ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_KME_HOLD_TIME2_get_kme_10_hold_time(data)                   ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_HOLD_TIME2_get_kme_09_hold_time(data)                   ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_HOLD_TIME2_get_kme_08_hold_time(data)                   (0x000000FF&(data))

#define  KME_DM_TOP0_KME_HOLD_TIME3                                             0x1809C0C8
#define  KME_DM_TOP0_KME_HOLD_TIME3_reg_addr                                     "0xB809C0C8"
#define  KME_DM_TOP0_KME_HOLD_TIME3_reg                                          0xB809C0C8
#define  KME_DM_TOP0_KME_HOLD_TIME3_inst_addr                                    "0x0032"
#define  set_KME_DM_TOP0_KME_HOLD_TIME3_reg(data)                                (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME3_reg)=data)
#define  get_KME_DM_TOP0_KME_HOLD_TIME3_reg                                      (*((volatile unsigned int*)KME_DM_TOP0_KME_HOLD_TIME3_reg))
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_15_hold_time_shift                       (24)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_14_hold_time_shift                       (16)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_13_hold_time_shift                       (8)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_12_hold_time_shift                       (0)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_15_hold_time_mask                        (0xFF000000)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_14_hold_time_mask                        (0x00FF0000)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_13_hold_time_mask                        (0x0000FF00)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_12_hold_time_mask                        (0x000000FF)
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_15_hold_time(data)                       (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_14_hold_time(data)                       (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_13_hold_time(data)                       (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_HOLD_TIME3_kme_12_hold_time(data)                       (0x000000FF&(data))
#define  KME_DM_TOP0_KME_HOLD_TIME3_get_kme_15_hold_time(data)                   ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_KME_HOLD_TIME3_get_kme_14_hold_time(data)                   ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_HOLD_TIME3_get_kme_13_hold_time(data)                   ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_HOLD_TIME3_get_kme_12_hold_time(data)                   (0x000000FF&(data))

#define  KME_DM_TOP0_KME_DM_TOP0_CC                                             0x1809C0CC
#define  KME_DM_TOP0_KME_DM_TOP0_CC_reg_addr                                     "0xB809C0CC"
#define  KME_DM_TOP0_KME_DM_TOP0_CC_reg                                          0xB809C0CC
#define  KME_DM_TOP0_KME_DM_TOP0_CC_inst_addr                                    "0x0033"
#define  set_KME_DM_TOP0_KME_DM_TOP0_CC_reg(data)                                (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_TOP0_CC_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_TOP0_CC_reg                                      (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_TOP0_CC_reg))
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_06_wait_time_shift                       (24)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_03_wait_time_shift                       (16)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_02_wait_time_shift                       (8)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_01_wait_time_shift                       (0)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_06_wait_time_mask                        (0xFF000000)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_03_wait_time_mask                        (0x00FF0000)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_02_wait_time_mask                        (0x0000FF00)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_01_wait_time_mask                        (0x000000FF)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_06_wait_time(data)                       (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_03_wait_time(data)                       (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_02_wait_time(data)                       (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_KME_DM_TOP0_CC_kme_01_wait_time(data)                       (0x000000FF&(data))
#define  KME_DM_TOP0_KME_DM_TOP0_CC_get_kme_06_wait_time(data)                   ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_get_kme_03_wait_time(data)                   ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_get_kme_02_wait_time(data)                   ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_KME_DM_TOP0_CC_get_kme_01_wait_time(data)                   (0x000000FF&(data))

#define  KME_DM_TOP0_WAIT_TIME1                                                 0x1809C0D0
#define  KME_DM_TOP0_WAIT_TIME1_reg_addr                                         "0xB809C0D0"
#define  KME_DM_TOP0_WAIT_TIME1_reg                                              0xB809C0D0
#define  KME_DM_TOP0_WAIT_TIME1_inst_addr                                        "0x0034"
#define  set_KME_DM_TOP0_WAIT_TIME1_reg(data)                                    (*((volatile unsigned int*)KME_DM_TOP0_WAIT_TIME1_reg)=data)
#define  get_KME_DM_TOP0_WAIT_TIME1_reg                                          (*((volatile unsigned int*)KME_DM_TOP0_WAIT_TIME1_reg))
#define  KME_DM_TOP0_WAIT_TIME1_kme_13_wait_time_shift                           (24)
#define  KME_DM_TOP0_WAIT_TIME1_kme_11_wait_time_shift                           (16)
#define  KME_DM_TOP0_WAIT_TIME1_kme_09_wait_time_shift                           (8)
#define  KME_DM_TOP0_WAIT_TIME1_kme_07_wait_time_shift                           (0)
#define  KME_DM_TOP0_WAIT_TIME1_kme_13_wait_time_mask                            (0xFF000000)
#define  KME_DM_TOP0_WAIT_TIME1_kme_11_wait_time_mask                            (0x00FF0000)
#define  KME_DM_TOP0_WAIT_TIME1_kme_09_wait_time_mask                            (0x0000FF00)
#define  KME_DM_TOP0_WAIT_TIME1_kme_07_wait_time_mask                            (0x000000FF)
#define  KME_DM_TOP0_WAIT_TIME1_kme_13_wait_time(data)                           (0xFF000000&((data)<<24))
#define  KME_DM_TOP0_WAIT_TIME1_kme_11_wait_time(data)                           (0x00FF0000&((data)<<16))
#define  KME_DM_TOP0_WAIT_TIME1_kme_09_wait_time(data)                           (0x0000FF00&((data)<<8))
#define  KME_DM_TOP0_WAIT_TIME1_kme_07_wait_time(data)                           (0x000000FF&(data))
#define  KME_DM_TOP0_WAIT_TIME1_get_kme_13_wait_time(data)                       ((0xFF000000&(data))>>24)
#define  KME_DM_TOP0_WAIT_TIME1_get_kme_11_wait_time(data)                       ((0x00FF0000&(data))>>16)
#define  KME_DM_TOP0_WAIT_TIME1_get_kme_09_wait_time(data)                       ((0x0000FF00&(data))>>8)
#define  KME_DM_TOP0_WAIT_TIME1_get_kme_07_wait_time(data)                       (0x000000FF&(data))

#define  KME_DM_TOP0_WAIT_TIME2                                                 0x1809C0D4
#define  KME_DM_TOP0_WAIT_TIME2_reg_addr                                         "0xB809C0D4"
#define  KME_DM_TOP0_WAIT_TIME2_reg                                              0xB809C0D4
#define  KME_DM_TOP0_WAIT_TIME2_inst_addr                                        "0x0035"
#define  set_KME_DM_TOP0_WAIT_TIME2_reg(data)                                    (*((volatile unsigned int*)KME_DM_TOP0_WAIT_TIME2_reg)=data)
#define  get_KME_DM_TOP0_WAIT_TIME2_reg                                          (*((volatile unsigned int*)KME_DM_TOP0_WAIT_TIME2_reg))
#define  KME_DM_TOP0_WAIT_TIME2_kme_grant_mode_shift                             (8)
#define  KME_DM_TOP0_WAIT_TIME2_kme_15_wait_time_shift                           (0)
#define  KME_DM_TOP0_WAIT_TIME2_kme_grant_mode_mask                              (0x00000700)
#define  KME_DM_TOP0_WAIT_TIME2_kme_15_wait_time_mask                            (0x000000FF)
#define  KME_DM_TOP0_WAIT_TIME2_kme_grant_mode(data)                             (0x00000700&((data)<<8))
#define  KME_DM_TOP0_WAIT_TIME2_kme_15_wait_time(data)                           (0x000000FF&(data))
#define  KME_DM_TOP0_WAIT_TIME2_get_kme_grant_mode(data)                         ((0x00000700&(data))>>8)
#define  KME_DM_TOP0_WAIT_TIME2_get_kme_15_wait_time(data)                       (0x000000FF&(data))

#define  KME_DM_TOP0_MV04_START_ADDRESS2                                        0x1809C0D8
#define  KME_DM_TOP0_MV04_START_ADDRESS2_reg_addr                                "0xB809C0D8"
#define  KME_DM_TOP0_MV04_START_ADDRESS2_reg                                     0xB809C0D8
#define  KME_DM_TOP0_MV04_START_ADDRESS2_inst_addr                               "0x0036"
#define  set_KME_DM_TOP0_MV04_START_ADDRESS2_reg(data)                           (*((volatile unsigned int*)KME_DM_TOP0_MV04_START_ADDRESS2_reg)=data)
#define  get_KME_DM_TOP0_MV04_START_ADDRESS2_reg                                 (*((volatile unsigned int*)KME_DM_TOP0_MV04_START_ADDRESS2_reg))
#define  KME_DM_TOP0_MV04_START_ADDRESS2_mv04_start_address2_shift               (0)
#define  KME_DM_TOP0_MV04_START_ADDRESS2_mv04_start_address2_mask                (0xFFFFFFFF)
#define  KME_DM_TOP0_MV04_START_ADDRESS2_mv04_start_address2(data)               (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_MV04_START_ADDRESS2_get_mv04_start_address2(data)           (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_MV04_END_ADDRESS2                                          0x1809C0DC
#define  KME_DM_TOP0_MV04_END_ADDRESS2_reg_addr                                  "0xB809C0DC"
#define  KME_DM_TOP0_MV04_END_ADDRESS2_reg                                       0xB809C0DC
#define  KME_DM_TOP0_MV04_END_ADDRESS2_inst_addr                                 "0x0037"
#define  set_KME_DM_TOP0_MV04_END_ADDRESS2_reg(data)                             (*((volatile unsigned int*)KME_DM_TOP0_MV04_END_ADDRESS2_reg)=data)
#define  get_KME_DM_TOP0_MV04_END_ADDRESS2_reg                                   (*((volatile unsigned int*)KME_DM_TOP0_MV04_END_ADDRESS2_reg))
#define  KME_DM_TOP0_MV04_END_ADDRESS2_mv04_end_address2_shift                   (0)
#define  KME_DM_TOP0_MV04_END_ADDRESS2_mv04_end_address2_mask                    (0xFFFFFFFF)
#define  KME_DM_TOP0_MV04_END_ADDRESS2_mv04_end_address2(data)                   (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_MV04_END_ADDRESS2_get_mv04_end_address2(data)               (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28                                0x1809C0E0
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg_addr                        "0xB809C0E0"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg                             0xB809C0E0
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_inst_addr                       "0x0038"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_regr_kme_me_h_latency_shift     (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_regr_kme_me_h_latency_mask      (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_regr_kme_me_h_latency(data)     (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT28_get_regr_kme_me_h_latency(data) (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29                                0x1809C0E4
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg_addr                        "0xB809C0E4"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg                             0xB809C0E4
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_inst_addr                       "0x0039"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_regr_kme_me_h_latency_max_shift (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_regr_kme_me_h_latency_max_mask  (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_regr_kme_me_h_latency_max(data) (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT29_get_regr_kme_me_h_latency_max(data) (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30                                0x1809C0E8
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg_addr                        "0xB809C0E8"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg                             0xB809C0E8
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_inst_addr                       "0x003A"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_regr_kme_me_h_latency_min_shift (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_regr_kme_me_h_latency_min_mask  (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_regr_kme_me_h_latency_min(data) (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT30_get_regr_kme_me_h_latency_min(data) (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31                                0x1809C0EC
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg_addr                        "0xB809C0EC"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg                             0xB809C0EC
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_inst_addr                       "0x003B"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_max_hcnt_shift (12)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_hcnt_shift (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_max_hcnt_mask (0x00FFF000)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_hcnt_mask (0x00000FFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_max_hcnt(data) (0x00FFF000&((data)<<12))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_regr_kme_me_h_latency_hcnt(data) (0x00000FFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_get_regr_kme_me_h_latency_max_hcnt(data) ((0x00FFF000&(data))>>12)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT31_get_regr_kme_me_h_latency_hcnt(data) (0x00000FFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32                                0x1809C0F0
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg_addr                        "0xB809C0F0"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg                             0xB809C0F0
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_inst_addr                       "0x003C"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_regr_kme_me_h_latency_min_hcnt_shift (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_regr_kme_me_h_latency_min_hcnt_mask (0x00000FFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_regr_kme_me_h_latency_min_hcnt(data) (0x00000FFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT32_get_regr_kme_me_h_latency_min_hcnt(data) (0x00000FFF&(data))

#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33                                0x1809C0F4
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg_addr                        "0xB809C0F4"
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg                             0xB809C0F4
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_inst_addr                       "0x003D"
#define  set_KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg(data)                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg                         (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_reg))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_regr_kme_logo_h_latency_shift   (0)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_regr_kme_logo_h_latency_mask    (0xFFFFFFFF)
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_regr_kme_logo_h_latency(data)   (0xFFFFFFFF&(data))
#define  KME_DM_TOP0_KME_DM_METER_READBACK_CNT33_get_regr_kme_logo_h_latency(data) (0xFFFFFFFF&(data))

#define  KME_DM_TOP0_KME_DM_ERROR_FLAG                                          0x1809C0F8
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_reg_addr                                  "0xB809C0F8"
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_reg                                       0xB809C0F8
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_inst_addr                                 "0x003E"
#define  set_KME_DM_TOP0_KME_DM_ERROR_FLAG_reg(data)                             (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_ERROR_FLAG_reg)=data)
#define  get_KME_DM_TOP0_KME_DM_ERROR_FLAG_reg                                   (*((volatile unsigned int*)KME_DM_TOP0_KME_DM_ERROR_FLAG_reg))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_overflow_error_shift          (31)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_overflow_error_shift          (30)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_overflow_error_shift          (29)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_overflow_error_shift          (28)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_overflow_error_shift          (27)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_overflow_error_shift          (26)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_overflow_error_shift          (25)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_last_error_shift              (24)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_last_error_shift              (23)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_last_error_shift              (22)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_last_error_shift              (21)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_last_error_shift              (20)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_last_error_shift              (19)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_last_error_shift              (18)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_last_error_shift              (17)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_last_error_shift              (16)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_last_error_shift              (15)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_last_error_shift              (14)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_last_error_shift              (13)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_last_error_shift              (12)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_last_error_shift              (11)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_last_error_shift              (10)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_last_error_shift              (9)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_wait_error_shift              (8)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_wait_error_shift              (7)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_wait_error_shift              (6)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_wait_error_shift              (5)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_wait_error_shift              (4)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_wait_error_shift              (3)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_wait_error_shift              (2)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_wait_error_shift              (1)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_wait_error_shift              (0)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_overflow_error_mask           (0x80000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_overflow_error_mask           (0x40000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_overflow_error_mask           (0x20000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_overflow_error_mask           (0x10000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_overflow_error_mask           (0x08000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_overflow_error_mask           (0x04000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_overflow_error_mask           (0x02000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_last_error_mask               (0x01000000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_last_error_mask               (0x00800000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_last_error_mask               (0x00400000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_last_error_mask               (0x00200000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_last_error_mask               (0x00100000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_last_error_mask               (0x00080000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_last_error_mask               (0x00040000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_last_error_mask               (0x00020000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_last_error_mask               (0x00010000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_last_error_mask               (0x00008000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_last_error_mask               (0x00004000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_last_error_mask               (0x00002000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_last_error_mask               (0x00001000)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_last_error_mask               (0x00000800)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_last_error_mask               (0x00000400)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_last_error_mask               (0x00000200)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_wait_error_mask               (0x00000100)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_wait_error_mask               (0x00000080)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_wait_error_mask               (0x00000040)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_wait_error_mask               (0x00000020)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_wait_error_mask               (0x00000010)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_wait_error_mask               (0x00000008)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_wait_error_mask               (0x00000004)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_wait_error_mask               (0x00000002)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_wait_error_mask               (0x00000001)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_overflow_error(data)          (0x80000000&((data)<<31))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_overflow_error(data)          (0x40000000&((data)<<30))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_overflow_error(data)          (0x20000000&((data)<<29))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_overflow_error(data)          (0x10000000&((data)<<28))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_overflow_error(data)          (0x08000000&((data)<<27))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_overflow_error(data)          (0x04000000&((data)<<26))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_overflow_error(data)          (0x02000000&((data)<<25))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_last_error(data)              (0x01000000&((data)<<24))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_14_last_error(data)              (0x00800000&((data)<<23))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_last_error(data)              (0x00400000&((data)<<22))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_12_last_error(data)              (0x00200000&((data)<<21))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_last_error(data)              (0x00100000&((data)<<20))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_10_last_error(data)              (0x00080000&((data)<<19))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_last_error(data)              (0x00040000&((data)<<18))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_08_last_error(data)              (0x00020000&((data)<<17))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_last_error(data)              (0x00010000&((data)<<16))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_last_error(data)              (0x00008000&((data)<<15))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_05_last_error(data)              (0x00004000&((data)<<14))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_04_last_error(data)              (0x00002000&((data)<<13))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_last_error(data)              (0x00001000&((data)<<12))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_last_error(data)              (0x00000800&((data)<<11))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_last_error(data)              (0x00000400&((data)<<10))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_00_last_error(data)              (0x00000200&((data)<<9))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_15_wait_error(data)              (0x00000100&((data)<<8))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_13_wait_error(data)              (0x00000080&((data)<<7))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_11_wait_error(data)              (0x00000040&((data)<<6))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_09_wait_error(data)              (0x00000020&((data)<<5))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_07_wait_error(data)              (0x00000010&((data)<<4))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_06_wait_error(data)              (0x00000008&((data)<<3))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_03_wait_error(data)              (0x00000004&((data)<<2))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_02_wait_error(data)              (0x00000002&((data)<<1))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_regr_kme_01_wait_error(data)              (0x00000001&(data))
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_14_overflow_error(data)      ((0x80000000&(data))>>31)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_12_overflow_error(data)      ((0x40000000&(data))>>30)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_10_overflow_error(data)      ((0x20000000&(data))>>29)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_08_overflow_error(data)      ((0x10000000&(data))>>28)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_05_overflow_error(data)      ((0x08000000&(data))>>27)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_04_overflow_error(data)      ((0x04000000&(data))>>26)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_00_overflow_error(data)      ((0x02000000&(data))>>25)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_15_last_error(data)          ((0x01000000&(data))>>24)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_14_last_error(data)          ((0x00800000&(data))>>23)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_13_last_error(data)          ((0x00400000&(data))>>22)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_12_last_error(data)          ((0x00200000&(data))>>21)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_11_last_error(data)          ((0x00100000&(data))>>20)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_10_last_error(data)          ((0x00080000&(data))>>19)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_09_last_error(data)          ((0x00040000&(data))>>18)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_08_last_error(data)          ((0x00020000&(data))>>17)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_07_last_error(data)          ((0x00010000&(data))>>16)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_06_last_error(data)          ((0x00008000&(data))>>15)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_05_last_error(data)          ((0x00004000&(data))>>14)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_04_last_error(data)          ((0x00002000&(data))>>13)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_03_last_error(data)          ((0x00001000&(data))>>12)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_02_last_error(data)          ((0x00000800&(data))>>11)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_01_last_error(data)          ((0x00000400&(data))>>10)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_00_last_error(data)          ((0x00000200&(data))>>9)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_15_wait_error(data)          ((0x00000100&(data))>>8)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_13_wait_error(data)          ((0x00000080&(data))>>7)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_11_wait_error(data)          ((0x00000040&(data))>>6)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_09_wait_error(data)          ((0x00000020&(data))>>5)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_07_wait_error(data)          ((0x00000010&(data))>>4)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_06_wait_error(data)          ((0x00000008&(data))>>3)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_03_wait_error(data)          ((0x00000004&(data))>>2)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_02_wait_error(data)          ((0x00000002&(data))>>1)
#define  KME_DM_TOP0_KME_DM_ERROR_FLAG_get_regr_kme_01_wait_error(data)          (0x00000001&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======KME_DM_TOP0 register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address0:32;
    };
}kme_dm_top0_kme_00_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address1:32;
    };
}kme_dm_top0_kme_00_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address2:32;
    };
}kme_dm_top0_kme_00_start_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address3:32;
    };
}kme_dm_top0_kme_00_start_address3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address4:32;
    };
}kme_dm_top0_kme_00_start_address4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address5:32;
    };
}kme_dm_top0_kme_00_start_address5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address0:32;
    };
}kme_dm_top0_kme_00_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address1:32;
    };
}kme_dm_top0_kme_00_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address2:32;
    };
}kme_dm_top0_kme_00_end_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address3:32;
    };
}kme_dm_top0_kme_00_end_address3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address4:32;
    };
}kme_dm_top0_kme_00_end_address4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address5:32;
    };
}kme_dm_top0_kme_00_end_address5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_lr_offset_addr:32;
    };
}kme_dm_top0_kme_00_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_line_offset_addr:32;
    };
}kme_dm_top0_kme_00_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:10;
        RBus_UInt32  kme_00_mode:1;
        RBus_UInt32  kme_00_write_enable:1;
        RBus_UInt32  kme_00_cmdlen:4;
        RBus_UInt32  kme_00_qos:8;
        RBus_UInt32  kme_00_alen:8;
    };
}kme_dm_top0_kme_00_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_00_threshold_n:9;
        RBus_UInt32  kme_00_threshold_m:9;
    };
}kme_dm_top0_kme_00_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  kme_01_read_enable:1;
        RBus_UInt32  kme_01_cmdlen:4;
        RBus_UInt32  kme_01_qos:8;
        RBus_UInt32  kme_01_alen:8;
    };
}kme_dm_top0_kme_01_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_01_threshold_n:9;
        RBus_UInt32  kme_01_threshold_m:9;
    };
}kme_dm_top0_kme_01_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  kme_02_read_enable:1;
        RBus_UInt32  kme_02_cmdlen:4;
        RBus_UInt32  kme_02_qos:8;
        RBus_UInt32  kme_02_alen:8;
    };
}kme_dm_top0_kme_02_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_02_threshold_n:9;
        RBus_UInt32  kme_02_threshold_m:9;
    };
}kme_dm_top0_kme_02_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  kme_03_read_enable:1;
        RBus_UInt32  kme_03_cmdlen:4;
        RBus_UInt32  kme_03_qos:8;
        RBus_UInt32  kme_03_alen:8;
    };
}kme_dm_top0_kme_03_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_03_threshold_n:9;
        RBus_UInt32  kme_03_threshold_m:9;
    };
}kme_dm_top0_kme_03_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_start_address0:32;
    };
}kme_dm_top0_kme_04_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_start_address1:32;
    };
}kme_dm_top0_kme_04_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_end_address0:32;
    };
}kme_dm_top0_kme_04_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_end_address1:32;
    };
}kme_dm_top0_kme_04_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_lr_offset_addr:32;
    };
}kme_dm_top0_kme_04_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_line_offset_addr:32;
    };
}kme_dm_top0_kme_04_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:10;
        RBus_UInt32  kme_04_mode:1;
        RBus_UInt32  kme_04_write_enable:1;
        RBus_UInt32  kme_04_cmdlen:4;
        RBus_UInt32  kme_04_qos:8;
        RBus_UInt32  kme_04_alen:8;
    };
}kme_dm_top0_kme_04_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_04_threshold_n:9;
        RBus_UInt32  kme_04_threshold_m:9;
    };
}kme_dm_top0_kme_04_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_start_address0:32;
    };
}kme_dm_top0_kme_05_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_start_address1:32;
    };
}kme_dm_top0_kme_05_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_end_address0:32;
    };
}kme_dm_top0_kme_05_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_end_address1:32;
    };
}kme_dm_top0_kme_05_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_lr_offset_addr:32;
    };
}kme_dm_top0_kme_05_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_line_offset_addr:32;
    };
}kme_dm_top0_kme_05_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:10;
        RBus_UInt32  kme_05_mode:1;
        RBus_UInt32  kme_05_write_enable:1;
        RBus_UInt32  kme_05_cmdlen:4;
        RBus_UInt32  kme_05_qos:8;
        RBus_UInt32  kme_05_alen:8;
    };
}kme_dm_top0_kme_05_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_05_threshold_n:9;
        RBus_UInt32  kme_05_threshold_m:9;
    };
}kme_dm_top0_kme_05_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  kme_06_read_enable:1;
        RBus_UInt32  kme_06_cmdlen:4;
        RBus_UInt32  kme_06_qos:8;
        RBus_UInt32  kme_06_alen:8;
    };
}kme_dm_top0_kme06agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_06_threshold_n:9;
        RBus_UInt32  kme_06_threshold_m:9;
    };
}kme_dm_top0_kme_06_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:9;
        RBus_UInt32  kme_cmdlength_enable:1;
        RBus_UInt32  kme_4k_proc_enable:1;
        RBus_UInt32  kme_07_read_enable:1;
        RBus_UInt32  kme_07_cmdlen:4;
        RBus_UInt32  kme_07_qos:8;
        RBus_UInt32  kme_07_alen:8;
    };
}kme_dm_top0_kme_07_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:14;
        RBus_UInt32  kme_07_threshold_n:9;
        RBus_UInt32  kme_07_threshold_m:9;
    };
}kme_dm_top0_kme_07_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  kme_me_vactive:12;
        RBus_UInt32  kme_me_hactive:12;
    };
}kme_dm_top0_kme_me_resolution_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  kme_mv_vactive:12;
        RBus_UInt32  kme_mv_hactive:12;
    };
}kme_dm_top0_kme_mv_resolution_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:19;
        RBus_UInt32  kme_axibus_protect_en:1;
        RBus_UInt32  kme_sram_ls_value:1;
        RBus_UInt32  kme_sram_ls_en:1;
        RBus_UInt32  kme_pr_mode:1;
        RBus_UInt32  kme_vflip_enable:1;
        RBus_UInt32  kme_output_3d_mode:2;
        RBus_UInt32  kme_output_3d_enable:1;
        RBus_UInt32  kme_input_3d_mode:4;
        RBus_UInt32  kme_input_3d_enable:1;
    };
}kme_dm_top0_kme_source_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  kme_ppi_hnum:8;
        RBus_UInt32  kme_mv_hnum:8;
        RBus_UInt32  kme_me_hnum:8;
    };
}kme_dm_top0_kme_me_hnum_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  kme_15_r_time_enable:1;
        RBus_UInt32  kme_14_w_time_enable:1;
        RBus_UInt32  kme_13_r_time_enable:1;
        RBus_UInt32  kme_12_w_time_enable:1;
        RBus_UInt32  kme_11_r_time_enable:1;
        RBus_UInt32  kme_10_w_time_enable:1;
        RBus_UInt32  kme_09_r_time_enable:1;
        RBus_UInt32  kme_08_w_time_enable:1;
        RBus_UInt32  kme_07_r_time_enable:1;
        RBus_UInt32  kme_06_r_time_enable:1;
        RBus_UInt32  kme_05_w_time_enable:1;
        RBus_UInt32  kme_04_w_time_enable:1;
        RBus_UInt32  kme_03_r_time_enable:1;
        RBus_UInt32  kme_02_r_time_enable:1;
        RBus_UInt32  kme_01_r_time_enable:1;
        RBus_UInt32  kme_00_w_time_enable:1;
    };
}kme_dm_top0_kme_timer_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_03_hold_time:8;
        RBus_UInt32  kme_02_hold_time:8;
        RBus_UInt32  kme_01_hold_time:8;
        RBus_UInt32  kme_00_hold_time:8;
    };
}kme_dm_top0_kme_hold_time0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_07_hold_time:8;
        RBus_UInt32  kme_06_hold_time:8;
        RBus_UInt32  kme_05_hold_time:8;
        RBus_UInt32  kme_04_hold_time:8;
    };
}kme_dm_top0_kme_hold_time1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_11_hold_time:8;
        RBus_UInt32  kme_10_hold_time:8;
        RBus_UInt32  kme_09_hold_time:8;
        RBus_UInt32  kme_08_hold_time:8;
    };
}kme_dm_top0_kme_hold_time2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_15_hold_time:8;
        RBus_UInt32  kme_14_hold_time:8;
        RBus_UInt32  kme_13_hold_time:8;
        RBus_UInt32  kme_12_hold_time:8;
    };
}kme_dm_top0_kme_hold_time3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_06_wait_time:8;
        RBus_UInt32  kme_03_wait_time:8;
        RBus_UInt32  kme_02_wait_time:8;
        RBus_UInt32  kme_01_wait_time:8;
    };
}kme_dm_top0_kme_dm_top0_cc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_13_wait_time:8;
        RBus_UInt32  kme_11_wait_time:8;
        RBus_UInt32  kme_09_wait_time:8;
        RBus_UInt32  kme_07_wait_time:8;
    };
}kme_dm_top0_wait_time1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:21;
        RBus_UInt32  kme_grant_mode:3;
        RBus_UInt32  kme_15_wait_time:8;
    };
}kme_dm_top0_wait_time2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mv04_start_address2:32;
    };
}kme_dm_top0_mv04_start_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mv04_end_address2:32;
    };
}kme_dm_top0_mv04_end_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt28_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_max:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt29_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_min:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt30_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  regr_kme_me_h_latency_max_hcnt:12;
        RBus_UInt32  regr_kme_me_h_latency_hcnt:12;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  regr_kme_me_h_latency_min_hcnt:12;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_logo_h_latency:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt33_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_14_overflow_error:1;
        RBus_UInt32  regr_kme_12_overflow_error:1;
        RBus_UInt32  regr_kme_10_overflow_error:1;
        RBus_UInt32  regr_kme_08_overflow_error:1;
        RBus_UInt32  regr_kme_05_overflow_error:1;
        RBus_UInt32  regr_kme_04_overflow_error:1;
        RBus_UInt32  regr_kme_00_overflow_error:1;
        RBus_UInt32  regr_kme_15_last_error:1;
        RBus_UInt32  regr_kme_14_last_error:1;
        RBus_UInt32  regr_kme_13_last_error:1;
        RBus_UInt32  regr_kme_12_last_error:1;
        RBus_UInt32  regr_kme_11_last_error:1;
        RBus_UInt32  regr_kme_10_last_error:1;
        RBus_UInt32  regr_kme_09_last_error:1;
        RBus_UInt32  regr_kme_08_last_error:1;
        RBus_UInt32  regr_kme_07_last_error:1;
        RBus_UInt32  regr_kme_06_last_error:1;
        RBus_UInt32  regr_kme_05_last_error:1;
        RBus_UInt32  regr_kme_04_last_error:1;
        RBus_UInt32  regr_kme_03_last_error:1;
        RBus_UInt32  regr_kme_02_last_error:1;
        RBus_UInt32  regr_kme_01_last_error:1;
        RBus_UInt32  regr_kme_00_last_error:1;
        RBus_UInt32  regr_kme_15_wait_error:1;
        RBus_UInt32  regr_kme_13_wait_error:1;
        RBus_UInt32  regr_kme_11_wait_error:1;
        RBus_UInt32  regr_kme_09_wait_error:1;
        RBus_UInt32  regr_kme_07_wait_error:1;
        RBus_UInt32  regr_kme_06_wait_error:1;
        RBus_UInt32  regr_kme_03_wait_error:1;
        RBus_UInt32  regr_kme_02_wait_error:1;
        RBus_UInt32  regr_kme_01_wait_error:1;
    };
}kme_dm_top0_kme_dm_error_flag_RBUS;

#else //apply LITTLE_ENDIAN

//======KME_DM_TOP0 register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address0:32;
    };
}kme_dm_top0_kme_00_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address1:32;
    };
}kme_dm_top0_kme_00_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address2:32;
    };
}kme_dm_top0_kme_00_start_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address3:32;
    };
}kme_dm_top0_kme_00_start_address3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address4:32;
    };
}kme_dm_top0_kme_00_start_address4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_start_address5:32;
    };
}kme_dm_top0_kme_00_start_address5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address0:32;
    };
}kme_dm_top0_kme_00_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address1:32;
    };
}kme_dm_top0_kme_00_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address2:32;
    };
}kme_dm_top0_kme_00_end_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address3:32;
    };
}kme_dm_top0_kme_00_end_address3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address4:32;
    };
}kme_dm_top0_kme_00_end_address4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_end_address5:32;
    };
}kme_dm_top0_kme_00_end_address5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_lr_offset_addr:32;
    };
}kme_dm_top0_kme_00_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_line_offset_addr:32;
    };
}kme_dm_top0_kme_00_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_alen:8;
        RBus_UInt32  kme_00_qos:8;
        RBus_UInt32  kme_00_cmdlen:4;
        RBus_UInt32  kme_00_write_enable:1;
        RBus_UInt32  kme_00_mode:1;
        RBus_UInt32  res1:10;
    };
}kme_dm_top0_kme_00_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_threshold_m:9;
        RBus_UInt32  kme_00_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_00_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_01_alen:8;
        RBus_UInt32  kme_01_qos:8;
        RBus_UInt32  kme_01_cmdlen:4;
        RBus_UInt32  kme_01_read_enable:1;
        RBus_UInt32  res1:11;
    };
}kme_dm_top0_kme_01_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_01_threshold_m:9;
        RBus_UInt32  kme_01_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_01_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_02_alen:8;
        RBus_UInt32  kme_02_qos:8;
        RBus_UInt32  kme_02_cmdlen:4;
        RBus_UInt32  kme_02_read_enable:1;
        RBus_UInt32  res1:11;
    };
}kme_dm_top0_kme_02_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_02_threshold_m:9;
        RBus_UInt32  kme_02_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_02_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_03_alen:8;
        RBus_UInt32  kme_03_qos:8;
        RBus_UInt32  kme_03_cmdlen:4;
        RBus_UInt32  kme_03_read_enable:1;
        RBus_UInt32  res1:11;
    };
}kme_dm_top0_kme_03_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_03_threshold_m:9;
        RBus_UInt32  kme_03_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_03_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_start_address0:32;
    };
}kme_dm_top0_kme_04_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_start_address1:32;
    };
}kme_dm_top0_kme_04_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_end_address0:32;
    };
}kme_dm_top0_kme_04_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_end_address1:32;
    };
}kme_dm_top0_kme_04_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_lr_offset_addr:32;
    };
}kme_dm_top0_kme_04_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_line_offset_addr:32;
    };
}kme_dm_top0_kme_04_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_alen:8;
        RBus_UInt32  kme_04_qos:8;
        RBus_UInt32  kme_04_cmdlen:4;
        RBus_UInt32  kme_04_write_enable:1;
        RBus_UInt32  kme_04_mode:1;
        RBus_UInt32  res1:10;
    };
}kme_dm_top0_kme_04_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_threshold_m:9;
        RBus_UInt32  kme_04_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_04_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_start_address0:32;
    };
}kme_dm_top0_kme_05_start_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_start_address1:32;
    };
}kme_dm_top0_kme_05_start_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_end_address0:32;
    };
}kme_dm_top0_kme_05_end_address0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_end_address1:32;
    };
}kme_dm_top0_kme_05_end_address1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_lr_offset_addr:32;
    };
}kme_dm_top0_kme_05_lr_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_line_offset_addr:32;
    };
}kme_dm_top0_kme_05_line_offset_addr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_alen:8;
        RBus_UInt32  kme_05_qos:8;
        RBus_UInt32  kme_05_cmdlen:4;
        RBus_UInt32  kme_05_write_enable:1;
        RBus_UInt32  kme_05_mode:1;
        RBus_UInt32  res1:10;
    };
}kme_dm_top0_kme_05_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_05_threshold_m:9;
        RBus_UInt32  kme_05_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_05_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_06_alen:8;
        RBus_UInt32  kme_06_qos:8;
        RBus_UInt32  kme_06_cmdlen:4;
        RBus_UInt32  kme_06_read_enable:1;
        RBus_UInt32  res1:11;
    };
}kme_dm_top0_kme06agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_06_threshold_m:9;
        RBus_UInt32  kme_06_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_06_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_07_alen:8;
        RBus_UInt32  kme_07_qos:8;
        RBus_UInt32  kme_07_cmdlen:4;
        RBus_UInt32  kme_07_read_enable:1;
        RBus_UInt32  kme_4k_proc_enable:1;
        RBus_UInt32  kme_cmdlength_enable:1;
        RBus_UInt32  res1:9;
    };
}kme_dm_top0_kme_07_agent_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_07_threshold_m:9;
        RBus_UInt32  kme_07_threshold_n:9;
        RBus_UInt32  res1:14;
    };
}kme_dm_top0_kme_07_threshold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_me_hactive:12;
        RBus_UInt32  kme_me_vactive:12;
        RBus_UInt32  res1:8;
    };
}kme_dm_top0_kme_me_resolution_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_mv_hactive:12;
        RBus_UInt32  kme_mv_vactive:12;
        RBus_UInt32  res1:8;
    };
}kme_dm_top0_kme_mv_resolution_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_input_3d_enable:1;
        RBus_UInt32  kme_input_3d_mode:4;
        RBus_UInt32  kme_output_3d_enable:1;
        RBus_UInt32  kme_output_3d_mode:2;
        RBus_UInt32  kme_vflip_enable:1;
        RBus_UInt32  kme_pr_mode:1;
        RBus_UInt32  kme_sram_ls_en:1;
        RBus_UInt32  kme_sram_ls_value:1;
        RBus_UInt32  kme_axibus_protect_en:1;
        RBus_UInt32  res1:19;
    };
}kme_dm_top0_kme_source_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_me_hnum:8;
        RBus_UInt32  kme_mv_hnum:8;
        RBus_UInt32  kme_ppi_hnum:8;
        RBus_UInt32  res1:8;
    };
}kme_dm_top0_kme_me_hnum_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_w_time_enable:1;
        RBus_UInt32  kme_01_r_time_enable:1;
        RBus_UInt32  kme_02_r_time_enable:1;
        RBus_UInt32  kme_03_r_time_enable:1;
        RBus_UInt32  kme_04_w_time_enable:1;
        RBus_UInt32  kme_05_w_time_enable:1;
        RBus_UInt32  kme_06_r_time_enable:1;
        RBus_UInt32  kme_07_r_time_enable:1;
        RBus_UInt32  kme_08_w_time_enable:1;
        RBus_UInt32  kme_09_r_time_enable:1;
        RBus_UInt32  kme_10_w_time_enable:1;
        RBus_UInt32  kme_11_r_time_enable:1;
        RBus_UInt32  kme_12_w_time_enable:1;
        RBus_UInt32  kme_13_r_time_enable:1;
        RBus_UInt32  kme_14_w_time_enable:1;
        RBus_UInt32  kme_15_r_time_enable:1;
        RBus_UInt32  res1:16;
    };
}kme_dm_top0_kme_timer_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_00_hold_time:8;
        RBus_UInt32  kme_01_hold_time:8;
        RBus_UInt32  kme_02_hold_time:8;
        RBus_UInt32  kme_03_hold_time:8;
    };
}kme_dm_top0_kme_hold_time0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_04_hold_time:8;
        RBus_UInt32  kme_05_hold_time:8;
        RBus_UInt32  kme_06_hold_time:8;
        RBus_UInt32  kme_07_hold_time:8;
    };
}kme_dm_top0_kme_hold_time1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_08_hold_time:8;
        RBus_UInt32  kme_09_hold_time:8;
        RBus_UInt32  kme_10_hold_time:8;
        RBus_UInt32  kme_11_hold_time:8;
    };
}kme_dm_top0_kme_hold_time2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_12_hold_time:8;
        RBus_UInt32  kme_13_hold_time:8;
        RBus_UInt32  kme_14_hold_time:8;
        RBus_UInt32  kme_15_hold_time:8;
    };
}kme_dm_top0_kme_hold_time3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_01_wait_time:8;
        RBus_UInt32  kme_02_wait_time:8;
        RBus_UInt32  kme_03_wait_time:8;
        RBus_UInt32  kme_06_wait_time:8;
    };
}kme_dm_top0_kme_dm_top0_cc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_07_wait_time:8;
        RBus_UInt32  kme_09_wait_time:8;
        RBus_UInt32  kme_11_wait_time:8;
        RBus_UInt32  kme_13_wait_time:8;
    };
}kme_dm_top0_wait_time1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  kme_15_wait_time:8;
        RBus_UInt32  kme_grant_mode:3;
        RBus_UInt32  res1:21;
    };
}kme_dm_top0_wait_time2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mv04_start_address2:32;
    };
}kme_dm_top0_mv04_start_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mv04_end_address2:32;
    };
}kme_dm_top0_mv04_end_address2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt28_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_max:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt29_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_min:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt30_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_hcnt:12;
        RBus_UInt32  regr_kme_me_h_latency_max_hcnt:12;
        RBus_UInt32  res1:8;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt31_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_me_h_latency_min_hcnt:12;
        RBus_UInt32  res1:20;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_logo_h_latency:32;
    };
}kme_dm_top0_kme_dm_meter_readback_cnt33_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  regr_kme_01_wait_error:1;
        RBus_UInt32  regr_kme_02_wait_error:1;
        RBus_UInt32  regr_kme_03_wait_error:1;
        RBus_UInt32  regr_kme_06_wait_error:1;
        RBus_UInt32  regr_kme_07_wait_error:1;
        RBus_UInt32  regr_kme_09_wait_error:1;
        RBus_UInt32  regr_kme_11_wait_error:1;
        RBus_UInt32  regr_kme_13_wait_error:1;
        RBus_UInt32  regr_kme_15_wait_error:1;
        RBus_UInt32  regr_kme_00_last_error:1;
        RBus_UInt32  regr_kme_01_last_error:1;
        RBus_UInt32  regr_kme_02_last_error:1;
        RBus_UInt32  regr_kme_03_last_error:1;
        RBus_UInt32  regr_kme_04_last_error:1;
        RBus_UInt32  regr_kme_05_last_error:1;
        RBus_UInt32  regr_kme_06_last_error:1;
        RBus_UInt32  regr_kme_07_last_error:1;
        RBus_UInt32  regr_kme_08_last_error:1;
        RBus_UInt32  regr_kme_09_last_error:1;
        RBus_UInt32  regr_kme_10_last_error:1;
        RBus_UInt32  regr_kme_11_last_error:1;
        RBus_UInt32  regr_kme_12_last_error:1;
        RBus_UInt32  regr_kme_13_last_error:1;
        RBus_UInt32  regr_kme_14_last_error:1;
        RBus_UInt32  regr_kme_15_last_error:1;
        RBus_UInt32  regr_kme_00_overflow_error:1;
        RBus_UInt32  regr_kme_04_overflow_error:1;
        RBus_UInt32  regr_kme_05_overflow_error:1;
        RBus_UInt32  regr_kme_08_overflow_error:1;
        RBus_UInt32  regr_kme_10_overflow_error:1;
        RBus_UInt32  regr_kme_12_overflow_error:1;
        RBus_UInt32  regr_kme_14_overflow_error:1;
    };
}kme_dm_top0_kme_dm_error_flag_RBUS;




#endif 


#endif 
