$date
  Sat Oct 22 12:49:49 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 16 ! din[15:0] $end
$var reg 16 " dout[15:0] $end
$var reg 5 # address[4:0] $end
$var reg 1 $ clk $end
$var reg 1 % mem_write $end
$var reg 1 & mem_read $end
$var reg 1 ' reset $end
$scope module dut $end
$var reg 5 ( address[4:0] $end
$var reg 16 ) din[15:0] $end
$var reg 16 * dout[15:0] $end
$var reg 1 + clk $end
$var reg 1 , mem_write $end
$var reg 1 - mem_read $end
$var reg 1 . reset $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b1111111111111111 "
b00000 #
1$
0%
0&
1'
b00000 (
b0000000000000000 )
b1111111111111111 *
1+
0,
0-
1.
#5000000
0$
0+
#10000000
b1000000000000000 !
b00001 #
1$
1%
0'
b00001 (
b1000000000000000 )
1+
1,
0.
#15000000
0$
0+
#20000000
b1000000000000000 "
1$
0%
1&
b1000000000000000 *
1+
0,
1-
#25000000
0$
0+
#30000000
b1100000000000000 !
b00010 #
1$
1%
0&
b00010 (
b1100000000000000 )
1+
1,
0-
#35000000
0$
0+
#40000000
b1100000000000000 "
1$
0%
1&
b1100000000000000 *
1+
0,
1-
#45000000
0$
0+
#50000000
b1110000000000000 !
b00011 #
1$
1%
0&
b00011 (
b1110000000000000 )
1+
1,
0-
#55000000
0$
0+
#60000000
b1110000000000000 "
1$
0%
1&
b1110000000000000 *
1+
0,
1-
#65000000
0$
0+
#70000000
